{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551710200167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551710200196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 22:36:39 2019 " "Processing started: Mon Mar 04 22:36:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551710200196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551710200196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signalgenerate -c signalgenerate " "Command: quartus_map --read_settings_files=on --write_settings_files=off signalgenerate -c signalgenerate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551710200197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1551710202442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spimaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spimaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiMaster-bhv_SpiMaster " "Found design unit 1: SpiMaster-bhv_SpiMaster" {  } { { "SpiMaster.vhd" "" { Text "F:/altera_pci/SelfTest/SpiMaster.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710233994 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiMaster " "Found entity 1: SpiMaster" {  } { { "SpiMaster.vhd" "" { Text "F:/altera_pci/SelfTest/SpiMaster.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710233994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710233994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asyncreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AsyncReceiver-bhv_AsyncReceiver " "Found design unit 1: AsyncReceiver-bhv_AsyncReceiver" {  } { { "AsyncReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/AsyncReceiver.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234004 ""} { "Info" "ISGN_ENTITY_NAME" "1 AsyncReceiver " "Found entity 1: AsyncReceiver" {  } { { "AsyncReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/AsyncReceiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncsender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asyncsender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AsyncSender-bhv_AsyncSender " "Found design unit 1: AsyncSender-bhv_AsyncSender" {  } { { "AsyncSender.vhd" "" { Text "F:/altera_pci/SelfTest/AsyncSender.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234016 ""} { "Info" "ISGN_ENTITY_NAME" "1 AsyncSender " "Found entity 1: AsyncSender" {  } { { "AsyncSender.vhd" "" { Text "F:/altera_pci/SelfTest/AsyncSender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spireceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spireceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiReceiver-bhv_SpiReceiver " "Found design unit 1: SpiReceiver-bhv_SpiReceiver" {  } { { "SpiReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/SpiReceiver.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234030 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiReceiver " "Found entity 1: SpiReceiver" {  } { { "SpiReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/SpiReceiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spisender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spisender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiSender-bhv_SpiSender " "Found design unit 1: SpiSender-bhv_SpiSender" {  } { { "SpiSender.vhd" "" { Text "F:/altera_pci/SelfTest/SpiSender.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234040 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiSender " "Found entity 1: SpiSender" {  } { { "SpiSender.vhd" "" { Text "F:/altera_pci/SelfTest/SpiSender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_shiftin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_shiftin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASYNC_SHIFTIN-bhv_ASYNC_SHIFTIN " "Found design unit 1: ASYNC_SHIFTIN-bhv_ASYNC_SHIFTIN" {  } { { "ASYNC_SHIFTIN.vhd" "" { Text "F:/altera_pci/SelfTest/ASYNC_SHIFTIN.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234050 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_SHIFTIN " "Found entity 1: ASYNC_SHIFTIN" {  } { { "ASYNC_SHIFTIN.vhd" "" { Text "F:/altera_pci/SelfTest/ASYNC_SHIFTIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_shiftout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_shiftout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASYNC_SHIFTOUT-bhv_ASYNC_SHIFTOUT " "Found design unit 1: ASYNC_SHIFTOUT-bhv_ASYNC_SHIFTOUT" {  } { { "ASYNC_SHIFTOUT.vhd" "" { Text "F:/altera_pci/SelfTest/ASYNC_SHIFTOUT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234063 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_SHIFTOUT " "Found entity 1: ASYNC_SHIFTOUT" {  } { { "ASYNC_SHIFTOUT.vhd" "" { Text "F:/altera_pci/SelfTest/ASYNC_SHIFTOUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recv_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RECV_CTRL-bhv_RECV_CTRL " "Found design unit 1: RECV_CTRL-bhv_RECV_CTRL" {  } { { "RECV_CTRL.vhd" "" { Text "F:/altera_pci/SelfTest/RECV_CTRL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234076 ""} { "Info" "ISGN_ENTITY_NAME" "1 RECV_CTRL " "Found entity 1: RECV_CTRL" {  } { { "RECV_CTRL.vhd" "" { Text "F:/altera_pci/SelfTest/RECV_CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spicomponent.vhd 8 4 " "Found 8 design units, including 4 entities, in source file spicomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_MASTER_SENDER-bhv_SPI_MASTER_SENDER " "Found design unit 1: SPI_MASTER_SENDER-bhv_SPI_MASTER_SENDER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SPI_MASTER_RECEIVER-bhv_SPI_MASTER_RECEIVER " "Found design unit 2: SPI_MASTER_RECEIVER-bhv_SPI_MASTER_RECEIVER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SPI_SLAVE_SENDER-bhv_SPI_SLAVE_SENDER " "Found design unit 3: SPI_SLAVE_SENDER-bhv_SPI_SLAVE_SENDER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SPI_SLAVE_RECEIVER-bhv_SPI_SLAVE_RECEIVER " "Found design unit 4: SPI_SLAVE_RECEIVER-bhv_SPI_SLAVE_RECEIVER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 511 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_SENDER " "Found entity 1: SPI_MASTER_SENDER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_MASTER_RECEIVER " "Found entity 2: SPI_MASTER_RECEIVER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""} { "Info" "ISGN_ENTITY_NAME" "3 SPI_SLAVE_SENDER " "Found entity 3: SPI_SLAVE_SENDER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""} { "Info" "ISGN_ENTITY_NAME" "4 SPI_SLAVE_RECEIVER " "Found entity 4: SPI_SLAVE_RECEIVER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastersyncserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mastersyncserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MasterSyncSerial-bhv_MasterSyncSerial " "Found design unit 1: MasterSyncSerial-bhv_MasterSyncSerial" {  } { { "MasterSyncSerial.vhd" "" { Text "F:/altera_pci/SelfTest/MasterSyncSerial.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234110 ""} { "Info" "ISGN_ENTITY_NAME" "1 MasterSyncSerial " "Found entity 1: MasterSyncSerial" {  } { { "MasterSyncSerial.vhd" "" { Text "F:/altera_pci/SelfTest/MasterSyncSerial.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slavesyncserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slavesyncserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlaveSyncSerial-bhv_SlaveSyncSerial " "Found design unit 1: SlaveSyncSerial-bhv_SlaveSyncSerial" {  } { { "SlaveSyncSerial.vhd" "" { Text "F:/altera_pci/SelfTest/SlaveSyncSerial.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234122 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlaveSyncSerial " "Found entity 1: SlaveSyncSerial" {  } { { "SlaveSyncSerial.vhd" "" { Text "F:/altera_pci/SelfTest/SlaveSyncSerial.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_80-SYN " "Found design unit 1: pll_80-SYN" {  } { { "PLL_80.vhd" "" { Text "F:/altera_pci/SelfTest/PLL_80.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234134 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_80 " "Found entity 1: PLL_80" {  } { { "PLL_80.vhd" "" { Text "F:/altera_pci/SelfTest/PLL_80.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file send_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEND_CTRL-bhv_SEND_CTRL " "Found design unit 1: SEND_CTRL-bhv_SEND_CTRL" {  } { { "SEND_CTRL.vhd" "" { Text "F:/altera_pci/SelfTest/SEND_CTRL.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234146 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEND_CTRL " "Found entity 1: SEND_CTRL" {  } { { "SEND_CTRL.vhd" "" { Text "F:/altera_pci/SelfTest/SEND_CTRL.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV-STR " "Found design unit 1: DIV-STR" {  } { { "DIV.vhd" "" { Text "F:/altera_pci/SelfTest/DIV.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234157 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.vhd" "" { Text "F:/altera_pci/SelfTest/DIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalgenerate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalgenerate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCI-BEHAVE " "Found design unit 1: PCI-BEHAVE" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234172 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCI " "Found entity 1: PCI" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_2-STR " "Found design unit 1: DIV_2-STR" {  } { { "DIV2.vhd" "" { Text "F:/altera_pci/SelfTest/DIV2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234185 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_2 " "Found entity 1: DIV_2" {  } { { "DIV2.vhd" "" { Text "F:/altera_pci/SelfTest/DIV2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsereceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsereceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseReceiver-bhv_PulseReceiver " "Found design unit 1: PulseReceiver-bhv_PulseReceiver" {  } { { "PulseReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/PulseReceiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234197 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseReceiver " "Found entity 1: PulseReceiver" {  } { { "PulseReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/PulseReceiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsetransmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsetransmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseTransmitter-bhv_PulseTransmitter " "Found design unit 1: PulseTransmitter-bhv_PulseTransmitter" {  } { { "PulseTransmitter.vhd" "" { Text "F:/altera_pci/SelfTest/PulseTransmitter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234210 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseTransmitter " "Found entity 1: PulseTransmitter" {  } { { "PulseTransmitter.vhd" "" { Text "F:/altera_pci/SelfTest/PulseTransmitter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncserialcomponent.vhd 8 4 " "Found 8 design units, including 4 entities, in source file syncserialcomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTER_SYNC_SHIFTER_OUT-bhv_MASTER_SYNC_SHIFTER_OUT " "Found design unit 1: MASTER_SYNC_SHIFTER_OUT-bhv_MASTER_SYNC_SHIFTER_OUT" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SLAVE_SYNC_SHIFTER_OUT-bhv_SLAVE_SYNC_SHIFTER_OUT " "Found design unit 2: SLAVE_SYNC_SHIFTER_OUT-bhv_SLAVE_SYNC_SHIFTER_OUT" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MASTER_SYNC_SHIFTER_IN-bhv_MASTER_SYNC_SHIFTER_IN " "Found design unit 3: MASTER_SYNC_SHIFTER_IN-bhv_MASTER_SYNC_SHIFTER_IN" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SLAVE_SYNC_SHIFTER_IN-bhv_SLAVE_SYNC_SHIFTER_IN " "Found design unit 4: SLAVE_SYNC_SHIFTER_IN-bhv_SLAVE_SYNC_SHIFTER_IN" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 406 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTER_SYNC_SHIFTER_OUT " "Found entity 1: MASTER_SYNC_SHIFTER_OUT" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""} { "Info" "ISGN_ENTITY_NAME" "2 SLAVE_SYNC_SHIFTER_OUT " "Found entity 2: SLAVE_SYNC_SHIFTER_OUT" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""} { "Info" "ISGN_ENTITY_NAME" "3 MASTER_SYNC_SHIFTER_IN " "Found entity 3: MASTER_SYNC_SHIFTER_IN" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""} { "Info" "ISGN_ENTITY_NAME" "4 SLAVE_SYNC_SHIFTER_IN " "Found entity 4: SLAVE_SYNC_SHIFTER_IN" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsetransmitter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsetransmitter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseTransmitter3-bhv_PulseTransmitter3 " "Found design unit 1: PulseTransmitter3-bhv_PulseTransmitter3" {  } { { "PulseTransmitter3.vhd" "" { Text "F:/altera_pci/SelfTest/PulseTransmitter3.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234254 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseTransmitter3 " "Found entity 1: PulseTransmitter3" {  } { { "PulseTransmitter3.vhd" "" { Text "F:/altera_pci/SelfTest/PulseTransmitter3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.vhd 2 0 " "Found 2 design units, including 0 entities, in source file define.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEFINE " "Found design unit 1: DEFINE" {  } { { "define.vhd" "" { Text "F:/altera_pci/SelfTest/define.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234269 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DEFINE-body " "Found design unit 2: DEFINE-body" {  } { { "define.vhd" "" { Text "F:/altera_pci/SelfTest/define.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710234269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710234269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PCI " "Elaborating entity \"PCI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551710234726 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_RST signalgenerate.vhd(60) " "Verilog HDL or VHDL warning at signalgenerate.vhd(60): object \"PCI_RST\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234737 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_CLK signalgenerate.vhd(61) " "Verilog HDL or VHDL warning at signalgenerate.vhd(61): object \"PCI_CLK\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234737 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_IDSEL signalgenerate.vhd(62) " "Verilog HDL or VHDL warning at signalgenerate.vhd(62): object \"PCI_IDSEL\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234737 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_FRAME signalgenerate.vhd(63) " "Verilog HDL or VHDL warning at signalgenerate.vhd(63): object \"PCI_FRAME\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234738 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_AD signalgenerate.vhd(64) " "Verilog HDL or VHDL warning at signalgenerate.vhd(64): object \"PCI_AD\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234738 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_CBE signalgenerate.vhd(65) " "Verilog HDL or VHDL warning at signalgenerate.vhd(65): object \"PCI_CBE\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234738 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_IRDY signalgenerate.vhd(66) " "Verilog HDL or VHDL warning at signalgenerate.vhd(66): object \"PCI_IRDY\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234738 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_TRDY signalgenerate.vhd(67) " "Verilog HDL or VHDL warning at signalgenerate.vhd(67): object \"PCI_TRDY\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234739 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_DEVSEL signalgenerate.vhd(68) " "Verilog HDL or VHDL warning at signalgenerate.vhd(68): object \"PCI_DEVSEL\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234739 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_STOP signalgenerate.vhd(70) " "Verilog HDL or VHDL warning at signalgenerate.vhd(70): object \"PCI_STOP\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234739 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_nREQ signalgenerate.vhd(75) " "Verilog HDL or VHDL warning at signalgenerate.vhd(75): object \"PCI_nREQ\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234739 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bar0TestReg signalgenerate.vhd(110) " "Verilog HDL or VHDL warning at signalgenerate.vhd(110): object \"Bar0TestReg\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234741 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UUT_DmaDesc_FIFO_Wr signalgenerate.vhd(120) " "VHDL Signal Declaration warning at signalgenerate.vhd(120): used implicit default value for signal \"UUT_DmaDesc_FIFO_Wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710234742 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaDesc_FIFO_Full signalgenerate.vhd(125) " "Verilog HDL or VHDL warning at signalgenerate.vhd(125): object \"UUT_DmaDesc_FIFO_Full\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234743 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UUT_DmaRd_FIFO1_Rst signalgenerate.vhd(154) " "VHDL Signal Declaration warning at signalgenerate.vhd(154): used implicit default value for signal \"UUT_DmaRd_FIFO1_Rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710234743 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO1_Full signalgenerate.vhd(159) " "Verilog HDL or VHDL warning at signalgenerate.vhd(159): object \"UUT_DmaRd_FIFO1_Full\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234744 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO1_Empty signalgenerate.vhd(160) " "Verilog HDL or VHDL warning at signalgenerate.vhd(160): object \"UUT_DmaRd_FIFO1_Empty\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234744 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UUT_DmaRd_FIFO2_Rst signalgenerate.vhd(162) " "VHDL Signal Declaration warning at signalgenerate.vhd(162): used implicit default value for signal \"UUT_DmaRd_FIFO2_Rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710234744 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO2_Dout signalgenerate.vhd(166) " "Verilog HDL or VHDL warning at signalgenerate.vhd(166): object \"UUT_DmaRd_FIFO2_Dout\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234744 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO2_Full signalgenerate.vhd(167) " "Verilog HDL or VHDL warning at signalgenerate.vhd(167): object \"UUT_DmaRd_FIFO2_Full\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234745 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO2_Empty signalgenerate.vhd(168) " "Verilog HDL or VHDL warning at signalgenerate.vhd(168): object \"UUT_DmaRd_FIFO2_Empty\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710234745 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CH1_Thres signalgenerate.vhd(184) " "VHDL Signal Declaration warning at signalgenerate.vhd(184): used implicit default value for signal \"CH1_Thres\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 184 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710234745 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CH2_Thres signalgenerate.vhd(185) " "VHDL Signal Declaration warning at signalgenerate.vhd(185): used implicit default value for signal \"CH2_Thres\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 185 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710234746 "|PCI"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ConfReg signalgenerate.vhd(434) " "VHDL Process Statement warning at signalgenerate.vhd(434): inferring latch(es) for signal or variable \"ConfReg\", which holds its previous value in one or more paths through the process" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551710234787 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234942 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234942 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234942 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234942 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234943 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234943 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234943 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234943 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234943 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234944 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234944 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234944 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234944 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234944 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234944 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234945 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234945 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234945 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234945 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234946 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234946 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234946 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234946 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234946 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234946 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234947 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234947 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234947 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234947 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234948 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234948 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234948 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234954 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234954 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234954 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234954 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234954 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234955 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234955 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234955 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234955 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234955 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234956 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234956 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234956 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234956 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234956 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234957 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234957 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234957 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234957 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234957 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234958 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234958 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234958 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234958 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234958 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234958 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234959 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234959 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234959 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234959 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234959 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234960 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234972 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234972 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234972 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234972 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234972 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234973 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234973 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234973 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234973 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234973 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234974 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234974 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234974 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234974 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234975 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234975 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234975 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234975 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234975 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234976 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234976 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234976 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234976 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234976 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234977 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234977 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234977 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234977 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234978 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234978 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234978 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234978 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234978 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234979 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234979 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234979 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234979 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234980 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234980 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234980 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234980 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234981 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234981 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234981 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234981 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234982 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234982 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234982 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234982 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234983 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234983 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234983 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234983 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234984 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234984 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234984 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234984 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234984 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234984 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234985 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234985 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234985 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234985 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234986 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234986 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234986 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234986 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234986 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234987 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234987 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234987 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234987 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234987 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234988 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234988 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234988 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234988 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234988 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234989 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234989 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234989 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234989 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234989 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234990 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234990 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234990 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234990 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234990 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234991 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234991 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234991 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234991 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234991 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234992 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234992 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234992 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234992 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234992 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234993 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234993 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234993 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234993 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234994 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234994 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234994 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234994 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234994 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234995 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234995 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234995 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234995 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234995 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234996 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234996 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234996 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234996 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234996 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234997 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234997 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234997 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234997 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234998 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234998 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234998 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234998 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234998 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234999 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234999 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234999 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710234999 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235000 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235000 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235000 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235000 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235000 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235001 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235001 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235001 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235001 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235001 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235002 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235002 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235002 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235002 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235002 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235003 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235003 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235003 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235003 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235004 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235004 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235004 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235005 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235005 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235006 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235006 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235006 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235006 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235006 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235007 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235007 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235007 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235007 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235008 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235008 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235008 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235008 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235009 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235009 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235009 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235009 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235009 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235010 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235010 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235010 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235010 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235011 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235012 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235012 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235013 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235013 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235013 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235014 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235014 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235014 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235015 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235015 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235015 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235016 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235016 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235017 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235017 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235017 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235018 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235018 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235018 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235019 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235019 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235019 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235020 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235020 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235021 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235021 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235021 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235022 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235022 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235022 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235023 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235023 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235023 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235024 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235024 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235024 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235025 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235025 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235026 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235026 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235026 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235027 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235027 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235027 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235028 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235028 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235028 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235028 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235028 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235029 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235029 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235030 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235030 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235030 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235031 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235032 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235032 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235033 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235033 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235033 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235034 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235034 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235034 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235034 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235035 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235035 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235035 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235035 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235036 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235036 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235036 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235036 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235036 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235037 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235037 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235037 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235037 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235037 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235038 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235038 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235038 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235039 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235039 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235039 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235040 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235040 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235040 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235041 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235041 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235041 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235042 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235042 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235042 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235042 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235043 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235043 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235043 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235043 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235043 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235044 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235044 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235044 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235044 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235045 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235045 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235045 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235045 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235045 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235046 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235046 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710235046 "|PCI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:UUT_DmaDesc_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\"" {  } { { "signalgenerate.vhd" "UUT_DmaDesc_FIFO" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710235710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:UUT_DmaDesc_FIFO " "Elaborated megafunction instantiation \"scfifo:UUT_DmaDesc_FIFO\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710235739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:UUT_DmaDesc_FIFO " "Instantiated megafunction \"scfifo:UUT_DmaDesc_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710235743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 10 " "Parameter \"LPM_WIDTHU\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710235743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 1024 " "Parameter \"LPM_NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710235743 ""}  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551710235743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h5m " "Found entity 1: scfifo_h5m" {  } { { "db/scfifo_h5m.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_h5m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710235955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710235955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h5m scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated " "Elaborating entity \"scfifo_h5m\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710235957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ujt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ujt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ujt " "Found entity 1: a_dpfifo_ujt" {  } { { "db/a_dpfifo_ujt.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710236057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710236057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ujt scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo " "Elaborating entity \"a_dpfifo_ujt\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\"" {  } { { "db/scfifo_h5m.tdf" "dpfifo" { Text "F:/altera_pci/SelfTest/db/scfifo_h5m.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710236058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_fefifo_jaf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710236151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710236151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_ujt.tdf" "fifo_state" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710236152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_op7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710236375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710236375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "F:/altera_pci/SelfTest/db/a_fefifo_jaf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710236376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_rms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_rms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_rms " "Found entity 1: dpram_rms" {  } { { "db/dpram_rms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_rms.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710236600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710236600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_rms scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram " "Elaborating entity \"dpram_rms\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\"" {  } { { "db/a_dpfifo_ujt.tdf" "FIFOram" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710236601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6k1 " "Found entity 1: altsyncram_c6k1" {  } { { "db/altsyncram_c6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_c6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710236823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710236823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6k1 scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1 " "Elaborating entity \"altsyncram_c6k1\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\"" {  } { { "db/dpram_rms.tdf" "altsyncram1" { Text "F:/altera_pci/SelfTest/db/dpram_rms.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710236824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_cpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710237145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710237145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ujt.tdf" "rd_ptr_count" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiMaster SpiMaster:UUT_AD9642_SPI1 " "Elaborating entity \"SpiMaster\" for hierarchy \"SpiMaster:UUT_AD9642_SPI1\"" {  } { { "signalgenerate.vhd" "UUT_AD9642_SPI1" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237177 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Busy SpiMaster.vhd(18) " "VHDL Signal Declaration warning at SpiMaster.vhd(18): used implicit default value for signal \"Busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SpiMaster.vhd" "" { Text "F:/altera_pci/SelfTest/SpiMaster.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710237180 "|PCI|SpiMaster:UUT_AD9642_SPI1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:UUT_DmaRd_FIFO1 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\"" {  } { { "signalgenerate.vhd" "UUT_DmaRd_FIFO1" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:UUT_DmaRd_FIFO1 " "Elaborated megafunction instantiation \"scfifo:UUT_DmaRd_FIFO1\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710237374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:UUT_DmaRd_FIFO1 " "Instantiated megafunction \"scfifo:UUT_DmaRd_FIFO1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 11 " "Parameter \"LPM_WIDTHU\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237376 ""}  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551710237376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bjl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bjl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bjl " "Found entity 1: scfifo_bjl" {  } { { "db/scfifo_bjl.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_bjl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710237578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710237578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bjl scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated " "Elaborating entity \"scfifo_bjl\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o1t " "Found entity 1: a_dpfifo_o1t" {  } { { "db/a_dpfifo_o1t.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_o1t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710237668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710237668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o1t scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo " "Elaborating entity \"a_dpfifo_o1t\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\"" {  } { { "db/scfifo_bjl.tdf" "dpfifo" { Text "F:/altera_pci/SelfTest/db/scfifo_bjl.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_fefifo_raf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710237758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710237758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_o1t.tdf" "fifo_state" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_o1t.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pp7 " "Found entity 1: cntr_pp7" {  } { { "db/cntr_pp7.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_pp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710237960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710237960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pp7 scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|a_fefifo_raf:fifo_state\|cntr_pp7:count_usedw " "Elaborating entity \"cntr_pp7\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|a_fefifo_raf:fifo_state\|cntr_pp7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "F:/altera_pci/SelfTest/db/a_fefifo_raf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710237962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_tms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_tms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tms " "Found entity 1: dpram_tms" {  } { { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710238173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710238173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_tms scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|dpram_tms:FIFOram " "Elaborating entity \"dpram_tms\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|dpram_tms:FIFOram\"" {  } { { "db/a_dpfifo_o1t.tdf" "FIFOram" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_o1t.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710238175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6k1 " "Found entity 1: altsyncram_a6k1" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710238393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710238393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6k1 scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1 " "Elaborating entity \"altsyncram_a6k1\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\"" {  } { { "db/dpram_tms.tdf" "altsyncram1" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710238395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710238649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710238649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|cntr_dpb:rd_ptr_count " "Elaborating entity \"cntr_dpb\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|cntr_dpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_o1t.tdf" "rd_ptr_count" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_o1t.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710238651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:UUT_DmaRd_FIFO2 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:UUT_DmaRd_FIFO2\"" {  } { { "signalgenerate.vhd" "UUT_DmaRd_FIFO2" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710238770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:UUT_DmaRd_FIFO2 " "Elaborated megafunction instantiation \"scfifo:UUT_DmaRd_FIFO2\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710238796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:UUT_DmaRd_FIFO2 " "Instantiated megafunction \"scfifo:UUT_DmaRd_FIFO2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710238799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 11 " "Parameter \"LPM_WIDTHU\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710238799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710238799 ""}  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551710238799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hsk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hsk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hsk " "Found entity 1: scfifo_hsk" {  } { { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710238972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710238972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hsk scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated " "Elaborating entity \"scfifo_hsk\" for hierarchy \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710238973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ffs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ffs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ffs " "Found entity 1: a_dpfifo_ffs" {  } { { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710239105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710239105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ffs scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo " "Elaborating entity \"a_dpfifo_ffs\" for hierarchy \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\"" {  } { { "db/scfifo_hsk.tdf" "dpfifo" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710239107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_fefifo_sae.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710239199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710239199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_ffs.tdf" "fifo_state" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710239201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6424 " "Found entity 1: altsyncram_6424" {  } { { "db/altsyncram_6424.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_6424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710245424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710245424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/altera_pci/SelfTest/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710246787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710246787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/altera_pci/SelfTest/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710247192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710247192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ii " "Found entity 1: cntr_4ii" {  } { { "db/cntr_4ii.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_4ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710247712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710247712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "F:/altera_pci/SelfTest/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710247933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710247933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710248218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710248218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710248607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710248607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/altera_pci/SelfTest/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710248831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710248831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710249110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710249110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/altera_pci/SelfTest/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710249314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710249314 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710250210 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1551710250320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710272820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710273369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710280429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710280511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710280733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710280764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710280768 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1551710281640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a6223b6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1a6223b6/alt_sld_fab.v" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710282229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710282229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a6223b6/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_ident.sv" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710282237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710282237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a6223b6/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_presplit.sv" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710282264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710282264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710282369 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710282369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710282369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a6223b6/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_splitter.sv" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710282408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710282408 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[0\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 40 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[1\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 70 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[2\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[2\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 100 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[3\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[3\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 130 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[4\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[4\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 160 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[5\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[5\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 190 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[6\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[6\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 220 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[7\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[7\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 250 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[8\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[8\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 280 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[9\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[9\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 310 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[10\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[10\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 340 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[11\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[11\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 370 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[12\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[12\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 400 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[13\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[13\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 430 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710284601 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1551710284601 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1551710284601 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 94 -1 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 436 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1551710291096 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1551710291097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AD9642_SPI1_nCS VCC " "Pin \"AD9642_SPI1_nCS\" is stuck at VCC" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551710292241 "|PCI|AD9642_SPI1_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD9642_SPI2_nCS VCC " "Pin \"AD9642_SPI2_nCS\" is stuck at VCC" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551710292241 "|PCI|AD9642_SPI2_nCS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1551710292241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710292842 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1551710303264 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_c6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_c6k1.tdf" 36 2 0 } } { "db/dpram_rms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_rms.tdf" 37 2 0 } } { "db/a_dpfifo_ujt.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 43 2 0 } } { "db/scfifo_h5m.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_h5m.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 708 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710303289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1551710303452 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1551710303453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710304127 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 351 373 0 0 22 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 351 of its 373 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 22 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1551710308725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551710309100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710309100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_DCO " "No output dependent on input pin \"AD9642_C2_DCO\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[0\] " "No output dependent on input pin \"AD9642_C2_D\[0\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[1\] " "No output dependent on input pin \"AD9642_C2_D\[1\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[2\] " "No output dependent on input pin \"AD9642_C2_D\[2\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[3\] " "No output dependent on input pin \"AD9642_C2_D\[3\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[4\] " "No output dependent on input pin \"AD9642_C2_D\[4\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[5\] " "No output dependent on input pin \"AD9642_C2_D\[5\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[6\] " "No output dependent on input pin \"AD9642_C2_D\[6\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[7\] " "No output dependent on input pin \"AD9642_C2_D\[7\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[8\] " "No output dependent on input pin \"AD9642_C2_D\[8\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[9\] " "No output dependent on input pin \"AD9642_C2_D\[9\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[10\] " "No output dependent on input pin \"AD9642_C2_D\[10\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[11\] " "No output dependent on input pin \"AD9642_C2_D\[11\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[12\] " "No output dependent on input pin \"AD9642_C2_D\[12\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[13\] " "No output dependent on input pin \"AD9642_C2_D\[13\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710311226 "|PCI|AD9642_C2_D[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1551710311226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4414 " "Implemented 4414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551710311238 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551710311238 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1551710311238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4106 " "Implemented 4106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551710311238 ""} { "Info" "ICUT_CUT_TM_RAMS" "216 " "Implemented 216 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1551710311238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551710311238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551710311595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 22:38:31 2019 " "Processing ended: Mon Mar 04 22:38:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551710311595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551710311595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:36 " "Total CPU time (on all processors): 00:03:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551710311595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551710311595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551710318704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551710318743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 22:38:36 2019 " "Processing started: Mon Mar 04 22:38:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551710318743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551710318743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off signalgenerate -c signalgenerate " "Command: quartus_fit --read_settings_files=off --write_settings_files=off signalgenerate -c signalgenerate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551710318744 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1551710319507 ""}
{ "Info" "0" "" "Project  = signalgenerate" {  } {  } 0 0 "Project  = signalgenerate" 0 0 "Fitter" 0 0 1551710319509 ""}
{ "Info" "0" "" "Revision = signalgenerate" {  } {  } 0 0 "Revision = signalgenerate" 0 0 "Fitter" 0 0 1551710319509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1551710320052 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "signalgenerate EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"signalgenerate\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551710320344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551710320637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551710320637 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ram_block2a31 " "Atom \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ram_block2a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1551710320869 "|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo|dpram_rms:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a31"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1551710320869 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551710321608 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710322522 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551710322522 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12748 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551710322572 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12750 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551710322572 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12752 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551710322572 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12754 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551710322572 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1551710322572 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551710322590 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551710323538 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 87 " "No exact pin location assignment(s) for 36 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1551710325716 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1551710327964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1551710327964 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1551710327964 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1551710327964 ""}
{ "Info" "ISTA_SDC_FOUND" "signalgenerate.out.sdc " "Reading SDC File: 'signalgenerate.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551710328100 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1551710328104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signalgenerate.out.sdc 42 CLK_40 port " "Ignored filter at signalgenerate.out.sdc(42): CLK_40 could not be matched with a port" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551710328106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock signalgenerate.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at signalgenerate.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk_40\} -period 25.000 -waveform \{ 0.000 12.500 \} \[get_ports \{CLK_40\}\] " "create_clock -name \{Clk_40\} -period 25.000 -waveform \{ 0.000 12.500 \} \[get_ports \{CLK_40\}\]" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1551710328110 ""}  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551710328110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signalgenerate.out.sdc 43 spi_clk_r port " "Ignored filter at signalgenerate.out.sdc(43): spi_clk_r could not be matched with a port" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551710328110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock signalgenerate.out.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at signalgenerate.out.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{SPI_Clk\} -period 50.000 -waveform \{ 0.000 25.000 \} \[get_ports \{spi_clk_r\}\] " "create_clock -name \{SPI_Clk\} -period 50.000 -waveform \{ 0.000 25.000 \} \[get_ports \{spi_clk_r\}\]" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1551710328112 ""}  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551710328112 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] CLK " "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710328182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551710328182 "|PCI|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Board " "Node: Clk_Board was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed Clk_Board " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by Clk_Board" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710328183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551710328183 "|PCI|Clk_Board"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710328342 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710328342 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1551710328342 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1551710328344 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551710328347 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551710328347 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551710328347 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1551710328347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_Board~input (placed in PIN B11 (CLK11, DIFFCLK_4p)) " "Automatically promoted node Clk_Board~input (placed in PIN B11 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551710329763 ""}  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12655 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551710329763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551710329764 ""}  } { { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 2864 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551710329764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551710329764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 7606 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551710329764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 3625 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551710329764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1551710329764 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 5468 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551710329764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551710332958 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551710332985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551710332989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551710333022 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551710333088 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551710333137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551710333137 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551710333168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551710333895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1551710333924 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551710333924 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 30 4 2 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 30 input, 4 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1551710334009 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1551710334009 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1551710334009 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710334025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710334025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710334025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710334025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710334025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 28 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710334025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 17 26 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710334025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 25 18 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710334025 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1551710334025 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1551710334025 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710335553 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1551710335586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551710342105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710345005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551710345212 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551710352490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710352491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551710355885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "F:/altera_pci/SelfTest/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1551710367471 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551710367471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710368845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1551710368853 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1551710368853 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551710368853 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.18 " "Total time spent on timing analysis during the Fitter is 5.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1551710369404 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551710369846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551710372003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551710372228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551710375133 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710379350 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone IV E " "53 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk_Board 3.3-V LVCMOS B11 " "Pin Clk_Board uses I/O standard 3.3-V LVCMOS at B11" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { Clk_Board } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Board" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 225 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nSERR 3.3-V LVCMOS B6 " "Pin nSERR uses I/O standard 3.3-V LVCMOS at B6" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { nSERR } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nSERR" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 226 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nPERR 3.3-V LVCMOS B10 " "Pin nPERR uses I/O standard 3.3-V LVCMOS at B10" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { nPERR } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nPERR" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 227 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nREQ 3.3-V LVCMOS E21 " "Pin nREQ uses I/O standard 3.3-V LVCMOS at E21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { nREQ } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nREQ" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 217 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C2_D\[2\] 2.5 V K22 " "Pin AD9642_C2_D\[2\] uses I/O standard 2.5 V at K22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C2_D[2] } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 195 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C2_D\[3\] 2.5 V G7 " "Pin AD9642_C2_D\[3\] uses I/O standard 2.5 V at G7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C2_D[3] } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 196 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C2_D\[5\] 2.5 V G10 " "Pin AD9642_C2_D\[5\] uses I/O standard 2.5 V at G10" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C2_D[5] } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 198 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FRAME 3.3-V LVCMOS B9 " "Pin FRAME uses I/O standard 3.3-V LVCMOS at B9" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { FRAME } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FRAME" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 218 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[0\] 3.3-V LVCMOS C4 " "Pin AD\[0\] uses I/O standard 3.3-V LVCMOS at C4" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[0] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[0\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[1\] 3.3-V LVCMOS C3 " "Pin AD\[1\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[1] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[1\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[2\] 3.3-V LVCMOS C8 " "Pin AD\[2\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[2] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[2\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 108 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[3\] 3.3-V LVCMOS C7 " "Pin AD\[3\] uses I/O standard 3.3-V LVCMOS at C7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[3] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[3\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[4\] 3.3-V LVCMOS C6 " "Pin AD\[4\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[4] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[4\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[5\] 3.3-V LVCMOS E7 " "Pin AD\[5\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[5] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[5\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[6\] 3.3-V LVCMOS D7 " "Pin AD\[6\] uses I/O standard 3.3-V LVCMOS at D7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[6] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[6\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[7\] 3.3-V LVCMOS E6 " "Pin AD\[7\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[7] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[7\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[8\] 3.3-V LVCMOS E10 " "Pin AD\[8\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[8] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[8\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[9\] 3.3-V LVCMOS E11 " "Pin AD\[9\] uses I/O standard 3.3-V LVCMOS at E11" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[9] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[9\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[10\] 3.3-V LVCMOS B4 " "Pin AD\[10\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[10] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[10\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[11\] 3.3-V LVCMOS A3 " "Pin AD\[11\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[11] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[11\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[12\] 3.3-V LVCMOS D10 " "Pin AD\[12\] uses I/O standard 3.3-V LVCMOS at D10" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[12] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[12\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[13\] 3.3-V LVCMOS A6 " "Pin AD\[13\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[13] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[13\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[14\] 3.3-V LVCMOS A5 " "Pin AD\[14\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[14] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[14\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[15\] 3.3-V LVCMOS A4 " "Pin AD\[15\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[15] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[15\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[16\] 3.3-V LVCMOS A16 " "Pin AD\[16\] uses I/O standard 3.3-V LVCMOS at A16" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[16] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[16\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[17\] 3.3-V LVCMOS B15 " "Pin AD\[17\] uses I/O standard 3.3-V LVCMOS at B15" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[17] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[17\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[18\] 3.3-V LVCMOS B13 " "Pin AD\[18\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[18] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[18\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[19\] 3.3-V LVCMOS B17 " "Pin AD\[19\] uses I/O standard 3.3-V LVCMOS at B17" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[19] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[19\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[20\] 3.3-V LVCMOS A17 " "Pin AD\[20\] uses I/O standard 3.3-V LVCMOS at A17" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[20] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[20\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[21\] 3.3-V LVCMOS A14 " "Pin AD\[21\] uses I/O standard 3.3-V LVCMOS at A14" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[21] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[21\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[22\] 3.3-V LVCMOS A18 " "Pin AD\[22\] uses I/O standard 3.3-V LVCMOS at A18" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[22] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[22\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 88 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[23\] 3.3-V LVCMOS B18 " "Pin AD\[23\] uses I/O standard 3.3-V LVCMOS at B18" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[23] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[23\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 87 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[24\] 3.3-V LVCMOS B20 " "Pin AD\[24\] uses I/O standard 3.3-V LVCMOS at B20" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[24] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[24\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 86 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[25\] 3.3-V LVCMOS B19 " "Pin AD\[25\] uses I/O standard 3.3-V LVCMOS at B19" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[25] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[25\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 85 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[26\] 3.3-V LVCMOS A19 " "Pin AD\[26\] uses I/O standard 3.3-V LVCMOS at A19" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[26] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[26\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 84 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[27\] 3.3-V LVCMOS B22 " "Pin AD\[27\] uses I/O standard 3.3-V LVCMOS at B22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[27] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[27\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 83 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[28\] 3.3-V LVCMOS B21 " "Pin AD\[28\] uses I/O standard 3.3-V LVCMOS at B21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[28] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[28\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 82 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[29\] 3.3-V LVCMOS C21 " "Pin AD\[29\] uses I/O standard 3.3-V LVCMOS at C21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[29] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[29\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 81 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[30\] 3.3-V LVCMOS A20 " "Pin AD\[30\] uses I/O standard 3.3-V LVCMOS at A20" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[30] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[30\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 80 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[31\] 3.3-V LVCMOS D21 " "Pin AD\[31\] uses I/O standard 3.3-V LVCMOS at D21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[31] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[31\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 79 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBE\[0\] 3.3-V LVCMOS B3 " "Pin CBE\[0\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CBE[0] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CBE\[0\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 865 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBE\[1\] 3.3-V LVCMOS A7 " "Pin CBE\[1\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CBE[1] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CBE\[1\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 865 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBE\[2\] 3.3-V LVCMOS B16 " "Pin CBE\[2\] uses I/O standard 3.3-V LVCMOS at B16" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CBE[2] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CBE\[2\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 865 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBE\[3\] 3.3-V LVCMOS B14 " "Pin CBE\[3\] uses I/O standard 3.3-V LVCMOS at B14" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CBE[3] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CBE\[3\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 865 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDY 3.3-V LVCMOS A9 " "Pin IRDY uses I/O standard 3.3-V LVCMOS at A9" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { IRDY } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDY" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 219 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TRDY 3.3-V LVCMOS A13 " "Pin TRDY uses I/O standard 3.3-V LVCMOS at A13" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { TRDY } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRDY" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 209 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DEVSEL 3.3-V LVCMOS B8 " "Pin DEVSEL uses I/O standard 3.3-V LVCMOS at B8" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { DEVSEL } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DEVSEL" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 220 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STOP 3.3-V LVCMOS A8 " "Pin STOP uses I/O standard 3.3-V LVCMOS at A8" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { STOP } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STOP" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 211 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PAR 3.3-V LVCMOS B7 " "Pin PAR uses I/O standard 3.3-V LVCMOS at B7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { PAR } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PAR" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 208 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVCMOS C22 " "Pin CLK uses I/O standard 3.3-V LVCMOS at C22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 223 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3-V LVCMOS D22 " "Pin RST uses I/O standard 3.3-V LVCMOS at D22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { RST } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 222 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IDSEL 3.3-V LVCMOS A15 " "Pin IDSEL uses I/O standard 3.3-V LVCMOS at A15" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { IDSEL } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IDSEL" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 224 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nGNT 3.3-V LVCMOS E22 " "Pin nGNT uses I/O standard 3.3-V LVCMOS at E22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { nGNT } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nGNT" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 228 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710382297 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1551710382297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera_pci/SelfTest/signalgenerate.fit.smsg " "Generated suppressed messages file F:/altera_pci/SelfTest/signalgenerate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551710383891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5757 " "Peak virtual memory: 5757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551710389368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 22:39:49 2019 " "Processing ended: Mon Mar 04 22:39:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551710389368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551710389368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551710389368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551710389368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1551710396753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551710396793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 22:39:56 2019 " "Processing started: Mon Mar 04 22:39:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551710396793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1551710396793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off signalgenerate -c signalgenerate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off signalgenerate -c signalgenerate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1551710396793 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1551710402908 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1551710403129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551710405268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 22:40:05 2019 " "Processing ended: Mon Mar 04 22:40:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551710405268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551710405268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551710405268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1551710405268 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1551710406418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1551710413602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551710413642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 22:40:11 2019 " "Processing started: Mon Mar 04 22:40:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551710413642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551710413642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta signalgenerate -c signalgenerate " "Command: quartus_sta signalgenerate -c signalgenerate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551710413643 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1551710414429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1551710415703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1551710416003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1551710416003 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1551710417900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1551710417900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1551710417900 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1551710417900 ""}
{ "Info" "ISTA_SDC_FOUND" "signalgenerate.out.sdc " "Reading SDC File: 'signalgenerate.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1551710418026 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1551710418031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signalgenerate.out.sdc 42 CLK_40 port " "Ignored filter at signalgenerate.out.sdc(42): CLK_40 could not be matched with a port" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1551710418032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock signalgenerate.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at signalgenerate.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk_40\} -period 25.000 -waveform \{ 0.000 12.500 \} \[get_ports \{CLK_40\}\] " "create_clock -name \{Clk_40\} -period 25.000 -waveform \{ 0.000 12.500 \} \[get_ports \{CLK_40\}\]" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418036 ""}  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1551710418036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signalgenerate.out.sdc 43 spi_clk_r port " "Ignored filter at signalgenerate.out.sdc(43): spi_clk_r could not be matched with a port" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1551710418037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock signalgenerate.out.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at signalgenerate.out.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{SPI_Clk\} -period 50.000 -waveform \{ 0.000 25.000 \} \[get_ports \{spi_clk_r\}\] " "create_clock -name \{SPI_Clk\} -period 50.000 -waveform \{ 0.000 25.000 \} \[get_ports \{spi_clk_r\}\]" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418039 ""}  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1551710418039 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] CLK " "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710418103 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1551710418103 "|PCI|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Board " "Node: Clk_Board was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:done Clk_Board " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:done is being clocked by Clk_Board" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710418104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1551710418104 "|PCI|Clk_Board"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710418626 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710418626 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1551710418626 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1551710418632 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1551710418683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.551 " "Worst-case setup slack is 41.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.551               0.000 altera_reserved_tck  " "   41.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710418850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.414 " "Worst-case hold slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 altera_reserved_tck  " "    0.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710418882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.249 " "Worst-case recovery slack is 48.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.249               0.000 altera_reserved_tck  " "   48.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710418903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.219 " "Worst-case removal slack is 1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 altera_reserved_tck  " "    1.219               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710418924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.577 " "Worst-case minimum pulse width slack is 49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710418938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710418938 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1551710419554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1551710419673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1551710422823 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] CLK " "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710423794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1551710423794 "|PCI|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Board " "Node: Clk_Board was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:done Clk_Board " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:done is being clocked by Clk_Board" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710423795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1551710423795 "|PCI|Clk_Board"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710423829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710423829 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1551710423829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.715 " "Worst-case setup slack is 42.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.715               0.000 altera_reserved_tck  " "   42.715               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710423920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710423953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.607 " "Worst-case recovery slack is 48.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.607               0.000 altera_reserved_tck  " "   48.607               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710423975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710423975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.086 " "Worst-case removal slack is 1.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710424002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710424002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086               0.000 altera_reserved_tck  " "    1.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710424002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710424002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710424022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710424022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710424022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710424022 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1551710424506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] CLK " "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710425696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1551710425696 "|PCI|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Board " "Node: Clk_Board was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:done Clk_Board " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:done is being clocked by Clk_Board" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710425697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1551710425697 "|PCI|Clk_Board"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710425733 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710425733 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1551710425733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.015 " "Worst-case setup slack is 46.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.015               0.000 altera_reserved_tck  " "   46.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710425776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710425822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.384 " "Worst-case recovery slack is 49.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.384               0.000 altera_reserved_tck  " "   49.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710425854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.548 " "Worst-case removal slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 altera_reserved_tck  " "    0.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710425890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.461 " "Worst-case minimum pulse width slack is 49.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551710425916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551710425916 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1551710427819 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1551710427825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551710428396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 22:40:28 2019 " "Processing ended: Mon Mar 04 22:40:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551710428396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551710428396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551710428396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551710428396 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus II Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551710429919 ""}
