

================================================================
== Vitis HLS Report for 'compute_linear'
================================================================
* Date:           Wed Jul 31 17:00:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_dim_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_dim_offset"   --->   Operation 7 'read' 'in_dim_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src"   --->   Operation 8 'read' 'src_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_216 = trunc i32 %in_dim_offset_read"   --->   Operation 9 'trunc' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_dim_offset_c = alloca i64 1" [Deit_cpp/src/linear.cpp:344]   --->   Operation 10 'alloca' 'out_dim_offset_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dst_c = alloca i64 1" [Deit_cpp/src/linear.cpp:344]   --->   Operation 11 'alloca' 'dst_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_stream = alloca i64 1"   --->   Operation 12 'alloca' 'in_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 48> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_stream = alloca i64 1"   --->   Operation 13 'alloca' 'out_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 14 [2/2] (7.30ns)   --->   "%call_ln352 = call void @read_in_stream_direct, i512 %in_stream, i256 %inout1, i64 %src_read, i10 %empty_216" [Deit_cpp/src/linear.cpp:352]   --->   Operation 14 'call' 'call_ln352' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln352 = call void @read_in_stream_direct, i512 %in_stream, i256 %inout1, i64 %src_read, i10 %empty_216" [Deit_cpp/src/linear.cpp:352]   --->   Operation 15 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%use_gelu_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %use_gelu_offset"   --->   Operation 16 'read' 'use_gelu_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%out_dim_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_dim_offset"   --->   Operation 17 'read' 'out_dim_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i32 %out_dim_offset_read"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (3.67ns)   --->   "%call_ln354 = call void @compute_linear_on_stream, i512 %out_stream, i512 %in_stream, i4096 %weights, i288 %bias, i10 %empty, i10 %empty_216, i1 %use_gelu_offset_read, i10 %out_dim_offset_c, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/linear.cpp:354]   --->   Operation 19 'call' 'call_ln354' <Predicate = true> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst"   --->   Operation 20 'read' 'dst_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (1.83ns)   --->   "%call_ln344 = call void @entry_proc24, i64 %dst_read, i64 %dst_c" [Deit_cpp/src/linear.cpp:344]   --->   Operation 21 'call' 'call_ln344' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln354 = call void @compute_linear_on_stream, i512 %out_stream, i512 %in_stream, i4096 %weights, i288 %bias, i10 %empty, i10 %empty_216, i1 %use_gelu_offset_read, i10 %out_dim_offset_c, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/linear.cpp:354]   --->   Operation 22 'call' 'call_ln354' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln356 = call void @write_out_stream_direct, i256 %inout2, i64 %dst_c, i512 %out_stream, i10 %out_dim_offset_c" [Deit_cpp/src/linear.cpp:356]   --->   Operation 23 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @out_dim_OC_offset_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %out_dim_offset_c, i10 %out_dim_offset_c" [Deit_cpp/src/linear.cpp:344]   --->   Operation 24 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln344 = specinterface void @_ssdm_op_SpecInterface, i10 %out_dim_offset_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [Deit_cpp/src/linear.cpp:344]   --->   Operation 25 'specinterface' 'specinterface_ln344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @dst_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %dst_c, i64 %dst_c" [Deit_cpp/src/linear.cpp:344]   --->   Operation 26 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln344 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [Deit_cpp/src/linear.cpp:344]   --->   Operation 27 'specinterface' 'specinterface_ln344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln344 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [Deit_cpp/src/linear.cpp:344]   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @in_stream_str, i32 1, void @p_str, void @p_str, i32 48, i32 48, i512 %in_stream, i512 %in_stream"   --->   Operation 31 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %out_stream, i512 %out_stream"   --->   Operation 33 'specchannel' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln356 = call void @write_out_stream_direct, i256 %inout2, i64 %dst_c, i512 %out_stream, i10 %out_dim_offset_c" [Deit_cpp/src/linear.cpp:356]   --->   Operation 35 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln358 = ret" [Deit_cpp/src/linear.cpp:358]   --->   Operation 36 'ret' 'ret_ln358' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('in_dim_offset_read') on port 'in_dim_offset' [12]  (0 ns)
	'call' operation ('call_ln352', Deit_cpp/src/linear.cpp:352) to 'read_in_stream_direct' [34]  (7.3 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.68ns
The critical path consists of the following:
	wire read operation ('use_gelu_offset_read') on port 'use_gelu_offset' [11]  (0 ns)
	'call' operation ('call_ln354', Deit_cpp/src/linear.cpp:354) to 'compute_linear_on_stream' [35]  (3.68 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	wire read operation ('dst_read') on port 'dst' [15]  (0 ns)
	'call' operation ('call_ln344', Deit_cpp/src/linear.cpp:344) to 'entry_proc24' [33]  (1.84 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
