; ModuleID = '2rpyjy7oly7vtrlcoo4oybvra'
source_filename = "2rpyjy7oly7vtrlcoo4oybvra"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@stack = global [100 x i8] zeroinitializer, align 1
@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@sp = global [4 x i8] c"\FF\FF\FF\FF", align 4
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_0b50959ea5d314dc6ee942953635721f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00&\00\00\00\05\00\00\00" }>, align 8
@alloc_f54e069d0b7acbf54078e1753fc67874 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00'\00\00\00\0B\00\00\00" }>, align 8
@alloc_b27378ee2bd181288edc40722b5e7ff9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00'\00\00\00\05\00\00\00" }>, align 8
@alloc_5bcf9d991022eb8e61c20fd3c725809a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00+\00\00\00\12\00\00\00" }>, align 8
@alloc_37f909a0ef09c20c123712b0ac1a1a29 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00,\00\00\00\0A\00\00\00" }>, align 8
@alloc_9cd10b5e36852d7e733992f2bdbb38d4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00,\00\00\00\05\00\00\00" }>, align 8
@alloc_8baa02112e41a20ac2d4b8cd74152736 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00-\00\00\00\0C\00\00\00" }>, align 8
@alloc_636c6171d5ecb47954393c3a810592ce = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\001\00\00\00\12\00\00\00" }>, align 8
@alloc_75984ad0e9a67c45273c7fd1292c72b5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\001\00\00\00\0C\00\00\00" }>, align 8
@alloc_9d9a49d412baffc6adca8368220164a3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\005\00\00\00\0D\00\00\00" }>, align 8
@stack_node = global [240 x i8] zeroinitializer, align 8
@alloc_f0feb2aece4921177f6c6a020c995740 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00;\00\00\00\05\00\00\00" }>, align 8
@alloc_772df60789961433f70cf713bf2cfedf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00<\00\00\00\10\00\00\00" }>, align 8
@alloc_ce61f435f91c14c925ef75509f84a7d9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00<\00\00\00\05\00\00\00" }>, align 8
@alloc_afdbe7bf93e28a30601839367ee36928 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00@\00\00\00\12\00\00\00" }>, align 8
@alloc_3e2ca57ea3a90ce70cfde50bc76859ec = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00A\00\00\00\0A\00\00\00" }>, align 8
@alloc_73ed8ca87f1521c96876d2cdbb656763 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00A\00\00\00\05\00\00\00" }>, align 8
@alloc_52ec6808e7478eb5c21ceaaf176e7ea8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00B\00\00\00\0C\00\00\00" }>, align 8
@alloc_92d124f8e11fe679cc37f88bab0baf33 = private unnamed_addr constant [2 x i8] c"(\00", align 1
@alloc_48d2a7001a2e77549f840b31e7246e93 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00H\00\00\00\17\00\00\00" }>, align 8
@alloc_6f38de444c50305a3d2a6dfa07fa86bd = private unnamed_addr constant [3 x i8] c"%c\00", align 1
@alloc_abda187f391c085c69678147d3a86a05 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00I\00\00\00=\00\00\00" }>, align 8
@alloc_61e4802fc1c2ab9e5eb4eb0dc95b6a00 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00\17\00\00\00" }>, align 8
@alloc_e5db15082e7c84da9979436f002b362a = private unnamed_addr constant [2 x i8] c")\00", align 1
@alloc_9bdc625fe6427a1a920100cb47d0feea = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00Q\00\00\00\18\00\00\00" }>, align 8
@alloc_555eff9336973232daff1c0b9a35315e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00R\00\00\00\18\00\00\00" }>, align 8
@alloc_d1d4f35d6ad0c95769e793bd6638a672 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00S\00\00\00=\00\00\00" }>, align 8
@alloc_697db2b3c281c04137b3a23705524e5f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00`\00\00\00\0E\00\00\00" }>, align 8
@alloc_af5a6df1d54b8f0bccfde6f4beaa6593 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00b\00\00\00\09\00\00\00" }>, align 8
@alloc_71ffd02a7e301b782824a236319d9c55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00c\00\00\00\09\00\00\00" }>, align 8
@alloc_958355f2f8c79af0ce59e609dc7116c7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00d\00\00\00\17\00\00\00" }>, align 8
@alloc_cfe30686ff0daf301212766601800645 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00d\00\00\00\09\00\00\00" }>, align 8
@alloc_8bd7f9bd4b202936069d09a91dc00616 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00h\00\00\00\0D\00\00\00" }>, align 8
@alloc_4bfa8bf5a4685eae06012c7a1442518a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00i\00\00\00\0D\00\00\00" }>, align 8
@alloc_d20f38aa15e07182ff5b7022d172c50d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B8\00\00\00\09\00\00\00" }>, align 8
@alloc_be509998ec94cff816014bdf68a99c50 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\BA\00\00\00\05\00\00\00" }>, align 8
@alloc_2ba6a6f27518eccc1baf93d90647c81c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\80\00\00\00\0E\00\00\00" }>, align 8
@alloc_c7135c2f9b98338fa5873bc01e1af061 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B0\00\00\00\0D\00\00\00" }>, align 8
@alloc_933c06068ab12148f2be0acaf0efb190 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AA\00\00\00\15\00\00\00" }>, align 8
@alloc_c77531ea98f869acf7c7d7576e4f5710 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\9B\00\00\00\15\00\00\00" }>, align 8
@alloc_cf0690f33c762d346b1355997022cc5d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8E\00\00\00\15\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17hecafc81e34f7550dE() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hcea995eb8335a3b2E"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h75ee15581f2407e6E"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define void @push_ch(i8 signext %item) unnamed_addr #2 {
start:
  %_37 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_38 = and i1 %_37, true
  %_39 = xor i1 %_38, true
  br i1 %_39, label %bb6, label %panic

bb6:                                              ; preds = %start
  %_30 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_31 = and i1 %_30, true
  %_32 = xor i1 %_31, true
  br i1 %_32, label %bb5, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0b50959ea5d314dc6ee942953635721f) #6
  unreachable

bb5:                                              ; preds = %bb6
  %0 = load i32, ptr @sp, align 4
  %1 = add i32 %0, 1
  store i32 %1, ptr @sp, align 4
  %_44 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_45 = and i1 %_44, true
  %_46 = xor i1 %_45, true
  br i1 %_46, label %bb7, label %panic2

panic1:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0b50959ea5d314dc6ee942953635721f) #6
  unreachable

bb7:                                              ; preds = %bb5
  %_5 = load i32, ptr @sp, align 4
  %_4 = sext i32 %_5 to i64
  %_7 = icmp ult i64 %_4, 100
  br i1 %_7, label %bb1, label %panic3

panic2:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f54e069d0b7acbf54078e1753fc67874) #6
  unreachable

bb1:                                              ; preds = %bb7
  %_51 = icmp eq i64 ptrtoint (ptr @stack to i64), 0
  %_52 = and i1 %_51, true
  %_53 = xor i1 %_52, true
  br i1 %_53, label %bb8, label %panic4

panic3:                                           ; preds = %bb7
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_4, i64 100, ptr align 8 @alloc_b27378ee2bd181288edc40722b5e7ff9) #6
  unreachable

bb8:                                              ; preds = %bb1
  %2 = getelementptr inbounds nuw i8, ptr @stack, i64 %_4
  store i8 %item, ptr %2, align 1
  ret void

panic4:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b27378ee2bd181288edc40722b5e7ff9) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define signext i8 @pop_ch() unnamed_addr #2 {
start:
  %_31 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_32 = and i1 %_31, true
  %_33 = xor i1 %_32, true
  br i1 %_33, label %bb5, label %panic

bb5:                                              ; preds = %start
  %fresh0 = load i32, ptr @sp, align 4
  %_38 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_39 = and i1 %_38, true
  %_40 = xor i1 %_39, true
  br i1 %_40, label %bb6, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5bcf9d991022eb8e61c20fd3c725809a) #6
  unreachable

bb6:                                              ; preds = %bb5
  %_3 = load i32, ptr @sp, align 4
  %_45 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_46 = and i1 %_45, true
  %_47 = xor i1 %_46, true
  br i1 %_47, label %bb7, label %panic2

panic1:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_37f909a0ef09c20c123712b0ac1a1a29) #6
  unreachable

bb7:                                              ; preds = %bb6
  %0 = sub i32 %_3, 1
  store i32 %0, ptr @sp, align 4
  %_7 = sext i32 %fresh0 to i64
  %_8 = icmp ult i64 %_7, 100
  br i1 %_8, label %bb1, label %panic3

panic2:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9cd10b5e36852d7e733992f2bdbb38d4) #6
  unreachable

bb1:                                              ; preds = %bb7
  %_52 = icmp eq i64 ptrtoint (ptr @stack to i64), 0
  %_53 = and i1 %_52, true
  %_54 = xor i1 %_53, true
  br i1 %_54, label %bb8, label %panic4

panic3:                                           ; preds = %bb7
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_7, i64 100, ptr align 8 @alloc_8baa02112e41a20ac2d4b8cd74152736) #6
  unreachable

bb8:                                              ; preds = %bb1
  %1 = getelementptr inbounds nuw i8, ptr @stack, i64 %_7
  %_0 = load i8, ptr %1, align 1
  ret i8 %_0

panic4:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8baa02112e41a20ac2d4b8cd74152736) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define signext i8 @top_ch() unnamed_addr #2 {
start:
  %_16 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_17 = and i1 %_16, true
  %_18 = xor i1 %_17, true
  br i1 %_18, label %bb3, label %panic

bb3:                                              ; preds = %start
  %_3 = load i32, ptr @sp, align 4
  %_2 = sext i32 %_3 to i64
  %_5 = icmp ult i64 %_2, 100
  br i1 %_5, label %bb1, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_636c6171d5ecb47954393c3a810592ce) #6
  unreachable

bb1:                                              ; preds = %bb3
  %_23 = icmp eq i64 ptrtoint (ptr @stack to i64), 0
  %_24 = and i1 %_23, true
  %_25 = xor i1 %_24, true
  br i1 %_25, label %bb4, label %panic2

panic1:                                           ; preds = %bb3
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_2, i64 100, ptr align 8 @alloc_75984ad0e9a67c45273c7fd1292c72b5) #6
  unreachable

bb4:                                              ; preds = %bb1
  %0 = getelementptr inbounds nuw i8, ptr @stack, i64 %_2
  %_0 = load i8, ptr %0, align 1
  ret i8 %_0

panic2:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_75984ad0e9a67c45273c7fd1292c72b5) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @empty() unnamed_addr #2 {
start:
  %_15 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_16 = and i1 %_15, true
  %_17 = xor i1 %_16, true
  br i1 %_17, label %bb2, label %panic

bb2:                                              ; preds = %start
  %_2 = load i32, ptr @sp, align 4
  %_1 = icmp eq i32 %_2, -1
  %_0 = zext i1 %_1 to i32
  ret i32 %_0

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9d9a49d412baffc6adca8368220164a3) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @push_node(ptr %item) unnamed_addr #2 {
start:
  %_43 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_44 = and i1 %_43, true
  %_45 = xor i1 %_44, true
  br i1 %_45, label %bb7, label %panic

bb7:                                              ; preds = %start
  %_36 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_37 = and i1 %_36, true
  %_38 = xor i1 %_37, true
  br i1 %_38, label %bb6, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f0feb2aece4921177f6c6a020c995740) #6
  unreachable

bb6:                                              ; preds = %bb7
  %0 = load i32, ptr @sp, align 4
  %1 = add i32 %0, 1
  store i32 %1, ptr @sp, align 4
  %_50 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_51 = and i1 %_50, true
  %_52 = xor i1 %_51, true
  br i1 %_52, label %bb8, label %panic2

panic1:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f0feb2aece4921177f6c6a020c995740) #6
  unreachable

bb8:                                              ; preds = %bb6
  %_5 = load i32, ptr @sp, align 4
  %_4 = sext i32 %_5 to i64
  %_7 = icmp ult i64 %_4, 30
  br i1 %_7, label %bb1, label %panic3

panic2:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_772df60789961433f70cf713bf2cfedf) #6
  unreachable

bb1:                                              ; preds = %bb8
  %_57 = icmp eq i64 ptrtoint (ptr @stack_node to i64), 0
  %_58 = and i1 %_57, true
  %_59 = xor i1 %_58, true
  br i1 %_59, label %bb9, label %panic4

panic3:                                           ; preds = %bb8
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_4, i64 30, ptr align 8 @alloc_ce61f435f91c14c925ef75509f84a7d9) #6
  unreachable

bb9:                                              ; preds = %bb1
  %2 = getelementptr inbounds nuw ptr, ptr @stack_node, i64 %_4
  store ptr %item, ptr %2, align 8
  ret void

panic4:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ce61f435f91c14c925ef75509f84a7d9) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @pop_node() unnamed_addr #2 {
start:
  %_37 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_38 = and i1 %_37, true
  %_39 = xor i1 %_38, true
  br i1 %_39, label %bb6, label %panic

bb6:                                              ; preds = %start
  %fresh1 = load i32, ptr @sp, align 4
  %_44 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_45 = and i1 %_44, true
  %_46 = xor i1 %_45, true
  br i1 %_46, label %bb7, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_afdbe7bf93e28a30601839367ee36928) #6
  unreachable

bb7:                                              ; preds = %bb6
  %_3 = load i32, ptr @sp, align 4
  %_51 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_52 = and i1 %_51, true
  %_53 = xor i1 %_52, true
  br i1 %_53, label %bb8, label %panic2

panic1:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_3e2ca57ea3a90ce70cfde50bc76859ec) #6
  unreachable

bb8:                                              ; preds = %bb7
  %0 = sub i32 %_3, 1
  store i32 %0, ptr @sp, align 4
  %_7 = sext i32 %fresh1 to i64
  %_8 = icmp ult i64 %_7, 30
  br i1 %_8, label %bb1, label %panic3

panic2:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_73ed8ca87f1521c96876d2cdbb656763) #6
  unreachable

bb1:                                              ; preds = %bb8
  %_58 = icmp eq i64 ptrtoint (ptr @stack_node to i64), 0
  %_59 = and i1 %_58, true
  %_60 = xor i1 %_59, true
  br i1 %_60, label %bb9, label %panic4

panic3:                                           ; preds = %bb8
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_7, i64 30, ptr align 8 @alloc_52ec6808e7478eb5c21ceaaf176e7ea8) #6
  unreachable

bb9:                                              ; preds = %bb1
  %1 = getelementptr inbounds nuw ptr, ptr @stack_node, i64 %_7
  %_0 = load ptr, ptr %1, align 8
  ret ptr %_0

panic4:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_52ec6808e7478eb5c21ceaaf176e7ea8) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @display_infix(ptr %root) unnamed_addr #2 {
start:
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_2 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h75ee15581f2407e6E"(ptr %root) #7
  br i1 %_2, label %bb7, label %bb2

bb2:                                              ; preds = %start
  %_3 = call i32 (ptr, ...) @printf(ptr @alloc_92d124f8e11fe679cc37f88bab0baf33) #7
  %_37 = ptrtoint ptr %root to i64
  %_40 = and i64 %_37, 7
  %_41 = icmp eq i64 %_40, 0
  br i1 %_41, label %bb10, label %panic

bb7:                                              ; preds = %bb13, %start
  ret void

bb10:                                             ; preds = %bb2
  %_43 = ptrtoint ptr %root to i64
  %_46 = icmp eq i64 %_43, 0
  %_47 = and i1 %_46, true
  %_48 = xor i1 %_47, true
  br i1 %_48, label %bb11, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_37, ptr align 8 @alloc_48d2a7001a2e77549f840b31e7246e93) #6
  unreachable

bb11:                                             ; preds = %bb10
  %0 = getelementptr inbounds i8, ptr %root, i64 8
  %_9 = load ptr, ptr %0, align 8
  call void @display_infix(ptr %_9) #7
  %_31 = ptrtoint ptr %root to i64
  %_34 = and i64 %_31, 7
  %_35 = icmp eq i64 %_34, 0
  br i1 %_35, label %bb9, label %panic2

panic1:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_48d2a7001a2e77549f840b31e7246e93) #6
  unreachable

bb9:                                              ; preds = %bb11
  %_50 = ptrtoint ptr %root to i64
  %_53 = icmp eq i64 %_50, 0
  %_54 = and i1 %_53, true
  %_55 = xor i1 %_54, true
  br i1 %_55, label %bb12, label %panic3

panic2:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_31, ptr align 8 @alloc_abda187f391c085c69678147d3a86a05) #6
  unreachable

bb12:                                             ; preds = %bb9
  %_16 = load i8, ptr %root, align 8
  %_15 = sext i8 %_16 to i32
  %_10 = call i32 (ptr, ...) @printf(ptr @alloc_6f38de444c50305a3d2a6dfa07fa86bd, i32 %_15) #7
  %_25 = ptrtoint ptr %root to i64
  %_28 = and i64 %_25, 7
  %_29 = icmp eq i64 %_28, 0
  br i1 %_29, label %bb8, label %panic4

panic3:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_abda187f391c085c69678147d3a86a05) #6
  unreachable

bb8:                                              ; preds = %bb12
  %_57 = ptrtoint ptr %root to i64
  %_60 = icmp eq i64 %_57, 0
  %_61 = and i1 %_60, true
  %_62 = xor i1 %_61, true
  br i1 %_62, label %bb13, label %panic5

panic4:                                           ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_25, ptr align 8 @alloc_61e4802fc1c2ab9e5eb4eb0dc95b6a00) #6
  unreachable

bb13:                                             ; preds = %bb8
  %1 = getelementptr inbounds i8, ptr %root, i64 16
  %_18 = load ptr, ptr %1, align 8
  call void @display_infix(ptr %_18) #7
  %_19 = call i32 (ptr, ...) @printf(ptr @alloc_e5db15082e7c84da9979436f002b362a) #7
  br label %bb7

panic5:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_61e4802fc1c2ab9e5eb4eb0dc95b6a00) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @display_suffix(ptr %root) unnamed_addr #2 {
start:
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_2 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h75ee15581f2407e6E"(ptr %root) #7
  br i1 %_2, label %bb5, label %bb2

bb2:                                              ; preds = %start
  %_27 = ptrtoint ptr %root to i64
  %_30 = and i64 %_27, 7
  %_31 = icmp eq i64 %_30, 0
  br i1 %_31, label %bb8, label %panic

bb5:                                              ; preds = %bb11, %start
  ret void

bb8:                                              ; preds = %bb2
  %_33 = ptrtoint ptr %root to i64
  %_36 = icmp eq i64 %_33, 0
  %_37 = and i1 %_36, true
  %_38 = xor i1 %_37, true
  br i1 %_38, label %bb9, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_27, ptr align 8 @alloc_9bdc625fe6427a1a920100cb47d0feea) #6
  unreachable

bb9:                                              ; preds = %bb8
  %0 = getelementptr inbounds i8, ptr %root, i64 8
  %_4 = load ptr, ptr %0, align 8
  call void @display_suffix(ptr %_4) #7
  %_21 = ptrtoint ptr %root to i64
  %_24 = and i64 %_21, 7
  %_25 = icmp eq i64 %_24, 0
  br i1 %_25, label %bb7, label %panic2

panic1:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9bdc625fe6427a1a920100cb47d0feea) #6
  unreachable

bb7:                                              ; preds = %bb9
  %_40 = ptrtoint ptr %root to i64
  %_43 = icmp eq i64 %_40, 0
  %_44 = and i1 %_43, true
  %_45 = xor i1 %_44, true
  br i1 %_45, label %bb10, label %panic3

panic2:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_21, ptr align 8 @alloc_555eff9336973232daff1c0b9a35315e) #6
  unreachable

bb10:                                             ; preds = %bb7
  %1 = getelementptr inbounds i8, ptr %root, i64 16
  %_6 = load ptr, ptr %1, align 8
  call void @display_suffix(ptr %_6) #7
  %_15 = ptrtoint ptr %root to i64
  %_18 = and i64 %_15, 7
  %_19 = icmp eq i64 %_18, 0
  br i1 %_19, label %bb6, label %panic4

panic3:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_555eff9336973232daff1c0b9a35315e) #6
  unreachable

bb6:                                              ; preds = %bb10
  %_47 = ptrtoint ptr %root to i64
  %_50 = icmp eq i64 %_47, 0
  %_51 = and i1 %_50, true
  %_52 = xor i1 %_51, true
  br i1 %_52, label %bb11, label %panic5

panic4:                                           ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_15, ptr align 8 @alloc_d1d4f35d6ad0c95769e793bd6638a672) #6
  unreachable

bb11:                                             ; preds = %bb6
  %_13 = load i8, ptr %root, align 8
  %_12 = sext i8 %_13 to i32
  %_7 = call i32 (ptr, ...) @printf(ptr @alloc_6f38de444c50305a3d2a6dfa07fa86bd, i32 %_12) #7
  br label %bb5

panic5:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d1d4f35d6ad0c95769e793bd6638a672) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @create_expresstree(ptr %suffix, i32 %sufsize) unnamed_addr #2 {
start:
  %cur = alloca [8 x i8], align 8
  %ch = alloca [1 x i8], align 1
  %i = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  store i8 0, ptr %ch, align 1
  store ptr null, ptr %cur, align 8
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb12, %start
  %_7 = load i32, ptr %i, align 4
  %_6 = icmp slt i32 %_7, %sufsize
  br i1 %_6, label %bb2, label %bb14

bb14:                                             ; preds = %bb1
  %_37 = call i32 @empty() #7
  %0 = icmp eq i32 %_37, 0
  br i1 %0, label %bb16, label %bb18

bb2:                                              ; preds = %bb1
  %_11 = load i32, ptr %i, align 4
  %_10 = sext i32 %_11 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hcea995eb8335a3b2E"(ptr %suffix, i64 %_10, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %suffix, i64 %_10
  %_118 = ptrtoint ptr %_0.i to i64
  %_121 = icmp eq i64 %_118, 0
  %_122 = and i1 %_121, true
  %_123 = xor i1 %_122, true
  br i1 %_123, label %bb31, label %panic

bb16:                                             ; preds = %bb14
  %_38 = call ptr @pop_node() #7
  store ptr %_38, ptr %cur, align 8
  br label %bb18

bb18:                                             ; preds = %bb16, %bb14
  %_0 = load ptr, ptr %cur, align 8
  ret ptr %_0

bb31:                                             ; preds = %bb2
  %_8 = load i8, ptr %_0.i, align 1
  store i8 %_8, ptr %ch, align 1
  %_12 = call ptr @malloc(i64 24) #7
  store ptr %_12, ptr %cur, align 8
  %_15 = load i8, ptr %ch, align 1
  %_69 = load ptr, ptr %cur, align 8
  %_70 = ptrtoint ptr %_69 to i64
  %_73 = and i64 %_70, 7
  %_74 = icmp eq i64 %_73, 0
  br i1 %_74, label %bb24, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_697db2b3c281c04137b3a23705524e5f) #6
  unreachable

bb24:                                             ; preds = %bb31
  %_75 = load ptr, ptr %cur, align 8
  %_76 = ptrtoint ptr %_75 to i64
  %_79 = icmp eq i64 %_76, 0
  %_80 = and i1 %_79, true
  %_81 = xor i1 %_80, true
  br i1 %_81, label %bb25, label %panic2

panic1:                                           ; preds = %bb31
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_70, ptr align 8 @alloc_af5a6df1d54b8f0bccfde6f4beaa6593) #6
  unreachable

bb25:                                             ; preds = %bb24
  %1 = load ptr, ptr %cur, align 8
  store i8 %_15, ptr %1, align 8
  %_63 = load ptr, ptr %cur, align 8
  %_64 = ptrtoint ptr %_63 to i64
  %_67 = and i64 %_64, 7
  %_68 = icmp eq i64 %_67, 0
  br i1 %_68, label %bb23, label %panic3

panic2:                                           ; preds = %bb24
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_af5a6df1d54b8f0bccfde6f4beaa6593) #6
  unreachable

bb23:                                             ; preds = %bb25
  %_82 = load ptr, ptr %cur, align 8
  %_83 = ptrtoint ptr %_82 to i64
  %_86 = icmp eq i64 %_83, 0
  %_87 = and i1 %_86, true
  %_88 = xor i1 %_87, true
  br i1 %_88, label %bb26, label %panic4

panic3:                                           ; preds = %bb25
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_64, ptr align 8 @alloc_71ffd02a7e301b782824a236319d9c55) #6
  unreachable

bb26:                                             ; preds = %bb23
  %2 = load ptr, ptr %cur, align 8
  %3 = getelementptr inbounds i8, ptr %2, i64 16
  store ptr null, ptr %3, align 8
  %_57 = load ptr, ptr %cur, align 8
  %_58 = ptrtoint ptr %_57 to i64
  %_61 = and i64 %_58, 7
  %_62 = icmp eq i64 %_61, 0
  br i1 %_62, label %bb22, label %panic5

panic4:                                           ; preds = %bb23
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_71ffd02a7e301b782824a236319d9c55) #6
  unreachable

bb22:                                             ; preds = %bb26
  %_89 = load ptr, ptr %cur, align 8
  %_90 = ptrtoint ptr %_89 to i64
  %_93 = icmp eq i64 %_90, 0
  %_94 = and i1 %_93, true
  %_95 = xor i1 %_94, true
  br i1 %_95, label %bb27, label %panic6

panic5:                                           ; preds = %bb26
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_58, ptr align 8 @alloc_958355f2f8c79af0ce59e609dc7116c7) #6
  unreachable

bb27:                                             ; preds = %bb22
  %4 = load ptr, ptr %cur, align 8
  %5 = getelementptr inbounds i8, ptr %4, i64 16
  %_16 = load ptr, ptr %5, align 8
  %_51 = load ptr, ptr %cur, align 8
  %_52 = ptrtoint ptr %_51 to i64
  %_55 = and i64 %_52, 7
  %_56 = icmp eq i64 %_55, 0
  br i1 %_56, label %bb21, label %panic7

panic6:                                           ; preds = %bb22
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_958355f2f8c79af0ce59e609dc7116c7) #6
  unreachable

bb21:                                             ; preds = %bb27
  %_96 = load ptr, ptr %cur, align 8
  %_97 = ptrtoint ptr %_96 to i64
  %_100 = icmp eq i64 %_97, 0
  %_101 = and i1 %_100, true
  %_102 = xor i1 %_101, true
  br i1 %_102, label %bb28, label %panic8

panic7:                                           ; preds = %bb27
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_52, ptr align 8 @alloc_cfe30686ff0daf301212766601800645) #6
  unreachable

bb28:                                             ; preds = %bb21
  %6 = load ptr, ptr %cur, align 8
  %7 = getelementptr inbounds i8, ptr %6, i64 8
  store ptr %_16, ptr %7, align 8
  %_19 = load i8, ptr %ch, align 1
  %_18 = sext i8 %_19 to i32
  %_17 = icmp eq i32 %_18, 43
  br i1 %_17, label %bb9, label %bb6

panic8:                                           ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cfe30686ff0daf301212766601800645) #6
  unreachable

bb6:                                              ; preds = %bb28
  %_23 = load i8, ptr %ch, align 1
  %_22 = sext i8 %_23 to i32
  %_21 = icmp eq i32 %_22, 45
  br i1 %_21, label %bb9, label %bb7

bb9:                                              ; preds = %bb8, %bb7, %bb6, %bb28
  %_33 = call ptr @pop_node() #7
  %_45 = load ptr, ptr %cur, align 8
  %_46 = ptrtoint ptr %_45 to i64
  %_49 = and i64 %_46, 7
  %_50 = icmp eq i64 %_49, 0
  br i1 %_50, label %bb20, label %panic9

bb7:                                              ; preds = %bb6
  %_27 = load i8, ptr %ch, align 1
  %_26 = sext i8 %_27 to i32
  %_25 = icmp eq i32 %_26, 42
  br i1 %_25, label %bb9, label %bb8

bb8:                                              ; preds = %bb7
  %_31 = load i8, ptr %ch, align 1
  %_30 = sext i8 %_31 to i32
  %_29 = icmp eq i32 %_30, 47
  br i1 %_29, label %bb9, label %bb12

bb12:                                             ; preds = %bb30, %bb8
  %_36 = load ptr, ptr %cur, align 8
  call void @push_node(ptr %_36) #7
  %8 = load i32, ptr %i, align 4
  %9 = add i32 %8, 1
  store i32 %9, ptr %i, align 4
  br label %bb1

bb20:                                             ; preds = %bb9
  %_103 = load ptr, ptr %cur, align 8
  %_104 = ptrtoint ptr %_103 to i64
  %_107 = icmp eq i64 %_104, 0
  %_108 = and i1 %_107, true
  %_109 = xor i1 %_108, true
  br i1 %_109, label %bb29, label %panic10

panic9:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_46, ptr align 8 @alloc_8bd7f9bd4b202936069d09a91dc00616) #6
  unreachable

bb29:                                             ; preds = %bb20
  %10 = load ptr, ptr %cur, align 8
  %11 = getelementptr inbounds i8, ptr %10, i64 16
  store ptr %_33, ptr %11, align 8
  %_34 = call ptr @pop_node() #7
  %_39 = load ptr, ptr %cur, align 8
  %_40 = ptrtoint ptr %_39 to i64
  %_43 = and i64 %_40, 7
  %_44 = icmp eq i64 %_43, 0
  br i1 %_44, label %bb19, label %panic11

panic10:                                          ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8bd7f9bd4b202936069d09a91dc00616) #6
  unreachable

bb19:                                             ; preds = %bb29
  %_110 = load ptr, ptr %cur, align 8
  %_111 = ptrtoint ptr %_110 to i64
  %_114 = icmp eq i64 %_111, 0
  %_115 = and i1 %_114, true
  %_116 = xor i1 %_115, true
  br i1 %_116, label %bb30, label %panic12

panic11:                                          ; preds = %bb29
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_40, ptr align 8 @alloc_4bfa8bf5a4685eae06012c7a1442518a) #6
  unreachable

bb30:                                             ; preds = %bb19
  %12 = load ptr, ptr %cur, align 8
  %13 = getelementptr inbounds i8, ptr %12, i64 8
  store ptr %_34, ptr %13, align 8
  br label %bb12

panic12:                                          ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4bfa8bf5a4685eae06012c7a1442518a) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @infix2suffix(ptr %infix, i32 %size, ptr %suffix, ptr %sufsize) unnamed_addr #2 {
start:
  %ch = alloca [1 x i8], align 1
  %cp = alloca [4 x i8], align 4
  %i = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  store i32 0, ptr %cp, align 4
  store i8 0, ptr %ch, align 1
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb44, %start
  %_9 = load i32, ptr %i, align 4
  %_8 = icmp slt i32 %_9, %size
  br i1 %_8, label %bb2, label %bb45

bb45:                                             ; preds = %bb53, %bb1
  %_103 = call i32 @empty() #7
  %0 = icmp eq i32 %_103, 0
  br i1 %0, label %bb47, label %bb50

bb2:                                              ; preds = %bb1
  %_13 = load i32, ptr %i, align 4
  %_12 = sext i32 %_13 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hcea995eb8335a3b2E"(ptr %infix, i64 %_12, i64 1) #7
  %_0.i11 = getelementptr inbounds i8, ptr %infix, i64 %_12
  %_159 = ptrtoint ptr %_0.i11 to i64
  %_162 = icmp eq i64 %_159, 0
  %_163 = and i1 %_162, true
  %_164 = xor i1 %_163, true
  br i1 %_164, label %bb58, label %panic3

bb47:                                             ; preds = %bb45
  %fresh6 = load i32, ptr %cp, align 4
  %_105 = load i32, ptr %cp, align 4
  %1 = add i32 %_105, 1
  store i32 %1, ptr %cp, align 4
  %_106 = call signext i8 @pop_ch() #7
  %_108 = sext i32 %fresh6 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hcea995eb8335a3b2E"(ptr %suffix, i64 %_108, i64 1) #7
  %_0.i12 = getelementptr inbounds i8, ptr %suffix, i64 %_108
  %_124 = ptrtoint ptr %_0.i12 to i64
  %_127 = icmp eq i64 %_124, 0
  %_128 = and i1 %_127, true
  %_129 = xor i1 %_128, true
  br i1 %_129, label %bb53, label %panic

bb50:                                             ; preds = %bb45
  %_109 = load i32, ptr %cp, align 4
  %_111 = ptrtoint ptr %sufsize to i64
  %_114 = and i64 %_111, 3
  %_115 = icmp eq i64 %_114, 0
  br i1 %_115, label %bb51, label %panic1

bb53:                                             ; preds = %bb47
  store i8 %_106, ptr %_0.i12, align 1
  br label %bb45

panic:                                            ; preds = %bb47
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d20f38aa15e07182ff5b7022d172c50d) #6
  unreachable

bb51:                                             ; preds = %bb50
  %_117 = ptrtoint ptr %sufsize to i64
  %_120 = icmp eq i64 %_117, 0
  %_121 = and i1 %_120, true
  %_122 = xor i1 %_121, true
  br i1 %_122, label %bb52, label %panic2

panic1:                                           ; preds = %bb50
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_111, ptr align 8 @alloc_be509998ec94cff816014bdf68a99c50) #6
  unreachable

bb52:                                             ; preds = %bb51
  store i32 %_109, ptr %sufsize, align 4
  ret void

panic2:                                           ; preds = %bb51
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_be509998ec94cff816014bdf68a99c50) #6
  unreachable

bb58:                                             ; preds = %bb2
  %_10 = load i8, ptr %_0.i11, align 1
  store i8 %_10, ptr %ch, align 1
  %_16 = load i8, ptr %ch, align 1
  %_15 = sext i8 %_16 to i32
  %_14 = icmp eq i32 %_15, 43
  br i1 %_14, label %bb7, label %bb4

panic3:                                           ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2ba6a6f27518eccc1baf93d90647c81c) #6
  unreachable

bb4:                                              ; preds = %bb58
  %_20 = load i8, ptr %ch, align 1
  %_19 = sext i8 %_20 to i32
  %_18 = icmp eq i32 %_19, 45
  br i1 %_18, label %bb7, label %bb5

bb7:                                              ; preds = %bb6, %bb5, %bb4, %bb58
  %_30 = call i32 @empty() #7
  %2 = icmp eq i32 %_30, 0
  br i1 %2, label %bb10, label %bb9

bb5:                                              ; preds = %bb4
  %_24 = load i8, ptr %ch, align 1
  %_23 = sext i8 %_24 to i32
  %_22 = icmp eq i32 %_23, 42
  br i1 %_22, label %bb7, label %bb6

bb6:                                              ; preds = %bb5
  %_28 = load i8, ptr %ch, align 1
  %_27 = sext i8 %_28 to i32
  %_26 = icmp eq i32 %_27, 47
  br i1 %_26, label %bb7, label %bb32

bb32:                                             ; preds = %bb6
  %_75 = load i8, ptr %ch, align 1
  %_74 = sext i8 %_75 to i32
  %_73 = icmp eq i32 %_74, 40
  br i1 %_73, label %bb34, label %bb33

bb33:                                             ; preds = %bb32
  %_79 = load i8, ptr %ch, align 1
  %_78 = sext i8 %_79 to i32
  %_77 = icmp eq i32 %_78, 41
  br i1 %_77, label %bb34, label %bb42

bb34:                                             ; preds = %bb33, %bb32
  %_83 = load i8, ptr %ch, align 1
  %_82 = sext i8 %_83 to i32
  %_81 = icmp eq i32 %_82, 40
  br i1 %_81, label %bb35, label %bb36

bb42:                                             ; preds = %bb33
  %fresh5 = load i32, ptr %cp, align 4
  %_99 = load i32, ptr %cp, align 4
  %3 = add i32 %_99, 1
  store i32 %3, ptr %cp, align 4
  %_100 = load i8, ptr %ch, align 1
  %_102 = sext i32 %fresh5 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hcea995eb8335a3b2E"(ptr %suffix, i64 %_102, i64 1) #7
  %_0.i10 = getelementptr inbounds i8, ptr %suffix, i64 %_102
  %_131 = ptrtoint ptr %_0.i10 to i64
  %_134 = icmp eq i64 %_131, 0
  %_135 = and i1 %_134, true
  %_136 = xor i1 %_135, true
  br i1 %_136, label %bb54, label %panic4

bb54:                                             ; preds = %bb42
  store i8 %_100, ptr %_0.i10, align 1
  br label %bb44

panic4:                                           ; preds = %bb42
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c7135c2f9b98338fa5873bc01e1af061) #6
  unreachable

bb44:                                             ; preds = %bb9, %bb19, %bb31, %bb35, %bb38, %bb36, %bb54
  %4 = load i32, ptr %i, align 4
  %5 = add i32 %4, 1
  store i32 %5, ptr %i, align 4
  br label %bb1

bb36:                                             ; preds = %bb55, %bb34
  %_87 = call i32 @empty() #7
  %6 = icmp eq i32 %_87, 0
  br i1 %6, label %bb38, label %bb44

bb35:                                             ; preds = %bb34
  %_86 = load i8, ptr %ch, align 1
  call void @push_ch(i8 signext %_86) #7
  br label %bb44

bb38:                                             ; preds = %bb36
  %_88 = call signext i8 @pop_ch() #7
  store i8 %_88, ptr %ch, align 1
  %_91 = load i8, ptr %ch, align 1
  %_90 = sext i8 %_91 to i32
  %_89 = icmp eq i32 %_90, 40
  br i1 %_89, label %bb44, label %bb40

bb40:                                             ; preds = %bb38
  %fresh4 = load i32, ptr %cp, align 4
  %_94 = load i32, ptr %cp, align 4
  %7 = add i32 %_94, 1
  store i32 %7, ptr %cp, align 4
  %_95 = load i8, ptr %ch, align 1
  %_97 = sext i32 %fresh4 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hcea995eb8335a3b2E"(ptr %suffix, i64 %_97, i64 1) #7
  %_0.i9 = getelementptr inbounds i8, ptr %suffix, i64 %_97
  %_138 = ptrtoint ptr %_0.i9 to i64
  %_141 = icmp eq i64 %_138, 0
  %_142 = and i1 %_141, true
  %_143 = xor i1 %_142, true
  br i1 %_143, label %bb55, label %panic5

bb55:                                             ; preds = %bb40
  store i8 %_95, ptr %_0.i9, align 1
  br label %bb36

panic5:                                           ; preds = %bb40
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_933c06068ab12148f2be0acaf0efb190) #6
  unreachable

bb10:                                             ; preds = %bb7
  %_35 = load i8, ptr %ch, align 1
  %_34 = sext i8 %_35 to i32
  %_33 = icmp eq i32 %_34, 43
  br i1 %_33, label %bb12, label %bb11

bb9:                                              ; preds = %bb7
  %_32 = load i8, ptr %ch, align 1
  call void @push_ch(i8 signext %_32) #7
  br label %bb44

bb11:                                             ; preds = %bb10
  %_39 = load i8, ptr %ch, align 1
  %_38 = sext i8 %_39 to i32
  %_37 = icmp eq i32 %_38, 45
  br i1 %_37, label %bb12, label %bb20

bb12:                                             ; preds = %bb57, %bb11, %bb10
  %_41 = call i32 @empty() #7
  %8 = icmp eq i32 %_41, 0
  br i1 %8, label %bb14, label %bb19

bb20:                                             ; preds = %bb56, %bb11
  %_53 = call i32 @empty() #7
  %9 = icmp eq i32 %_53, 0
  br i1 %9, label %bb22, label %bb31

bb22:                                             ; preds = %bb20
  %_56 = call signext i8 @top_ch() #7
  %_55 = sext i8 %_56 to i32
  %_54 = icmp eq i32 %_55, 40
  br i1 %_54, label %bb31, label %bb24

bb31:                                             ; preds = %bb26, %bb24, %bb22, %bb20
  %_72 = load i8, ptr %ch, align 1
  call void @push_ch(i8 signext %_72) #7
  br label %bb44

bb24:                                             ; preds = %bb22
  %_60 = call signext i8 @top_ch() #7
  %_59 = sext i8 %_60 to i32
  %_58 = icmp eq i32 %_59, 43
  br i1 %_58, label %bb31, label %bb26

bb26:                                             ; preds = %bb24
  %_64 = call signext i8 @top_ch() #7
  %_63 = sext i8 %_64 to i32
  %_62 = icmp eq i32 %_63, 45
  br i1 %_62, label %bb31, label %bb28

bb28:                                             ; preds = %bb26
  %fresh3 = load i32, ptr %cp, align 4
  %_67 = load i32, ptr %cp, align 4
  %10 = add i32 %_67, 1
  store i32 %10, ptr %cp, align 4
  %_68 = call signext i8 @pop_ch() #7
  %_70 = sext i32 %fresh3 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hcea995eb8335a3b2E"(ptr %suffix, i64 %_70, i64 1) #7
  %_0.i8 = getelementptr inbounds i8, ptr %suffix, i64 %_70
  %_145 = ptrtoint ptr %_0.i8 to i64
  %_148 = icmp eq i64 %_145, 0
  %_149 = and i1 %_148, true
  %_150 = xor i1 %_149, true
  br i1 %_150, label %bb56, label %panic6

bb56:                                             ; preds = %bb28
  store i8 %_68, ptr %_0.i8, align 1
  br label %bb20

panic6:                                           ; preds = %bb28
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c77531ea98f869acf7c7d7576e4f5710) #6
  unreachable

bb14:                                             ; preds = %bb12
  %_44 = call signext i8 @top_ch() #7
  %_43 = sext i8 %_44 to i32
  %_42 = icmp eq i32 %_43, 40
  br i1 %_42, label %bb19, label %bb16

bb19:                                             ; preds = %bb14, %bb12
  %_52 = load i8, ptr %ch, align 1
  call void @push_ch(i8 signext %_52) #7
  br label %bb44

bb16:                                             ; preds = %bb14
  %fresh2 = load i32, ptr %cp, align 4
  %_47 = load i32, ptr %cp, align 4
  %11 = add i32 %_47, 1
  store i32 %11, ptr %cp, align 4
  %_48 = call signext i8 @pop_ch() #7
  %_50 = sext i32 %fresh2 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hcea995eb8335a3b2E"(ptr %suffix, i64 %_50, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %suffix, i64 %_50
  %_152 = ptrtoint ptr %_0.i to i64
  %_155 = icmp eq i64 %_152, 0
  %_156 = and i1 %_155, true
  %_157 = xor i1 %_156, true
  br i1 %_157, label %bb57, label %panic7

bb57:                                             ; preds = %bb16
  store i8 %_48, ptr %_0.i, align 1
  br label %bb12

panic7:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cf0690f33c762d346b1355997022cc5d) #6
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; core::panicking::panic_bounds_check
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64, i64, ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
