// Seed: 3063760856
module module_0 (
    input  tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    output tri1 id_3,
    output tri1 id_4,
    input  wor  id_5,
    output wand id_6
);
  wire id_8;
  id_9(
      id_2 * 1, id_5, id_5
  );
endmodule
module module_1 (
    output wire id_0,
    output wor  id_1,
    input  wire id_2,
    output wand id_3
);
  id_5(); module_0(
      id_2, id_3, id_3, id_3, id_3, id_2, id_0
  );
  initial begin
    assume (id_5);
    id_6(id_5);
  end
endmodule
