<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2729669</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Sun Nov 15 21:47:49 2020</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2019.2.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>01961f57f7a14896be55f584f33c857b</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>28</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>33d6632b77835c249f277aa271c6e6ec</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211142045_1777515821_210725329_264</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcku040</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintexu</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffva1156</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2208 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Windows Server 2016 or Windows 10</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>17.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>abstractfileview_reload=26</TD>
   <TD>abstractsearchablepanel_show_search=2</TD>
   <TD>abstractselectabletablepanel_export_to_spreadsheet=1</TD>
   <TD>addilaprobespopup_cancel=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>addilaprobespopup_ok=1</TD>
   <TD>basedialog_cancel=7</TD>
   <TD>basedialog_ok=253</TD>
   <TD>basedialog_yes=27</TD>
</TR><TR ALIGN='LEFT'>   <TD>boardtreepanel_board_tree_panel=20</TD>
   <TD>cfgmempartchooser_table=5</TD>
   <TD>closeplanner_yes=1</TD>
   <TD>cmdmsgdialog_messages=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_ok=79</TD>
   <TD>commandsinput_type_tcl_command_here=6</TD>
   <TD>coretreetablepanel_core_tree_table=7</TD>
   <TD>creatersbportdialog_create_vector=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>creatersbportdialog_direction=7</TD>
   <TD>creatersbportdialog_from=6</TD>
   <TD>creatersbportdialog_port_name=16</TD>
   <TD>creatersbportdialog_type=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugview_debug_cores_tree_table=4</TD>
   <TD>debugwizard_advanced_trigger=3</TD>
   <TD>debugwizard_assign_all_clock_domains=2</TD>
   <TD>debugwizard_capture_control=22</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_chipscope_tree_table=150</TD>
   <TD>debugwizard_data_and_trigger=1</TD>
   <TD>debugwizard_disconnect_all_nets_and_remove_debug=3</TD>
   <TD>debugwizard_find_nets_to_add=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_input_pipe_stages=18</TD>
   <TD>debugwizard_more_info=3</TD>
   <TD>debugwizard_nets=1</TD>
   <TD>debugwizard_remove_nets=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_sample_of_data_depth=20</TD>
   <TD>debugwizard_select_clock_domain=28</TD>
   <TD>debugwizard_set_probe_type=14</TD>
   <TD>designtimingsumsectionpanel_worst_negative_slack=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>filesetpanel_file_set_panel_tree=286</TD>
   <TD>findandpicknetsdialog_nets_tree_table_panel=8</TD>
   <TD>finder_add_new_criterion=1</TD>
   <TD>flownavigatortreepanel_flow_navigator_tree=377</TD>
</TR><TR ALIGN='LEFT'>   <TD>graphicalview_zoom_in=119</TD>
   <TD>graphicalview_zoom_out=20</TD>
   <TD>hardwaredashboardoptionspanel_close_dashboard_options=2</TD>
   <TD>hardwaredashboardview_capture_setup=28</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwaredashboardview_show_dashboard_options=3</TD>
   <TD>hardwareilawaveformview_run_trigger_for_this_ila_core=41</TD>
   <TD>hardwareilawaveformview_run_trigger_immediate_for_this_ila_core=6</TD>
   <TD>hardwareilawaveformview_stop_trigger_for_this_ila_core=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwaretreepanel_hardware_tree_table=5</TD>
   <TD>hpopuptitle_close=3</TD>
   <TD>htoolbar_collapse_all=3</TD>
   <TD>htoolbar_expand_all=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>ilaprobetablepanel_add_probe=6</TD>
   <TD>ilaprobetablepanel_add_probes=3</TD>
   <TD>ilaprobetablepanel_remove_selected_probe=3</TD>
   <TD>ilaprobetablepanel_set_capture_condition_to_global=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>ilaprobetablepanel_set_trigger_condition_to_global=1</TD>
   <TD>intraclockssectionpanel_intra_clocks_section_table=2</TD>
   <TD>labtoolsmenu_name=1</TD>
   <TD>launchpanel_dont_show_this_dialog_again=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_edit=14</TD>
   <TD>mainmenumgr_export=1</TD>
   <TD>mainmenumgr_file=10</TD>
   <TD>mainmenumgr_floorplanning=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_flow=18</TD>
   <TD>mainmenumgr_help=4</TD>
   <TD>mainmenumgr_io_planning=1</TD>
   <TD>mainmenumgr_project=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_reports=14</TD>
   <TD>mainmenumgr_tools=20</TD>
   <TD>mainmenumgr_view=6</TD>
   <TD>mainmenumgr_window=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainwinmenumgr_layout=18</TD>
   <TD>mainwinmenumgr_load=7</TD>
   <TD>navigabletimingreporttab_timing_report_navigation_tree=50</TD>
   <TD>netlisttreeview_netlist_tree=41</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_add_sources=23</TD>
   <TD>pacommandnames_auto_connect_target=17</TD>
   <TD>pacommandnames_auto_update_hier=9</TD>
   <TD>pacommandnames_create_top_hdl=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_debug_wizard=1</TD>
   <TD>pacommandnames_goto_implemented_design=1</TD>
   <TD>pacommandnames_goto_netlist_design=13</TD>
   <TD>pacommandnames_log_window=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_hardware_manager=15</TD>
   <TD>pacommandnames_program_fpga=2</TD>
   <TD>pacommandnames_regenerate_layout=9</TD>
   <TD>pacommandnames_reports_window=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_run_bitgen=10</TD>
   <TD>pacommandnames_run_implementation=1</TD>
   <TD>pacommandnames_set_as_top=2</TD>
   <TD>pacommandnames_simulation_live_break=22</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_live_run_all=22</TD>
   <TD>pacommandnames_simulation_run_behavioral=65</TD>
   <TD>pacommandnames_simulation_settings=1</TD>
   <TD>pacommandnames_stop_trigger=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_write_config_memory_file=1</TD>
   <TD>pacommandnames_zoom_in=5</TD>
   <TD>pacommandnames_zoom_out=4</TD>
   <TD>paviews_code=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_dashboard=20</TD>
   <TD>paviews_device=2</TD>
   <TD>paviews_project_summary=33</TD>
   <TD>pickclockdomainnetdialog_clock_domain_nets_tree=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pickclockdomainnetdialog_select_clock_domain_type=12</TD>
   <TD>planaheadtab_refresh_changed_modules=57</TD>
   <TD>powerresulttab_report_navigation_tree=6</TD>
   <TD>probesview_probes_tree=29</TD>
</TR><TR ALIGN='LEFT'>   <TD>probevaluetablepanel_text_field=10</TD>
   <TD>programcfgmemdialog_contents_of_configuration_file=5</TD>
   <TD>programcfgmemdialog_create_svf_only=2</TD>
   <TD>programdebugtab_open_target=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdebugtab_program_device=3</TD>
   <TD>programfpgadialog_program=34</TD>
   <TD>programfpgadialog_specify_bitstream_file=1</TD>
   <TD>programfpgadialog_specify_debug_probes_file=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>progressdialog_cancel=9</TD>
   <TD>projectsettingssimulationpanel_tabbed_pane=1</TD>
   <TD>projecttab_close_design=1</TD>
   <TD>projecttab_reload=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>propertiesview_previous_object=1</TD>
   <TD>rdicommands_copy=5</TD>
   <TD>rdicommands_custom_commands=2</TD>
   <TD>rdicommands_delete=47</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_save_file=29</TD>
   <TD>rdiviews_waveform_viewer=62</TD>
   <TD>reporttimingsummarydialog_report_timing_summary_dialog_tabbed=2</TD>
   <TD>saveprojectutils_dont_save=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_save=39</TD>
   <TD>selectmenu_highlight=23</TD>
   <TD>simulationobjectspanel_simulation_objects_tree_table=1</TD>
   <TD>simulationscopespanel_simulate_scope_table=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=22</TD>
   <TD>srcmenu_ip_hierarchy=11</TD>
   <TD>stalerundialog_yes=1</TD>
   <TD>syntheticagettingstartedview_recent_projects=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticastatemonitor_cancel=1</TD>
   <TD>systembuildermenu_add_ip=7</TD>
   <TD>systembuildermenu_create_comment=1</TD>
   <TD>systembuildermenu_create_port=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_pinning=34</TD>
   <TD>systemtreeview_system_tree=4</TD>
   <TD>taskbanner_close=5</TD>
   <TD>tclconsoleview_tcl_console_code_editor=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>triggercapturecontrolpanel_capture_mode=2</TD>
   <TD>triggercapturecontrolpanel_window_data_depth=3</TD>
   <TD>triggersetuppanel_table=47</TD>
   <TD>triggerstatuspanel_compile_trigger_state_machine=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>triggerstatuspanel_run_trigger_for_this_ila_core=2</TD>
   <TD>triggerstatuspanel_run_trigger_immediate_for_this_ila_core=2</TD>
   <TD>triggerstatuspanel_stop_trigger_for_this_ila_core=1</TD>
   <TD>triggerstatuspanel_toggle_auto_re_trigger_mode=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>vioresultstab_collapse_all=1</TD>
   <TD>vioresultstab_warnings=2</TD>
   <TD>viotreetablepanel_vio_tree_table=5</TD>
   <TD>waveformfindbar_radix=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformnametree_waveform_name_tree=119</TD>
   <TD>waveformview_add=35</TD>
   <TD>waveformview_add_marker=1</TD>
   <TD>waveformview_find=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_goto_last_time=6</TD>
   <TD>waveformview_goto_time_0=41</TD>
   <TD>waveformview_next_transition=3</TD>
   <TD>waveformview_previous_transition=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_remove_selected=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addcfgmem=5</TD>
   <TD>addsources=21</TD>
   <TD>autoconnectboardcomp=16</TD>
   <TD>autoconnecttarget=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>createtophdl=1</TD>
   <TD>customizersbblock=28</TD>
   <TD>debugwizardcmdhandler=34</TD>
   <TD>editcopy=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>editdelete=48</TD>
   <TD>editproperties=2</TD>
   <TD>launchprogramfpga=34</TD>
   <TD>openblockdesign=53</TD>
</TR><TR ALIGN='LEFT'>   <TD>openhardwaredashboard=1</TD>
   <TD>openhardwaremanager=68</TD>
   <TD>openrecenttarget=21</TD>
   <TD>programcfgmem=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdevice=35</TD>
   <TD>regeneratersblayout=9</TD>
   <TD>reportclockinteraction=1</TD>
   <TD>reportclocknetworks=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportmethodology=1</TD>
   <TD>reporttimingsummary=2</TD>
   <TD>reportutilization=2</TD>
   <TD>runbitgen=40</TD>
</TR><TR ALIGN='LEFT'>   <TD>runimplementation=22</TD>
   <TD>runnoiseanalysis=1</TD>
   <TD>runschematic=1</TD>
   <TD>runsynthesis=33</TD>
</TR><TR ALIGN='LEFT'>   <TD>runtrigger=44</TD>
   <TD>runtriggerimmediate=8</TD>
   <TD>settopnode=2</TD>
   <TD>showpowerestimation=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>showsource=2</TD>
   <TD>showview=5</TD>
   <TD>simulationbreak=22</TD>
   <TD>simulationrun=68</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationrunall=22</TD>
   <TD>stoptrigger=8</TD>
   <TD>toolssettings=2</TD>
   <TD>viewlayoutcmd=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskimplementation=7</TD>
   <TD>viewtaskprogramanddebug=4</TD>
   <TD>viewtaskrtlanalysis=2</TD>
   <TD>viewtasksimulation=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtasksynthesis=15</TD>
   <TD>zoomin=5</TD>
   <TD>zoomout=7</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=22</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=47</TD>
   <TD>export_simulation_ies=47</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=47</TD>
   <TD>export_simulation_questa=47</TD>
   <TD>export_simulation_riviera=47</TD>
   <TD>export_simulation_vcs=47</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=47</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=95</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=22</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=2</TD>
   <TD>totalsynthesisruns=2</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2=1</TD>
    <TD>bufgce=1</TD>
    <TD>carry8=62</TD>
    <TD>diffinbuf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_a_b_data=10</TD>
    <TD>dsp_alu=10</TD>
    <TD>dsp_c_data=10</TD>
    <TD>dsp_m_data=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_multiplier=10</TD>
    <TD>dsp_output=10</TD>
    <TD>dsp_preadd=10</TD>
    <TD>dsp_preadd_data=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=171</TD>
    <TD>fdpe=40</TD>
    <TD>fdre=977</TD>
    <TD>fdse=29</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=44</TD>
    <TD>ibufctrl=3</TD>
    <TD>inbuf=2</TD>
    <TD>lut1=17</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=166</TD>
    <TD>lut3=449</TD>
    <TD>lut4=448</TD>
    <TD>lut5=492</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=1652</TD>
    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=207</TD>
    <TD>muxf8=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=9</TD>
    <TD>ramb18e2=1</TD>
    <TD>ramb36e2=59</TD>
    <TD>ramd32=56</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd64e=80</TD>
    <TD>rams32=8</TD>
    <TD>srl16e=1</TD>
    <TD>srlc16e=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=400</TD>
    <TD>vcc=22</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2=1</TD>
    <TD>bufgce=1</TD>
    <TD>carry8=62</TD>
    <TD>cfglut5=352</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e2=10</TD>
    <TD>fdce=171</TD>
    <TD>fdpe=40</TD>
    <TD>fdre=977</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=29</TD>
    <TD>gnd=44</TD>
    <TD>ibuf=2</TD>
    <TD>ibufds=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=17</TD>
    <TD>lut2=166</TD>
    <TD>lut3=449</TD>
    <TD>lut4=448</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=492</TD>
    <TD>lut6=1652</TD>
    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=207</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=100</TD>
    <TD>obuf=9</TD>
    <TD>ram32m16=4</TD>
    <TD>ram64m8=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2=1</TD>
    <TD>ramb36e2=59</TD>
    <TD>srl16e=1</TD>
    <TD>srlc16e=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=48</TD>
    <TD>vcc=22</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=31</TD>
    <TD>bram_ports_newly_gated=0</TD>
    <TD>bram_ports_total=180</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=5906</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=1032</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=2</TD>
    <TD>numhdlrefblks=1</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=2</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=arch_1st</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_4_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=8.000</TD>
    <TD>clkin2_period=10.000</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=arch_1st_clk_wiz_0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=1</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v6_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=2</TD>
    <TD>c_adv_trigger=false</TD>
    <TD>c_data_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_strg_qual=true</TD>
    <TD>c_input_pipe_stages=3</TD>
    <TD>c_num_of_probes=13</TD>
    <TD>c_probe0_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=32</TD>
    <TD>c_probe10_type=0</TD>
    <TD>c_probe10_width=1</TD>
    <TD>c_probe11_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe11_width=1</TD>
    <TD>c_probe12_type=0</TD>
    <TD>c_probe12_width=1</TD>
    <TD>c_probe1_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe1_width=32</TD>
    <TD>c_probe2_type=0</TD>
    <TD>c_probe2_width=32</TD>
    <TD>c_probe3_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe3_width=32</TD>
    <TD>c_probe4_type=0</TD>
    <TD>c_probe4_width=32</TD>
    <TD>c_probe5_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe5_width=32</TD>
    <TD>c_probe6_type=0</TD>
    <TD>c_probe6_width=8</TD>
    <TD>c_probe7_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe7_width=32</TD>
    <TD>c_probe8_type=0</TD>
    <TD>c_probe8_width=32</TD>
    <TD>c_probe9_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe9_width=6</TD>
    <TD>c_trigin_en=0</TD>
    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_xsdbm_v3_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bscan_mode=false</TD>
    <TD>c_bscan_mode_with_core=false</TD>
    <TD>c_clk_input_freq_hz=300000000</TD>
    <TD>c_en_bscanid_vec=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_clk_divider=false</TD>
    <TD>c_num_bscan_master_ports=0</TD>
    <TD>c_two_prim_mode=false</TD>
    <TD>c_use_ext_bscan=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_scan_chain=1</TD>
    <TD>c_xsdb_num_slaves=1</TD>
    <TD>component_name=dbg_hub_CV</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>multicycle_cpu/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=multicycle_cpu</TD>
    <TD>x_ipproduct=Vivado 2019.2.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cfgbvs-1=1</TD>
    <TD>dpip-2=13</TD>
    <TD>dpop-3=2</TD>
    <TD>dpop-4=10</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>ppds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rsds_25=0</TD>
    <TD>slvs_400_18=0</TD>
    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>sub_lvds=0</TD>
    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_functional_category=Configuration</TD>
    <TD>bscane2_used=1</TD>
    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=143</TD>
    <TD>diffinbuf_functional_category=I/O</TD>
    <TD>diffinbuf_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e2_functional_category=Arithmetic</TD>
    <TD>dsp48e2_used=10</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=171</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=40</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=5645</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=50</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=2</TD>
    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=70</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=329</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=695</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=873</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=737</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=2672</TD>
    <TD>mmcme3_adv_functional_category=Clock</TD>
    <TD>mmcme3_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=306</TD>
    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=102</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=9</TD>
    <TD>ramb18e2_functional_category=Block Ram</TD>
    <TD>ramb18e2_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=89</TD>
    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=56</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd64e_functional_category=CLB</TD>
    <TD>ramd64e_used=80</TD>
    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=630</TD>
    <TD>srlc16e_functional_category=CLB</TD>
    <TD>srlc16e_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=400</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xcku040-ffva1156-2-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=arch_1st_wrapper</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:34s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1046.844MB</TD>
    <TD>memory_peak=1776.184MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=default::behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
