

================================================================
== Vitis HLS Report for 'mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1'
================================================================
* Date:           Wed Jan 14 16:41:20 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i1_l_S_j_0_j1  |     4101|     4101|         7|          1|          1|  4096|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 10 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 11 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln68_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln68"   --->   Operation 13 'read' 'zext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten8"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i13 %indvar_flatten8" [kernel.cpp:64]   --->   Operation 18 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_eq  i13 %indvar_flatten8_load, i13 4096" [kernel.cpp:64]   --->   Operation 19 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%add_ln64_1 = add i13 %indvar_flatten8_load, i13 1" [kernel.cpp:64]   --->   Operation 20 'add' 'add_ln64_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.preheader1, void %.exitStub" [kernel.cpp:64]   --->   Operation 21 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j1_load = load i7 %j1" [kernel.cpp:65]   --->   Operation 22 'load' 'j1_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [kernel.cpp:64]   --->   Operation 23 'load' 'i1_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%add_ln64 = add i7 %i1_load, i7 1" [kernel.cpp:64]   --->   Operation 24 'add' 'add_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%icmp_ln65 = icmp_eq  i7 %j1_load, i7 64" [kernel.cpp:65]   --->   Operation 25 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.37ns)   --->   "%select_ln64 = select i1 %icmp_ln65, i7 0, i7 %j1_load" [kernel.cpp:64]   --->   Operation 26 'select' 'select_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.37ns)   --->   "%select_ln64_1 = select i1 %icmp_ln65, i7 %add_ln64, i7 %i1_load" [kernel.cpp:64]   --->   Operation 27 'select' 'select_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i7 %select_ln64_1" [kernel.cpp:70]   --->   Operation 28 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln70, i6 0" [kernel.cpp:64]   --->   Operation 29 'bitconcatenate' 'tmp_6_cast' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i7 %select_ln64_1" [kernel.cpp:64]   --->   Operation 30 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v20_addr = getelementptr i32 %v20, i64 0, i64 %zext_ln64" [kernel.cpp:64]   --->   Operation 31 'getelementptr' 'v20_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%v20_load = load i6 %v20_addr" [kernel.cpp:64]   --->   Operation 32 'load' 'v20_load' <Predicate = (!icmp_ln64)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i7 %select_ln64" [kernel.cpp:68]   --->   Operation 33 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%add_ln68 = add i12 %zext_ln68_read, i12 %zext_ln68_1" [kernel.cpp:68]   --->   Operation 34 'add' 'add_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i12 %add_ln68" [kernel.cpp:68]   --->   Operation 35 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v13_addr = getelementptr i32 %v13, i64 0, i64 %zext_ln68_2" [kernel.cpp:68]   --->   Operation 36 'getelementptr' 'v13_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%add_ln70 = add i12 %tmp_6_cast, i12 %zext_ln68_1" [kernel.cpp:70]   --->   Operation 37 'add' 'add_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%v24 = load i12 %v13_addr" [kernel.cpp:68]   --->   Operation 38 'load' 'v24' <Predicate = (!icmp_ln64)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln65 = add i7 %select_ln64, i7 1" [kernel.cpp:65]   --->   Operation 39 'add' 'add_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln64 = store i13 %add_ln64_1, i13 %indvar_flatten8" [kernel.cpp:64]   --->   Operation 40 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln64 = store i7 %select_ln64_1, i7 %i1" [kernel.cpp:64]   --->   Operation 41 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln65 = store i7 %add_ln65, i7 %j1" [kernel.cpp:65]   --->   Operation 42 'store' 'store_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 43 [1/2] (1.29ns)   --->   "%v20_load = load i6 %v20_addr" [kernel.cpp:64]   --->   Operation 43 'load' 'v20_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i12 %add_ln70" [kernel.cpp:70]   --->   Operation 44 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_buffer_addr = getelementptr i32 %out_buffer, i64 0, i64 %zext_ln70" [kernel.cpp:70]   --->   Operation 45 'getelementptr' 'out_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.29ns)   --->   "%v24 = load i12 %v13_addr" [kernel.cpp:68]   --->   Operation 46 'load' 'v24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 47 [2/2] (5.91ns)   --->   "%v25 = fmul i32 %v20_load, i32 %v24" [kernel.cpp:69]   --->   Operation 47 'fmul' 'v25' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%v26 = load i12 %out_buffer_addr" [kernel.cpp:70]   --->   Operation 48 'load' 'v26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 49 [1/2] (5.91ns)   --->   "%v25 = fmul i32 %v20_load, i32 %v24" [kernel.cpp:69]   --->   Operation 49 'fmul' 'v25' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (1.29ns)   --->   "%v26 = load i12 %out_buffer_addr" [kernel.cpp:70]   --->   Operation 50 'load' 'v26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 51 [3/3] (7.29ns)   --->   "%v27 = fadd i32 %v26, i32 %v25" [kernel.cpp:71]   --->   Operation 51 'fadd' 'v27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 52 [2/3] (7.29ns)   --->   "%v27 = fadd i32 %v26, i32 %v25" [kernel.cpp:71]   --->   Operation 52 'fadd' 'v27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 53 [1/3] (7.29ns)   --->   "%v27 = fadd i32 %v26, i32 %v25" [kernel.cpp:71]   --->   Operation 53 'fadd' 'v27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_0_i1_l_S_j_0_j1_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [kernel.cpp:65]   --->   Operation 56 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:65]   --->   Operation 57 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln72 = store i32 %v27, i12 %out_buffer_addr" [kernel.cpp:72]   --->   Operation 58 'store' 'store_ln72' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                   (alloca           ) [ 01000000]
i1                   (alloca           ) [ 01000000]
indvar_flatten8      (alloca           ) [ 01000000]
zext_ln68_read       (read             ) [ 00000000]
store_ln0            (store            ) [ 00000000]
store_ln0            (store            ) [ 00000000]
store_ln0            (store            ) [ 00000000]
br_ln0               (br               ) [ 00000000]
indvar_flatten8_load (load             ) [ 00000000]
icmp_ln64            (icmp             ) [ 01111110]
add_ln64_1           (add              ) [ 00000000]
br_ln64              (br               ) [ 00000000]
j1_load              (load             ) [ 00000000]
i1_load              (load             ) [ 00000000]
add_ln64             (add              ) [ 00000000]
icmp_ln65            (icmp             ) [ 00000000]
select_ln64          (select           ) [ 00000000]
select_ln64_1        (select           ) [ 00000000]
trunc_ln70           (trunc            ) [ 00000000]
tmp_6_cast           (bitconcatenate   ) [ 00000000]
zext_ln64            (zext             ) [ 00000000]
v20_addr             (getelementptr    ) [ 01100000]
zext_ln68_1          (zext             ) [ 00000000]
add_ln68             (add              ) [ 00000000]
zext_ln68_2          (zext             ) [ 00000000]
v13_addr             (getelementptr    ) [ 01100000]
add_ln70             (add              ) [ 01100000]
add_ln65             (add              ) [ 00000000]
store_ln64           (store            ) [ 00000000]
store_ln64           (store            ) [ 00000000]
store_ln65           (store            ) [ 00000000]
v20_load             (load             ) [ 01010000]
zext_ln70            (zext             ) [ 00000000]
out_buffer_addr      (getelementptr    ) [ 01011111]
v24                  (load             ) [ 01010000]
v25                  (fmul             ) [ 01001110]
v26                  (load             ) [ 01001110]
v27                  (fadd             ) [ 01000001]
specloopname_ln0     (specloopname     ) [ 00000000]
empty                (speclooptripcount) [ 00000000]
specpipeline_ln65    (specpipeline     ) [ 00000000]
specloopname_ln65    (specloopname     ) [ 00000000]
store_ln72           (store            ) [ 00000000]
br_ln0               (br               ) [ 00000000]
ret_ln0              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v20">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln68">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_buffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_0_i1_l_S_j_0_j1_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten8_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln68_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="12" slack="0"/>
<pin id="61" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln68_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="v20_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v20_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v20_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="v13_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="12" slack="0"/>
<pin id="81" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v13_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v24/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="out_buffer_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buffer_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="5"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v26/2 store_ln72/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v27/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v25/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="13" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="7" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten8_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln64_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="0" index="1" bw="13" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln64_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="j1_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i1_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln64_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln65_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln64_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln64_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln70_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_6_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln64_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln68_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln68_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln68_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln70_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln65_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln64_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="0" index="1" bw="13" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln64_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln65_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln70_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="j1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten8_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln64_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="5"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="269" class="1005" name="v20_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v20_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="v13_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="1"/>
<pin id="276" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v13_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln70_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="284" class="1005" name="v20_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v20_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_buffer_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="1"/>
<pin id="291" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="out_buffer_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="v24_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v24 "/>
</bind>
</comp>

<comp id="300" class="1005" name="v25_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v25 "/>
</bind>
</comp>

<comp id="305" class="1005" name="v26_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v26 "/>
</bind>
</comp>

<comp id="310" class="1005" name="v27_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="115"><net_src comp="71" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="84" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="147" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="159" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="153" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="150" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="201"><net_src comp="165" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="58" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="217"><net_src comp="185" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="198" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="165" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="141" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="173" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="219" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="247"><net_src comp="46" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="254"><net_src comp="50" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="261"><net_src comp="54" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="268"><net_src comp="135" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="64" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="277"><net_src comp="77" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="282"><net_src comp="213" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="287"><net_src comp="71" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="292"><net_src comp="90" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="298"><net_src comp="84" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="303"><net_src comp="111" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="308"><net_src comp="97" pin="7"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="313"><net_src comp="107" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="97" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_buffer | {7 }
 - Input state : 
	Port: mm2_stage_0.1_Pipeline_l_S_i_0_i1_l_S_j_0_j1 : v20 | {1 2 }
	Port: mm2_stage_0.1_Pipeline_l_S_i_0_i1_l_S_j_0_j1 : zext_ln68 | {1 }
	Port: mm2_stage_0.1_Pipeline_l_S_i_0_i1_l_S_j_0_j1 : v13 | {1 2 }
	Port: mm2_stage_0.1_Pipeline_l_S_i_0_i1_l_S_j_0_j1 : out_buffer | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten8_load : 1
		icmp_ln64 : 2
		add_ln64_1 : 2
		br_ln64 : 3
		j1_load : 1
		i1_load : 1
		add_ln64 : 2
		icmp_ln65 : 2
		select_ln64 : 3
		select_ln64_1 : 3
		trunc_ln70 : 4
		tmp_6_cast : 5
		zext_ln64 : 4
		v20_addr : 5
		v20_load : 6
		zext_ln68_1 : 4
		add_ln68 : 5
		zext_ln68_2 : 6
		v13_addr : 7
		add_ln70 : 6
		v24 : 8
		add_ln65 : 4
		store_ln64 : 3
		store_ln64 : 4
		store_ln65 : 5
	State 2
		out_buffer_addr : 1
		v25 : 1
		v26 : 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_107        |    2    |   177   |   229   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_111        |    3    |   128   |    77   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln64_1_fu_141     |    0    |    0    |    20   |
|          |      add_ln64_fu_153      |    0    |    0    |    14   |
|    add   |      add_ln68_fu_202      |    0    |    0    |    19   |
|          |      add_ln70_fu_213      |    0    |    0    |    19   |
|          |      add_ln65_fu_219      |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln64_fu_135     |    0    |    0    |    12   |
|          |      icmp_ln65_fu_159     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln64_fu_165    |    0    |    0    |    7    |
|          |    select_ln64_1_fu_173   |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln68_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln70_fu_181     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     tmp_6_cast_fu_185     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln64_fu_193     |    0    |    0    |    0    |
|   zext   |     zext_ln68_1_fu_198    |    0    |    0    |    0    |
|          |     zext_ln68_2_fu_208    |    0    |    0    |    0    |
|          |      zext_ln70_fu_240     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   305   |   428   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln70_reg_279   |   12   |
|       i1_reg_251      |    7   |
|   icmp_ln64_reg_265   |    1   |
|indvar_flatten8_reg_258|   13   |
|       j1_reg_244      |    7   |
|out_buffer_addr_reg_289|   12   |
|    v13_addr_reg_274   |   12   |
|    v20_addr_reg_269   |    6   |
|    v20_load_reg_284   |   32   |
|      v24_reg_295      |   32   |
|      v25_reg_300      |   32   |
|      v26_reg_305      |   32   |
|      v27_reg_310      |   32   |
+-----------------------+--------+
|         Total         |   230  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_84 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_111    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_111    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   164  ||   2.3   ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   428  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   230  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   535  |   473  |
+-----------+--------+--------+--------+--------+
