# Reading D:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do PSTR4R70_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/PSTR4R70(A) {F:/PSTR4R70(A)/pwr_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:12 on Mar 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/PSTR4R70(A)" F:/PSTR4R70(A)/pwr_rst.v 
# -- Compiling module pwr_rst
# 
# Top level modules:
# 	pwr_rst
# End time: 17:59:12 on Mar 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/PSTR4R70(A) {F:/PSTR4R70(A)/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:12 on Mar 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/PSTR4R70(A)" F:/PSTR4R70(A)/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:59:12 on Mar 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/PSTR4R70(A) {F:/PSTR4R70(A)/master_spi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:12 on Mar 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/PSTR4R70(A)" F:/PSTR4R70(A)/master_spi.v 
# -- Compiling module master_spi
# 
# Top level modules:
# 	master_spi
# End time: 17:59:12 on Mar 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/PSTR4R70(A) {F:/PSTR4R70(A)/adf4159.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:12 on Mar 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/PSTR4R70(A)" F:/PSTR4R70(A)/adf4159.v 
# -- Compiling module adf4159
# 
# Top level modules:
# 	adf4159
# End time: 17:59:12 on Mar 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/PSTR4R70(A) {F:/PSTR4R70(A)/adf4159_spi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:12 on Mar 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/PSTR4R70(A)" F:/PSTR4R70(A)/adf4159_spi.v 
# -- Compiling module adf4159_spi
# 
# Top level modules:
# 	adf4159_spi
# End time: 17:59:12 on Mar 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/PSTR4R70(A) {F:/PSTR4R70(A)/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:12 on Mar 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/PSTR4R70(A)" F:/PSTR4R70(A)/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 17:59:12 on Mar 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 17:59:12 on Mar 25,2020
# Loading work.top_tb
# Loading work.top
# Loading work.pwr_rst
# Loading work.master_spi
# Loading work.adf4159
# Loading work.adf4159_spi
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Administrator  Hostname: WIN7-2020SRHSVK  ProcessID: 7924
#           Attempting to use alternate WLF file "./wlft5etyjf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5etyjf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/top_tb/top_inst/rst
add wave -position insertpoint  \
sim:/top_tb/top_inst/load_trig
restart
run -all
