HelpInfo,C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\bin\assistant
Implementation;Synthesis||CG921||@W:sample_gate is already declared in this scope.||board_deploy.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/58||Gate_Set.v(10);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gate_Set.v'/linenumber/10
Implementation;Synthesis||CG921||@W:recip_counter is already declared in this scope.||board_deploy.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/63||Recip_Freq_Counter.v(12);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/12
Implementation;Synthesis||CG921||@W:recip_valid is already declared in this scope.||board_deploy.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/64||Recip_Freq_Counter.v(14);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/14
Implementation;Synthesis||CS142||@W:Range of port fine_count in port declaration and body are different.||board_deploy.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/103||fine_counter.v(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/21
Implementation;Synthesis||CL113||@W:Feedback mux created for signal falling_error[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||board_deploy.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/106||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL250||@W:All reachable assignments to falling_error[31:0] assign 0, register removed by optimization||board_deploy.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/107||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/108||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/109||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/110||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/111||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/112||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/113||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/114||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/115||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/116||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/117||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/118||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/119||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/120||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/121||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/122||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/123||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/124||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/125||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/126||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/127||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/128||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/129||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/130||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/131||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/132||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/133||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/134||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/135||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL190||@W:Optimizing register bit rising_error[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||board_deploy.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/136||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 3 of rising_error[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||board_deploy.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/137||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||CG879||@W:Treating non-constant declarative assignment to variable signal as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE||board_deploy.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/139||Gate_Set.v(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gate_Set.v'/linenumber/13
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||board_deploy.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/147||OSC_C0_OSC_C0_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||board_deploy.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/148||OSC_C0_OSC_C0_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||board_deploy.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/149||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||board_deploy.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/150||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||board_deploy.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/151||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CG133||@W:Object counter is declared but not assigned. Either assign a value or remove the declaration.||board_deploy.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/157||SPI_slave.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_slave.v'/linenumber/19
Implementation;Synthesis||CL159||@N: Input reset is unused.||board_deploy.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/167||SPI_slave.v(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_slave.v'/linenumber/6
Implementation;Synthesis||CL159||@N: Input clk is unused.||board_deploy.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/168||SPI_slave.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_slave.v'/linenumber/7
Implementation;Synthesis||CL159||@N: Input SPI_MOSI is unused.||board_deploy.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/169||SPI_slave.v(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_slave.v'/linenumber/15
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[4]. Make sure that there are no unused intermediate registers.||board_deploy.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/177||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[5]. Make sure that there are no unused intermediate registers.||board_deploy.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/178||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[6]. Make sure that there are no unused intermediate registers.||board_deploy.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/179||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[7]. Make sure that there are no unused intermediate registers.||board_deploy.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/180||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[8]. Make sure that there are no unused intermediate registers.||board_deploy.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/181||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[9]. Make sure that there are no unused intermediate registers.||board_deploy.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/182||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[10]. Make sure that there are no unused intermediate registers.||board_deploy.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/183||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[11]. Make sure that there are no unused intermediate registers.||board_deploy.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/184||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[12]. Make sure that there are no unused intermediate registers.||board_deploy.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/185||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[13]. Make sure that there are no unused intermediate registers.||board_deploy.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/186||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[14]. Make sure that there are no unused intermediate registers.||board_deploy.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/187||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[15]. Make sure that there are no unused intermediate registers.||board_deploy.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/188||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[16]. Make sure that there are no unused intermediate registers.||board_deploy.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/189||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[17]. Make sure that there are no unused intermediate registers.||board_deploy.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/190||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[18]. Make sure that there are no unused intermediate registers.||board_deploy.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/191||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[19]. Make sure that there are no unused intermediate registers.||board_deploy.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/192||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[20]. Make sure that there are no unused intermediate registers.||board_deploy.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/193||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[21]. Make sure that there are no unused intermediate registers.||board_deploy.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/194||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[22]. Make sure that there are no unused intermediate registers.||board_deploy.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/195||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[23]. Make sure that there are no unused intermediate registers.||board_deploy.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/196||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[24]. Make sure that there are no unused intermediate registers.||board_deploy.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/197||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[25]. Make sure that there are no unused intermediate registers.||board_deploy.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/198||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[26]. Make sure that there are no unused intermediate registers.||board_deploy.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/199||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[27]. Make sure that there are no unused intermediate registers.||board_deploy.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/200||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[28]. Make sure that there are no unused intermediate registers.||board_deploy.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/201||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[29]. Make sure that there are no unused intermediate registers.||board_deploy.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/202||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[30]. Make sure that there are no unused intermediate registers.||board_deploy.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/203||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL169||@W:Pruning unused register rising_error[31]. Make sure that there are no unused intermediate registers.||board_deploy.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/204||fine_counter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/55
Implementation;Synthesis||CL246||@W:Input port bits 31 to 29 of recip_count[31:0] are unused. Assign logic for all port bits or change the input port size.||board_deploy.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/219||Add_Counter.v(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Add_Counter.v'/linenumber/24
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/346||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/347||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/348||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/349||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/350||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||BN362||@N: Removing sequential instance recip_valid (in view: work.Recip_Freq_Count(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||board_deploy.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/351||recip_freq_counter.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/16
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist board_deploy ||board_deploy.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/352||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock board_deploy_MSS|SPI_1_SS0_M2F_inferred_clock which controls 32 sequential elements including SPI_Slave_0.Data[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||board_deploy.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/402||spi_slave.v(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_slave.v'/linenumber/25
Implementation;Synthesis||MT530||@W:Found inferred clock board_deploy_MSS|SPI_1_CLK_M2F_inferred_clock which controls 7 sequential elements including board_deploy_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||board_deploy.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/403||board_deploy_mss.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\work\board_deploy_MSS\board_deploy_MSS.v'/linenumber/226
Implementation;Synthesis||MT530||@W:Found inferred clock Gate_Set|sample_gate_inferred_clock which controls 71 sequential elements including fine_counter_0.rising_error_1[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||board_deploy.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/404||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including fine_counter_0.rising_error_1[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||board_deploy.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/405||fine_counter.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\fine_counter.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 1 sequential elements including board_deploy_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||board_deploy.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/406||board_deploy_mss.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\work\board_deploy_MSS\board_deploy_MSS.v'/linenumber/226
Implementation;Synthesis||MT530||@W:Found inferred clock Gate_Set|signal_inferred_clock which controls 33 sequential elements including Gate_Set_0.counter[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||board_deploy.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/407||gate_set.v(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gate_Set.v'/linenumber/15
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||board_deploy.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/409||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/471||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/472||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/473||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/474||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||board_deploy.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/475||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO231||@N: Found counter in view:work.board_deploy(verilog) instance Recip_Freq_Count_0.counter_local[31:0] ||board_deploy.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/483||recip_freq_counter.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/16
Implementation;Synthesis||BN362||@N: Removing sequential instance Recip_Freq_Count_0.recip_counter[29] (in view: work.board_deploy(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||board_deploy.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/484||recip_freq_counter.v(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/27
Implementation;Synthesis||BN362||@N: Removing sequential instance Recip_Freq_Count_0.recip_counter[30] (in view: work.board_deploy(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||board_deploy.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/486||recip_freq_counter.v(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/27
Implementation;Synthesis||BN362||@N: Removing sequential instance Recip_Freq_Count_0.recip_counter[31] (in view: work.board_deploy(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||board_deploy.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/488||recip_freq_counter.v(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/27
Implementation;Synthesis||MO231||@N: Found counter in view:work.SPI_Slave(verilog) instance Data_index[4:0] ||board_deploy.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/490||spi_slave.v(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_slave.v'/linenumber/32
Implementation;Synthesis||BN362||@N: Removing sequential instance Recip_Freq_Count_0.counter_local[31] (in view: work.board_deploy(verilog)) because it does not drive other instances.||board_deploy.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/509||recip_freq_counter.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/16
Implementation;Synthesis||BN362||@N: Removing sequential instance Recip_Freq_Count_0.counter_local[30] (in view: work.board_deploy(verilog)) because it does not drive other instances.||board_deploy.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/511||recip_freq_counter.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/16
Implementation;Synthesis||BN362||@N: Removing sequential instance Recip_Freq_Count_0.counter_local[29] (in view: work.board_deploy(verilog)) because it does not drive other instances.||board_deploy.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/513||recip_freq_counter.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\Recip_Freq_Counter.v'/linenumber/16
Implementation;Synthesis||FP130||@N: Promoting Net Gate_Set_0_sample_gate on CLKINT  I_93 ||board_deploy.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/524||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SYSRESET_0_POWER_ON_RESET_N_arst on CLKINT  I_94 ||board_deploy.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/525||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Gate_Set_0.signal on CLKINT  I_95 ||board_deploy.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/526||null;null
Implementation;Synthesis||FP130||@N: Promoting Net board_deploy_MSS_0_SPI_1_SS0_M2F on CLKINT  I_96 ||board_deploy.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/527||null;null
Implementation;Synthesis||FP130||@N: Promoting Net board_deploy_MSS_0_SPI_1_CLK_M2F on CLKINT  I_97 ||board_deploy.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/528||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock board_deploy_MSS|SPI_1_SS0_M2F_inferred_clock with period 10.00ns. Please declare a user-defined clock on net board_deploy_MSS_0.SPI_1_SS0_M2F.||board_deploy.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/588||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock board_deploy_MSS|SPI_1_CLK_M2F_inferred_clock with period 10.00ns. Please declare a user-defined clock on net board_deploy_MSS_0.SPI_1_CLK_M2F.||board_deploy.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/589||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Gate_Set|sample_gate_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Gate_Set_0.sample_gate.||board_deploy.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/590||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C1_0.FCCC_C1_0.GL0_net.||board_deploy.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/591||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||board_deploy.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/592||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Gate_Set|signal_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Gate_Set_0.signal_0.||board_deploy.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\board_deploy.srr'/linenumber/593||null;null
Implementation;Place and Route;RootName:board_deploy
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 4 Info(s)||board_deploy_layout_log.log;liberoaction://open_report/file/board_deploy_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:board_deploy
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||board_deploy_generateBitstream.log;liberoaction://open_report/file/board_deploy_generateBitstream.log||(null);(null)
