[{"DBLP title": "Sampling from the Multivariate Gaussian Distribution using Reconfigurable Hardware.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.55", "OA papers": [{"PaperId": "https://openalex.org/W2124150072", "PaperTitle": "Sampling from the Multivariate Gaussian Distribution using Reconfigurable Hardware", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["David B. Thomas", "Wayne Luk"]}]}, {"DBLP title": "A Fast FPGA-Based 2-Opt Solver for Small-Scale Euclidean Traveling Salesman Problem.", "DBLP authors": ["Ioannis Mavroidis", "Ioannis Papaefstathiou", "Dionisios N. Pnevmatikatos"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.40", "OA papers": [{"PaperId": "https://openalex.org/W2141720469", "PaperTitle": "A Fast FPGA-Based 2-Opt Solver for Small-Scale Euclidean Traveling Salesman Problem", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["Xiaojun Wang", "Miriam Leeser"]}]}, {"DBLP title": "On the Acceleration of Shortest Path Calculations in Transportation Networks.", "DBLP authors": ["Zachary K. Baker", "Maya B. Gokhale"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.46", "OA papers": [{"PaperId": "https://openalex.org/W2119147593", "PaperTitle": "On the Acceleration of Shortest Path Calculations in Transportation Networks", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Ruhr University Bochum": 3.0}, "Authors": ["Tim G\u00fcneysu", "B. Moller", "Christof Paar"]}]}, {"DBLP title": "Efficient Mapping of Dimensionality Reduction Designs onto Heterogeneous FPGAs.", "DBLP authors": ["Christos-Savvas Bouganis", "Iosifina Pournara", "Peter Y. K. Cheung"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.50", "OA papers": [{"PaperId": "https://openalex.org/W2127227484", "PaperTitle": "Efficient Mapping of Dimensionality Reduction Designs onto Heterogeneous FPGAs", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Haohuan Fu", "Oskar Mencer", "Wayne Luk"]}]}, {"DBLP title": "K-means Clustering for Multispectral Images Using Floating-Point Divide.", "DBLP authors": ["Xiaojun Wang", "Miriam Leeser"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.38", "OA papers": [{"PaperId": "https://openalex.org/W2155110400", "PaperTitle": "K-means Clustering for Multispectral Images Using Floating-Point Divide", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Universit\u00e9 Catholique de Louvain": 4.0}, "Authors": ["Giacomo de Meulenaer", "F. Gosset", "Guerric Meurice de Dormale", "Jean-Jacques Quisquater"]}]}, {"DBLP title": "Integer Factorization Based on Elliptic Curve Method: Towards Better Exploitation of Reconfigurable Hardware.", "DBLP authors": ["Giacomo de Meulenaer", "Fran\u00e7ois Gosset", "Guerric Meurice de Dormale", "Jean-Jacques Quisquater"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.12", "OA papers": [{"PaperId": "https://openalex.org/W4255872106", "PaperTitle": "Integer Factorization Based on Elliptic Curve Method: Towards Better Exploitation of Reconfigurable Hardware", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Giacomo de Meulenaer", "F. Gosset", "Guerric Meurice de Dormale", "Jean-Jacques Quisquater"]}]}, {"DBLP title": "Matched Filter Computation on FPGA, Cell and GPU.", "DBLP authors": ["Zachary K. Baker", "Maya B. Gokhale", "Justin L. Tripp"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.52", "OA papers": [{"PaperId": "https://openalex.org/W2158184698", "PaperTitle": "Matched Filter Computation on FPGA, Cell and GPU", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Kansas": 1.0, "University of North Carolina at Charlotte": 1.0}, "Authors": ["Alexander Schmidt", "R. Sass"]}]}, {"DBLP title": "Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration.", "DBLP authors": ["Tobias Becker", "Wayne Luk", "Peter Y. K. Cheung"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.51", "OA papers": [{"PaperId": "https://openalex.org/W2117513278", "PaperTitle": "Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Tobias Becker", "Wayne Luk", "Peter Y.K. Cheung"]}]}, {"DBLP title": "A Library and Platform for FPGA Bitstream Manipulation.", "DBLP authors": ["Adam Megacz"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.60", "OA papers": [{"PaperId": "https://openalex.org/W2146369740", "PaperTitle": "A Library and Platform for FPGA Bitstream Manipulation", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Tennessee at Knoxville": 2.0, "Oak Ridge National Laboratory": 1.0}, "Authors": ["Junqing Sun", "Gregory M. Peterson", "Olaf O. Storaasli"]}]}, {"DBLP title": "A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing.", "DBLP authors": ["Michael Butts", "Anthony Mark Jones", "Paul Wasson"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.7", "OA papers": [{"PaperId": "https://openalex.org/W2140752352", "PaperTitle": "A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Ambric, Inc., Beaverton, OR, USA": 3.0}, "Authors": ["Ilias Mavroidis", "Ioannis Papaefstathiou", "Dionisios Pnevmatikatos"]}]}, {"DBLP title": "Configurable Transactional Memory.", "DBLP authors": ["Christoforos Kachris", "Chidamber Kulkarni"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.41", "OA papers": [{"PaperId": "https://openalex.org/W2124738957", "PaperTitle": "Configurable Transactional Memory", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Franklin W. Olin College of Engineering": 6.0}, "Authors": ["C. D. Murphy", "D. Lindquist", "A.M. Rynning", "Tom Cecil", "Steven W. Leavitt", "M. C. Chang"]}]}, {"DBLP title": "A Reconfigurable Hardware Interface for a Modern Computing System.", "DBLP authors": ["Philip Garcia", "Katherine Compton"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.49", "OA papers": [{"PaperId": "https://openalex.org/W2104617021", "PaperTitle": "A Reconfigurable Hardware Interface for a Modern Computing System", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Queensland": 3.0}, "Authors": ["C.M. Wee", "P. J. Sutton", "Neil W. Bergmann"]}]}, {"DBLP title": "FPGA Acceleration of Gene Rearrangement Analysis.", "DBLP authors": ["Jason D. Bakos"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.8", "OA papers": [{"PaperId": "https://openalex.org/W2750757353", "PaperTitle": "FPGA Acceleration of Gene Rearrangement Analysis", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Alberta": 4.0}, "Authors": ["Amirhossein Alimohammad", "S.F. Fard", "Bruce F. Cockburn", "Christian Schlegel"]}]}, {"DBLP title": "FPGA-accelerated seed generation in Mercury BLASTP.", "DBLP authors": ["Arpith C. Jacob", "Joseph M. Lancaster", "Jeremy Buhler", "Roger D. Chamberlain"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.11", "OA papers": [{"PaperId": "https://openalex.org/W2115303170", "PaperTitle": "FPGA-accelerated seed generation in Mercury BLASTP", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Kumamoto University": 4.0}, "Authors": ["Hisanori Shinohara", "H. Monji", "M. Iida", "Tetsuo Sueyoshi"]}]}, {"DBLP title": "Systolic Architecture for Computational Fluid Dynamics on FPGAs.", "DBLP authors": ["Kentaro Sano", "Takanori Iizuka", "Satoru Yamamoto"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.20", "OA papers": [{"PaperId": "https://openalex.org/W2132522199", "PaperTitle": "Systolic Architecture for Computational Fluid Dynamics on FPGAs", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Neil W. Bergmann", "Yi Lu", "J. C. Williams"]}]}, {"DBLP title": "FPGA-Based Multigrid Computation for Molecular Dynamics Simulations.", "DBLP authors": ["Yongfeng Gu", "Martin C. Herbordt"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.42", "OA papers": [{"PaperId": "https://openalex.org/W2107879241", "PaperTitle": "FPGA-Based Multigrid Computation for Molecular Dynamics Simulations", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"[Edinburgh Univ., Edinburgh]": 5.0}, "Authors": ["Han Wei", "M. Muir", "I. Nousias", "Tughrul Arslan", "Ahmet T. Erdogan"]}]}, {"DBLP title": "Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing.", "DBLP authors": ["Ron Sass", "William V. Kritikos", "Andrew G. Schmidt", "Srinivas Beeravolu", "Parag Beeraka"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.62", "OA papers": [{"PaperId": "https://openalex.org/W2151333238", "PaperTitle": "Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Colorado State University": 2.0}, "Authors": ["Charles A. Ross", "Wim B\u00f6hm"]}]}, {"DBLP title": "Optimizing Logarithmic Arithmetic on FPGAs.", "DBLP authors": ["Haohuan Fu", "Oskar Mencer", "Wayne Luk"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.26", "OA papers": [{"PaperId": "https://openalex.org/W3150271900", "PaperTitle": "Optimizing Logarithmic Arithmetic on FPGAs", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Technical University of Crete": 1.0, "First Technical University": 1.0}, "Authors": ["Euripides Sotiriades", "Apostolos Dollas"]}]}, {"DBLP title": "Generating FPGA-Accelerated DFT Libraries.", "DBLP authors": ["Paolo D'Alberto", "Peter A. Milder", "Aliaksei Sandryhaila", "Franz Franchetti", "James C. Hoe", "Jos\u00e9 M. F. Moura", "Markus P\u00fcschel", "Jeremy R. Johnson"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.58", "OA papers": [{"PaperId": "https://openalex.org/W2155970480", "PaperTitle": "Generating FPGA-Accelerated DFT Libraries", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Wisconsin System": 1.0, "Sandia National Laboratories": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Kyle Rupnow", "Kristen L. Underwood", "Katherine Compton"]}]}, {"DBLP title": "An FPGA implementation of pipelined multiplicative division with IEEE Rounding.", "DBLP authors": ["Ronen Goldberg", "Guy Even", "Peter-Michael Seidel"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.59", "OA papers": [{"PaperId": "https://openalex.org/W2117764803", "PaperTitle": "An FPGA implementation of pipelined multiplicative division with IEEE Rounding", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Tel Aviv University": 2.0, "Southern Methodist University": 1.0}, "Authors": ["Ronen Goldberg", "Guy Even", "Peter-M. Seidel"]}]}, {"DBLP title": "A Data-Driven Approach for Pipelining Sequences of Data-Dependent Loops.", "DBLP authors": ["Rui Rodrigues", "Jo\u00e3o M. P. Cardoso", "Pedro C. Diniz"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.16", "OA papers": [{"PaperId": "https://openalex.org/W2045901195", "PaperTitle": "A Data-Driven Approach for Pipelining Sequences of Data-Dependent Loops", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Tel Aviv University": 2.0, "Southern Methodist University": 1.0}, "Authors": ["Ronen Goldberg", "Guy Even", "P.-M. Seidel"]}]}, {"DBLP title": "Writing Portable Applications that Dynamically Bind at Run Time to Reconfigurable Hardware.", "DBLP authors": ["Nicholas Moore", "Albert Conti", "Miriam Leeser", "Laurie A. Smith King"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.39", "OA papers": [{"PaperId": "https://openalex.org/W2120912908", "PaperTitle": "Writing Portable Applications that Dynamically Bind at Run Time to Reconfigurable Hardware", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Autonomous University of Barcelona": 2.0}, "Authors": ["David Castells-Rufas", "Jordi Carrabina"]}]}, {"DBLP title": "Mitrion-C Application Development on SGI Altix 350/RC100.", "DBLP authors": ["Volodymyr V. Kindratenko", "Robert J. Brunner", "Adam D. Myers"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.17", "OA papers": [{"PaperId": "https://openalex.org/W2113506453", "PaperTitle": "Mitrion-C Application Development on SGI Altix 350/RC100", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Crete": 1.0, "First Technical University": 1.0, "Wright State University": 1.0, "CGO Inc., USA#TAB#": 1.0}, "Authors": ["Grigorios Chrysos", "Apostolos Dollas", "Nikolaos G. Bourbakis", "S. Mertoguno"]}]}, {"DBLP title": "Automatic On-chip Memory Minimization for Data Reuse.", "DBLP authors": ["Qiang Liu", "George A. Constantinides", "Konstantinos Masselos", "Peter Y. K. Cheung"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.18", "OA papers": [{"PaperId": "https://openalex.org/W4249647998", "PaperTitle": "Automatic On-chip Memory Minimization for Data Reuse", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Imperial College London": 3.0, "University of Peloponnese": 1.0}, "Authors": ["Qiang Liu", "George A. Constantinides", "Konstantinos Masselos", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Scientific Application Acceleration with Reconfigurable Functional Units.", "DBLP authors": ["Kyle Rupnow", "Keith D. Underwood", "Katherine Compton"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.14", "OA papers": [{"PaperId": "https://openalex.org/W2144199167", "PaperTitle": "Scientific Application Acceleration with Reconfigurable Functional Units", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Ambric Inc., Beaverton": 3.0}, "Authors": ["M.B. Butts", "Andrew M. Jones", "Wasson P"]}]}, {"DBLP title": "Design and Implementation of a Highly Parameterised FPGA-Based Skeleton for Pairwise Biological Sequence Alignment.", "DBLP authors": ["Khaled Benkrid", "Ying Liu", "Abdsamad Benkrid"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.6", "OA papers": [{"PaperId": "https://openalex.org/W2159521859", "PaperTitle": "Design and Implementation of a Highly Parameterised FPGA-Based Skeleton for Pairwise Biological Sequence Alignment", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0}, "Authors": ["R. F. Rodrigues", "Jo\u00e3o M. P. Cardoso", "Paulo S. R. Diniz"]}]}, {"DBLP title": "Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures.", "DBLP authors": ["Han Wei", "Mark Muir", "Ioannis Nousias", "Tughrul Arslan", "Ahmet T. Erdogan"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.30", "OA papers": [{"PaperId": "https://openalex.org/W1996777242", "PaperTitle": "Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Horst Gortz Inst. for IT Security, Bochum": 5.0, "Amherst College": 0.5, "University of Massachusetts Amherst": 0.5}, "Authors": ["T. Eisenbarth", "Tim G\u00fcneysu", "Christof Paar", "A.R. Sadeghi", "Matthias Wolf", "Tessier R"]}]}, {"DBLP title": "Abstracting Modern FCCMs To Provide a Single Interface to Architectural Resources.", "DBLP authors": ["Graham Schelle", "Dirk Grunwald"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.9", "OA papers": [{"PaperId": "https://openalex.org/W2149437790", "PaperTitle": "Abstracting Modern FCCMs To Provide a Single Interface to Architectural Resources", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Colorado Boulder": 2.0}, "Authors": ["Graham Schelle", "Dirk Grunwald"]}]}, {"DBLP title": "Automatic Self-Reconfiguration of System-on-Chip Peripherals.", "DBLP authors": ["Neil W. Bergmann", "Yi Lu", "John A. Williams"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.32", "OA papers": [{"PaperId": "https://openalex.org/W2144745211", "PaperTitle": "Automatic Self-Reconfiguration of System-on-Chip Peripherals", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Washington University in St. Louis": 3.5, "Becs Technology (United States)": 0.5}, "Authors": ["Augustinus Ludwig Jacob", "J. Lancaster", "Jeremy Buhler", "Roger D. Chamberlain"]}]}, {"DBLP title": "Design Space Exploration for the BLAST Algorithm Implementation.", "DBLP authors": ["Euripides Sotiriades", "Apostolos Dollas"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.36", "OA papers": [{"PaperId": "https://openalex.org/W2109243933", "PaperTitle": "Design Space Exploration for the BLAST Algorithm Implementation", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Technical University of Crete": 2.0}, "Authors": ["Euripides Sotiriades", "Apostolos Dollas"]}]}, {"DBLP title": "An Integrated Video Compression, Encryption and Information Hiding Architecture based on the SCAN Algorithm and the Stretch Technology.", "DBLP authors": ["Grigorios Chrysos", "Apostolos Dollas", "Nikolaos G. Bourbakis", "J. Sukarno Mertoguno"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.37", "OA papers": [{"PaperId": "https://openalex.org/W2121633507", "PaperTitle": "An Integrated Video Compression, Encryption and Information Hiding Architecture based on the SCAN Algorithm and the Stretch Technology", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Love Singhal", "Elaheh Bozorgzadeh"]}]}, {"DBLP title": "A Flexible Filter Processor for Fading Channel Simulation.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn", "Christian Schlegel"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.48", "OA papers": [{"PaperId": "https://openalex.org/W2137118266", "PaperTitle": "A Flexible Filter Processor for Fading Channel Simulation", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Los Alamos National Laboratory": 2.0}, "Authors": ["Zachary K. Baker", "Maya Gokhale"]}]}, {"DBLP title": "Jumble: A Hardware-in-the-Loop Simulation System for JHDL.", "DBLP authors": ["David Castells-Rufas", "Jordi Carrabina"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.54", "OA papers": [{"PaperId": "https://openalex.org/W2136691655", "PaperTitle": "Jumble: A Hardware-in-the-Loop Simulation System for JHDL", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of North Carolina at Charlotte": 2.0}, "Authors": ["Kushal Datta", "Ron Sass"]}]}, {"DBLP title": "Sparse Matrix-Vector Multiplication Design on FPGAs.", "DBLP authors": ["Junqing Sun", "Gregory D. Peterson", "Olaf O. Storaasli"], "year": 2007, "doi": "https://doi.org/10.1109/FCCM.2007.56", "OA papers": [{"PaperId": "https://openalex.org/W2160280813", "PaperTitle": "Sparse Matrix-Vector Multiplication Design on FPGAs", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0, "Pontifical Catholic University of Rio Grande do Sul": 3.0}, "Authors": ["Gilles Sassatelli", "Nicolas Saint-Jean", "Paul H. Benoit", "Luis Torres", "Michel Robert", "Cristiane Raquel Woszezenki", "Ismael Grehs", "Fernando Moraes"]}]}]