// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module set_dram (
        circular_ram_0_dram_address0,
        circular_ram_0_dram_ce0,
        circular_ram_0_dram_we0,
        circular_ram_0_dram_d0,
        circular_ram_1_dram_address0,
        circular_ram_1_dram_ce0,
        circular_ram_1_dram_we0,
        circular_ram_1_dram_d0,
        circular_ram_2_dram_address0,
        circular_ram_2_dram_ce0,
        circular_ram_2_dram_we0,
        circular_ram_2_dram_d0,
        tmp_36,
        i,
        tmp
);

parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;

output  [7:0] circular_ram_0_dram_address0;
output   circular_ram_0_dram_ce0;
output   circular_ram_0_dram_we0;
output  [31:0] circular_ram_0_dram_d0;
output  [7:0] circular_ram_1_dram_address0;
output   circular_ram_1_dram_ce0;
output   circular_ram_1_dram_we0;
output  [31:0] circular_ram_1_dram_d0;
output  [7:0] circular_ram_2_dram_address0;
output   circular_ram_2_dram_ce0;
output   circular_ram_2_dram_we0;
output  [31:0] circular_ram_2_dram_d0;
input  [1:0] tmp_36;
input  [7:0] i;
input  [31:0] tmp;

reg circular_ram_0_dram_we0;
reg circular_ram_1_dram_we0;
reg circular_ram_2_dram_we0;

wire   [63:0] tmp_s_fu_81_p1;
wire   [1:0] tmp_36_read_read_fu_36_p2;

assign circular_ram_0_dram_ce0 = 1'b1;

always @ (*) begin
    if ((tmp_36_read_read_fu_36_p2 == ap_const_lv2_0)) begin
        circular_ram_0_dram_we0 = 1'b1;
    end else begin
        circular_ram_0_dram_we0 = 1'b0;
    end
end

assign circular_ram_1_dram_ce0 = 1'b1;

always @ (*) begin
    if ((tmp_36_read_read_fu_36_p2 == ap_const_lv2_1)) begin
        circular_ram_1_dram_we0 = 1'b1;
    end else begin
        circular_ram_1_dram_we0 = 1'b0;
    end
end

assign circular_ram_2_dram_ce0 = 1'b1;

always @ (*) begin
    if ((~(tmp_36_read_read_fu_36_p2 == ap_const_lv2_0) & ~(tmp_36_read_read_fu_36_p2 == ap_const_lv2_1))) begin
        circular_ram_2_dram_we0 = 1'b1;
    end else begin
        circular_ram_2_dram_we0 = 1'b0;
    end
end

assign circular_ram_0_dram_address0 = tmp_s_fu_81_p1;

assign circular_ram_0_dram_d0 = tmp;

assign circular_ram_1_dram_address0 = tmp_s_fu_81_p1;

assign circular_ram_1_dram_d0 = tmp;

assign circular_ram_2_dram_address0 = tmp_s_fu_81_p1;

assign circular_ram_2_dram_d0 = tmp;

assign tmp_36_read_read_fu_36_p2 = tmp_36;

assign tmp_s_fu_81_p1 = i;

endmodule //set_dram
