// Seed: 1607515357
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wire id_6,
    input wor id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    input uwire id_13,
    output uwire id_14,
    input wire id_15,
    input wand id_16,
    input tri0 id_17
);
  wand id_19 = id_17, id_20, id_21, id_22, id_23, id_24, id_25;
  assign id_21 = 1 < 1;
  assign id_14 = id_24;
  assign id_23 = (id_9) & id_19 & id_25 & 1;
  wire id_26;
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri id_10
);
  assign id_8 = id_3;
  module_0(
      id_8,
      id_3,
      id_1,
      id_9,
      id_7,
      id_2,
      id_8,
      id_6,
      id_3,
      id_10,
      id_1,
      id_9,
      id_6,
      id_3,
      id_8,
      id_9,
      id_10,
      id_3
  );
endmodule
