// Seed: 2848224735
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd8,
    parameter id_17 = 32'd63,
    parameter id_22 = 32'd56
) (
    output supply0 id_0,
    output wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input wand id_10,
    output wand id_11,
    output tri0 id_12,
    output supply0 id_13,
    input wire id_14,
    input tri id_15,
    input tri1 _id_16,
    input supply1 _id_17,
    output supply0 id_18,
    output wand id_19,
    input supply0 id_20,
    output supply0 id_21,
    input uwire _id_22,
    output tri id_23,
    input wire id_24,
    input wor id_25,
    input tri0 id_26
);
  wire [1 'd0 : id_17] id_28;
  assign id_12 = id_9 ** 1;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
  logic [1 : id_16  ^  id_22]
      id_29,
      id_30 (
          (-1'b0),
          id_15,
          id_25
      ),
      id_31,
      id_32,
      id_33;
  wire \id_34 ;
endmodule
