

================================================================
== Vivado HLS Report for 'tanh'
================================================================
* Date:           Mon Aug 30 20:48:33 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.256 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     159|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        1|      -|        0|       0|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|       14|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        1|      0|       14|     159|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |tanh_table9_U  |tanh_tanh_table9  |        1|  0|   0|    0|  1024|   11|     1|        11264|
    +---------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                  |        1|  0|   0|    0|  1024|   11|     1|        11264|
    +---------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln320_1_fu_159_p2      |     +    |      0|  0|  20|          10|          13|
    |index_fu_153_p2            |     +    |      0|  0|  21|          10|          14|
    |ret_V_fu_127_p2            |     +    |      0|  0|  21|           1|          14|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln323_fu_195_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln851_fu_121_p2       |   icmp   |      0|  0|  13|          10|           1|
    |p_Result_s_fu_103_p2       |   icmp   |      0|  0|  20|          26|           4|
    |select_ln322_fu_173_p3     |  select  |      0|  0|  13|           1|           1|
    |select_ln323_fu_201_p3     |  select  |      0|  0|  10|           1|           2|
    |select_ln850_fu_141_p3     |  select  |      0|  0|  14|           1|          14|
    |select_ln851_fu_133_p3     |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 159|          66|          81|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln323_reg_217       |   1|   0|    1|          0|
    |trunc_ln322_reg_212      |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |     tanh     | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |     tanh     | return value |
|ap_start     |  in |    1| ap_ctrl_hs |     tanh     | return value |
|ap_done      | out |    1| ap_ctrl_hs |     tanh     | return value |
|ap_idle      | out |    1| ap_ctrl_hs |     tanh     | return value |
|ap_ready     | out |    1| ap_ctrl_hs |     tanh     | return value |
|ap_return    | out |   11| ap_ctrl_hs |     tanh     | return value |
|data_V_read  |  in |   16|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

