# compile vhdl design source files
vhdl xil_defaultlib  "../../../test_ebi.srcs/sources_1/new/Generator.vhd"

# Do not sort compile order
nosort
