parcelRequire=function(e,r,t,n){var i,o="function"==typeof parcelRequire&&parcelRequire,u="function"==typeof require&&require;function f(t,n){if(!r[t]){if(!e[t]){var i="function"==typeof parcelRequire&&parcelRequire;if(!n&&i)return i(t,!0);if(o)return o(t,!0);if(u&&"string"==typeof t)return u(t);var c=new Error("Cannot find module '"+t+"'");throw c.code="MODULE_NOT_FOUND",c}p.resolve=function(r){return e[t][1][r]||r},p.cache={};var l=r[t]=new f.Module(t);e[t][0].call(l.exports,p,l,l.exports,this)}return r[t].exports;function p(e){return f(p.resolve(e))}}f.isParcelRequire=!0,f.Module=function(e){this.id=e,this.bundle=f,this.exports={}},f.modules=e,f.cache=r,f.parent=o,f.register=function(r,t){e[r]=[function(e,r){r.exports=t},{}]};for(var c=0;c<t.length;c++)try{f(t[c])}catch(e){i||(i=e)}if(t.length){var l=f(t[t.length-1]);"object"==typeof exports&&"undefined"!=typeof module?module.exports=l:"function"==typeof define&&define.amd?define(function(){return l}):n&&(this[n]=l)}if(parcelRequire=f,i)throw i;return f}({"h47C":[function(require,module,exports) {
"use strict";Object.defineProperty(exports,"__esModule",{value:!0}),exports.default=i;var e=n(require("react")),t=require("@mdx-js/react");function n(e){return e&&e.__esModule?e:{default:e}}function o(){return(o=Object.assign||function(e){for(var t=1;t<arguments.length;t++){var n=arguments[t];for(var o in n)Object.prototype.hasOwnProperty.call(n,o)&&(e[o]=n[o])}return e}).apply(this,arguments)}const r=e=>(function(n){return console.warn("Component "+e+" was not imported, exported, or provided by MDXProvider as global scope"),(0,t.mdx)("div",n)}),a={},l="wrapper";function i({components:e,...n}){return(0,t.mdx)(l,o({},a,n,{components:e,mdxType:"MDXLayout"}),(0,t.mdx)("h1",null,"System Bus"),(0,t.mdx)("p",null,"The system bus between the CPU and memory consists of 18 address-select lines, 16 data lines, two command lines, and one execute line, in addition to the typical clock line."),(0,t.mdx)("h3",null,"Data Lines"),(0,t.mdx)("p",null,"There are sixteen data lines that can be used to transfer data between the CPU and memory. The entire data bus is always used; it is up to the CPU or the memory controller which lines to choose when reading from or writing to memory."),(0,t.mdx)("h3",null,"Address Select Lines"),(0,t.mdx)("p",null,"The total amount of memory on the system is 512KB. Nineteen address select lines enables direct access to every byte."),(0,t.mdx)("p",null,"The CPU's PC register ","(","Program Counter",")"," is only capable of driving the lowest 16 lines of the address select bus. As such, code can only be executed from the lowest 64KB of memory."),(0,t.mdx)("h3",null,"Command Lines"),(0,t.mdx)("p",null,"There are four commands that can be expressed with the two command lines:"),(0,t.mdx)("ul",null,(0,t.mdx)("li",{parentName:"ul"},(0,t.mdx)("inlineCode",{parentName:"li"},"00")," ","(","Store 8 bit value from memory",")"),(0,t.mdx)("li",{parentName:"ul"},(0,t.mdx)("inlineCode",{parentName:"li"},"01")," ","(","Store 16 bit value from memory",")"),(0,t.mdx)("li",{parentName:"ul"},(0,t.mdx)("inlineCode",{parentName:"li"},"10")," ","(","Get 8 bit value into memory",")"),(0,t.mdx)("li",{parentName:"ul"},(0,t.mdx)("inlineCode",{parentName:"li"},"11")," ","(","Get 16 bit value into memory",")")),(0,t.mdx)("h3",null,"Execute Line"),(0,t.mdx)("p",null,"When set, the CPU has finished writing commands to the system bus, and the memory controller is expected to perform the operation. If the request is one for data ","(","commands ",(0,t.mdx)("inlineCode",{parentName:"p"},"10")," and ",(0,t.mdx)("inlineCode",{parentName:"p"},"11"),")",", the value will be read from the data bus on the same clock tick."))}i.isMDXComponent=!0;
},{"react":"SAdv","@mdx-js/react":"QaRW"}]},{},[], null)
//# sourceMappingURL=/system-bus.ea265a10.js.map