#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 27 20:56:55 2019
# Process ID: 10846
# Current directory: /home/blank/fpga/Verushash2/verus_functions/verus_functions.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/blank/fpga/Verushash2/verus_functions/verus_functions.sim/sim_1/behav/xsim/xsim.dir/aesenc_new_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/blank/fpga/Verushash2/verus_functions/verus_functions.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/blank/fpga/Verushash2/verus_functions/verus_functions.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/blank/fpga/Verushash2/verus_functions/verus_functions.sim/sim_1/behav/xsim/xsim.dir/aesenc_new_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/blank/fpga/Verushash2/verus_functions/verus_functions.sim/sim_1/behav/xsim/xsim.dir/aesenc_new_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 27 20:57:01 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 387.887 ; gain = 0.000 ; free physical = 2430 ; free virtual = 6418
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 27 20:57:01 2019...
