# SystemVerilog_RISC_CPU
RTL Design and Verification using SystemVerilog.
