$date
	Tue Jul 15 23:34:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! SY $end
$var wire 1 " ST $end
$var wire 1 # SR $end
$var wire 1 $ SG $end
$var wire 1 % MY $end
$var wire 1 & MR $end
$var wire 1 ' MG $end
$var reg 1 ( TL $end
$var reg 1 ) TS $end
$var reg 1 * c $end
$var reg 1 + clk $end
$var reg 1 , reset $end
$scope module uut $end
$var wire 1 ( TL $end
$var wire 1 ) TS $end
$var wire 1 * c $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 ! SY $end
$var wire 1 # SR $end
$var wire 1 $ SG $end
$var wire 1 % MY $end
$var wire 1 & MR $end
$var wire 1 ' MG $end
$var parameter 6 - mainroadgreen $end
$var parameter 6 . mainroadyellow $end
$var parameter 6 / sideroadgreen $end
$var parameter 6 0 sideroadyellow $end
$var reg 1 " ST $end
$var reg 6 1 state [6:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100010 0
b100001 /
b10100 .
b1100 -
$end
#0
$dumpvars
b1100 1
1,
0+
0*
0)
0(
1'
0&
0%
0$
1#
0"
0!
$end
#100000
1"
1+
0,
1*
1(
#200000
0+
1,
0*
0(
#300000
0"
1+
0,
1(
1)
#400000
0+
