// Seed: 2814871135
`define pp_7 0
timeunit 1ps; `default_nettype wire
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output id_5,
    output logic id_6
);
  always @(*) begin
    id_5 <= 1;
  end
endmodule
