// Seed: 4014095190
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wor id_4 = -1;
  assign module_1.id_0 = 0;
  assign id_3 = -1 == 1'b0;
  logic [7:0] id_5;
  bit id_6;
  wire id_7;
  assign id_5[$display] = id_3;
  always @(*) id_6 <= 1'b0;
  assign id_4 = id_4;
  if (-1) begin : LABEL_0
    wire id_8;
    assign id_5[1'h0-1|-1] = 1;
  end else wire id_9, id_10;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
);
  id_3(
      .id_0(-1)
  );
  wire id_4;
  assign id_0 = id_1 & {id_4};
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
