do_sync	,	F_1
bfin_read16	,	F_28
SRREQ	,	V_18
VR_CTL	,	V_10
bfin_write_EBIU_SDRRC	,	F_20
size_t	,	T_1
bfin_read_EBIU_SDGCTL	,	F_14
bfin_write_PLL_LOCKCNT	,	F_18
mem_DDRCTL0	,	V_19
mem_DDRCTL2	,	V_21
mem_DDRCTL1	,	V_20
dma_io_base_addr	,	V_5
bfin_write_EBIU_DDRCTL0	,	F_23
bfin_write_EBIU_DDRCTL2	,	F_25
bfin_write_EBIU_DDRCTL1	,	F_24
CLKBUFOE	,	F_15
bfin_write16	,	F_16
ANOMALY_05000435	,	V_7
bfin_write_SIC_IWR	,	F_11
CONFIG_MEM_EBIU_DDRQUE	,	F_26
SIC_IWR0	,	F_4
SIC_IWR1	,	F_7
CONFIG_SCLK_DIV	,	V_14
IWR_DISABLE_ALL	,	V_8
SRFS	,	V_9
init_clocks	,	F_3
bfin_write_SIC_IWR2	,	F_10
bfin_write_SIC_IWR1	,	F_8
bfin_write_EBIU_DDRQUE	,	F_27
dma_register	,	V_3
bfin_write_SIC_IWR0	,	F_5
PLL_CTL_VAL	,	V_12
IWR_ENABLE	,	F_6
bfin_write_EBIU_SDGCTL	,	F_13
EBIU_SDGCTL	,	F_12
mem_SDGCTL	,	V_17
bfin_write_PLL_DIV	,	F_19
__builtin_bfin_ssync	,	F_2
bfin_read_VR_CTL	,	F_17
cfg	,	V_6
mem_SDRRC	,	V_15
SDGCTL_WIDTH	,	V_16
i	,	V_1
CONFIG_CCLK_ACT_DIV	,	V_13
PLL_CTL	,	V_11
MAX_DMA_CHANNELS	,	V_2
bfin_read_EBIU_RSTCTL	,	F_22
dma	,	V_4
SIC_IWR2	,	F_9
bfin_write_EBIU_RSTCTL	,	F_21
