Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar 14 19:17:28 2025
| Host         : cparch13.ecn.purdue.edu running 64-bit Oracle Linux Server release 8.10
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7vx485t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              50 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+-----------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | SENSOR_1/sensor1/init_counter[2]_i_1_n_0          | SENSOR_3/sensor1/nRST |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG | SENSOR_3/sensor1/init_counter[3]_i_1__0_n_0       | SENSOR_3/sensor1/nRST |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | SENSOR_2/sensor1/init_counter[3]_i_1_n_0          | SENSOR_3/sensor1/nRST |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | SENSOR_3/sensor1/fcif\\.temperature[6]_i_1__1_n_0 | SENSOR_3/sensor1/nRST |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG | SENSOR_2/sensor1/fcif\\.temperature[6]_i_1__0_n_0 | SENSOR_3/sensor1/nRST |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG | SENSOR_1/sensor1/fcif\\.temperature[6]_i_1_n_0    | SENSOR_3/sensor1/nRST |                4 |              7 |         1.75 |
|  CLK_IBUF_BUFG |                                                   | SENSOR_3/sensor1/nRST |               19 |             50 |         2.63 |
+----------------+---------------------------------------------------+-----------------------+------------------+----------------+--------------+


