
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.28

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.90    0.02    0.07    0.07 v wr_ptr[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _003_ (net)
                  0.02    0.00    0.07 v _254_/A1 (NAND3_X1)
     1    1.65    0.01    0.02    0.09 ^ _254_/ZN (NAND3_X1)
                                         _081_ (net)
                  0.01    0.00    0.09 ^ _256_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _256_/ZN (AOI21_X1)
                                         _018_ (net)
                  0.01    0.00    0.10 v wr_ptr[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_ptr[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[2]$_SDFFE_PN0P_/CK (DFF_X1)
     5    8.72    0.01    0.09    0.09 v wr_ptr[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         wr_ptr[2] (net)
                  0.01    0.00    0.09 v _302_/B (HA_X1)
     1    1.59    0.01    0.06    0.15 v _302_/S (HA_X1)
                                         _162_ (net)
                  0.01    0.00    0.15 v _168_/A (BUF_X2)
     5    7.54    0.01    0.03    0.18 v _168_/Z (BUF_X2)
                                         _105_ (net)
                  0.01    0.00    0.18 v _175_/B2 (AOI21_X1)
     3    5.03    0.04    0.05    0.22 ^ _175_/ZN (AOI21_X1)
                                         _110_ (net)
                  0.04    0.00    0.22 ^ _178_/A (INV_X1)
     2    3.11    0.01    0.01    0.24 v _178_/ZN (INV_X1)
                                         _024_ (net)
                  0.01    0.00    0.24 v _179_/A3 (NOR3_X1)
     3    4.26    0.04    0.07    0.31 ^ _179_/ZN (NOR3_X1)
                                         _025_ (net)
                  0.04    0.00    0.31 ^ _180_/A2 (NOR2_X1)
     4    7.59    0.02    0.03    0.34 v _180_/ZN (NOR2_X1)
                                         _146_ (net)
                  0.02    0.00    0.34 v _295_/B (HA_X1)
     2    3.59    0.01    0.06    0.40 v _295_/S (HA_X1)
                                         _148_ (net)
                  0.01    0.00    0.40 v _285_/B2 (AOI21_X1)
     1    2.57    0.03    0.04    0.44 ^ _285_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.03    0.00    0.44 ^ _286_/B (XNOR2_X1)
     1    2.57    0.02    0.04    0.48 ^ _286_/ZN (XNOR2_X1)
                                         _104_ (net)
                  0.02    0.00    0.48 ^ _287_/B (XNOR2_X1)
     1    0.00    0.01    0.04    0.52 ^ _287_/ZN (XNOR2_X1)
                                         data_count[4] (net)
                  0.01    0.00    0.52 ^ data_count[4] (out)
                                  0.52   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_ptr[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[2]$_SDFFE_PN0P_/CK (DFF_X1)
     5    8.72    0.01    0.09    0.09 v wr_ptr[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         wr_ptr[2] (net)
                  0.01    0.00    0.09 v _302_/B (HA_X1)
     1    1.59    0.01    0.06    0.15 v _302_/S (HA_X1)
                                         _162_ (net)
                  0.01    0.00    0.15 v _168_/A (BUF_X2)
     5    7.54    0.01    0.03    0.18 v _168_/Z (BUF_X2)
                                         _105_ (net)
                  0.01    0.00    0.18 v _175_/B2 (AOI21_X1)
     3    5.03    0.04    0.05    0.22 ^ _175_/ZN (AOI21_X1)
                                         _110_ (net)
                  0.04    0.00    0.22 ^ _178_/A (INV_X1)
     2    3.11    0.01    0.01    0.24 v _178_/ZN (INV_X1)
                                         _024_ (net)
                  0.01    0.00    0.24 v _179_/A3 (NOR3_X1)
     3    4.26    0.04    0.07    0.31 ^ _179_/ZN (NOR3_X1)
                                         _025_ (net)
                  0.04    0.00    0.31 ^ _180_/A2 (NOR2_X1)
     4    7.59    0.02    0.03    0.34 v _180_/ZN (NOR2_X1)
                                         _146_ (net)
                  0.02    0.00    0.34 v _295_/B (HA_X1)
     2    3.59    0.01    0.06    0.40 v _295_/S (HA_X1)
                                         _148_ (net)
                  0.01    0.00    0.40 v _285_/B2 (AOI21_X1)
     1    2.57    0.03    0.04    0.44 ^ _285_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.03    0.00    0.44 ^ _286_/B (XNOR2_X1)
     1    2.57    0.02    0.04    0.48 ^ _286_/ZN (XNOR2_X1)
                                         _104_ (net)
                  0.02    0.00    0.48 ^ _287_/B (XNOR2_X1)
     1    0.00    0.01    0.04    0.52 ^ _287_/ZN (XNOR2_X1)
                                         data_count[4] (net)
                  0.01    0.00    0.52 ^ data_count[4] (out)
                                  0.52   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-04   4.28e-05   1.39e-06   2.27e-04  27.9%
Combinational          3.57e-04   2.23e-04   5.11e-06   5.85e-04  72.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.39e-04   2.66e-04   6.51e-06   8.11e-04 100.0%
                          66.5%      32.7%       0.8%
