{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 09:55:23 2012 " "Info: Processing started: Tue Apr 24 09:55:23 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp6 -c exp6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp6 -c exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file all_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_clock-behave " "Info: Found design unit 1: all_clock-behave" {  } { { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 all_clock " "Info: Found entity 1: all_clock" {  } { { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count60.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count60-behave " "Info: Found design unit 1: count60-behave" {  } { { "count60.vhd" "" { Text "D:/数字钟(异步进位)/count60.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count60 " "Info: Found entity 1: count60" {  } { { "count60.vhd" "" { Text "D:/数字钟(异步进位)/count60.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count24-behave " "Info: Found design unit 1: count24-behave" {  } { { "count24.vhd" "" { Text "D:/数字钟(异步进位)/count24.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count24 " "Info: Found entity 1: count24" {  } { { "count24.vhd" "" { Text "D:/数字钟(异步进位)/count24.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alert.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alert-behave " "Info: Found design unit 1: alert-behave" {  } { { "alert.vhd" "" { Text "D:/数字钟(异步进位)/alert.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alert " "Info: Found entity 1: alert" {  } { { "alert.vhd" "" { Text "D:/数字钟(异步进位)/alert.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_time.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sel_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_time-behave " "Info: Found design unit 1: sel_time-behave" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sel_time " "Info: Found entity 1: sel_time" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deled.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deled-display " "Info: Found design unit 1: deled-display" {  } { { "deled.vhd" "" { Text "D:/数字钟(异步进位)/deled.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deled " "Info: Found entity 1: deled" {  } { { "deled.vhd" "" { Text "D:/数字钟(异步进位)/deled.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp6.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp6 " "Info: Found entity 1: exp6" {  } { { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp6 " "Info: Elaborating entity \"exp6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alert alert:inst4 " "Info: Elaborating entity \"alert\" for hierarchy \"alert:inst4\"" {  } { { "exp6.bdf" "inst4" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 40 496 664 168 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_2500Hz alert.vhd(28) " "Warning (10492): VHDL Process Statement warning at alert.vhd(28): signal \"Clk_2500Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "D:/数字钟(异步进位)/alert.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(32) " "Warning (10492): VHDL Process Statement warning at alert.vhd(32): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "D:/数字钟(异步进位)/alert.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(35) " "Warning (10492): VHDL Process Statement warning at alert.vhd(35): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "D:/数字钟(异步进位)/alert.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(38) " "Warning (10492): VHDL Process Statement warning at alert.vhd(38): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "D:/数字钟(异步进位)/alert.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(41) " "Warning (10492): VHDL Process Statement warning at alert.vhd(41): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "D:/数字钟(异步进位)/alert.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(44) " "Warning (10492): VHDL Process Statement warning at alert.vhd(44): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "D:/数字钟(异步进位)/alert.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_clock all_clock:inst " "Info: Elaborating entity \"all_clock\" for hierarchy \"all_clock:inst\"" {  } { { "exp6.bdf" "inst" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 88 16 184 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count60 count60:inst2 " "Info: Elaborating entity \"count60\" for hierarchy \"count60:inst2\"" {  } { { "exp6.bdf" "inst2" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 216 272 456 344 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deled deled:inst6 " "Info: Elaborating entity \"deled\" for hierarchy \"deled:inst6\"" {  } { { "exp6.bdf" "inst6" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 320 512 648 416 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_time sel_time:inst5 " "Info: Elaborating entity \"sel_time\" for hierarchy \"sel_time:inst5\"" {  } { { "exp6.bdf" "inst5" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 176 488 680 304 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour sel_time.vhd(41) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(41): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour sel_time.vhd(42) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(42): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute sel_time.vhd(44) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(44): signal \"minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute sel_time.vhd(45) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(45): signal \"minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second sel_time.vhd(47) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(47): signal \"second\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second sel_time.vhd(48) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(48): signal \"second\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count24 count24:inst3 " "Info: Elaborating entity \"count24\" for hierarchy \"count24:inst3\"" {  } { { "exp6.bdf" "inst3" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 360 272 456 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Info: Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Info: Implemented 162 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 09:55:28 2012 " "Info: Processing ended: Tue Apr 24 09:55:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
