# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:56 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 12:25:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:56 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 12:25:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:56 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 12:25:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:56 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:25:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:56 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:25:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 12:25:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:57 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 12:25:58 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 12:25:58 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftzhtfvc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzhtfvc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test01_AddiB.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1525 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:49 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 12:26:49 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:49 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 12:26:49 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:49 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 12:26:49 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:49 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:26:49 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:49 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:26:49 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:49 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:26:49 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:49 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 12:26:49 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:49 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 12:26:49 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 12:26:50 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 12:26:50 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 12:26:50 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 12:26:50 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 12:26:50 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 12:26:50 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 12:26:50 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 12:26:50 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:26:52 on Dec 01,2021, Elapsed time: 0:00:54
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 12:26:52 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft0s09zz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0s09zz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test02_AddsSubs.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 12:28:52 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 12:28:52 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 12:28:52 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:28:52 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:28:52 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:28:52 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 12:28:52 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:53 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:53 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:53 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:53 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:53 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:53 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:53 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:53 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 12:28:53 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:28:54 on Dec 01,2021, Elapsed time: 0:02:02
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 12:28:55 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft67jy76".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft67jy76
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test02_AddsSubs.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:53 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 12:30:54 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:54 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 12:30:55 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:55 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 12:30:55 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:55 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 12:30:55 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:55 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 12:30:55 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:55 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 12:30:55 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:55 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 12:30:55 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:30:58 on Dec 01,2021, Elapsed time: 0:02:03
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 12:30:58 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftq0faz8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq0faz8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test02_AddsSubs.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:56 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 12:31:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:56 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 12:31:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:56 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 12:31:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:56 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:31:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:56 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:31:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:56 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:31:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:56 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 12:31:56 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:57 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 12:31:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:31:58 on Dec 01,2021, Elapsed time: 0:01:00
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 12:31:59 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftz9if6j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz9if6j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 13  sim:/processor_testbench/dut/dataA
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 13  sim:/processor_testbench/dut/FwdT2O
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 13  sim:/processor_testbench/dut/FwdT2
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 15  sim:/processor_testbench/dut/id/FwdT2
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab4/runlab_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 12:42:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:13 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 12:42:14 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:14 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 12:42:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:14 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 12:42:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:14 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 12:42:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:14 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 12:42:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:14 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 12:42:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:42:15 on Dec 01,2021, Elapsed time: 0:10:16
# Errors: 0, Warnings: 42
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 12:42:15 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft2tqryx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2tqryx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 48  sim:/processor_testbench/dut/f/da
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 16  sim:/processor_testbench/dut/FwdMemO
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab4/runlab_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:13 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 12:52:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:13 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 12:52:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:13 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 12:52:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:13 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:52:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:13 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:52:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:13 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:52:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 12:52:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:14 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 12:52:15 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:52:18 on Dec 01,2021, Elapsed time: 0:10:03
# Errors: 0, Warnings: 26
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 12:52:18 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftk4kkze".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk4kkze
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:13 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 12:53:13 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:14 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 12:53:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:14 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 12:53:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:14 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 12:53:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:14 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 12:53:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:14 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 12:53:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:14 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 12:53:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:14 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 12:53:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:53:16 on Dec 01,2021, Elapsed time: 0:00:58
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 12:53:16 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftk4jtzs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk4jtzs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:02:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 13:02:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:02:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:02:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:02:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:02:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 13:02:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 13:02:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 13:02:59 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:59 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 13:02:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:59 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 13:02:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:59 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 13:02:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:59 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 13:02:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:59 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 13:02:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:59 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 13:02:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:59 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 13:02:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:03:00 on Dec 01,2021, Elapsed time: 0:09:44
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 13:03:01 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftrvwk3e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrvwk3e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 13:04:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 13:04:29 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 13:04:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 13:04:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 13:04:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 13:04:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:04:30 on Dec 01,2021, Elapsed time: 0:01:29
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 13:04:30 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftxd2en8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxd2en8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 37  sim:/processor_testbench/dut/mem_out
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(137): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/mem File: ./datamem.sv
# ** Warning: (vsim-3015) ./processor.sv(140): [PCDPC] - Port size (64) does not match connection size (1) for port 'i01'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/wdata_mux File: C:/Users/hunte/Documents/EE469/Lab3/./mux4_1_64x.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab4/runlab_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:03 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:10:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:03 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 13:10:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:03 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:10:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:03 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:10:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:03 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:10:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:03 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:10:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:03 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 13:10:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:04 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 13:10:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:10:05 on Dec 01,2021, Elapsed time: 0:05:35
# Errors: 0, Warnings: 18
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 13:10:05 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftq7jjtb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq7jjtb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:16 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:11:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:16 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 13:11:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:16 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:11:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:17 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 13:11:17 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:18 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 13:11:18 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:18 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 13:11:18 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:11:19 on Dec 01,2021, Elapsed time: 0:01:14
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 13:11:19 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft487bdx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft487bdx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:42 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 13:11:43 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:43 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 13:11:44 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:44 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 13:11:44 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:44 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 13:11:44 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:44 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 13:11:44 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:11:45 on Dec 01,2021, Elapsed time: 0:00:26
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 13:11:45 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16410 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft4t3ce2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4t3ce2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:32 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:28:32 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:33 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# ** Error: ./regfileread_queue.sv(33): (vlog-2730) Undefined variable: 'i'.
# ** Error: ./regfileread_queue.sv(33): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: ./regfileread_queue.sv(40): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: ./regfileread_queue.sv(9): (vlog-2730) Undefined variable: 'ShiftToALUBO'.
# ** Error: ./regfileread_queue.sv(9): Identifier must be declared with a port mode: ShiftToALUBO.
# -- Compiling module regfileread_queue_testbench
# End time: 13:28:33 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfileread_queue.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:03 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:30:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:03 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 13:30:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:03 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:04 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 13:30:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 13:30:05 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# ** Error (suppressible): ./processor.sv(115): (vlog-2388) 'ALUB' already declared in this scope (processor).
# -- Compiling module processor_testbench
# End time: 13:30:05 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./processor.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:15 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:34:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:15 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 13:34:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 13:34:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:16 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 13:34:17 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:34:19 on Dec 01,2021, Elapsed time: 0:22:34
# Errors: 11, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 13:34:19 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Error: (vsim-3389) ./processor.sv(38): Port 'Shamt' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Error: (vsim-3389) ./processor.sv(38): Port 'ShiftDir' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Error: (vsim-3389) ./processor.sv(38): Port 'ShiftToALUB' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Error: (vsim-3389) ./processor.sv(38): Port 'ShamtO' not found in the connected module (20th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Error: (vsim-3389) ./processor.sv(38): Port 'ShiftDirO' not found in the connected module (21st connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Error: (vsim-3389) ./processor.sv(38): Port 'ShiftToALUBO' not found in the connected module (22nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Fatal: (vsim-3365) ./processor.sv(38): Too many port connections. Expected 25, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 28
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab4/runlab_wave.do
# could not find wave window
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:07 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:10:08 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:08 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:10:08 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:08 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:10:08 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:08 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:10:08 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:08 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:10:08 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:08 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:10:08 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:08 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:10:08 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:08 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:10:08 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:08 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:10:09 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:09 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:10:09 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:09 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:10:09 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:09 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:10:09 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:09 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:10:09 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:09 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:10:09 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:09 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:10:10 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:10 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:10:10 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 13:34:19 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3017) ./processor.sv(47): [TFMPC] - Too few port connections. Expected 14, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/aq File: ./alu_queue.sv
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShiftDir'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShiftToALUB'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'Shamt'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShiftDirO'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShiftToALUBO'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShamtO'.
# ** Warning: (vsim-3015) ./processor.sv(111): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftgxjfiy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgxjfiy
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
# WARNING: No extended dataflow license exists
#  Trace back: can't read "vsimPriv(.main_pane.dataflow.interior.cs.body.pw.wf.top:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($winname:grid)"
#     (procedure "Wave::UpdateValueButtons" line 6)
#     invoked from within
# "Wave::UpdateValueButtons $winname $cursor_num $cursor_time $cursor_delta"
#     (procedure "Wave::PositionCursor" line 12)
#     invoked from within
# "Wave::PositionCursor $winname 0 $Now $vsimPriv(Iteration)"
#     (procedure "Wave::UpdateEndOfTimeCursor" line 6)
#     invoked from within
# "Wave::UpdateEndOfTimeCursor .main_pane.dataflow.interior.cs.body.pw.wf.top"
#     ("after" script)
#    <2:C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {can't read "vsimPriv(.main_pane.dataflow.interior.cs.body.pw.wf.top:grid)": no such element in array}
#    <1:eval:1: ::tk::dialog::error::bgerror {can't read "vsimPriv(.main_pane.dataflow.interior.cs.body.pw.wf.top:grid)": no such element in array}
add wave -position 36  sim:/processor_testbench/dut/shifttoalub_mux/i0
add wave -position 37  sim:/processor_testbench/dut/shifttoalub_mux/i1
add wave -position 38  sim:/processor_testbench/dut/shifttoalub_mux/out
add wave -position 39  sim:/processor_testbench/dut/shifttoalub_mux/sel
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3017) ./processor.sv(47): [TFMPC] - Too few port connections. Expected 14, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/aq File: ./alu_queue.sv
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShiftDir'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShiftToALUB'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'Shamt'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShiftDirO'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShiftToALUBO'.
# ** Warning: (vsim-3722) ./processor.sv(47): [TFMPC] - Missing connection for port 'ShamtO'.
# ** Warning: (vsim-3015) ./processor.sv(111): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab4/runlab_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:02 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:17:02 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:02 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:17:02 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:02 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:17:03 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:03 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:17:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:03 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:17:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:03 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:17:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:03 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:17:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:03 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:17:03 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:04 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:17:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:17:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:17:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:04 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:17:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:04 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:17:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:04 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:17:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:04 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:17:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:04 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# ** Error: ./processor.sv(47): (vlog-2730) Undefined variable: 'Shamt'.
# -- Compiling module processor_testbench
# End time: 15:17:05 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./processor.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:17:35 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:17:35 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:17:35 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:17:35 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:17:35 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:17:35 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:17:36 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:17:36 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:17:36 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:17:36 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:17:36 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:17:36 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:17:36 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:17:36 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:17:37 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:37 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:17:37 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:17:40 on Dec 01,2021, Elapsed time: 1:43:21
# Errors: 11, Warnings: 31
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 15:17:40 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(111): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftzej2h5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzej2h5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 36  sim:/processor_testbench/dut/s/direction
add wave -position 37  sim:/processor_testbench/dut/s/distance
add wave -position 38  sim:/processor_testbench/dut/s/result
add wave -position 39  sim:/processor_testbench/dut/s/value
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(111): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
add wave -position 37  sim:/processor_testbench/dut/aq/ShiftDir
add wave -position 37  sim:/processor_testbench/dut/aq/ShiftDir0_int
add wave -position 38  sim:/processor_testbench/dut/aq/ShiftDir_int
add wave -position 39  sim:/processor_testbench/dut/aq/ShiftDirO
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:04 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:29:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:04 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:29:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:04 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:29:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:04 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:29:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:04 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:29:04 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:04 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:29:05 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:05 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:29:05 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:05 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:29:05 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:05 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:29:05 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:05 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:29:06 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:06 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:29:06 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:06 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:29:06 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:06 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:29:06 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:06 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:29:06 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:06 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:29:06 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:06 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:29:06 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:09 on Dec 01,2021, Elapsed time: 0:11:29
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 15:29:09 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(111): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(133): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftykrng0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftykrng0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(168)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 168
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:44 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:30:44 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:44 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:30:44 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:44 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:30:44 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:44 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:30:45 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:45 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:30:45 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:45 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:30:45 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:45 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:30:45 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:45 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:30:45 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:45 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:30:45 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:45 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:30:45 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:45 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:30:46 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:46 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:30:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:46 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:30:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:46 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:30:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:46 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:30:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:46 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:30:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:30:50 on Dec 01,2021, Elapsed time: 0:01:41
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 15:30:50 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(112): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(134): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftcgvfcc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcgvfcc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(169)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 169
add wave -position 36  sim:/processor_testbench/dut/mul_out
add wave -position 37  sim:/processor_testbench/dut/mulout_alu
add wave -position 38  sim:/processor_testbench/dut/mulout_datamem
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(112): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(134): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(169)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 169
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:25 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:36:26 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:36:26 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:36:26 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:36:26 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:36:26 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:36:26 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:36:26 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:36:26 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:36:27 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:27 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:36:27 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:27 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:36:27 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:27 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:36:27 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:27 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:36:27 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:27 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:36:28 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:28 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:36:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:28 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:36:28 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:36:33 on Dec 01,2021, Elapsed time: 0:05:43
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 15:36:33 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(112): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(134): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftnme30j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnme30j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test06_MulLslLsr.arm
# ** Note: $stop    : ./processor.sv(169)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 169
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:37:41 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:37:41 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:37:41 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:37:41 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:37:41 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:37:41 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:37:41 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:37:41 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:37:42 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:37:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:37:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:37:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:37:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:37:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:37:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:37:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:37:45 on Dec 01,2021, Elapsed time: 0:01:12
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 15:37:45 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(112): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(134): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfta9qf71".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta9qf71
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test01_AddiB.arm
# ** Note: $stop    : ./processor.sv(169)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 169
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:14 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:38:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:14 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:38:14 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:15 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:38:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:15 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:38:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:15 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:38:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:15 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:38:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:15 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:38:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:15 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:38:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:15 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:38:15 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:15 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:38:16 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:16 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:38:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:16 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:38:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:16 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:38:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:16 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:38:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:16 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:38:16 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:16 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:38:17 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:38:19 on Dec 01,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 15:38:19 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(112): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(134): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftcyvfts".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcyvfts
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test02_AddsSubs.arm
# ** Note: $stop    : ./processor.sv(169)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 169
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:57 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:38:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:57 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:38:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:57 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:38:57 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:57 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:38:58 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:38:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:38:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:38:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:38:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:38:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:38:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:38:58 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:59 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:38:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:59 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:38:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:59 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:38:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:59 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:38:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:59 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:38:59 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:39:02 on Dec 01,2021, Elapsed time: 0:00:43
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 15:39:02 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(112): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(134): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft8qx55x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8qx55x
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./processor.sv(169)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 169
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:46 on Dec 01,2021
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:39:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:46 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 15:39:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:46 on Dec 01,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 15:39:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:46 on Dec 01,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:39:46 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:46 on Dec 01,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:39:47 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:47 on Dec 01,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:39:47 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:47 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 15:39:47 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:47 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue.sv 
# -- Compiling module datamem_queue
# -- Compiling module datamem_queue_testbench
# 
# Top level modules:
# 	datamem_queue_testbench
# End time: 15:39:47 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:47 on Dec 01,2021
# vlog -reportprogress 300 ./datamem_queue_sub.sv 
# -- Compiling module datamem_queue_sub
# -- Compiling module datamem_queue_sub_testbench
# 
# Top level modules:
# 	datamem_queue_sub_testbench
# End time: 15:39:47 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:47 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 15:39:47 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:47 on Dec 01,2021
# vlog -reportprogress 300 ./regfileread_queue.sv 
# -- Compiling module regfileread_queue
# -- Compiling module regfileread_queue_testbench
# 
# Top level modules:
# 	regfileread_queue_testbench
# End time: 15:39:48 on Dec 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:48 on Dec 01,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 15:39:48 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:48 on Dec 01,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 15:39:48 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:48 on Dec 01,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 15:39:48 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:48 on Dec 01,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 15:39:48 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:48 on Dec 01,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 15:39:48 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:39:50 on Dec 01,2021, Elapsed time: 0:00:48
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 15:39:51 on Dec 01,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.mux4_1_64x
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.forwarding_unit
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(38): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(112): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_alugate File: ./register5.sv
# ** Warning: (vsim-3015) ./processor.sv(134): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register5.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rd_datamem File: ./register5.sv
# ** Warning: Design size of 16280 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftkb8858".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkb8858
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./processor.sv(169)
#    Time: 1025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 169
# End time: 15:48:35 on Dec 01,2021, Elapsed time: 0:08:44
# Errors: 0, Warnings: 8
