/* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
/* X-SPDX-Copyright-Text: (c) Copyright 2014-2020 Xilinx, Inc. */
#ifndef __CI_EFCH_MMAP_ID_H__
#define __CI_EFCH_MMAP_ID_H__

#define EFCH_VI_MMAP_IO  0
#define EFCH_VI_MMAP_MEM 1
#define EFCH_VI_MMAP_PIO 2
#define EFCH_VI_MMAP_CTPIO 3
#define EFCH_VI_MMAP_STATE 4
#define EFCH_VI_MMAP_RXQ_SHM 5
#define EFCH_VI_MMAP_PLUGIN_BASE 0x10
#define EFCH_VI_MMAP_PLUGIN_MAX 0x1f

#endif
