

================================================================
== Vitis HLS Report for 'ShiftRows67'
================================================================
* Date:           Sat Jan  1 23:28:53 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%in_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_1" [../src/AES_encrypt.cpp:22]   --->   Operation 2 'read' 'in_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_13, i8 %in_1_read" [../src/AES_encrypt.cpp:22]   --->   Operation 3 'write' 'write_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_5" [../src/AES_encrypt.cpp:23]   --->   Operation 4 'read' 'in_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_1, i8 %in_5_read" [../src/AES_encrypt.cpp:23]   --->   Operation 5 'write' 'write_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_9_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_9" [../src/AES_encrypt.cpp:24]   --->   Operation 6 'read' 'in_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_5, i8 %in_9_read" [../src/AES_encrypt.cpp:24]   --->   Operation 7 'write' 'write_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_13_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_13" [../src/AES_encrypt.cpp:25]   --->   Operation 8 'read' 'in_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_9, i8 %in_13_read" [../src/AES_encrypt.cpp:25]   --->   Operation 9 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_2" [../src/AES_encrypt.cpp:28]   --->   Operation 10 'read' 'in_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_10, i8 %in_2_read" [../src/AES_encrypt.cpp:28]   --->   Operation 11 'write' 'write_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_10_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_10" [../src/AES_encrypt.cpp:29]   --->   Operation 12 'read' 'in_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_2, i8 %in_10_read" [../src/AES_encrypt.cpp:29]   --->   Operation 13 'write' 'write_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_6" [../src/AES_encrypt.cpp:30]   --->   Operation 14 'read' 'in_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_14, i8 %in_6_read" [../src/AES_encrypt.cpp:30]   --->   Operation 15 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_14_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_14" [../src/AES_encrypt.cpp:31]   --->   Operation 16 'read' 'in_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_6, i8 %in_14_read" [../src/AES_encrypt.cpp:31]   --->   Operation 17 'write' 'write_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_3" [../src/AES_encrypt.cpp:34]   --->   Operation 18 'read' 'in_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_7, i8 %in_3_read" [../src/AES_encrypt.cpp:34]   --->   Operation 19 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_15_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_15" [../src/AES_encrypt.cpp:35]   --->   Operation 20 'read' 'in_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_3, i8 %in_15_read" [../src/AES_encrypt.cpp:35]   --->   Operation 21 'write' 'write_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_11_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_11" [../src/AES_encrypt.cpp:36]   --->   Operation 22 'read' 'in_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_15, i8 %in_11_read" [../src/AES_encrypt.cpp:36]   --->   Operation 23 'write' 'write_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_7" [../src/AES_encrypt.cpp:37]   --->   Operation 24 'read' 'in_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_11, i8 %in_7_read" [../src/AES_encrypt.cpp:37]   --->   Operation 25 'write' 'write_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_0" [../src/AES_encrypt.cpp:40]   --->   Operation 26 'read' 'in_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_0, i8 %in_0_read" [../src/AES_encrypt.cpp:40]   --->   Operation 27 'write' 'write_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_4" [../src/AES_encrypt.cpp:41]   --->   Operation 28 'read' 'in_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_4, i8 %in_4_read" [../src/AES_encrypt.cpp:41]   --->   Operation 29 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_8_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_8" [../src/AES_encrypt.cpp:42]   --->   Operation 30 'read' 'in_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_8, i8 %in_8_read" [../src/AES_encrypt.cpp:42]   --->   Operation 31 'write' 'write_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_12_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_12" [../src/AES_encrypt.cpp:43]   --->   Operation 32 'read' 'in_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_12, i8 %in_12_read" [../src/AES_encrypt.cpp:43]   --->   Operation 33 'write' 'write_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [../src/AES_encrypt.cpp:44]   --->   Operation 34 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
