// Seed: 2501045660
module module_0 (
    output id_0,
    input logic id_1
    , id_2
);
  logic id_3;
  assign (supply1, supply0) id_0 = 1;
  assign id_0 = 1;
  function id_4;
    input logic id_5;
  endfunction
  logic id_6, id_7;
  logic id_8 = 1 ? 1 : 1;
  logic id_9;
  logic id_10;
  assign id_3 = id_8;
endmodule
