m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/17.0
vsequence_detector
!i10b 1
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!s100 @[07Fhd<=zm02R<<DbeM>3
IdKk:jzG1mX?fChiE?1o:73
dC:/Users/chenz/Desktop/University/SecondYear2017/Winter/CSC258/Tutorial/Lab6/part1
w1520218249
8C:/Users/chenz/Desktop/University/SecondYear2017/Winter/CSC258/Tutorial/Lab6/part1/part1.v
FC:/Users/chenz/Desktop/University/SecondYear2017/Winter/CSC258/Tutorial/Lab6/part1/part1.v
L0 9
OV;L;10.5b;63
!s108 1520218252.000000
!s107 C:/Users/chenz/Desktop/University/SecondYear2017/Winter/CSC258/Tutorial/Lab6/part1/part1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/chenz/Desktop/University/SecondYear2017/Winter/CSC258/Tutorial/Lab6/part1/part1.v|
!i113 1
o-work work
tCvgOpt 0
