<profile>

<section name = "Vitis HLS Report for 'yolo_max_pool_top'" level="0">
<item name = "Date">Mon Nov 18 23:58:01 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">yolo_max_pool_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.140 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2076688, 2076688, 20.767 ms, 20.767 ms, 2076689, 2076689, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568">yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS, 2076679, 2076679, 20.767 ms, 20.767 ms, 2076679, 2076679, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 113, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 1298, 2133, -</column>
<column name="Memory">32, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 284, -</column>
<column name="Register">-, -, 151, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">11, ~0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_BUS_s_axi_U">CTRL_BUS_s_axi, 0, 0, 114, 124, 0</column>
<column name="mul_2ns_15ns_17_1_1_U42">mul_2ns_15ns_17_1_1, 0, 0, 0, 6, 0</column>
<column name="mul_2ns_4ns_6_1_1_U40">mul_2ns_4ns_6_1_1, 0, 0, 0, 13, 0</column>
<column name="mul_9ns_6ns_15_1_1_U41">mul_9ns_6ns_15_1_1, 0, 0, 0, 51, 0</column>
<column name="grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568">yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS, 0, 0, 1184, 1939, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_9ns_17ns_26_4_1_U43">mul_mul_9ns_17ns_26_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buff_group_0_val_V_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 4, 0, 0, 0, 3344, 16, 1, 53504</column>
<column name="line_buff_group_0_val_V_1_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 4, 0, 0, 0, 3344, 16, 1, 53504</column>
<column name="line_buff_group_1_val_V_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 4, 0, 0, 0, 3344, 16, 1, 53504</column>
<column name="line_buff_group_1_val_V_1_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 4, 0, 0, 0, 3344, 16, 1, 53504</column>
<column name="line_buff_group_2_val_V_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 4, 0, 0, 0, 3344, 16, 1, 53504</column>
<column name="line_buff_group_2_val_V_1_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 4, 0, 0, 0, 3344, 16, 1, 53504</column>
<column name="line_buff_group_3_val_V_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 4, 0, 0, 0, 3344, 16, 1, 53504</column>
<column name="line_buff_group_3_val_V_1_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 4, 0, 0, 0, 3344, 16, 1, 53504</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_i_i270_fu_658_p2">+, 0, 0, 11, 3, 2</column>
<column name="sub_i_i56_fu_678_p2">+, 0, 0, 13, 10, 2</column>
<column name="sub_i_i87_fu_668_p2">+, 0, 0, 13, 10, 2</column>
<column name="sub_i_i_fu_688_p2">+, 0, 0, 13, 5, 2</column>
<column name="grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568_outStream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i606_not_mid1214_fu_709_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="icmp_ln1027_1_fu_645_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="icmp_ln1027_2_fu_650_p2">icmp, 0, 0, 12, 15, 1</column>
<column name="icmp_ln1027_fu_715_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="notlhs1_mid1182_fu_695_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="notrhs_mid1192_fu_702_p2">icmp, 0, 0, 11, 10, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="inStream_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="line_buff_group_0_val_V_1_ce0">9, 2, 1, 2</column>
<column name="line_buff_group_0_val_V_1_ce1">9, 2, 1, 2</column>
<column name="line_buff_group_0_val_V_1_we1">9, 2, 1, 2</column>
<column name="line_buff_group_0_val_V_ce0">9, 2, 1, 2</column>
<column name="line_buff_group_0_val_V_ce1">9, 2, 1, 2</column>
<column name="line_buff_group_0_val_V_we1">9, 2, 1, 2</column>
<column name="line_buff_group_1_val_V_1_ce0">9, 2, 1, 2</column>
<column name="line_buff_group_1_val_V_1_ce1">9, 2, 1, 2</column>
<column name="line_buff_group_1_val_V_1_we1">9, 2, 1, 2</column>
<column name="line_buff_group_1_val_V_ce0">9, 2, 1, 2</column>
<column name="line_buff_group_1_val_V_ce1">9, 2, 1, 2</column>
<column name="line_buff_group_1_val_V_we1">9, 2, 1, 2</column>
<column name="line_buff_group_2_val_V_1_ce0">9, 2, 1, 2</column>
<column name="line_buff_group_2_val_V_1_ce1">9, 2, 1, 2</column>
<column name="line_buff_group_2_val_V_1_we1">9, 2, 1, 2</column>
<column name="line_buff_group_2_val_V_ce0">9, 2, 1, 2</column>
<column name="line_buff_group_2_val_V_ce1">9, 2, 1, 2</column>
<column name="line_buff_group_2_val_V_we1">9, 2, 1, 2</column>
<column name="line_buff_group_3_val_V_1_ce0">9, 2, 1, 2</column>
<column name="line_buff_group_3_val_V_1_ce1">9, 2, 1, 2</column>
<column name="line_buff_group_3_val_V_1_we1">9, 2, 1, 2</column>
<column name="line_buff_group_3_val_V_ce0">9, 2, 1, 2</column>
<column name="line_buff_group_3_val_V_ce1">9, 2, 1, 2</column>
<column name="line_buff_group_3_val_V_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="cmp_i_i606_not_mid1214_reg_840">1, 0, 1, 0</column>
<column name="grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1027_1_reg_800">1, 0, 1, 0</column>
<column name="icmp_ln1027_2_reg_805">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_845">1, 0, 1, 0</column>
<column name="input_fold_ch_read_reg_735">4, 0, 4, 0</column>
<column name="input_h_read_reg_749">9, 0, 9, 0</column>
<column name="input_w_read_reg_743">9, 0, 9, 0</column>
<column name="mul_ln4_1_reg_772">15, 0, 15, 0</column>
<column name="mul_ln4_2_reg_779">17, 0, 17, 0</column>
<column name="mul_ln4_3_reg_795">26, 0, 26, 0</column>
<column name="mul_ln4_reg_766">6, 0, 6, 0</column>
<column name="notlhs1_mid1182_reg_830">1, 0, 1, 0</column>
<column name="notrhs_mid1192_reg_835">1, 0, 1, 0</column>
<column name="output_h_read_reg_760">9, 0, 9, 0</column>
<column name="output_w_read_reg_754">9, 0, 9, 0</column>
<column name="stride_read_reg_727">2, 0, 2, 0</column>
<column name="sub_i_i270_reg_810">3, 0, 3, 0</column>
<column name="sub_i_i56_reg_820">10, 0, 10, 0</column>
<column name="sub_i_i87_reg_815">10, 0, 10, 0</column>
<column name="sub_i_i_reg_825">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, yolo_max_pool_top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, yolo_max_pool_top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, yolo_max_pool_top, return value</column>
<column name="inStream_TDATA">in, 112, axis, inStream, pointer</column>
<column name="inStream_TVALID">in, 1, axis, inStream, pointer</column>
<column name="inStream_TREADY">out, 1, axis, inStream, pointer</column>
<column name="outStream_TDATA">out, 112, axis, outStream, pointer</column>
<column name="outStream_TVALID">out, 1, axis, outStream, pointer</column>
<column name="outStream_TREADY">in, 1, axis, outStream, pointer</column>
</table>
</item>
</section>
</profile>
