0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/buffer_fifo.vhd,1628496025,vhdl,,,,buffer_fifo,,,,,,,,
C:/Users/Simone Ragoni/alice/InteractionRecord/IR/IR.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Simone Ragoni/alice/InteractionRecord/IR/IR.srcs/sim_1/new/IR_tb.vhd,1635862155,vhdl,,,,ir_tb,,,,,,,,
C:/Users/Simone Ragoni/alice/InteractionRecord/IR/IR.srcs/sources_1/ip/ir_fifo/sim/ir_fifo.v,1635844224,verilog,,,,ir_fifo,,,,,,,,
C:/Users/Simone Ragoni/alice/InteractionRecord/IR/IR.srcs/sources_1/new/ir_statemachine.vhd,1635843478,vhdl,,,,ir_statemachine,,,,,,,,
C:/Users/Simone Ragoni/alice/InteractionRecord/IR/IR.srcs/sources_1/new/packer_ir2.vhd,1635861417,vhdl,,,,packer_ir2,,,,,,,,
C:/Users/Simone Ragoni/alice/InteractionRecord/IR/IR.srcs/sources_1/new/top_ir_statemachine.vhd,1635860900,vhdl,,,,top_ir_statemachine,,,,,,,,
C:/Users/Simone Ragoni/alice/WholeCTPfromGitLab/common_logic/RTL/Trigger_class_record/prsg_tcr.vhd,1628152866,vhdl,,,,prsg_tcr,,,,,,,,
