<?xml version="1.0" encoding="UTF-8"?>
<System>
   <enumeration id="d1e685">
      <enum description="MCU security status is unsecure" name="SEC_2" value="0x2"/>
      <enum description="MCU security status is secure" name="SEC_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e731">
      <enum description="Freescale factory access denied" name="FSLACC_2" value="0x2"/>
      <enum description="Freescale factory access granted" name="FSLACC_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e777">
      <enum description="Mass erase is disabled" name="MEEN_2" value="0x2"/>
      <enum description="Mass erase is enabled" name="MEEN_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e823">
      <enum description="Backdoor key access enabled" name="KEYEN_2" value="0x2"/>
      <enum description="Backdoor key access disabled" name="KEYEN_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e897">
      <enum description="Low-power boot" name="LPBOOT_0" value="0"/>
      <enum description="Normal boot" name="LPBOOT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e943">
      <enum description="Force Boot from ROM if BOOTCFG0 asserted, where BOOTCFG0 is the boot config function which is muxed with NMI pin"
            name="BOOTPIN_OPT_0"
            value="0"/>
      <enum description="Boot source configured by FOPT (BOOTSRC_SEL) bits"
            name="BOOTPIN_OPT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e989">
      <enum description="NMI interrupts are always blocked" name="NMI_DIS_0" value="0"/>
      <enum description="NMI_b pin/interrupts reset default to enabled" name="NMI_DIS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1035">
      <enum description="RESET pin is disabled following a POR and cannot be enabled as reset function"
            name="RESET_PIN_CFG_0"
            value="0"/>
      <enum description="RESET_b pin is dedicated" name="RESET_PIN_CFG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e1081">
      <enum description="Boot from Flash" name="BOOTSRC_SEL_0" value="0"/>
      <enum description="Boot from ROM" name="BOOTSRC_SEL_2" value="0x2"/>
      <enum description="Boot from ROM" name="BOOTSRC_SEL_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e1293">
      <enum description="Accesses from this master are forced to user-mode." name="MPL2_0"
            value="0"/>
      <enum description="Accesses from this master are not forced to user-mode."
            name="MPL2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1339">
      <enum description="This master is not trusted for write accesses." name="MTW2_0"
            value="0"/>
      <enum description="This master is trusted for write accesses." name="MTW2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1385">
      <enum description="This master is not trusted for read accesses." name="MTR2_0"
            value="0"/>
      <enum description="This master is trusted for read accesses." name="MTR2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1431">
      <enum description="Accesses from this master are forced to user-mode." name="MPL1_0"
            value="0"/>
      <enum description="Accesses from this master are not forced to user-mode."
            name="MPL1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1477">
      <enum description="This master is not trusted for write accesses." name="MTW1_0"
            value="0"/>
      <enum description="This master is trusted for write accesses." name="MTW1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1524">
      <enum description="This master is not trusted for read accesses." name="MTR1_0"
            value="0"/>
      <enum description="This master is trusted for read accesses." name="MTR1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1570">
      <enum description="Accesses from this master are forced to user-mode." name="MPL0_0"
            value="0"/>
      <enum description="Accesses from this master are not forced to user-mode."
            name="MPL0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1616">
      <enum description="This master is not trusted for write accesses." name="MTW0_0"
            value="0"/>
      <enum description="This master is trusted for write accesses." name="MTW0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1662">
      <enum description="This master is not trusted for read accesses." name="MTR0_0"
            value="0"/>
      <enum description="This master is trusted for read accesses." name="MTR0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1745">
      <enum description="Accesses from an untrusted master are allowed." name="TP7_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1791">
      <enum description="This peripheral allows write accesses." name="WP7_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP7_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e1837">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP7_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1883">
      <enum description="Accesses from an untrusted master are allowed." name="TP6_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e1929">
      <enum description="This peripheral allows write accesses." name="WP6_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP6_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e1976">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP6_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2022">
      <enum description="Accesses from an untrusted master are allowed." name="TP5_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2068">
      <enum description="This peripheral allows write accesses." name="WP5_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP5_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e2114">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP5_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2160">
      <enum description="Accesses from an untrusted master are allowed." name="TP4_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2206">
      <enum description="This peripheral allows write accesses." name="WP4_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP4_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e2253">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP4_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2299">
      <enum description="Accesses from an untrusted master are allowed." name="TP3_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2345">
      <enum description="This peripheral allows write accesses." name="WP3_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e2391">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP3_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2437">
      <enum description="Accesses from an untrusted master are allowed." name="TP2_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2483">
      <enum description="This peripheral allows write accesses." name="WP2_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e2530">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP2_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2576">
      <enum description="Accesses from an untrusted master are allowed." name="TP1_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2622">
      <enum description="This peripheral allows write accesses." name="WP1_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e2668">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP1_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2714">
      <enum description="Accesses from an untrusted master are allowed." name="TP0_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2760">
      <enum description="This peripheral allows write accesses." name="WP0_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e2807">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP0_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2890">
      <enum description="Accesses from an untrusted master are allowed." name="TP7_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e2936">
      <enum description="This peripheral allows write accesses." name="WP7_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP7_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e2982">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP7_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3028">
      <enum description="Accesses from an untrusted master are allowed." name="TP6_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3074">
      <enum description="This peripheral allows write accesses." name="WP6_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP6_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e3121">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP6_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3167">
      <enum description="Accesses from an untrusted master are allowed." name="TP5_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3213">
      <enum description="This peripheral allows write accesses." name="WP5_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP5_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e3259">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP5_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3305">
      <enum description="Accesses from an untrusted master are allowed." name="TP4_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3351">
      <enum description="This peripheral allows write accesses." name="WP4_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP4_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e3398">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP4_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3444">
      <enum description="Accesses from an untrusted master are allowed." name="TP3_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3490">
      <enum description="This peripheral allows write accesses." name="WP3_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e3536">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP3_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3582">
      <enum description="Accesses from an untrusted master are allowed." name="TP2_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3628">
      <enum description="This peripheral allows write accesses." name="WP2_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e3675">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP2_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3721">
      <enum description="Accesses from an untrusted master are allowed." name="TP1_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3767">
      <enum description="This peripheral allows write accesses." name="WP1_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e3813">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP1_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3859">
      <enum description="Accesses from an untrusted master are allowed." name="TP0_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e3905">
      <enum description="This peripheral allows write accesses." name="WP0_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e3952">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP0_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e4026">
      <enum description="Accesses from an untrusted master are allowed." name="TP1_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e4072">
      <enum description="This peripheral allows write accesses." name="WP1_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e4118">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP1_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e4164">
      <enum description="Accesses from an untrusted master are allowed." name="TP0_0"
            value="0"/>
      <enum description="Accesses from an untrusted master are not allowed." name="TP0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e4210">
      <enum description="This peripheral allows write accesses." name="WP0_0" value="0"/>
      <enum description="This peripheral is write protected." name="WP0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e4257">
      <enum description="This peripheral does not require supervisor privilege level for accesses."
            name="SP0_0"
            value="0"/>
      <enum description="This peripheral requires supervisor privilege level for accesses."
            name="SP0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e4943">
      <enum description="OCMEMn is not protected by an MPU." name="OCMPU_0" value="0"/>
      <enum description="OCMEMn is protected by an MPU." name="OCMPU_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e4989">
      <enum description="OCMEMn is a ROM." name="OCMT_3" value="0x3"/>
      <enum description="OCMEMn is a program flash." name="OCMT_4" value="0x4"/>
      <enum description="OCMEMn is a data flash." name="OCMT_5" value="0x5"/>
      <enum description="OCMEMn is an EEE." name="OCMT_6" value="0x6"/>
   </enumeration>
   <enumeration id="d1e5060">
      <enum description="writes to the OCMDRn[11:0] are allowed" name="RO_0" value="0"/>
      <enum description="writes to the OCMDRn[11:0] are ignored" name="RO_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e5106">
      <enum description="OCMEMn 32-bits wide" name="OCMW_2" value="0x2"/>
      <enum description="OCMEMn 64-bits wide" name="OCMW_3" value="0x3"/>
      <enum description="OCMEMn 128-bits wide" name="OCMW_4" value="0x4"/>
      <enum description="OCMEMn 256-bits wide" name="OCMW_5" value="0x5"/>
   </enumeration>
   <enumeration id="d1e5176">
      <enum description="no OCMEMn" name="OCMSZ_0" value="0"/>
      <enum description="4KB OCMEMn" name="OCMSZ_3" value="0x3"/>
      <enum description="8KB OCMEMn" name="OCMSZ_4" value="0x4"/>
      <enum description="16KB OCMEMn" name="OCMSZ_5" value="0x5"/>
      <enum description="32KB OCMEMn" name="OCMSZ_6" value="0x6"/>
      <enum description="64KB OCMEMn" name="OCMSZ_7" value="0x7"/>
      <enum description="128KB OCMEMn" name="OCMSZ_8" value="0x8"/>
      <enum description="256KB OCMEMn" name="OCMSZ_9" value="0x9"/>
      <enum description="512KB OCMEMn" name="OCMSZ_10" value="0xa"/>
      <enum description="1024KB OCMEMn" name="OCMSZ_11" value="0xb"/>
      <enum description="2048KB OCMEMn" name="OCMSZ_12" value="0xc"/>
      <enum description="4096KB OCMEMn" name="OCMSZ_13" value="0xd"/>
      <enum description="8192KB OCMEMn" name="OCMSZ_14" value="0xe"/>
      <enum description="16384KB OCMEMn" name="OCMSZ_15" value="0xf"/>
   </enumeration>
   <enumeration id="d1e5368">
      <enum description="OCMEMn is a power-of-2 capacity." name="OCMSZH_0" value="0"/>
      <enum description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ."
            name="OCMSZH_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e5414">
      <enum description="OCMEMn is not present." name="V_0" value="0"/>
      <enum description="OCMEMn is present." name="V_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e5678">
      <enum description="When in debug mode, the DMA continues to operate." name="EDBG_0"
            value="0"/>
      <enum description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared."
            name="EDBG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e5724">
      <enum description="Fixed priority arbitration is used for channel selection ."
            name="ERCA_0"
            value="0"/>
      <enum description="Round robin arbitration is used for channel selection ."
            name="ERCA_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e5770">
      <enum description="Normal operation" name="HOE_0" value="0"/>
      <enum description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared."
            name="HOE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e5816">
      <enum description="Normal operation" name="HALT_0" value="0"/>
      <enum description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared."
            name="HALT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e5862">
      <enum description="A minor loop channel link made to itself goes through channel arbitration before being activated again."
            name="CLM_0"
            value="0"/>
      <enum description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop."
            name="CLM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e5909">
      <enum description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field."
            name="EMLM_0"
            value="0"/>
      <enum description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled."
            name="EMLM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e5955">
      <enum description="Normal operation" name="ECX_0" value="0"/>
      <enum description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt."
            name="ECX_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6001">
      <enum description="Normal operation" name="CX_0" value="0"/>
      <enum description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed."
            name="CX_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6075">
      <enum description="No destination bus error" name="DBE_0" value="0"/>
      <enum description="The last recorded error was a bus error on a destination write"
            name="DBE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6121">
      <enum description="No source bus error" name="SBE_0" value="0"/>
      <enum description="The last recorded error was a bus error on a source read"
            name="SBE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6167">
      <enum description="No scatter/gather configuration error" name="SGE_0" value="0"/>
      <enum description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary."
            name="SGE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6213">
      <enum description="No NBYTES/CITER configuration error" name="NCE_0" value="0"/>
      <enum description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]"
            name="NCE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6259">
      <enum description="No destination offset configuration error" name="DOE_0" value="0"/>
      <enum description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]."
            name="DOE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6306">
      <enum description="No destination address configuration error" name="DAE_0" value="0"/>
      <enum description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]."
            name="DAE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6352">
      <enum description="No source offset configuration error" name="SOE_0" value="0"/>
      <enum description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]."
            name="SOE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6398">
      <enum description="No source address configuration error." name="SAE_0" value="0"/>
      <enum description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]."
            name="SAE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6462">
      <enum description="No channel priority error" name="CPE_0" value="0"/>
      <enum description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique."
            name="CPE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6508">
      <enum description="No canceled transfers" name="ECX_0" value="0"/>
      <enum description="The last recorded entry was a canceled transfer by the error cancel transfer input"
            name="ECX_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6555">
      <enum description="No ERR bits are set." name="VLD_0" value="0"/>
      <enum description="At least one ERR bit is set indicating a valid error exists that has not been cleared."
            name="VLD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6629">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ0_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6675">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ1_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6721">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ2_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6767">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ3_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6813">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ4_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6860">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ5_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6906">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ6_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6952">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ7_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e6998">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ8_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ8_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7044">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ9_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ9_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7090">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ10_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ10_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7137">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ11_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ11_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7183">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ12_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ12_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7229">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ13_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ13_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7275">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ14_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ14_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7321">
      <enum description="The DMA request signal for the corresponding channel is disabled"
            name="ERQ15_0"
            value="0"/>
      <enum description="The DMA request signal for the corresponding channel is enabled"
            name="ERQ15_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7395">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI0_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7441">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI1_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7487">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI2_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7533">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI3_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7579">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI4_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7626">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI5_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7672">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI6_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7718">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI7_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7764">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI8_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI8_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7810">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI9_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI9_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7856">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI10_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI10_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7903">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI11_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI11_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7949">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI12_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI12_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e7995">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI13_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI13_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e8041">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI14_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI14_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e8087">
      <enum description="The error signal for corresponding channel does not generate an error interrupt"
            name="EEI15_0"
            value="0"/>
      <enum description="The assertion of the error signal for corresponding channel generates an error interrupt request"
            name="EEI15_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e8179">
      <enum description="Clear only the EEI bit specified in the CEEI field" name="CAEE_0"
            value="0"/>
      <enum description="Clear all bits in EEI" name="CAEE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e8225">
      <enum description="Normal operation" name="NOP_0" value="0"/>
      <enum description="No operation, ignore the other bits in this register" name="NOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e8318">
      <enum description="Set only the EEI bit specified in the SEEI field." name="SAEE_0"
            value="0"/>
      <enum description="Sets all bits in EEI" name="SAEE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e8364">
      <enum description="Normal operation" name="NOP_0" value="0"/>
      <enum description="No operation, ignore the other bits in this register" name="NOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e8456">
      <enum description="Clear only the ERQ bit specified in the CERQ field" name="CAER_0"
            value="0"/>
      <enum description="Clear all bits in ERQ" name="CAER_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e8502">
      <enum description="Normal operation" name="NOP_0" value="0"/>
      <enum description="No operation, ignore the other bits in this register" name="NOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e8594">
      <enum description="Set only the ERQ bit specified in the SERQ field" name="SAER_0"
            value="0"/>
      <enum description="Set all bits in ERQ" name="SAER_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e8640">
      <enum description="Normal operation" name="NOP_0" value="0"/>
      <enum description="No operation, ignore the other bits in this register" name="NOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e8732">
      <enum description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field"
            name="CADN_0"
            value="0"/>
      <enum description="Clears all bits in TCDn_CSR[DONE]" name="CADN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e8778">
      <enum description="Normal operation" name="NOP_0" value="0"/>
      <enum description="No operation, ignore the other bits in this register" name="NOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e8870">
      <enum description="Set only the TCDn_CSR[START] bit specified in the SSRT field"
            name="SAST_0"
            value="0"/>
      <enum description="Set all bits in TCDn_CSR[START]" name="SAST_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e8916">
      <enum description="Normal operation" name="NOP_0" value="0"/>
      <enum description="No operation, ignore the other bits in this register" name="NOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9008">
      <enum description="Clear only the ERR bit specified in the CERR field" name="CAEI_0"
            value="0"/>
      <enum description="Clear all bits in ERR" name="CAEI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e9054">
      <enum description="Normal operation" name="NOP_0" value="0"/>
      <enum description="No operation, ignore the other bits in this register" name="NOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9147">
      <enum description="Clear only the INT bit specified in the CINT field" name="CAIR_0"
            value="0"/>
      <enum description="Clear all bits in INT" name="CAIR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e9193">
      <enum description="Normal operation" name="NOP_0" value="0"/>
      <enum description="No operation, ignore the other bits in this register" name="NOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9270">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT0_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9319">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT1_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9368">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT2_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9417">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT3_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9466">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT4_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9516">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT5_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9565">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT6_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9614">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT7_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9663">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT8_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT8_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9712">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT9_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT9_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9761">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT10_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT10_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9811">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT11_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT11_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9860">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT12_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT12_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9909">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT13_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT13_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e9958">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT14_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT14_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e10007">
      <enum description="The interrupt request for corresponding channel is cleared"
            name="INT15_0"
            value="0"/>
      <enum description="The interrupt request for corresponding channel is active"
            name="INT15_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e10084">
      <enum description="An error in this channel has not occurred" name="ERR0_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10133">
      <enum description="An error in this channel has not occurred" name="ERR1_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10182">
      <enum description="An error in this channel has not occurred" name="ERR2_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10231">
      <enum description="An error in this channel has not occurred" name="ERR3_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10280">
      <enum description="An error in this channel has not occurred" name="ERR4_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR4_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10330">
      <enum description="An error in this channel has not occurred" name="ERR5_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR5_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10379">
      <enum description="An error in this channel has not occurred" name="ERR6_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR6_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10428">
      <enum description="An error in this channel has not occurred" name="ERR7_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR7_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10477">
      <enum description="An error in this channel has not occurred" name="ERR8_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR8_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10526">
      <enum description="An error in this channel has not occurred" name="ERR9_0" value="0"/>
      <enum description="An error in this channel has occurred" name="ERR9_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10575">
      <enum description="An error in this channel has not occurred" name="ERR10_0"
            value="0"/>
      <enum description="An error in this channel has occurred" name="ERR10_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10625">
      <enum description="An error in this channel has not occurred" name="ERR11_0"
            value="0"/>
      <enum description="An error in this channel has occurred" name="ERR11_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10674">
      <enum description="An error in this channel has not occurred" name="ERR12_0"
            value="0"/>
      <enum description="An error in this channel has occurred" name="ERR12_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10723">
      <enum description="An error in this channel has not occurred" name="ERR13_0"
            value="0"/>
      <enum description="An error in this channel has occurred" name="ERR13_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10772">
      <enum description="An error in this channel has not occurred" name="ERR14_0"
            value="0"/>
      <enum description="An error in this channel has occurred" name="ERR14_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10821">
      <enum description="An error in this channel has not occurred" name="ERR15_0"
            value="0"/>
      <enum description="An error in this channel has occurred" name="ERR15_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e10895">
      <enum description="A hardware service request for channel 0 is not present"
            name="HRS0_0"
            value="0"/>
      <enum description="A hardware service request for channel 0 is present" name="HRS0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e10941">
      <enum description="A hardware service request for channel 1 is not present"
            name="HRS1_0"
            value="0"/>
      <enum description="A hardware service request for channel 1 is present" name="HRS1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e10987">
      <enum description="A hardware service request for channel 2 is not present"
            name="HRS2_0"
            value="0"/>
      <enum description="A hardware service request for channel 2 is present" name="HRS2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11033">
      <enum description="A hardware service request for channel 3 is not present"
            name="HRS3_0"
            value="0"/>
      <enum description="A hardware service request for channel 3 is present" name="HRS3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11079">
      <enum description="A hardware service request for channel 4 is not present"
            name="HRS4_0"
            value="0"/>
      <enum description="A hardware service request for channel 4 is present" name="HRS4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11126">
      <enum description="A hardware service request for channel 5 is not present"
            name="HRS5_0"
            value="0"/>
      <enum description="A hardware service request for channel 5 is present" name="HRS5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11172">
      <enum description="A hardware service request for channel 6 is not present"
            name="HRS6_0"
            value="0"/>
      <enum description="A hardware service request for channel 6 is present" name="HRS6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11218">
      <enum description="A hardware service request for channel 7 is not present"
            name="HRS7_0"
            value="0"/>
      <enum description="A hardware service request for channel 7 is present" name="HRS7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11264">
      <enum description="A hardware service request for channel 8 is not present"
            name="HRS8_0"
            value="0"/>
      <enum description="A hardware service request for channel 8 is present" name="HRS8_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11310">
      <enum description="A hardware service request for channel 9 is not present"
            name="HRS9_0"
            value="0"/>
      <enum description="A hardware service request for channel 9 is present" name="HRS9_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11356">
      <enum description="A hardware service request for channel 10 is not present"
            name="HRS10_0"
            value="0"/>
      <enum description="A hardware service request for channel 10 is present"
            name="HRS10_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11403">
      <enum description="A hardware service request for channel 11 is not present"
            name="HRS11_0"
            value="0"/>
      <enum description="A hardware service request for channel 11 is present"
            name="HRS11_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11449">
      <enum description="A hardware service request for channel 12 is not present"
            name="HRS12_0"
            value="0"/>
      <enum description="A hardware service request for channel 12 is present"
            name="HRS12_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11495">
      <enum description="A hardware service request for channel 13 is not present"
            name="HRS13_0"
            value="0"/>
      <enum description="A hardware service request for channel 13 is present"
            name="HRS13_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11541">
      <enum description="A hardware service request for channel 14 is not present"
            name="HRS14_0"
            value="0"/>
      <enum description="A hardware service request for channel 14 is present"
            name="HRS14_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11587">
      <enum description="A hardware service request for channel 15 is not present"
            name="HRS15_0"
            value="0"/>
      <enum description="A hardware service request for channel 15 is present"
            name="HRS15_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11661">
      <enum description="Disable asynchronous DMA request for channel 0." name="EDREQ_0_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 0." name="EDREQ_0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11707">
      <enum description="Disable asynchronous DMA request for channel 1" name="EDREQ_1_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 1." name="EDREQ_1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11753">
      <enum description="Disable asynchronous DMA request for channel 2." name="EDREQ_2_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 2." name="EDREQ_2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11799">
      <enum description="Disable asynchronous DMA request for channel 3." name="EDREQ_3_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 3." name="EDREQ_3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11845">
      <enum description="Disable asynchronous DMA request for channel 4." name="EDREQ_4_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 4." name="EDREQ_4_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11892">
      <enum description="Disable asynchronous DMA request for channel 5." name="EDREQ_5_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 5." name="EDREQ_5_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11938">
      <enum description="Disable asynchronous DMA request for channel 6." name="EDREQ_6_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 6." name="EDREQ_6_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e11984">
      <enum description="Disable asynchronous DMA request for channel 7." name="EDREQ_7_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 7." name="EDREQ_7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12030">
      <enum description="Disable asynchronous DMA request for channel 8." name="EDREQ_8_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 8." name="EDREQ_8_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12076">
      <enum description="Disable asynchronous DMA request for channel 9." name="EDREQ_9_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 9." name="EDREQ_9_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12122">
      <enum description="Disable asynchronous DMA request for channel 10."
            name="EDREQ_10_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 10." name="EDREQ_10_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12169">
      <enum description="Disable asynchronous DMA request for channel 11."
            name="EDREQ_11_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 11." name="EDREQ_11_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12215">
      <enum description="Disable asynchronous DMA request for channel 12."
            name="EDREQ_12_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 12." name="EDREQ_12_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12261">
      <enum description="Disable asynchronous DMA request for channel 13."
            name="EDREQ_13_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 13." name="EDREQ_13_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12307">
      <enum description="Disable asynchronous DMA request for channel 14."
            name="EDREQ_14_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 14." name="EDREQ_14_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12353">
      <enum description="Disable asynchronous DMA request for channel 15."
            name="EDREQ_15_0"
            value="0"/>
      <enum description="Enable asynchronous DMA request for channel 15." name="EDREQ_15_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12454">
      <enum description="Channel n can suspend a lower priority channel." name="DPA_0"
            value="0"/>
      <enum description="Channel n cannot suspend any channel, regardless of channel priority."
            name="DPA_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12500">
      <enum description="Channel n cannot be suspended by a higher priority channel's service request."
            name="ECP_0"
            value="0"/>
      <enum description="Channel n can be temporarily suspended by the service request of a higher priority channel."
            name="ECP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e12730">
      <enum description="8-bit" name="SSIZE_0" value="0"/>
      <enum description="16-bit" name="SSIZE_1" value="0x1"/>
      <enum description="32-bit" name="SSIZE_2" value="0x2"/>
      <enum description="16-byte burst" name="SSIZE_4" value="0x4"/>
      <enum description="32-byte burst" name="SSIZE_5" value="0x5"/>
   </enumeration>
   <enumeration id="d1e12812">
      <enum description="Source address modulo feature is disabled" name="SMOD_0" value="0"/>
   </enumeration>
   <enumeration id="d1e12964">
      <enum description="The minor loop offset is not applied to the DADDR" name="DMLOE_0"
            value="0"/>
      <enum description="The minor loop offset is applied to the DADDR" name="DMLOE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13010">
      <enum description="The minor loop offset is not applied to the SADDR" name="SMLOE_0"
            value="0"/>
      <enum description="The minor loop offset is applied to the SADDR" name="SMLOE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13133">
      <enum description="The minor loop offset is not applied to the DADDR" name="DMLOE_0"
            value="0"/>
      <enum description="The minor loop offset is applied to the DADDR" name="DMLOE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13179">
      <enum description="The minor loop offset is not applied to the SADDR" name="SMLOE_0"
            value="0"/>
      <enum description="The minor loop offset is applied to the SADDR" name="SMLOE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13450">
      <enum description="The channel-to-channel linking is disabled" name="ELINK_0"
            value="0"/>
      <enum description="The channel-to-channel linking is enabled" name="ELINK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13573">
      <enum description="The channel-to-channel linking is disabled" name="ELINK_0"
            value="0"/>
      <enum description="The channel-to-channel linking is enabled" name="ELINK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13712">
      <enum description="The channel is not explicitly started." name="START_0" value="0"/>
      <enum description="The channel is explicitly started via a software initiated service request."
            name="START_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13758">
      <enum description="The end-of-major loop interrupt is disabled." name="INTMAJOR_0"
            value="0"/>
      <enum description="The end-of-major loop interrupt is enabled." name="INTMAJOR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13804">
      <enum description="The half-point interrupt is disabled." name="INTHALF_0" value="0"/>
      <enum description="The half-point interrupt is enabled." name="INTHALF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e13850">
      <enum description="The channel's ERQ bit is not affected." name="DREQ_0" value="0"/>
      <enum description="The channel's ERQ bit is cleared when the major loop is complete."
            name="DREQ_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13896">
      <enum description="The current channel's TCD is normal format." name="ESG_0"
            value="0"/>
      <enum description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."
            name="ESG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e13943">
      <enum description="The channel-to-channel linking is disabled." name="MAJORELINK_0"
            value="0"/>
      <enum description="The channel-to-channel linking is enabled." name="MAJORELINK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e14043">
      <enum description="No eDMA engine stalls." name="BWC_0" value="0"/>
      <enum description="eDMA engine stalls for 4 cycles after each R/W." name="BWC_2"
            value="0x2"/>
      <enum description="eDMA engine stalls for 8 cycles after each R/W." name="BWC_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e14160">
      <enum description="The channel-to-channel linking is disabled" name="ELINK_0"
            value="0"/>
      <enum description="The channel-to-channel linking is enabled" name="ELINK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e14283">
      <enum description="The channel-to-channel linking is disabled" name="ELINK_0"
            value="0"/>
      <enum description="The channel-to-channel linking is enabled" name="ELINK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e14391">
      <enum description="MPU is disabled. All accesses from all bus masters are allowed."
            name="VLD_0"
            value="0"/>
      <enum description="MPU is enabled" name="VLD_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e14437">
      <enum description="8 region descriptors" name="NRGD_0" value="0"/>
      <enum description="12 region descriptors" name="NRGD_1" value="0x1"/>
      <enum description="16 region descriptors" name="NRGD_2" value="0x2"/>
   </enumeration>
   <enumeration id="d1e14534">
      <enum description="No error has occurred for slave port n." name="SPERR_0" value="0"/>
      <enum description="An error has occurred for slave port n." name="SPERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e14672">
      <enum description="Read" name="ERW_0" value="0"/>
      <enum description="Write" name="ERW_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e14718">
      <enum description="User mode, instruction access" name="EATTR_0" value="0"/>
      <enum description="User mode, data access" name="EATTR_1" value="0x1"/>
      <enum description="Supervisor mode, instruction access" name="EATTR_2" value="0x2"/>
      <enum description="Supervisor mode, data access" name="EATTR_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e15153">
      <enum description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."
            name="M3UM_0"
            value="0"/>
      <enum description="Allows the given access type to occur" name="M3UM_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15199">
      <enum description="r/w/x; read, write and execute allowed" name="M3SM_0" value="0"/>
      <enum description="r/x; read and execute allowed, but no write" name="M3SM_1"
            value="0x1"/>
      <enum description="r/w; read and write allowed, but no execute" name="M3SM_2"
            value="0x2"/>
      <enum description="Same as User mode defined in M3UM" name="M3SM_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e15270">
      <enum description="Do not include the process identifier in the evaluation"
            name="M3PE_0"
            value="0"/>
      <enum description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"
            name="M3PE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e15316">
      <enum description="Bus master 4 writes terminate with an access error and the write is not performed"
            name="M4WE_0"
            value="0"/>
      <enum description="Bus master 4 writes allowed" name="M4WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15362">
      <enum description="Bus master 4 reads terminate with an access error and the read is not performed"
            name="M4RE_0"
            value="0"/>
      <enum description="Bus master 4 reads allowed" name="M4RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15408">
      <enum description="Bus master 5 writes terminate with an access error and the write is not performed"
            name="M5WE_0"
            value="0"/>
      <enum description="Bus master 5 writes allowed" name="M5WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15454">
      <enum description="Bus master 5 reads terminate with an access error and the read is not performed"
            name="M5RE_0"
            value="0"/>
      <enum description="Bus master 5 reads allowed" name="M5RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15500">
      <enum description="Bus master 6 writes terminate with an access error and the write is not performed"
            name="M6WE_0"
            value="0"/>
      <enum description="Bus master 6 writes allowed" name="M6WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15547">
      <enum description="Bus master 6 reads terminate with an access error and the read is not performed"
            name="M6RE_0"
            value="0"/>
      <enum description="Bus master 6 reads allowed" name="M6RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15593">
      <enum description="Bus master 7 writes terminate with an access error and the write is not performed"
            name="M7WE_0"
            value="0"/>
      <enum description="Bus master 7 writes allowed" name="M7WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15639">
      <enum description="Bus master 7 reads terminate with an access error and the read is not performed"
            name="M7RE_0"
            value="0"/>
      <enum description="Bus master 7 reads allowed" name="M7RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e15722">
      <enum description="Region descriptor is invalid" name="VLD_0" value="0"/>
      <enum description="Region descriptor is valid" name="VLD_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16004">
      <enum description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."
            name="M3UM_0"
            value="0"/>
      <enum description="Allows the given access type to occur" name="M3UM_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16050">
      <enum description="r/w/x; read, write and execute allowed" name="M3SM_0" value="0"/>
      <enum description="r/x; read and execute allowed, but no write" name="M3SM_1"
            value="0x1"/>
      <enum description="r/w; read and write allowed, but no execute" name="M3SM_2"
            value="0x2"/>
      <enum description="Same as User mode defined in M3UM" name="M3SM_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e16121">
      <enum description="Do not include the process identifier in the evaluation"
            name="M3PE_0"
            value="0"/>
      <enum description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"
            name="M3PE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e16167">
      <enum description="Bus master 4 writes terminate with an access error and the write is not performed"
            name="M4WE_0"
            value="0"/>
      <enum description="Bus master 4 writes allowed" name="M4WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16213">
      <enum description="Bus master 4 reads terminate with an access error and the read is not performed"
            name="M4RE_0"
            value="0"/>
      <enum description="Bus master 4 reads allowed" name="M4RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16259">
      <enum description="Bus master 5 writes terminate with an access error and the write is not performed"
            name="M5WE_0"
            value="0"/>
      <enum description="Bus master 5 writes allowed" name="M5WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16305">
      <enum description="Bus master 5 reads terminate with an access error and the read is not performed"
            name="M5RE_0"
            value="0"/>
      <enum description="Bus master 5 reads allowed" name="M5RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16351">
      <enum description="Bus master 6 writes terminate with an access error and the write is not performed"
            name="M6WE_0"
            value="0"/>
      <enum description="Bus master 6 writes allowed" name="M6WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16398">
      <enum description="Bus master 6 reads terminate with an access error and the read is not performed"
            name="M6RE_0"
            value="0"/>
      <enum description="Bus master 6 reads allowed" name="M6RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16444">
      <enum description="Bus master 7 writes terminate with an access error and the write is not performed"
            name="M7WE_0"
            value="0"/>
      <enum description="Bus master 7 writes allowed" name="M7WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16490">
      <enum description="Bus master 7 reads terminate with an access error and the read is not performed"
            name="M7RE_0"
            value="0"/>
      <enum description="Bus master 7 reads allowed" name="M7RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16647">
      <enum description="No protection violation detected" name="FPVIOL_0" value="0"/>
      <enum description="Protection violation detected" name="FPVIOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16696">
      <enum description="No access error detected" name="ACCERR_0" value="0"/>
      <enum description="Access error detected" name="ACCERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16745">
      <enum description="No collision error detected" name="RDCOLERR_0" value="0"/>
      <enum description="Collision error detected" name="RDCOLERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e16794">
      <enum description="FTFE command or EEPROM file system operation in progress"
            name="CCIF_0"
            value="0"/>
      <enum description="FTFE command or EEPROM file system operation has completed"
            name="CCIF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e16868">
      <enum description="FlexRAM is not available for EEPROM operation" name="EEERDY_0"
            value="0"/>
      <enum description="FlexRAM is available for EEPROM operations where: reads from the FlexRAM return data previously written to the FlexRAM in EEPROM mode and writes launch an EEPROM operation to store the written data in the FlexRAM and EEPROM backup"
            name="EEERDY_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e16914">
      <enum description="FlexRAM is not available for traditional RAM access"
            name="RAMRDY_0"
            value="0"/>
      <enum description="FlexRAM is available as traditional RAM only; writes to the FlexRAM do not trigger EEPROM operations"
            name="RAMRDY_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e16960">
      <enum description="FTFE configuration supports one program flash block and one FlexNVM block"
            name="PFLSH_0"
            value="0"/>
   </enumeration>
   <enumeration id="d1e16994">
      <enum description="No suspend requested" name="ERSSUSP_0" value="0"/>
      <enum description="Suspend the current Erase Flash Sector command execution"
            name="ERSSUSP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e17040">
      <enum description="No request or request complete" name="ERSAREQ_0" value="0"/>
      <enum description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state"
            name="ERSAREQ_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e17087">
      <enum description="Read collision error interrupt disabled" name="RDCOLLIE_0"
            value="0"/>
      <enum description="Read collision error interrupt enabled. An interrupt request is generated whenever an FTFE read collision error is detected (see the description of FSTAT[RDCOLERR])."
            name="RDCOLLIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e17133">
      <enum description="Command complete interrupt disabled" name="CCIE_0" value="0"/>
      <enum description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set."
            name="CCIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e17207">
      <enum description="MCU security status is secure" name="SEC_0" value="0"/>
      <enum description="MCU security status is secure" name="SEC_1" value="0x1"/>
      <enum description="MCU security status is unsecure (The standard shipping condition of the FTFE is unsecure.)"
            name="SEC_2"
            value="0x2"/>
      <enum description="MCU security status is secure" name="SEC_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e17277">
      <enum description="Factory access granted" name="FSLACC_0" value="0"/>
      <enum description="Factory access denied" name="FSLACC_1" value="0x1"/>
      <enum description="Factory access denied" name="FSLACC_2" value="0x2"/>
      <enum description="Factory access granted" name="FSLACC_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e17347">
      <enum description="Mass erase is enabled" name="MEEN_0" value="0"/>
      <enum description="Mass erase is enabled" name="MEEN_1" value="0x1"/>
      <enum description="Mass erase is disabled" name="MEEN_2" value="0x2"/>
      <enum description="Mass erase is enabled" name="MEEN_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e17417">
      <enum description="Backdoor key access disabled" name="KEYEN_0" value="0"/>
      <enum description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)"
            name="KEYEN_1"
            value="0x1"/>
      <enum description="Backdoor key access enabled" name="KEYEN_2" value="0x2"/>
      <enum description="Backdoor key access disabled" name="KEYEN_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e17626">
      <enum description="Program flash region is protected." name="PROT_0" value="0"/>
      <enum description="Program flash region is not protected" name="PROT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e17700">
      <enum description="EEPROM region is protected" name="EPROT_0" value="0"/>
      <enum description="EEPROM region is not protected" name="EPROT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e17774">
      <enum description="Data Flash region is protected" name="DPROT_0" value="0"/>
      <enum description="Data Flash region is not protected" name="DPROT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e17857">
      <enum description="Associated segment is accessible in execute mode only (as an instruction fetch)"
            name="XA_0"
            value="0"/>
      <enum description="Associated segment is accessible as data or in execute mode"
            name="XA_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e17940">
      <enum description="Associated segment is accessible in supervisor mode only"
            name="SA_0"
            value="0"/>
      <enum description="Associated segment is accessible in user or supervisor mode"
            name="SA_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e18061">
      <enum description="Program flash memory is divided into 48 segments (768 Kbytes, 1.5 Mbytes)"
            name="NUMSG_48"
            value="0x1e"/>
      <enum description="Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes, 1 Mbyte, 2 Mbytes)"
            name="NUMSG_64"
            value="0x28"/>
   </enumeration>
   <enumeration id="d1e18138">
      <enum description="Double bit fault not detected during a valid flash read access from the platform flash controller"
            name="DFDIF_0"
            value="0"/>
      <enum description="Double bit fault detected (or FERCNFG[FDFD] is set) during a valid flash read access from the platform flash controller"
            name="DFDIF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e18212">
      <enum description="Double bit fault detect interrupt disabled" name="DFDIE_0"
            value="0"/>
      <enum description="Double bit fault detect interrupt enabled. An interrupt request is generated whenever the FERSTAT[DFDIF] flag is set."
            name="DFDIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e18258">
      <enum description="FERSTAT[DFDIF] sets only if a double bit fault is detected during read access from the platform flash controller"
            name="FDFD_0"
            value="0"/>
      <enum description="FERSTAT[DFDIF] sets during any valid flash read access from the platform flash controller. An interrupt request is generated if the DFDIE bit is set."
            name="FDFD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e18375">
      <enum description="Disable_Signal" name="Disable_Signal" value="0"/>
      <enum description="LPUART0_Rx_Signal" name="LPUART0_Rx_Signal" value="0x2"/>
      <enum description="LPUART0_Tx_Signal" name="LPUART0_Tx_Signal" value="0x3"/>
      <enum description="LPUART1_Rx_Signal" name="LPUART1_Rx_Signal" value="0x4"/>
      <enum description="LPUART1_Tx_Signal" name="LPUART1_Tx_Signal" value="0x5"/>
      <enum description="LPUART2_Rx_Signal" name="LPUART2_Rx_Signal" value="0x6"/>
      <enum description="LPUART2_Tx_Signal" name="LPUART2_Tx_Signal" value="0x7"/>
      <enum description="FlexIO_Channel0_Signal" name="FlexIO_Channel0_Signal" value="0xa"/>
      <enum description="FlexIO_Channel1_Signal" name="FlexIO_Channel1_Signal" value="0xb"/>
      <enum description="FlexIO_Channel2_Signal" name="FlexIO_Channel2_Signal" value="0xc"/>
      <enum description="FlexIO_Channel3_Signal" name="FlexIO_Channel3_Signal" value="0xd"/>
      <enum description="LPSPI0_Rx_Signal" name="LPSPI0_Rx_Signal" value="0xe"/>
      <enum description="LPSPI0_Tx_Signal" name="LPSPI0_Tx_Signal" value="0xf"/>
      <enum description="LPSPI1_Rx_Signal" name="LPSPI1_Rx_Signal" value="0xa"/>
      <enum description="LPSPI1_Tx_Signal" name="LPSPI1_Tx_Signal" value="0xb"/>
      <enum description="LPI2C0_Rx_Signal" name="LPI2C0_Rx_Signal" value="0xc"/>
      <enum description="LPI2C0_Tx_Signal" name="LPI2C0_Tx_Signal" value="0xd"/>
      <enum description="FTM0_Channel0_Signal" name="FTM0_Channel0_Signal" value="0xe"/>
      <enum description="FTM0_Channel1_Signal" name="FTM0_Channel1_Signal" value="0xf"/>
      <enum description="FTM0_Channel2_Signal" name="FTM0_Channel2_Signal" value="0x10"/>
      <enum description="FTM0_Channel3_Signal" name="FTM0_Channel3_Signal" value="0x11"/>
      <enum description="FTM0_Channel4_Signal" name="FTM0_Channel4_Signal" value="0x12"/>
      <enum description="FTM0_Channel5_Signal" name="FTM0_Channel5_Signal" value="0x13"/>
      <enum description="FTM0_Channel6_Signal" name="FTM0_Channel6_Signal" value="0x1a"/>
      <enum description="FTM0_Channel7_Signal" name="FTM0_Channel7_Signal" value="0x1b"/>
      <enum description="FTM1_Channel0_Signal" name="FTM1_Channel0_Signal" value="0x1c"/>
      <enum description="FTM1_Channel1_Signal" name="FTM1_Channel1_Signal" value="0x1d"/>
      <enum description="FTM2_Channel0_Signal" name="FTM2_Channel0_Signal" value="0x1e"/>
      <enum description="FTM2_Channel1_Signal" name="FTM2_Channel1_Signal" value="0x1f"/>
      <enum description="FTM3_Channel0" name="FTM3_Channel0" value="0x14"/>
      <enum description="FTM3_Channel1" name="FTM3_Channel1" value="0x15"/>
      <enum description="FTM3_Channel2_Signal" name="FTM3_Channel2_Signal" value="0x16"/>
      <enum description="FTM3_Channel3_Signal" name="FTM3_Channel3_Signal" value="0x17"/>
      <enum description="FTM3_Channel4_Signal" name="FTM3_Channel4_Signal" value="0x18"/>
      <enum description="FTM3_Channel5_Signal" name="FTM3_Channel5_Signal" value="0x19"/>
      <enum description="FTM3_Channel6_Signal" name="FTM3_Channel6_Signal" value="0x1a"/>
      <enum description="FTM3_Channel7_Signal" name="FTM3_Channel7_Signal" value="0x1b"/>
      <enum description="ADC0_Signal" name="ADC0_Signal" value="0x1c"/>
      <enum description="ADC1_Signal" name="ADC1_Signal" value="0x1d"/>
      <enum description="ADC2_Signal" name="ADC2_Signal" value="0x2a"/>
      <enum description="CMP0_Signal" name="CMP0_Signal" value="0x2b"/>
      <enum description="CMP1_Signal" name="CMP1_Signal" value="0x2c"/>
      <enum description="CMP2_Signal" name="CMP2_Signal" value="0x2d"/>
      <enum description="PDB0_Signal" name="PDB0_Signal" value="0x2e"/>
      <enum description="PDB1_Signal" name="PDB1_Signal" value="0x2f"/>
      <enum description="PDB2_Signal" name="PDB2_Signal" value="0x1e"/>
      <enum description="PortA_Signal" name="PortA_Signal" value="0x1f"/>
      <enum description="PortB_Signal" name="PortB_Signal" value="0x20"/>
      <enum description="PortC_Signal" name="PortC_Signal" value="0x21"/>
      <enum description="PortD_Signal" name="PortD_Signal" value="0x22"/>
      <enum description="PortE_Signal" name="PortE_Signal" value="0x23"/>
      <enum description="DAC0_Signal" name="DAC0_Signal" value="0x26"/>
      <enum description="FTM1_Channel2_Signal" name="FTM1_Channel2_Signal" value="0x27"/>
      <enum description="FTM2_Channel2_Signal" name="FTM2_Channel2_Signal" value="0x3a"/>
      <enum description="LPTMR0_Signal" name="LPTMR0_Signal" value="0x3b"/>
      <enum description="AlwaysOn60_Signal" name="AlwaysOn60_Signal" value="0x3c"/>
      <enum description="AlwaysOn61_Signal" name="AlwaysOn61_Signal" value="0x3d"/>
      <enum description="AlwaysOn62_Signal" name="AlwaysOn62_Signal" value="0x3e"/>
      <enum description="AlwaysOn63_Signal" name="AlwaysOn63_Signal" value="0x3f"/>
   </enumeration>
   <enumeration id="d1e19114">
      <enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"
            name="DISABLED"
            value="0"/>
      <enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e19160">
      <enum description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."
            name="DISABLED"
            value="0"/>
      <enum description="DMA channel is enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19280">
      <enum description="Standard feature set supporting 32-bit shift register."
            name="FEATURE_4"
            value="0x4"/>
   </enumeration>
   <enumeration id="d1e19442">
      <enum description="Module is disabled." name="MEN_0" value="0"/>
      <enum description="Module is enabled." name="MEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19488">
      <enum description="Master logic is not reset." name="RST_0" value="0"/>
      <enum description="Master logic is reset." name="RST_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19534">
      <enum description="Module is enabled in Doze mode." name="DOZEN_0" value="0"/>
      <enum description="Module is disabled in Doze mode." name="DOZEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19580">
      <enum description="Module is disabled in debug mode." name="DBGEN_0" value="0"/>
      <enum description="Module is enabled in debug mode." name="DBGEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19626">
      <enum description="No effect." name="RTF_0" value="0"/>
      <enum description="Transmit FIFO is reset." name="RTF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19673">
      <enum description="No effect." name="RRF_0" value="0"/>
      <enum description="Receive FIFO is reset." name="RRF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19747">
      <enum description="Transmit data not requested." name="TDF_0" value="0"/>
      <enum description="Transmit data is requested." name="TDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19793">
      <enum description="Receive Data is not ready." name="RDF_0" value="0"/>
      <enum description="Receive data is ready." name="RDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19842">
      <enum description="Transfer word not completed." name="WCF_0" value="0"/>
      <enum description="Transfer word completed." name="WCF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19891">
      <enum description="Frame transfer has not completed." name="FCF_0" value="0"/>
      <enum description="Frame transfer has completed." name="FCF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19940">
      <enum description="All transfers have not completed." name="TCF_0" value="0"/>
      <enum description="All transfers have completed." name="TCF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e19990">
      <enum description="Transmit FIFO underrun has not occurred." name="TEF_0" value="0"/>
      <enum description="Transmit FIFO underrun has occurred" name="TEF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20039">
      <enum description="Receive FIFO has not overflowed." name="REF_0" value="0"/>
      <enum description="Receive FIFO has overflowed." name="REF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20088">
      <enum description="Have not received matching data." name="DMF_0" value="0"/>
      <enum description="Have received matching data." name="DMF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20134">
      <enum description="LPSPI is idle." name="MBF_0" value="0"/>
      <enum description="LPSPI is busy." name="MBF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20208">
      <enum description="Interrupt disabled." name="TDIE_0" value="0"/>
      <enum description="Interrupt enabled" name="TDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20254">
      <enum description="Interrupt disabled." name="RDIE_0" value="0"/>
      <enum description="Interrupt enabled." name="RDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20300">
      <enum description="Interrupt disabled." name="WCIE_0" value="0"/>
      <enum description="Interrupt enabled." name="WCIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20346">
      <enum description="Interrupt disabled." name="FCIE_0" value="0"/>
      <enum description="Interrupt enabled." name="FCIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20392">
      <enum description="Interrupt disabled." name="TCIE_0" value="0"/>
      <enum description="Interrupt enabled." name="TCIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20439">
      <enum description="Interrupt disabled." name="TEIE_0" value="0"/>
      <enum description="Interrupt enabled." name="TEIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20485">
      <enum description="Interrupt disabled." name="REIE_0" value="0"/>
      <enum description="Interrupt enabled." name="REIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20531">
      <enum description="Interrupt disabled." name="DMIE_0" value="0"/>
      <enum description="Interrupt enabled." name="DMIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20606">
      <enum description="DMA request disabled." name="TDDE_0" value="0"/>
      <enum description="DMA request enabled" name="TDDE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20652">
      <enum description="DMA request disabled." name="RDDE_0" value="0"/>
      <enum description="DMA request enabled." name="RDDE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20726">
      <enum description="Host request is disabled." name="HREN_0" value="0"/>
      <enum description="Host request is enabled." name="HREN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20772">
      <enum description="Active low." name="HRPOL_0" value="0"/>
      <enum description="Active high." name="HRPOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20818">
      <enum description="Host request input is pin LPSPI_HREQ." name="HRSEL_0" value="0"/>
      <enum description="Host request input is input trigger." name="HRSEL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20864">
      <enum description="Circular FIFO is disabled." name="CIRFIFO_0" value="0"/>
      <enum description="Circular FIFO is enabled." name="CIRFIFO_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e20910">
      <enum description="Received data is stored in the receive FIFO as normal."
            name="RDMO_0"
            value="0"/>
      <enum description="Received data is discarded unless the DMF is set." name="RDMO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e20984">
      <enum description="Slave mode." name="MASTER_0" value="0"/>
      <enum description="Master mode." name="MASTER_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e21030">
      <enum description="Input data sampled on SCK edge." name="SAMPLE_0" value="0"/>
      <enum description="Input data sampled on delayed SCK edge." name="SAMPLE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e21076">
      <enum description="Automatic PCS generation disabled." name="AUTOPCS_0" value="0"/>
      <enum description="Automatic PCS generation enabled." name="AUTOPCS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e21122">
      <enum description="Transfers will stall when transmit FIFO is empty or receive FIFO is full."
            name="NOSTALL_0"
            value="0"/>
      <enum description="Transfers will not stall, allowing transmit FIFO underrun or receive FIFO overrun to occur."
            name="NOSTALL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e21168">
      <enum description="The PCSx is active low." name="PCSPOL_0" value="0"/>
      <enum description="The PCSx is active high." name="PCSPOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e21215">
      <enum description="Match disabled." name="MATCFG_0" value="0"/>
      <enum description="Match enabled (1st data word equals MATCH0 OR MATCH1)."
            name="MATCFG_2"
            value="0x2"/>
      <enum description="Match enabled (any data word equals MATCH0 OR MATCH1)."
            name="MATCFG_3"
            value="0x3"/>
      <enum description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)."
            name="MATCFG_4"
            value="0x4"/>
      <enum description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)"
            name="MATCFG_5"
            value="0x5"/>
      <enum description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)"
            name="MATCFG_6"
            value="0x6"/>
      <enum description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)."
            name="MATCFG_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e21322">
      <enum description="SIN is used for input data and SOUT for output data."
            name="PINCFG_0"
            value="0"/>
      <enum description="SIN is used for both input and output data." name="PINCFG_1"
            value="0x1"/>
      <enum description="SOUT is used for both input and output data." name="PINCFG_2"
            value="0x2"/>
      <enum description="SOUT is used for input data and SIN for output data."
            name="PINCFG_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e21392">
      <enum description="Output data retains last value when chip select is negated."
            name="OUTCFG_0"
            value="0"/>
      <enum description="Output data is tristated when chip select is negated."
            name="OUTCFG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e21438">
      <enum description="PCS[3:2] are enabled." name="PCSCFG_0" value="0"/>
      <enum description="PCS[3:2] are disabled." name="PCSCFG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e21851">
      <enum description="Single bit transfer." name="WIDTH_0" value="0"/>
      <enum description="Two bit transfer." name="WIDTH_1" value="0x1"/>
      <enum description="Four bit transfer." name="WIDTH_2" value="0x2"/>
   </enumeration>
   <enumeration id="d1e21909">
      <enum description="Normal transfer." name="TXMSK_0" value="0"/>
      <enum description="Mask transmit data." name="TXMSK_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e21955">
      <enum description="Normal transfer." name="RXMSK_0" value="0"/>
      <enum description="Receive data is masked." name="RXMSK_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e22001">
      <enum description="Command word for start of new transfer." name="CONTC_0" value="0"/>
      <enum description="Command word for continuing transfer." name="CONTC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e22048">
      <enum description="Continuous transfer disabled." name="CONT_0" value="0"/>
      <enum description="Continuous transfer enabled." name="CONT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e22094">
      <enum description="Byte swap disabled." name="BYSW_0" value="0"/>
      <enum description="Byte swap enabled." name="BYSW_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e22140">
      <enum description="Data is transferred MSB first." name="LSBF_0" value="0"/>
      <enum description="Data is transferred LSB first." name="LSBF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e22186">
      <enum description="Transfer using LPSPI_PCS[0]" name="PCS_0" value="0"/>
      <enum description="Transfer using LPSPI_PCS[1]" name="PCS_1" value="0x1"/>
      <enum description="Transfer using LPSPI_PCS[2]" name="PCS_2" value="0x2"/>
      <enum description="Transfer using LPSPI_PCS[3]" name="PCS_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e22256">
      <enum description="Divide by 1." name="PRESCALE_0" value="0"/>
      <enum description="Divide by 2." name="PRESCALE_1" value="0x1"/>
      <enum description="Divide by 4." name="PRESCALE_2" value="0x2"/>
      <enum description="Divide by 8." name="PRESCALE_3" value="0x3"/>
      <enum description="Divide by 16." name="PRESCALE_4" value="0x4"/>
      <enum description="Divide by 32." name="PRESCALE_5" value="0x5"/>
      <enum description="Divide by 64." name="PRESCALE_6" value="0x6"/>
      <enum description="Divide by 128." name="PRESCALE_7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e22375">
      <enum description="Data is captured on the leading edge of SCK and changed on the following edge."
            name="CPHA_0"
            value="0"/>
      <enum description="Data is changed on the leading edge of SCK and captured on the following edge."
            name="CPHA_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e22422">
      <enum description="The inactive state value of SCK is low." name="CPOL_0" value="0"/>
      <enum description="The inactive state value of SCK is high." name="CPOL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e22542">
      <enum description="Subsequent data word received after LPSPI_PCS assertion."
            name="SOF_0"
            value="0"/>
      <enum description="First data word received after LPSPI_PCS assertion." name="SOF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e22588">
      <enum description="RX FIFO is not empty." name="RXEMPTY_0" value="0"/>
      <enum description="RX FIFO is empty." name="RXEMPTY_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e23530">
      <enum description="16-bit CRC protocol." name="TCRC_0" value="0"/>
      <enum description="32-bit CRC protocol." name="TCRC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e23576">
      <enum description="Writes to the CRC data register are data values." name="WAS_0"
            value="0"/>
      <enum description="Writes to the CRC data register are seed values." name="WAS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e23622">
      <enum description="No XOR on reading." name="FXOR_0" value="0"/>
      <enum description="Invert or complement the read value of the CRC Data register."
            name="FXOR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e23668">
      <enum description="No transposition." name="TOTR_0" value="0"/>
      <enum description="Bits in bytes are transposed; bytes are not transposed."
            name="TOTR_1"
            value="0x1"/>
      <enum description="Both bits in bytes and bytes are transposed." name="TOTR_2"
            value="0x2"/>
      <enum description="Only bytes are transposed; no bits in a byte are transposed."
            name="TOTR_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e23738">
      <enum description="No transposition." name="TOT_0" value="0"/>
      <enum description="Bits in bytes are transposed; bytes are not transposed."
            name="TOT_1"
            value="0x1"/>
      <enum description="Both bits in bytes and bytes are transposed." name="TOT_2"
            value="0x2"/>
      <enum description="Only bytes are transposed; no bits in a byte are transposed."
            name="TOT_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e23836">
      <enum description="16-bit CRC protocol." name="TCRC_0" value="0"/>
      <enum description="32-bit CRC protocol." name="TCRC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e23882">
      <enum description="Writes to CRC data register are data values." name="WAS_0"
            value="0"/>
      <enum description="Writes to CRC data reguster are seed values." name="WAS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e23928">
      <enum description="No XOR on reading." name="FXOR_0" value="0"/>
      <enum description="Invert or complement the read value of CRC data register."
            name="FXOR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e23974">
      <enum description="No Transposition." name="TOTR_0" value="0"/>
      <enum description="Bits in bytes are transposed, bytes are not transposed."
            name="TOTR_1"
            value="0x1"/>
      <enum description="Both bits in bytes and bytes are transposed." name="TOTR_2"
            value="0x2"/>
      <enum description="Only bytes are transposed; no bits in a byte are transposed."
            name="TOTR_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e24044">
      <enum description="No Transposition." name="TOT_0" value="0"/>
      <enum description="Bits in bytes are transposed, bytes are not transposed."
            name="TOT_1"
            value="0x1"/>
      <enum description="Both bits in bytes and bytes are transposed." name="TOT_2"
            value="0x2"/>
      <enum description="Only bytes are transposed; no bits in a byte are transposed."
            name="TOT_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e24206">
      <enum description="PDB operation in One-Shot mode" name="CONT_0" value="0"/>
      <enum description="PDB operation in Continuous mode" name="CONT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e24252">
      <enum description="Multiplication factor is 1." name="MULT_0" value="0"/>
      <enum description="Multiplication factor is 10." name="MULT_1" value="0x1"/>
      <enum description="Multiplication factor is 20." name="MULT_2" value="0x2"/>
      <enum description="Multiplication factor is 40." name="MULT_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e24322">
      <enum description="PDB interrupt disabled." name="PDBIE_0" value="0"/>
      <enum description="PDB interrupt enabled." name="PDBIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e24387">
      <enum description="PDB disabled. Counter is off." name="PDBEN_0" value="0"/>
      <enum description="PDB enabled." name="PDBEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e24433">
      <enum description="Trigger-In 0 is selected." name="TRGSEL_0" value="0"/>
      <enum description="Trigger-In 1 is selected." name="TRGSEL_1" value="0x1"/>
      <enum description="Trigger-In 2 is selected." name="TRGSEL_2" value="0x2"/>
      <enum description="Trigger-In 3 is selected." name="TRGSEL_3" value="0x3"/>
      <enum description="Trigger-In 4 is selected." name="TRGSEL_4" value="0x4"/>
      <enum description="Trigger-In 5 is selected." name="TRGSEL_5" value="0x5"/>
      <enum description="Trigger-In 6 is selected." name="TRGSEL_6" value="0x6"/>
      <enum description="Trigger-In 7 is selected." name="TRGSEL_7" value="0x7"/>
      <enum description="Trigger-In 8 is selected." name="TRGSEL_8" value="0x8"/>
      <enum description="Trigger-In 9 is selected." name="TRGSEL_9" value="0x9"/>
      <enum description="Trigger-In 10 is selected." name="TRGSEL_10" value="0xa"/>
      <enum description="Trigger-In 11 is selected." name="TRGSEL_11" value="0xb"/>
      <enum description="Trigger-In 12 is selected." name="TRGSEL_12" value="0xc"/>
      <enum description="Trigger-In 13 is selected." name="TRGSEL_13" value="0xd"/>
      <enum description="Trigger-In 14 is selected." name="TRGSEL_14" value="0xe"/>
      <enum description="Software trigger is selected." name="TRGSEL_15" value="0xf"/>
   </enumeration>
   <enumeration id="d1e24649">
      <enum description="Counting uses the peripheral clock divided by multiplication factor selected by MULT."
            name="PRESCALER_0"
            value="0"/>
      <enum description="Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT."
            name="PRESCALER_1"
            value="0x1"/>
      <enum description="Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT."
            name="PRESCALER_2"
            value="0x2"/>
      <enum description="Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT."
            name="PRESCALER_3"
            value="0x3"/>
      <enum description="Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT."
            name="PRESCALER_4"
            value="0x4"/>
      <enum description="Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT."
            name="PRESCALER_5"
            value="0x5"/>
      <enum description="Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT."
            name="PRESCALER_6"
            value="0x6"/>
      <enum description="Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT."
            name="PRESCALER_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e24768">
      <enum description="DMA disabled." name="DMAEN_0" value="0"/>
      <enum description="DMA enabled." name="DMAEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e24832">
      <enum description="PDB sequence error interrupt disabled." name="PDBEIE_0" value="0"/>
      <enum description="PDB sequence error interrupt enabled." name="PDBEIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e24879">
      <enum description="The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK."
            name="LDMOD_0"
            value="0"/>
      <enum description="The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK."
            name="LDMOD_1"
            value="0x1"/>
      <enum description="The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK."
            name="LDMOD_2"
            value="0x2"/>
      <enum description="The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK."
            name="LDMOD_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e25115">
      <enum description="PDB channel's corresponding pre-trigger disabled." name="EN_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger enabled." name="EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25161">
      <enum description="PDB channel's corresponding pre-trigger disabled." name="EN_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger enabled." name="EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25207">
      <enum description="PDB channel's corresponding pre-trigger disabled." name="EN_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger enabled." name="EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25253">
      <enum description="PDB channel's corresponding pre-trigger disabled." name="EN_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger enabled." name="EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25299">
      <enum description="PDB channel's corresponding pre-trigger disabled." name="EN_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger enabled." name="EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25346">
      <enum description="PDB channel's corresponding pre-trigger disabled." name="EN_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger enabled." name="EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25392">
      <enum description="PDB channel's corresponding pre-trigger disabled." name="EN_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger enabled." name="EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25438">
      <enum description="PDB channel's corresponding pre-trigger disabled." name="EN_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger enabled." name="EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25484">
      <enum description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="TOS_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."
            name="TOS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25530">
      <enum description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="TOS_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."
            name="TOS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25576">
      <enum description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="TOS_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."
            name="TOS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25623">
      <enum description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="TOS_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."
            name="TOS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25669">
      <enum description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="TOS_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."
            name="TOS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25715">
      <enum description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="TOS_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."
            name="TOS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25761">
      <enum description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="TOS_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."
            name="TOS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25807">
      <enum description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="TOS_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."
            name="TOS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25853">
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation disabled."
            name="BB_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation enabled."
            name="BB_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25900">
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation disabled."
            name="BB_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation enabled."
            name="BB_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25946">
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation disabled."
            name="BB_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation enabled."
            name="BB_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e25992">
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation disabled."
            name="BB_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation enabled."
            name="BB_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26038">
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation disabled."
            name="BB_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation enabled."
            name="BB_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26084">
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation disabled."
            name="BB_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation enabled."
            name="BB_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26130">
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation disabled."
            name="BB_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation enabled."
            name="BB_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26177">
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation disabled."
            name="BB_0"
            value="0"/>
      <enum description="PDB channel's corresponding pre-trigger back-to-back operation enabled."
            name="BB_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26252">
      <enum description="Sequence error not detected on PDB channel's corresponding pre-trigger."
            name="ERR_0"
            value="0"/>
      <enum description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags."
            name="ERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26298">
      <enum description="Sequence error not detected on PDB channel's corresponding pre-trigger."
            name="ERR_0"
            value="0"/>
      <enum description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags."
            name="ERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26344">
      <enum description="Sequence error not detected on PDB channel's corresponding pre-trigger."
            name="ERR_0"
            value="0"/>
      <enum description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags."
            name="ERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26390">
      <enum description="Sequence error not detected on PDB channel's corresponding pre-trigger."
            name="ERR_0"
            value="0"/>
      <enum description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags."
            name="ERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26436">
      <enum description="Sequence error not detected on PDB channel's corresponding pre-trigger."
            name="ERR_0"
            value="0"/>
      <enum description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags."
            name="ERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26483">
      <enum description="Sequence error not detected on PDB channel's corresponding pre-trigger."
            name="ERR_0"
            value="0"/>
      <enum description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags."
            name="ERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26529">
      <enum description="Sequence error not detected on PDB channel's corresponding pre-trigger."
            name="ERR_0"
            value="0"/>
      <enum description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags."
            name="ERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e26575">
      <enum description="Sequence error not detected on PDB channel's corresponding pre-trigger."
            name="ERR_0"
            value="0"/>
      <enum description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags."
            name="ERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e27036">
      <enum description="DAC interval trigger disabled." name="TOE_0" value="0"/>
      <enum description="DAC interval trigger enabled." name="TOE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27082">
      <enum description="DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."
            name="EXT_0"
            value="0"/>
      <enum description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger."
            name="EXT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e27202">
      <enum description="PDB Pulse-Out disabled" name="POEN_0" value="0"/>
      <enum description="PDB Pulse-Out enabled" name="POEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27248">
      <enum description="PDB Pulse-Out disabled" name="POEN_0" value="0"/>
      <enum description="PDB Pulse-Out enabled" name="POEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27294">
      <enum description="PDB Pulse-Out disabled" name="POEN_0" value="0"/>
      <enum description="PDB Pulse-Out enabled" name="POEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27340">
      <enum description="PDB Pulse-Out disabled" name="POEN_0" value="0"/>
      <enum description="PDB Pulse-Out enabled" name="POEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27386">
      <enum description="PDB Pulse-Out disabled" name="POEN_0" value="0"/>
      <enum description="PDB Pulse-Out enabled" name="POEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27433">
      <enum description="PDB Pulse-Out disabled" name="POEN_0" value="0"/>
      <enum description="PDB Pulse-Out enabled" name="POEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27479">
      <enum description="PDB Pulse-Out disabled" name="POEN_0" value="0"/>
      <enum description="PDB Pulse-Out enabled" name="POEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27525">
      <enum description="PDB Pulse-Out disabled" name="POEN_0" value="0"/>
      <enum description="PDB Pulse-Out enabled" name="POEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e27961">
      <enum description="Protocol clock to timers is disabled" name="M_CEN_0" value="0"/>
      <enum description="Protocol clock to timers is enabled" name="M_CEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28007">
      <enum description="Timer channels and registers are not reset" name="SW_RST_0"
            value="0"/>
      <enum description="Timer channels and registers are reset" name="SW_RST_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e28053">
      <enum description="Timer channels are stopped in DOZE mode" name="DOZE_EN_0"
            value="0"/>
      <enum description="Timer channels continue to run in DOZE mode" name="DOZE_EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e28099">
      <enum description="Timer channels are stopped in Debug mode" name="DBG_EN_0"
            value="0"/>
      <enum description="Timer channels continue to run in Debug mode" name="DBG_EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e28176">
      <enum description="Timer has not timed out" name="TIF0_0" value="0"/>
      <enum description="Timeout has occurred" name="TIF0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28225">
      <enum description="Timer has not timed out" name="TIF1_0" value="0"/>
      <enum description="Timeout has occurred" name="TIF1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28274">
      <enum description="Timer has not timed out" name="TIF2_0" value="0"/>
      <enum description="Timeout has occurred" name="TIF2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28323">
      <enum description="Timer has not timed out" name="TIF3_0" value="0"/>
      <enum description="Timeout has occurred" name="TIF3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28397">
      <enum description="Interrupt generation is disabled" name="TIE0_0" value="0"/>
      <enum description="Interrupt generation is enabled" name="TIE0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28443">
      <enum description="Interrupt generation is disabled" name="TIE1_0" value="0"/>
      <enum description="Interrupt generation is enabled" name="TIE1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28489">
      <enum description="Interrupt generation is disabled" name="TIE2_0" value="0"/>
      <enum description="Interrupt generation is enabled" name="TIE2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28535">
      <enum description="Interrupt generation is disabled" name="TIE3_0" value="0"/>
      <enum description="Interrupt generation is enabled" name="TIE3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28610">
      <enum description="No effect" name="SET_T_EN_0_0" value="0"/>
      <enum description="Enables the Timer Channel 0" name="SET_T_EN_0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28656">
      <enum description="No Effect" name="SET_T_EN_1_0" value="0"/>
      <enum description="Enables the Timer Channel 1" name="SET_T_EN_1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28702">
      <enum description="No Effect" name="SET_T_EN_2_0" value="0"/>
      <enum description="Enables the Timer Channel 2" name="SET_T_EN_2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28748">
      <enum description="No effect" name="SET_T_EN_3_0" value="0"/>
      <enum description="Enables the Timer Channel 3" name="SET_T_EN_3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e28822">
      <enum description="No action" name="CLR_T_EN_0_0" value="0"/>
      <enum description="Clear T_EN bit for Timer Channel 0" name="CLR_T_EN_0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e28868">
      <enum description="No Action" name="CLR_T_EN_1_0" value="0"/>
      <enum description="Clear T_EN bit for Timer Channel 1" name="CLR_T_EN_1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e28914">
      <enum description="No Action" name="CLR_T_EN_2_0" value="0"/>
      <enum description="Clear T_EN bit for Timer Channel 2" name="CLR_T_EN_2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e28960">
      <enum description="No Action" name="CLR_T_EN_3_0" value="0"/>
      <enum description="Clear T_EN bit for Timer Channel 3" name="CLR_T_EN_3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e29043">
      <enum description="Invalid load value in compare modes" name="TMR_VAL_0" value="0"/>
   </enumeration>
   <enumeration id="d1e29169">
      <enum description="Timer Channel is disabled" name="T_EN_0" value="0"/>
      <enum description="Timer Channel is enabled" name="T_EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e29215">
      <enum description="Channel Chaining is disabled. Channel Timer runs independently."
            name="CHAIN_0"
            value="0"/>
      <enum description="Channel Chaining is enabled. Timer decrements on previous channel's timeout"
            name="CHAIN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e29261">
      <enum description="32-bit Periodic Counter" name="MODE_0" value="0"/>
      <enum description="Dual 16-bit Periodic Counter" name="MODE_1" value="0x1"/>
      <enum description="32-bit Trigger Accumulator" name="MODE_2" value="0x2"/>
      <enum description="32-bit Trigger Input Capture" name="MODE_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e29331">
      <enum description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)"
            name="TSOT_0"
            value="0"/>
      <enum description="Timer starts to decrement when rising edge on selected trigger is detected"
            name="TSOT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e29377">
      <enum description="Timer does not stop after timeout" name="TSOI_0" value="0"/>
      <enum description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)"
            name="TSOI_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e29424">
      <enum description="Timer will not reload on selected trigger" name="TROT_0" value="0"/>
      <enum description="Timer will reload on selected trigger" name="TROT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e29470">
      <enum description="Trigger source selected in external" name="TRG_SRC_0" value="0"/>
      <enum description="Trigger source selected is the internal trigger" name="TRG_SRC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e29516">
      <enum description="Timer channel 0 trigger source is selected" name="TRG_SEL_0"
            value="0"/>
      <enum description="Timer channel 1 trigger source is selected" name="TRG_SEL_1"
            value="0x1"/>
      <enum description="Timer channel 2 trigger source is selected" name="TRG_SEL_2"
            value="0x2"/>
   </enumeration>
   <enumeration id="d1e29648">
      <enum description="Divide by 1" name="PS_0" value="0"/>
      <enum description="Divide by 2" name="PS_1" value="0x1"/>
      <enum description="Divide by 4" name="PS_2" value="0x2"/>
      <enum description="Divide by 8" name="PS_3" value="0x3"/>
      <enum description="Divide by 16" name="PS_4" value="0x4"/>
      <enum description="Divide by 32" name="PS_5" value="0x5"/>
      <enum description="Divide by 64" name="PS_6" value="0x6"/>
      <enum description="Divide by 128" name="PS_7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e29767">
      <enum description="No clock selected. This in effect disables the FTM counter."
            name="CLKS_0"
            value="0"/>
      <enum description="FTM input clock" name="CLKS_1" value="0x1"/>
      <enum description="Fixed frequency clock" name="CLKS_2" value="0x2"/>
      <enum description="External clock" name="CLKS_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e29837">
      <enum description="FTM counter operates in Up Counting mode." name="CPWMS_0"
            value="0"/>
      <enum description="FTM counter operates in Up-Down Counting mode." name="CPWMS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e29883">
      <enum description="Reload interrupt is disabled." name="RIE_0" value="0"/>
      <enum description="Reload interrupt is enabled." name="RIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e29929">
      <enum description="FTM counter did not reach a reload point." name="RF_0" value="0"/>
      <enum description="FTM counter reached a reload point." name="RF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e29976">
      <enum description="Disable TOF interrupts. Use software polling." name="TOIE_0"
            value="0"/>
      <enum description="Enable TOF interrupts. An interrupt is generated when TOF equals one."
            name="TOIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e30022">
      <enum description="FTM counter has not overflowed." name="TOF_0" value="0"/>
      <enum description="FTM counter has overflowed." name="TOF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30068">
      <enum description="Channel output port is disabled" name="PWMEN0_0" value="0"/>
      <enum description="Channel output port is enabled" name="PWMEN0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30114">
      <enum description="Channel output port is disabled" name="PWMEN1_0" value="0"/>
      <enum description="Channel output port is enabled" name="PWMEN1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30160">
      <enum description="Channel output port is disabled" name="PWMEN2_0" value="0"/>
      <enum description="Channel output port is enabled" name="PWMEN2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30206">
      <enum description="Channel output port is disabled" name="PWMEN3_0" value="0"/>
      <enum description="Channel output port is enabled" name="PWMEN3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30253">
      <enum description="Channel output port is disabled" name="PWMEN4_0" value="0"/>
      <enum description="Channel output port is enabled" name="PWMEN4_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30299">
      <enum description="Channel output port is disabled" name="PWMEN5_0" value="0"/>
      <enum description="Channel output port is enabled" name="PWMEN5_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30345">
      <enum description="Channel output port is disabled" name="PWMEN6_0" value="0"/>
      <enum description="Channel output port is enabled" name="PWMEN6_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30391">
      <enum description="Channel output port is disabled" name="PWMEN7_0" value="0"/>
      <enum description="Channel output port is enabled" name="PWMEN7_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30437">
      <enum description="Divide by 1" name="FLTPS_0" value="0"/>
      <enum description="Divide by 2" name="FLTPS_1" value="0x1"/>
      <enum description="Divide by 3" name="FLTPS_2" value="0x2"/>
      <enum description="Divide by 4" name="FLTPS_3" value="0x3"/>
      <enum description="Divide by 5" name="FLTPS_4" value="0x4"/>
      <enum description="Divide by 6" name="FLTPS_5" value="0x5"/>
      <enum description="Divide by 7" name="FLTPS_6" value="0x6"/>
      <enum description="Divide by 8" name="FLTPS_7" value="0x7"/>
      <enum description="Divide by 9" name="FLTPS_8" value="0x8"/>
      <enum description="Divide by 10" name="FLTPS_9" value="0x9"/>
      <enum description="Divide by 11" name="FLTPS_10" value="0xa"/>
      <enum description="Divide by 12" name="FLTPS_11" value="0xb"/>
      <enum description="Divide by 13" name="FLTPS_12" value="0xc"/>
      <enum description="Divide by 14" name="FLTPS_13" value="0xd"/>
      <enum description="Divide by 15" name="FLTPS_14" value="0xe"/>
      <enum description="Divide by 16" name="FLTPS_15" value="0xf"/>
   </enumeration>
   <enumeration id="d1e30782">
      <enum description="Disable DMA transfers." name="DMA_0" value="0"/>
      <enum description="Enable DMA transfers." name="DMA_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30828">
      <enum description="FTM counter is not reset when the selected channel (n) input event is detected."
            name="ICRST_0"
            value="0"/>
      <enum description="FTM counter is reset when the selected channel (n) input event is detected."
            name="ICRST_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e30947">
      <enum description="Disable channel (n) interrupt. Use software polling."
            name="CHIE_0"
            value="0"/>
      <enum description="Enable channel (n) interrupt." name="CHIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e30993">
      <enum description="No channel (n) event has occurred." name="CHF_0" value="0"/>
      <enum description="A channel (n) event has occurred." name="CHF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31039">
      <enum description="Channel outputs will generate the normal PWM outputs without generating a pulse."
            name="TRIGMODE_0"
            value="0"/>
      <enum description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle."
            name="TRIGMODE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e31085">
      <enum description="The channel (n) input is zero." name="CHIS_0" value="0"/>
      <enum description="The channel (n) input is one." name="CHIS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31264">
      <enum description="No channel event has occurred." name="CH0F_0" value="0"/>
      <enum description="A channel event has occurred." name="CH0F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31313">
      <enum description="No channel event has occurred." name="CH1F_0" value="0"/>
      <enum description="A channel event has occurred." name="CH1F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31362">
      <enum description="No channel event has occurred." name="CH2F_0" value="0"/>
      <enum description="A channel event has occurred." name="CH2F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31411">
      <enum description="No channel event has occurred." name="CH3F_0" value="0"/>
      <enum description="A channel event has occurred." name="CH3F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31460">
      <enum description="No channel event has occurred." name="CH4F_0" value="0"/>
      <enum description="A channel event has occurred." name="CH4F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31510">
      <enum description="No channel event has occurred." name="CH5F_0" value="0"/>
      <enum description="A channel event has occurred." name="CH5F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31559">
      <enum description="No channel event has occurred." name="CH6F_0" value="0"/>
      <enum description="A channel event has occurred." name="CH6F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31608">
      <enum description="No channel event has occurred." name="CH7F_0" value="0"/>
      <enum description="A channel event has occurred." name="CH7F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31682">
      <enum description="TPM compatibility. Free running counter and synchronization compatible with TPM."
            name="FTMEN_0"
            value="0"/>
      <enum description="Free running counter and synchronization are different from TPM behavior."
            name="FTMEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e31746">
      <enum description="Write protection is enabled." name="WPDIS_0" value="0"/>
      <enum description="Write protection is disabled." name="WPDIS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31792">
      <enum description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."
            name="PWMSYNC_0"
            value="0"/>
      <enum description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."
            name="PWMSYNC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e31838">
      <enum description="Capture test mode is disabled." name="CAPTEST_0" value="0"/>
      <enum description="Capture test mode is enabled." name="CAPTEST_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e31885">
      <enum description="Fault control is disabled for all channels." name="FAULTM_0"
            value="0"/>
      <enum description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."
            name="FAULTM_1"
            value="0x1"/>
      <enum description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing."
            name="FAULTM_2"
            value="0x2"/>
      <enum description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."
            name="FAULTM_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e31955">
      <enum description="Fault control interrupt is disabled." name="FAULTIE_0" value="0"/>
      <enum description="Fault control interrupt is enabled." name="FAULTIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32029">
      <enum description="The minimum loading point is disabled." name="CNTMIN_0" value="0"/>
      <enum description="The minimum loading point is enabled." name="CNTMIN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32075">
      <enum description="The maximum loading point is disabled." name="CNTMAX_0" value="0"/>
      <enum description="The maximum loading point is enabled." name="CNTMAX_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32121">
      <enum description="FTM counter continues to count normally." name="REINIT_0"
            value="0"/>
      <enum description="FTM counter is updated with its initial value when the selected trigger is detected."
            name="REINIT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e32167">
      <enum description="OUTMASK register is updated with the value of its buffer in all rising edges of the FTM input clock."
            name="SYNCHOM_0"
            value="0"/>
      <enum description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization."
            name="SYNCHOM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e32213">
      <enum description="Trigger is disabled." name="TRIG0_0" value="0"/>
      <enum description="Trigger is enabled." name="TRIG0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32260">
      <enum description="Trigger is disabled." name="TRIG1_0" value="0"/>
      <enum description="Trigger is enabled." name="TRIG1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32306">
      <enum description="Trigger is disabled." name="TRIG2_0" value="0"/>
      <enum description="Trigger is enabled." name="TRIG2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32352">
      <enum description="Software trigger is not selected." name="SWSYNC_0" value="0"/>
      <enum description="Software trigger is selected." name="SWSYNC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32426">
      <enum description="The initialization value is 0." name="CH0OI_0" value="0"/>
      <enum description="The initialization value is 1." name="CH0OI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32472">
      <enum description="The initialization value is 0." name="CH1OI_0" value="0"/>
      <enum description="The initialization value is 1." name="CH1OI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32518">
      <enum description="The initialization value is 0." name="CH2OI_0" value="0"/>
      <enum description="The initialization value is 1." name="CH2OI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32564">
      <enum description="The initialization value is 0." name="CH3OI_0" value="0"/>
      <enum description="The initialization value is 1." name="CH3OI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32610">
      <enum description="The initialization value is 0." name="CH4OI_0" value="0"/>
      <enum description="The initialization value is 1." name="CH4OI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32657">
      <enum description="The initialization value is 0." name="CH5OI_0" value="0"/>
      <enum description="The initialization value is 1." name="CH5OI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32703">
      <enum description="The initialization value is 0." name="CH6OI_0" value="0"/>
      <enum description="The initialization value is 1." name="CH6OI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32749">
      <enum description="The initialization value is 0." name="CH7OI_0" value="0"/>
      <enum description="The initialization value is 1." name="CH7OI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e32823">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="CH0OM_0"
            value="0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="CH0OM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e32869">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="CH1OM_0"
            value="0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="CH1OM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e32915">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="CH2OM_0"
            value="0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="CH2OM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e32961">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="CH3OM_0"
            value="0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="CH3OM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33007">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="CH4OM_0"
            value="0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="CH4OM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33054">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="CH5OM_0"
            value="0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="CH5OM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33100">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="CH6OM_0"
            value="0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="CH6OM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33146">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="CH7OM_0"
            value="0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="CH7OM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33239">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="COMP0_0"
            value="0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="COMP0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33303">
      <enum description="The dual edge captures are inactive." name="DECAP0_0" value="0"/>
      <enum description="The dual edge captures are active." name="DECAP0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e33349">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="DTEN0_0"
            value="0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="DTEN0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33396">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="SYNCEN0_0"
            value="0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="SYNCEN0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33442">
      <enum description="The fault control in this pair of channels is disabled."
            name="FAULTEN0_0"
            value="0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="FAULTEN0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33506">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="COMP1_0"
            value="0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="COMP1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33570">
      <enum description="The dual edge captures are inactive." name="DECAP1_0" value="0"/>
      <enum description="The dual edge captures are active." name="DECAP1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e33617">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="DTEN1_0"
            value="0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="DTEN1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33663">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="SYNCEN1_0"
            value="0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="SYNCEN1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33709">
      <enum description="The fault control in this pair of channels is disabled."
            name="FAULTEN1_0"
            value="0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="FAULTEN1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33773">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="COMP2_0"
            value="0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="COMP2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33838">
      <enum description="The dual edge captures are inactive." name="DECAP2_0" value="0"/>
      <enum description="The dual edge captures are active." name="DECAP2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e33884">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="DTEN2_0"
            value="0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="DTEN2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33930">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="SYNCEN2_0"
            value="0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="SYNCEN2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e33976">
      <enum description="The fault control in this pair of channels is disabled."
            name="FAULTEN2_0"
            value="0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="FAULTEN2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34040">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="COMP3_0"
            value="0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="COMP3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34105">
      <enum description="The dual edge captures are inactive." name="DECAP3_0" value="0"/>
      <enum description="The dual edge captures are active." name="DECAP3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e34151">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="DTEN3_0"
            value="0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="DTEN3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34197">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="SYNCEN3_0"
            value="0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="SYNCEN3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34243">
      <enum description="The fault control in this pair of channels is disabled."
            name="FAULTEN3_0"
            value="0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="FAULTEN3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34335">
      <enum description="Divide the FTM input clock by 1." name="DTPS_0" value="0b0x"/>
      <enum description="Divide the FTM input clock by 4." name="DTPS_2" value="0x2"/>
      <enum description="Divide the FTM input clock by 16." name="DTPS_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e34439">
      <enum description="The generation of the channel trigger is disabled."
            name="CH2TRIG_0"
            value="0"/>
      <enum description="The generation of the channel trigger is enabled."
            name="CH2TRIG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34485">
      <enum description="The generation of the channel trigger is disabled."
            name="CH3TRIG_0"
            value="0"/>
      <enum description="The generation of the channel trigger is enabled."
            name="CH3TRIG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34531">
      <enum description="The generation of the channel trigger is disabled."
            name="CH4TRIG_0"
            value="0"/>
      <enum description="The generation of the channel trigger is enabled."
            name="CH4TRIG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34577">
      <enum description="The generation of the channel trigger is disabled."
            name="CH5TRIG_0"
            value="0"/>
      <enum description="The generation of the channel trigger is enabled."
            name="CH5TRIG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34623">
      <enum description="The generation of the channel trigger is disabled."
            name="CH0TRIG_0"
            value="0"/>
      <enum description="The generation of the channel trigger is enabled."
            name="CH0TRIG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34670">
      <enum description="The generation of the channel trigger is disabled."
            name="CH1TRIG_0"
            value="0"/>
      <enum description="The generation of the channel trigger is enabled."
            name="CH1TRIG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34716">
      <enum description="The generation of initialization trigger is disabled."
            name="INITTRIGEN_0"
            value="0"/>
      <enum description="The generation of initialization trigger is enabled."
            name="INITTRIGEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34762">
      <enum description="No channel trigger was generated." name="TRIGF_0" value="0"/>
      <enum description="A channel trigger was generated." name="TRIGF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e34808">
      <enum description="The generation of the channel trigger is disabled."
            name="CH6TRIG_0"
            value="0"/>
      <enum description="The generation of the channel trigger is enabled."
            name="CH6TRIG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34854">
      <enum description="The generation of the channel trigger is disabled."
            name="CH7TRIG_0"
            value="0"/>
      <enum description="The generation of the channel trigger is enabled."
            name="CH7TRIG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e34928">
      <enum description="The channel polarity is active high." name="POL0_0" value="0"/>
      <enum description="The channel polarity is active low." name="POL0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e34974">
      <enum description="The channel polarity is active high." name="POL1_0" value="0"/>
      <enum description="The channel polarity is active low." name="POL1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35020">
      <enum description="The channel polarity is active high." name="POL2_0" value="0"/>
      <enum description="The channel polarity is active low." name="POL2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35066">
      <enum description="The channel polarity is active high." name="POL3_0" value="0"/>
      <enum description="The channel polarity is active low." name="POL3_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35112">
      <enum description="The channel polarity is active high." name="POL4_0" value="0"/>
      <enum description="The channel polarity is active low." name="POL4_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35159">
      <enum description="The channel polarity is active high." name="POL5_0" value="0"/>
      <enum description="The channel polarity is active low." name="POL5_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35205">
      <enum description="The channel polarity is active high." name="POL6_0" value="0"/>
      <enum description="The channel polarity is active low." name="POL6_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35251">
      <enum description="The channel polarity is active high." name="POL7_0" value="0"/>
      <enum description="The channel polarity is active low." name="POL7_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35325">
      <enum description="No fault condition was detected at the fault input."
            name="FAULTF0_0"
            value="0"/>
      <enum description="A fault condition was detected at the fault input."
            name="FAULTF0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e35371">
      <enum description="No fault condition was detected at the fault input."
            name="FAULTF1_0"
            value="0"/>
      <enum description="A fault condition was detected at the fault input."
            name="FAULTF1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e35417">
      <enum description="No fault condition was detected at the fault input."
            name="FAULTF2_0"
            value="0"/>
      <enum description="A fault condition was detected at the fault input."
            name="FAULTF2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e35463">
      <enum description="No fault condition was detected at the fault input."
            name="FAULTF3_0"
            value="0"/>
      <enum description="A fault condition was detected at the fault input."
            name="FAULTF3_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e35509">
      <enum description="The logic OR of the enabled fault inputs is 0." name="FAULTIN_0"
            value="0"/>
      <enum description="The logic OR of the enabled fault inputs is 1." name="FAULTIN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e35556">
      <enum description="Write protection is disabled. Write protected bits can be written."
            name="WPEN_0"
            value="0"/>
      <enum description="Write protection is enabled. Write protected bits cannot be written."
            name="WPEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e35602">
      <enum description="No fault condition was detected." name="FAULTF_0" value="0"/>
      <enum description="A fault condition was detected." name="FAULTF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35777">
      <enum description="Fault input is disabled." name="FAULT0EN_0" value="0"/>
      <enum description="Fault input is enabled." name="FAULT0EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35823">
      <enum description="Fault input is disabled." name="FAULT1EN_0" value="0"/>
      <enum description="Fault input is enabled." name="FAULT1EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35869">
      <enum description="Fault input is disabled." name="FAULT2EN_0" value="0"/>
      <enum description="Fault input is enabled." name="FAULT2EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35915">
      <enum description="Fault input is disabled." name="FAULT3EN_0" value="0"/>
      <enum description="Fault input is enabled." name="FAULT3EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e35961">
      <enum description="Fault input filter is disabled." name="FFLTR0EN_0" value="0"/>
      <enum description="Fault input filter is enabled." name="FFLTR0EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e36008">
      <enum description="Fault input filter is disabled." name="FFLTR1EN_0" value="0"/>
      <enum description="Fault input filter is enabled." name="FFLTR1EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e36054">
      <enum description="Fault input filter is disabled." name="FFLTR2EN_0" value="0"/>
      <enum description="Fault input filter is enabled." name="FFLTR2EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e36100">
      <enum description="Fault input filter is disabled." name="FFLTR3EN_0" value="0"/>
      <enum description="Fault input filter is enabled." name="FFLTR3EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e36164">
      <enum description="FTM outputs will be placed into safe values when fault events in ongoing (defined by POL bits)."
            name="FSTATE_0"
            value="0"/>
      <enum description="FTM outputs will be tri-stated when fault event is ongoing"
            name="FSTATE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36238">
      <enum description="Quadrature Decoder mode is disabled." name="QUADEN_0" value="0"/>
      <enum description="Quadrature Decoder mode is enabled." name="QUADEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e36284">
      <enum description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)."
            name="TOFDIR_0"
            value="0"/>
      <enum description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)."
            name="TOFDIR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36330">
      <enum description="Counting direction is decreasing (FTM counter decrement)."
            name="QUADIR_0"
            value="0"/>
      <enum description="Counting direction is increasing (FTM counter increment)."
            name="QUADIR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36376">
      <enum description="Phase A and phase B encoding mode." name="QUADMODE_0" value="0"/>
      <enum description="Count and direction encoding mode." name="QUADMODE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e36422">
      <enum description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal."
            name="PHBPOL_0"
            value="0"/>
      <enum description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal."
            name="PHBPOL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36469">
      <enum description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal."
            name="PHAPOL_0"
            value="0"/>
      <enum description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal."
            name="PHAPOL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36515">
      <enum description="Phase B input filter is disabled." name="PHBFLTREN_0" value="0"/>
      <enum description="Phase B input filter is enabled." name="PHBFLTREN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e36561">
      <enum description="Phase A input filter is disabled." name="PHAFLTREN_0" value="0"/>
      <enum description="Phase A input filter is enabled." name="PHAFLTREN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e36671">
      <enum description="Use of an external global time base is disabled." name="GTBEEN_0"
            value="0"/>
      <enum description="Use of an external global time base is enabled." name="GTBEEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36717">
      <enum description="A global time base signal generation is disabled."
            name="GTBEOUT_0"
            value="0"/>
      <enum description="A global time base signal generation is enabled." name="GTBEOUT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36763">
      <enum description="Initialization trigger is generated on counter wrap events."
            name="ITRIGR_0"
            value="0"/>
      <enum description="Initialization trigger is generated when a reload point is reached."
            name="ITRIGR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36837">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="FLT0POL_0"
            value="0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="FLT0POL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36883">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="FLT1POL_0"
            value="0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="FLT1POL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36929">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="FLT2POL_0"
            value="0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="FLT2POL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e36975">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="FLT3POL_0"
            value="0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="FLT3POL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37049">
      <enum description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."
            name="HWTRIGMODE_0"
            value="0"/>
      <enum description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."
            name="HWTRIGMODE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37095">
      <enum description="CNTIN register is updated with its buffer value at all rising edges of FTM input clock."
            name="CNTINC_0"
            value="0"/>
      <enum description="CNTIN register is updated with its buffer value by the PWM synchronization."
            name="CNTINC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37141">
      <enum description="INVCTRL register is updated with its buffer value at all rising edges of FTM input clock."
            name="INVC_0"
            value="0"/>
      <enum description="INVCTRL register is updated with its buffer value by the PWM synchronization."
            name="INVC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37187">
      <enum description="SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock."
            name="SWOC_0"
            value="0"/>
      <enum description="SWOCTRL register is updated with its buffer value by the PWM synchronization."
            name="SWOC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37233">
      <enum description="Legacy PWM synchronization is selected." name="SYNCMODE_0"
            value="0"/>
      <enum description="Enhanced PWM synchronization is selected." name="SYNCMODE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37280">
      <enum description="The software trigger does not activate the FTM counter synchronization."
            name="SWRSTCNT_0"
            value="0"/>
      <enum description="The software trigger activates the FTM counter synchronization."
            name="SWRSTCNT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37326">
      <enum description="The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization."
            name="SWWRBUF_0"
            value="0"/>
      <enum description="The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization."
            name="SWWRBUF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37372">
      <enum description="The software trigger does not activate the OUTMASK register synchronization."
            name="SWOM_0"
            value="0"/>
      <enum description="The software trigger activates the OUTMASK register synchronization."
            name="SWOM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37418">
      <enum description="The software trigger does not activate the INVCTRL register synchronization."
            name="SWINVC_0"
            value="0"/>
      <enum description="The software trigger activates the INVCTRL register synchronization."
            name="SWINVC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37464">
      <enum description="The software trigger does not activate the SWOCTRL register synchronization."
            name="SWSOC_0"
            value="0"/>
      <enum description="The software trigger activates the SWOCTRL register synchronization."
            name="SWSOC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37510">
      <enum description="A hardware trigger does not activate the FTM counter synchronization."
            name="HWRSTCNT_0"
            value="0"/>
      <enum description="A hardware trigger activates the FTM counter synchronization."
            name="HWRSTCNT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37557">
      <enum description="A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization."
            name="HWWRBUF_0"
            value="0"/>
      <enum description="A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization."
            name="HWWRBUF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37603">
      <enum description="A hardware trigger does not activate the OUTMASK register synchronization."
            name="HWOM_0"
            value="0"/>
      <enum description="A hardware trigger activates the OUTMASK register synchronization."
            name="HWOM_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37649">
      <enum description="A hardware trigger does not activate the INVCTRL register synchronization."
            name="HWINVC_0"
            value="0"/>
      <enum description="A hardware trigger activates the INVCTRL register synchronization."
            name="HWINVC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37695">
      <enum description="A hardware trigger does not activate the SWOCTRL register synchronization."
            name="HWSOC_0"
            value="0"/>
      <enum description="A hardware trigger activates the SWOCTRL register synchronization."
            name="HWSOC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e37769">
      <enum description="Inverting is disabled." name="INV0EN_0" value="0"/>
      <enum description="Inverting is enabled." name="INV0EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e37815">
      <enum description="Inverting is disabled." name="INV1EN_0" value="0"/>
      <enum description="Inverting is enabled." name="INV1EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e37861">
      <enum description="Inverting is disabled." name="INV2EN_0" value="0"/>
      <enum description="Inverting is enabled." name="INV2EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e37907">
      <enum description="Inverting is disabled." name="INV3EN_0" value="0"/>
      <enum description="Inverting is enabled." name="INV3EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e37982">
      <enum description="The channel output is not affected by software output control."
            name="CH0OC_0"
            value="0"/>
      <enum description="The channel output is affected by software output control."
            name="CH0OC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38028">
      <enum description="The channel output is not affected by software output control."
            name="CH1OC_0"
            value="0"/>
      <enum description="The channel output is affected by software output control."
            name="CH1OC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38074">
      <enum description="The channel output is not affected by software output control."
            name="CH2OC_0"
            value="0"/>
      <enum description="The channel output is affected by software output control."
            name="CH2OC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38120">
      <enum description="The channel output is not affected by software output control."
            name="CH3OC_0"
            value="0"/>
      <enum description="The channel output is affected by software output control."
            name="CH3OC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38166">
      <enum description="The channel output is not affected by software output control."
            name="CH4OC_0"
            value="0"/>
      <enum description="The channel output is affected by software output control."
            name="CH4OC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38213">
      <enum description="The channel output is not affected by software output control."
            name="CH5OC_0"
            value="0"/>
      <enum description="The channel output is affected by software output control."
            name="CH5OC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38259">
      <enum description="The channel output is not affected by software output control."
            name="CH6OC_0"
            value="0"/>
      <enum description="The channel output is affected by software output control."
            name="CH6OC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38305">
      <enum description="The channel output is not affected by software output control."
            name="CH7OC_0"
            value="0"/>
      <enum description="The channel output is affected by software output control."
            name="CH7OC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38351">
      <enum description="The software output control forces 0 to the channel output."
            name="CH0OCV_0"
            value="0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="CH0OCV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38397">
      <enum description="The software output control forces 0 to the channel output."
            name="CH1OCV_0"
            value="0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="CH1OCV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38443">
      <enum description="The software output control forces 0 to the channel output."
            name="CH2OCV_0"
            value="0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="CH2OCV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38490">
      <enum description="The software output control forces 0 to the channel output."
            name="CH3OCV_0"
            value="0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="CH3OCV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38536">
      <enum description="The software output control forces 0 to the channel output."
            name="CH4OCV_0"
            value="0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="CH4OCV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38582">
      <enum description="The software output control forces 0 to the channel output."
            name="CH5OCV_0"
            value="0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="CH5OCV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38628">
      <enum description="The software output control forces 0 to the channel output."
            name="CH6OCV_0"
            value="0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="CH6OCV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38674">
      <enum description="The software output control forces 0 to the channel output."
            name="CH7OCV_0"
            value="0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="CH7OCV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38748">
      <enum description="Channel match is not included as a reload opportunity."
            name="CH0SEL_0"
            value="0"/>
      <enum description="Channel match is included as a reload opportunity."
            name="CH0SEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38794">
      <enum description="Channel match is not included as a reload opportunity."
            name="CH1SEL_0"
            value="0"/>
      <enum description="Channel match is included as a reload opportunity."
            name="CH1SEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38840">
      <enum description="Channel match is not included as a reload opportunity."
            name="CH2SEL_0"
            value="0"/>
      <enum description="Channel match is included as a reload opportunity."
            name="CH2SEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38886">
      <enum description="Channel match is not included as a reload opportunity."
            name="CH3SEL_0"
            value="0"/>
      <enum description="Channel match is included as a reload opportunity."
            name="CH3SEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38932">
      <enum description="Channel match is not included as a reload opportunity."
            name="CH4SEL_0"
            value="0"/>
      <enum description="Channel match is included as a reload opportunity."
            name="CH4SEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e38979">
      <enum description="Channel match is not included as a reload opportunity."
            name="CH5SEL_0"
            value="0"/>
      <enum description="Channel match is included as a reload opportunity."
            name="CH5SEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e39025">
      <enum description="Channel match is not included as a reload opportunity."
            name="CH6SEL_0"
            value="0"/>
      <enum description="Channel match is included as a reload opportunity."
            name="CH6SEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e39071">
      <enum description="Channel match is not included as a reload opportunity."
            name="CH7SEL_0"
            value="0"/>
      <enum description="Channel match is included as a reload opportunity."
            name="CH7SEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e39117">
      <enum description="Half cycle reload is disabled and it is not considered as a reload opportunity."
            name="HCSEL_0"
            value="0"/>
      <enum description="Half cycle reload is enabled and it is considered as a reload opportunity."
            name="HCSEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e39163">
      <enum description="Loading updated values is disabled." name="LDOK_0" value="0"/>
      <enum description="Loading updated values is enabled." name="LDOK_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e39209">
      <enum description="Global Load Ok disabled." name="GLEN_0" value="0"/>
      <enum description="Global Load OK enabled. A pulse event on the module global load input sets the LDOK bit."
            name="GLEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e39256">
      <enum description="No action." name="GLDOK_0" value="0"/>
      <enum description="LDOK bit is set." name="GLDOK_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e39689">
      <enum description="AD0 is selected as input." name="ADCH_0" value="0"/>
      <enum description="AD1 is selected as input." name="ADCH_1" value="0x1"/>
      <enum description="AD2 is selected as input." name="ADCH_2" value="0x2"/>
      <enum description="AD3 is selected as input." name="ADCH_3" value="0x3"/>
      <enum description="AD4 is selected as input." name="ADCH_4" value="0x4"/>
      <enum description="AD5 is selected as input." name="ADCH_5" value="0x5"/>
      <enum description="AD6 is selected as input." name="ADCH_6" value="0x6"/>
      <enum description="AD7 is selected as input." name="ADCH_7" value="0x7"/>
      <enum description="AD8 is selected as input." name="ADCH_8" value="0x8"/>
      <enum description="AD9 is selected as input." name="ADCH_9" value="0x9"/>
      <enum description="AD10 is selected as input." name="ADCH_10" value="0xa"/>
      <enum description="AD11 is selected as input." name="ADCH_11" value="0xb"/>
      <enum description="AD12 is selected as input." name="ADCH_12" value="0xc"/>
      <enum description="AD13 is selected as input." name="ADCH_13" value="0xd"/>
      <enum description="AD14 is selected as input." name="ADCH_14" value="0xe"/>
      <enum description="AD15 is selected as input." name="ADCH_15" value="0xf"/>
      <enum description="AD18 is selected as input." name="ADCH_18" value="0xc"/>
      <enum description="AD19 is selected as input." name="ADCH_19" value="0xd"/>
      <enum description="AD21 is selected as input." name="ADCH_21" value="0xf"/>
      <enum description="AD22 is selected as input." name="ADCH_22" value="0x10"/>
      <enum description="AD23 is selected as input." name="ADCH_23" value="0x11"/>
      <enum description="Temp Sensor" name="ADCH_26" value="0x1a"/>
      <enum description="Band Gap" name="ADCH_27" value="0x1b"/>
      <enum description="AD28 is selected as input." name="ADCH_28" value="0x1c"/>
      <enum description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]."
            name="ADCH_29"
            value="0x1d"/>
      <enum description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]."
            name="ADCH_30"
            value="0x1e"/>
      <enum description="Module is disabled" name="ADCH_31" value="0x1f"/>
   </enumeration>
   <enumeration id="d1e40039">
      <enum description="Conversion complete interrupt is disabled." name="AIEN_0"
            value="0"/>
      <enum description="Conversion complete interrupt is enabled." name="AIEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e40085">
      <enum description="Conversion is not completed." name="COCO_0" value="0"/>
      <enum description="Conversion is completed." name="COCO_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e40159">
      <enum description="Alternate clock 1 (ADC_ALTCLK1)" name="ADICLK_0" value="0"/>
      <enum description="Alternate clock 2 (ADC_ALTCLK2)" name="ADICLK_1" value="0x1"/>
      <enum description="Alternate clock 3 (ADC_ALTCLK3)" name="ADICLK_2" value="0x2"/>
      <enum description="Alternate clock 4 (ADC_ALTCLK4)" name="ADICLK_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e40229">
      <enum description="8-bit conversion." name="MODE_0" value="0"/>
      <enum description="12-bit conversion." name="MODE_1" value="0x1"/>
      <enum description="10-bit conversion." name="MODE_2" value="0x2"/>
   </enumeration>
   <enumeration id="d1e40287">
      <enum description="The divide ratio is 1 and the clock rate is input clock."
            name="ADIV_0"
            value="0"/>
      <enum description="The divide ratio is 2 and the clock rate is (input clock)/2."
            name="ADIV_1"
            value="0x1"/>
      <enum description="The divide ratio is 4 and the clock rate is (input clock)/4."
            name="ADIV_2"
            value="0x2"/>
      <enum description="The divide ratio is 8 and the clock rate is (input clock)/8."
            name="ADIV_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e40542">
      <enum description="Default voltage reference pin pair, that is, external pins VREFH and VREFL"
            name="REFSEL_0"
            value="0"/>
      <enum description="Alternate reference voltage, that is, VALTH. This voltage may be additional external pin or internal source depending on the MCU configuration. See the chip configuration information for details specific to this MCU."
            name="REFSEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e40588">
      <enum description="DMA is disabled." name="DMAEN_0" value="0"/>
      <enum description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event , which is indicated when any SC1n[COCO] flag is asserted."
            name="DMAEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e40670">
      <enum description="Compare function disabled." name="ACFE_0" value="0"/>
      <enum description="Compare function enabled." name="ACFE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e40717">
      <enum description="Software trigger selected." name="ADTRG_0" value="0"/>
      <enum description="Hardware trigger selected." name="ADTRG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e40763">
      <enum description="Conversion not in progress." name="ADACT_0" value="0"/>
      <enum description="Conversion in progress." name="ADACT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e40837">
      <enum description="4 samples averaged." name="AVGS_0" value="0"/>
      <enum description="8 samples averaged." name="AVGS_1" value="0x1"/>
      <enum description="16 samples averaged." name="AVGS_2" value="0x2"/>
      <enum description="32 samples averaged." name="AVGS_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e40907">
      <enum description="Hardware average function disabled." name="AVGE_0" value="0"/>
      <enum description="Hardware average function enabled." name="AVGE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e40953">
      <enum description="One conversion will be performed (or one set of conversions, if AVGE is set) after a conversion is initiated."
            name="ADCO_0"
            value="0"/>
      <enum description="Continuous conversions will be performed (or continuous sets of conversions, if AVGE is set) after a conversion is initiated."
            name="ADCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42284">
      <enum description="Time Prescaler Register overflows every 32768 clock cycles."
            name="TCR_0"
            value="0"/>
      <enum description="Time Prescaler Register overflows every 32767 clock cycles."
            name="TCR_1"
            value="0x1"/>
      <enum description="Time Prescaler Register overflows every 32641 clock cycles."
            name="TCR_127"
            value="0x7f"/>
      <enum description="Time Prescaler Register overflows every 32896 clock cycles."
            name="TCR_128"
            value="0x50"/>
      <enum description="Time Prescaler Register overflows every 32769 clock cycles."
            name="TCR_255"
            value="0xff"/>
   </enumeration>
   <enumeration id="d1e42448">
      <enum description="No effect." name="NO_EFFECT" value="0"/>
      <enum description="Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers . The SWR bit is cleared by POR and by software explicitly clearing it."
            name="RESET"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42494">
      <enum description="Wakeup pin is disabled." name="DISABLED" value="0"/>
      <enum description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42540">
      <enum description="Non-supervisor mode write accesses are not supported and generate a bus error."
            name="NON_SUPPORTED"
            value="0"/>
      <enum description="Non-supervisor mode write accesses are supported."
            name="SUPPORTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42586">
      <enum description="Registers cannot be written when locked." name="PROTECTED"
            value="0"/>
      <enum description="Registers can be written when locked under limited conditions."
            name="WRITEABLE"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42632">
      <enum description="The prescaler output clock (as configured by TSIC) is output on RTC_CLKOUT."
            name="PRESCALER"
            value="0"/>
      <enum description="The RTC 32kHz crystal clock is output on RTC_CLKOUT."
            name="CRYSTAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42679">
      <enum description="RTC prescaler increments using 32 kHz crystal." name="CRYSTAL"
            value="0"/>
      <enum description="RTC prescaler increments using LPO, bits [4:0] of the prescaler are bypassed."
            name="LPO"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42725">
      <enum description="32.768 kHz oscillator is disabled." name="DISABLED" value="0"/>
      <enum description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42771">
      <enum description="The 32 kHz clock is allowed to output on RTC_CLKOUT."
            name="ENABLED"
            value="0"/>
      <enum description="The 32 kHz clock is not allowed to output on RTC_CLKOUT."
            name="DISABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42817">
      <enum description="RTC_CLKOUT is disabled." name="DISABLED" value="0"/>
      <enum description="RTC_CLKOUT is enabled." name="RTC_PTE0" value="0x1"/>
   </enumeration>
   <enumeration id="d1e42892">
      <enum description="Time is valid." name="VALID" value="0"/>
      <enum description="Time is invalid and time counter is read as zero." name="INVALID"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42938">
      <enum description="Time overflow has not occurred." name="NOT_OCCURED" value="0"/>
      <enum description="Time overflow has occurred and time counter is read as zero."
            name="OCCURED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e42984">
      <enum description="Time alarm has not occurred." name="NOT_OCCURED" value="0"/>
      <enum description="Time alarm has occurred." name="OCCURED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e43030">
      <enum description="Time counter is disabled." name="DISABLED" value="0"/>
      <enum description="Time counter is enabled." name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e43104">
      <enum description="Time Compensation Register is locked and writes are ignored."
            name="LOCKED"
            value="0"/>
      <enum description="Time Compensation Register is not locked and writes complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43150">
      <enum description="Control Register is locked and writes are ignored." name="LOCKED"
            value="0"/>
      <enum description="Control Register is not locked and writes complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43196">
      <enum description="Status Register is locked and writes are ignored." name="LOCKED"
            value="0"/>
      <enum description="Status Register is not locked and writes complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43242">
      <enum description="Lock Register is locked and writes are ignored." name="LOCKED"
            value="0"/>
      <enum description="Lock Register is not locked and writes complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43316">
      <enum description="Time invalid flag does not generate an interrupt." name="DISABLED"
            value="0"/>
      <enum description="Time invalid flag does generate an interrupt." name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43362">
      <enum description="Time overflow flag does not generate an interrupt."
            name="DISABLED"
            value="0"/>
      <enum description="Time overflow flag does generate an interrupt." name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43408">
      <enum description="Time alarm flag does not generate an interrupt." name="DISABLED"
            value="0"/>
      <enum description="Time alarm flag does generate an interrupt." name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43454">
      <enum description="Seconds interrupt is disabled." name="DISABLED" value="0"/>
      <enum description="Seconds interrupt is enabled." name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e43500">
      <enum description="No effect." name="NO_EFFECT" value="0"/>
      <enum description="If the wakeup pin is enabled, then the wakeup pin will assert."
            name="ON"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43547">
      <enum description="1 Hz." name="F1HZ" value="0"/>
      <enum description="2 Hz." name="F2HZ" value="0x1"/>
      <enum description="4 Hz." name="F4HZ" value="0x2"/>
      <enum description="8 Hz." name="F8HZ" value="0x3"/>
      <enum description="16 Hz." name="F16HZ" value="0x4"/>
      <enum description="32 Hz." name="F32HZ" value="0x5"/>
      <enum description="64 Hz." name="F64HZ" value="0x6"/>
      <enum description="128 Hz." name="F128HZ" value="0x7"/>
   </enumeration>
   <enumeration id="d1e43694">
      <enum description="Writes to the Time Seconds Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Writes to the Time Seconds Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43740">
      <enum description="Writes to the Time Prescaler Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Writes to the Time Prescaler Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43786">
      <enum description="Writes to the Time Alarm Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Writes to the Time Alarm Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43832">
      <enum description="Writes to the Time Compensation Register are ignored."
            name="IGNORED"
            value="0"/>
      <enum description="Writes to the Time Compensation Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43878">
      <enum description="Writes to the Control Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Writes to the Control Register complete as normal." name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43925">
      <enum description="Writes to the Status Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Writes to the Status Register complete as normal." name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e43971">
      <enum description="Writes to the Lock Register are ignored." name="IGNORED" value="0"/>
      <enum description="Writes to the Lock Register complete as normal." name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44017">
      <enum description="Writes to the Interupt Enable Register are ignored."
            name="IGNORED"
            value="0"/>
      <enum description="Writes to the Interrupt Enable Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44091">
      <enum description="Reads to the Time Seconds Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Reads to the Time Seconds Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44137">
      <enum description="Reads to the Time Pprescaler Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Reads to the Time Prescaler Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44183">
      <enum description="Reads to the Time Alarm Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Reads to the Time Alarm Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44229">
      <enum description="Reads to the Time Compensation Register are ignored."
            name="IGNORED"
            value="0"/>
      <enum description="Reads to the Time Compensation Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44275">
      <enum description="Reads to the Control Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Reads to the Control Register complete as normal." name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44322">
      <enum description="Reads to the Status Register are ignored." name="IGNORED"
            value="0"/>
      <enum description="Reads to the Status Register complete as normal." name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44368">
      <enum description="Reads to the Lock Register are ignored." name="IGNORED" value="0"/>
      <enum description="Reads to the Lock Register complete as normal." name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44414">
      <enum description="Reads to the Interrupt Enable Register are ignored."
            name="IGNORED"
            value="0"/>
      <enum description="Reads to the Interrupt Enable Register complete as normal."
            name="NORMAL"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44604">
      <enum description="The DAC buffer read pointer is not equal to DACBFUP."
            name="DACBFRPBF_0"
            value="0"/>
      <enum description="The DAC buffer read pointer is equal to DACBFUP."
            name="DACBFRPBF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44650">
      <enum description="The DAC buffer read pointer is not zero." name="DACBFRPTF_0"
            value="0"/>
      <enum description="The DAC buffer read pointer is zero." name="DACBFRPTF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44696">
      <enum description="The DAC buffer read pointer has not reached the watermark level."
            name="DACBFWMF_0"
            value="0"/>
      <enum description="The DAC buffer read pointer has reached the watermark level."
            name="DACBFWMF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44742">
      <enum description="The DAC buffer read pointer bottom flag interrupt is disabled."
            name="DACBBIEN_0"
            value="0"/>
      <enum description="The DAC buffer read pointer bottom flag interrupt is enabled."
            name="DACBBIEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44788">
      <enum description="The DAC buffer read pointer top flag interrupt is disabled."
            name="DACBTIEN_0"
            value="0"/>
      <enum description="The DAC buffer read pointer top flag interrupt is enabled."
            name="DACBTIEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44835">
      <enum description="The DAC buffer watermark interrupt is disabled." name="DACBWIEN_0"
            value="0"/>
      <enum description="The DAC buffer watermark interrupt is enabled." name="DACBWIEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e44881">
      <enum description="High-Power mode" name="LPEN_0" value="0"/>
      <enum description="Low-Power mode" name="LPEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e44927">
      <enum description="The DAC soft trigger is not valid." name="DACSWTRG_0" value="0"/>
      <enum description="The DAC soft trigger is valid." name="DACSWTRG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e44973">
      <enum description="The DAC hardware trigger is selected." name="DACTRGSEL_0"
            value="0"/>
      <enum description="The DAC software trigger is selected." name="DACTRGSEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e45019">
      <enum description="The DAC selects DACREF_1 as the reference voltage."
            name="DACRFS_0"
            value="0"/>
      <enum description="The DAC selects DACREF_2 as the reference voltage."
            name="DACRFS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e45065">
      <enum description="The DAC system is disabled." name="DACEN_0" value="0"/>
      <enum description="The DAC system is enabled." name="DACEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e45112">
      <enum description="Buffer read pointer is disabled. The converted data is always the first word of the buffer."
            name="DACBFEN_0"
            value="0"/>
      <enum description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer."
            name="DACBFEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e45158">
      <enum description="Normal mode" name="DACBFMD_0" value="0"/>
      <enum description="Swing mode" name="DACBFMD_1" value="0x1"/>
      <enum description="One-Time Scan mode" name="DACBFMD_2" value="0x2"/>
      <enum description="FIFO mode" name="DACBFMD_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e45228">
      <enum description="In normal mode, 1 word . In FIFO mode, 2 or less than 2 data remaining in FIFO will set watermark status bit."
            name="DACBFWM_0"
            value="0"/>
      <enum description="In normal mode, 2 words . In FIFO mode, Max/4 or less than Max/4 data remaining in FIFO will set watermark status bit."
            name="DACBFWM_1"
            value="0x1"/>
      <enum description="In normal mode, 3 words . In FIFO mode, Max/2 or less than Max/2 data remaining in FIFO will set watermark status bit."
            name="DACBFWM_2"
            value="0x2"/>
      <enum description="In normal mode, 4 words . In FIFO mode, Max-2 or less than Max-2 data remaining in FIFO will set watermark status bit. Max is equal to the FIFO depth."
            name="DACBFWM_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e45298">
      <enum description="Disable DAC test output" name="TESTOUTEN_0" value="0"/>
      <enum description="Enable DAC test output" name="TESTOUTEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e45344">
      <enum description="Disable DAC output buffer" name="BFOUTEN_0" value="0"/>
      <enum description="Enable DAC output buffer" name="BFOUTEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e45390">
      <enum description="DMA is disabled." name="DMAEN_0" value="0"/>
      <enum description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time."
            name="DMAEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e45545">
      <enum description="LPTMR is disabled and internal logic is reset." name="TEN_0"
            value="0"/>
      <enum description="LPTMR is enabled." name="TEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e45591">
      <enum description="Time Counter mode." name="TMS_0" value="0"/>
      <enum description="Pulse Counter mode." name="TMS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e45637">
      <enum description="CNR is reset whenever TCF is set." name="TFC_0" value="0"/>
      <enum description="CNR is reset on overflow." name="TFC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e45683">
      <enum description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge."
            name="TPP_0"
            value="0"/>
      <enum description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge."
            name="TPP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e45729">
      <enum description="Pulse counter input 0 is selected." name="TPS_0" value="0"/>
      <enum description="Pulse counter input 1 is selected." name="TPS_1" value="0x1"/>
      <enum description="Pulse counter input 2 is selected." name="TPS_2" value="0x2"/>
      <enum description="Pulse counter input 3 is selected." name="TPS_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e45800">
      <enum description="Timer interrupt disabled." name="TIE_0" value="0"/>
      <enum description="Timer interrupt enabled." name="TIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e45849">
      <enum description="The value of CNR is not equal to CMR and increments." name="TCF_0"
            value="0"/>
      <enum description="The value of CNR is equal to CMR and increments." name="TCF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e45895">
      <enum description="Timer DMA Request disabled." name="TDRE_0" value="0"/>
      <enum description="Timer DMA Request enabled." name="TDRE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e45969">
      <enum description="Prescaler/glitch filter clock 0 selected." name="PCS_0" value="0"/>
      <enum description="Prescaler/glitch filter clock 1 selected." name="PCS_1"
            value="0x1"/>
      <enum description="Prescaler/glitch filter clock 2 selected." name="PCS_2"
            value="0x2"/>
      <enum description="Prescaler/glitch filter clock 3 selected." name="PCS_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e46039">
      <enum description="Prescaler/glitch filter is enabled." name="PBYP_0" value="0"/>
      <enum description="Prescaler/glitch filter is bypassed." name="PBYP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e46085">
      <enum description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration."
            name="PRESCALE_0"
            value="0"/>
      <enum description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges."
            name="PRESCALE_1"
            value="0x1"/>
      <enum description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges."
            name="PRESCALE_2"
            value="0x2"/>
      <enum description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges."
            name="PRESCALE_3"
            value="0x3"/>
      <enum description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges."
            name="PRESCALE_4"
            value="0x4"/>
      <enum description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges."
            name="PRESCALE_5"
            value="0x5"/>
      <enum description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges."
            name="PRESCALE_6"
            value="0x6"/>
      <enum description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges."
            name="PRESCALE_7"
            value="0x7"/>
      <enum description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges."
            name="PRESCALE_8"
            value="0x8"/>
      <enum description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges."
            name="PRESCALE_9"
            value="0x9"/>
      <enum description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges."
            name="PRESCALE_10"
            value="0xa"/>
      <enum description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges."
            name="PRESCALE_11"
            value="0xb"/>
      <enum description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges."
            name="PRESCALE_12"
            value="0xc"/>
      <enum description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges."
            name="PRESCALE_13"
            value="0xd"/>
      <enum description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges."
            name="PRESCALE_14"
            value="0xe"/>
      <enum description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges."
            name="PRESCALE_15"
            value="0xf"/>
   </enumeration>
   <enumeration id="d1e46455">
      <enum description="No interleave channel" name="DISABLED" value="0"/>
      <enum description="PTB0 to ADC0_SE4 and ADC1_SE14" name="PTB0" value="0x1"/>
      <enum description="PTB1 to ADC0_SE5 and ADC1_SE15" name="PTB1" value="0x2"/>
      <enum description="PTB13 to ADC1_SE8 and ADC2_SE8" name="PTB13" value="0x4"/>
      <enum description="PTB14 to ADC1_SE9 and ADC2_SE9" name="PTB14" value="0x8"/>
   </enumeration>
   <enumeration id="d1e46537">
      <enum description="no divider" name="DIV1" value="0"/>
      <enum description="div 2" name="DIV2" value="0x1"/>
      <enum description="div 4" name="DIV4" value="0x2"/>
      <enum description="div 8" name="DIV8" value="0x3"/>
   </enumeration>
   <enumeration id="d1e46607">
      <enum description="SCGCLKOUT(SIRC/FIRC/SOSC/LPFLL), see the SCG_CLKOUTCNFG register"
            name="SCGCLKOUT"
            value="0x1"/>
      <enum description="RTC oscillator (OSC32) clock (32 kHz)" name="RTC32" value="0x2"/>
      <enum description="LPO clock (128 kHz)" name="LPO" value="0x3"/>
   </enumeration>
   <enumeration id="d1e46665">
      <enum description="core clock" name="CORECLK" value="0"/>
      <enum description="platform clock" name="PLATFORM" value="0x1"/>
   </enumeration>
   <enumeration id="d1e46711">
      <enum description="PDB0 channel 0 back-to-back operation with ADC0 COCO[7:0]; PDB1 channel 0 back-to-back operation with ADC1 COCO[7:0] ; PDB2 channel 0 back-to-back operation with ADC2 COCO[7:0]."
            name="PDB0"
            value="0"/>
      <enum description="Channel 0 of PDB0, PDB1 and PDB2 back-to-back operation with COCO[7:0] of ADC0, ADC1 and ADC2."
            name="PDBx"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e46758">
      <enum description="LPO clock" name="LPO_CLK" value="0"/>
      <enum description="SIRC clock" name="SIRC_CLK" value="0x1"/>
   </enumeration>
   <enumeration id="d1e46804">
      <enum description="TCLK0" name="TCLK0" value="0"/>
      <enum description="TCLK1" name="TCLK1" value="0x1"/>
      <enum description="TCLK2" name="TCLK2" value="0x2"/>
   </enumeration>
   <enumeration id="d1e46862">
      <enum description="OSC32_CLK" name="OSC32K" value="0"/>
      <enum description="RTC_CLKIN" name="RTC_CLKIN" value="0x1"/>
      <enum description="SOSC_CLK" name="SOSC_CLK" value="0x2"/>
   </enumeration>
   <enumeration id="d1e47020">
      <enum description="FTM0 external clock driven by TCLK0 pin." name="TCLK0" value="0"/>
      <enum description="FTM0 external clock driven by TCLK1 pin." name="TCLK1" value="0x1"/>
      <enum description="FTM0 external clock driven by TCLK2 pin." name="TCLK2" value="0x2"/>
      <enum description="No clock input" name="NONE" value="0x3"/>
   </enumeration>
   <enumeration id="d1e47091">
      <enum description="FTM1 external clock driven by TCLK0 pin." name="TCLK0" value="0"/>
      <enum description="FTM1 external clock driven by TCLK1 pin." name="TCLK1" value="0x1"/>
      <enum description="FTM1 external clock driven by TCLK2 pin." name="TCLK2" value="0x2"/>
      <enum description="No clock input" name="NONE" value="0x3"/>
   </enumeration>
   <enumeration id="d1e47161">
      <enum description="FTM2 external clock driven by TCLK0 pin." name="TCLK0" value="0"/>
      <enum description="FTM2 external clock driven by TCLK1 pin." name="TCLK1" value="0x1"/>
      <enum description="FTM2 external clock driven by TCLK2 pin." name="TCLK2" value="0x2"/>
      <enum description="No clock input" name="NONE" value="0x3"/>
   </enumeration>
   <enumeration id="d1e47231">
      <enum description="FTM3 external clock driven by TCLK0 pin." name="TCLK0" value="0"/>
      <enum description="FTM3 external clock driven by TCLK1 pin." name="TCLK1" value="0x1"/>
      <enum description="FTM3 external clock driven by TCLK2 pin." name="TCLK2" value="0x2"/>
      <enum description="No clock input" name="NONE" value="0x3"/>
   </enumeration>
   <enumeration id="d1e47329">
      <enum description="PDB output" name="PDB" value="0"/>
      <enum description="TRGMUX output" name="TRGMUX" value="0x1"/>
   </enumeration>
   <enumeration id="d1e47375">
      <enum description="software pre-trigger disabled" name="DISABLED" value="0"/>
      <enum description="software pre-trigger 0" name="PRETR0" value="0x4"/>
      <enum description="software pre-trigger 1" name="PRETR1" value="0x5"/>
      <enum description="software pre-trigger 2" name="PRETR2" value="0x6"/>
      <enum description="software pre-trigger 3" name="PRETR3" value="0x7"/>
   </enumeration>
   <enumeration id="d1e47457">
      <enum description="PDB pre-trigger (default)" name="PDB" value="0"/>
      <enum description="TRGMUX pre-trigger" name="TRGMUX" value="0x1"/>
      <enum description="Software pre-trigger" name="SOFTWR" value="0x2"/>
   </enumeration>
   <enumeration id="d1e47515">
      <enum description="PDB output" name="PDB" value="0"/>
      <enum description="TRGMUX output" name="TRGMUX" value="0x1"/>
   </enumeration>
   <enumeration id="d1e47561">
      <enum description="software pre-trigger disabled" name="DISABLED" value="0"/>
      <enum description="software pre-trigger 0" name="PRETR0" value="0x4"/>
      <enum description="software pre-trigger 1" name="PRETR1" value="0x5"/>
      <enum description="software pre-trigger 2" name="PRETR2" value="0x6"/>
      <enum description="software pre-trigger 3" name="PRETR3" value="0x7"/>
   </enumeration>
   <enumeration id="d1e47644">
      <enum description="PDB pre-trigger (default)" name="PDB" value="0"/>
      <enum description="TRGMUX pre-trigger" name="TRGMUX" value="0x1"/>
      <enum description="Software pre-trigger" name="SOFTWR" value="0x2"/>
   </enumeration>
   <enumeration id="d1e47702">
      <enum description="PDB output" name="PDB" value="0"/>
      <enum description="TRGMUX output" name="TRGMUX" value="0x1"/>
   </enumeration>
   <enumeration id="d1e47748">
      <enum description="software pre-trigger disabled" name="DISABLED" value="0"/>
      <enum description="software pre-trigger 0" name="PRETR0" value="0x4"/>
      <enum description="software pre-trigger 1" name="PRETR1" value="0x5"/>
      <enum description="software pre-trigger 2" name="PRETR2" value="0x6"/>
      <enum description="software pre-trigger 3" name="PRETR3" value="0x7"/>
   </enumeration>
   <enumeration id="d1e47830">
      <enum description="PDB pre-trigger (default)" name="PDB" value="0"/>
      <enum description="TRGMUX pre-trigger" name="TRGMUX" value="0x1"/>
      <enum description="Software pre-trigger" name="SOFTWR" value="0x2"/>
   </enumeration>
   <enumeration id="d1e47916">
      <enum description="No effect." name="NONE" value="0"/>
      <enum description="Write 1 to assert the TRIG1 input to FTM0. Software must clear this bit to allow other trigger sources to assert."
            name="FTM0"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e47962">
      <enum description="No effect." name="NONE" value="0"/>
      <enum description="Write 1 to assert the TRIG1 input to FTM1. Software must clear this bit to allow other trigger sources to assert."
            name="FTM1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e48008">
      <enum description="No effect." name="NONE" value="0"/>
      <enum description="Write 1 to assert the TRIG1 input to FTM2. Software must clear this bit to allow other trigger sources to assert."
            name="FTM2"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e48054">
      <enum description="No effect." name="NONE" value="0"/>
      <enum description="Write 1 to assert the TRIG1 input to FTM3. Software must clear this bit to allow other trigger sources to assert."
            name="FTM3"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e48100">
      <enum description="FTM1_CH0 input" name="FTM1CH0" value="0"/>
      <enum description="CMP0 output" name="CMP0" value="0x1"/>
      <enum description="CMP1 output" name="CMP1" value="0x2"/>
      <enum description="CMP2 output" name="CMP2" value="0x3"/>
   </enumeration>
   <enumeration id="d1e48171">
      <enum description="FTM2_CH0 input" name="FTM2CH0" value="0"/>
      <enum description="CMP0 output" name="CMP0" value="0x1"/>
      <enum description="CMP1 output" name="CMP1" value="0x2"/>
      <enum description="CMP2 output" name="CMP2" value="0x3"/>
   </enumeration>
   <enumeration id="d1e48241">
      <enum description="FTM2_CH1 input" name="FTM2_CH1" value="0"/>
      <enum description="exclusive OR of FTM2_CH0,FTM2_CH1, and FTM1_CH1"
            name="XOR_FTMxCHx"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e48287">
      <enum description="No modulation with FTM1_CH1" name="NONE" value="0"/>
      <enum description="Modulation with FTM1_CH1" name="FTM1CH1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e48333">
      <enum description="No modulation with FTM2_CH1" name="NONE" value="0"/>
      <enum description="Modulation with FTM2_CH1" name="FTM2CH1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e48407">
      <enum description="64-pin" name="PIN64" value="0x7"/>
      <enum description="100-pin" name="PIN100" value="0xa"/>
   </enumeration>
   <enumeration id="d1e48489">
      <enum description="32 KB" name="SIZE16KB" value="0x5"/>
      <enum description="64 KB" name="SIZE64KB" value="0x7"/>
   </enumeration>
   <enumeration id="d1e48535">
      <enum description="Kinetis E+ series" name="SERIESID_2" value="0x2"/>
   </enumeration>
   <enumeration id="d1e48588">
      <enum description="KE1x Family (Enhanced features)" name="KE1x" value="0x1"/>
   </enumeration>
   <enumeration id="d1e48651">
      <enum description="Clock disabled" name="DISABLED" value="0"/>
      <enum description="Clock enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e48697">
      <enum description="Clock disabled" name="DISABLED" value="0"/>
      <enum description="Clock enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e48743">
      <enum description="Clock disabled" name="CGCDMA_0" value="0"/>
      <enum description="Clock enabled" name="CGCDMA_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e48817">
      <enum description="Flash is enabled" name="FLASH_EN" value="0"/>
      <enum description="Flash is disabled" name="FLASH_DIS" value="0x1"/>
   </enumeration>
   <enumeration id="d1e48863">
      <enum description="Flash remains enabled during Wait mode" name="FLASH_EN" value="0"/>
      <enum description="Flash is disabled for the duration of Wait mode" name="FLASH_DIS"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e48927">
      <enum description="4 KB" name="EEERAMSIZE_2" value="0x2"/>
      <enum description="2 KB" name="EEERAMSIZE_3" value="0x3"/>
      <enum description="1 KB" name="EEERAMSIZE_4" value="0x4"/>
      <enum description="512 Bytes" name="EEERAMSIZE_5" value="0x5"/>
      <enum description="256 Bytes" name="EEERAMSIZE_6" value="0x6"/>
      <enum description="128 Bytes" name="EEERAMSIZE_7" value="0x7"/>
      <enum description="64 Bytes" name="EEERAMSIZE_8" value="0x8"/>
      <enum description="32 Bytes" name="EEERAMSIZE_9" value="0x9"/>
   </enumeration>
   <enumeration id="d1e49046">
      <enum description="8 KB of program flash memory, 0.25 KB protection region"
            name="SIZE8K"
            value="0"/>
      <enum description="16 KB of program flash memory, 0.5 KB protection region"
            name="SIZE16K"
            value="0x1"/>
      <enum description="32 KB of program flash memory, 1 KB protection region"
            name="SIZE32K"
            value="0x3"/>
      <enum description="64 KB of program flash memory, 2 KB protection region"
            name="SIZE64K"
            value="0x5"/>
      <enum description="128 KB of program flash memory, 4 KB protection region"
            name="SIZE128K"
            value="0x7"/>
      <enum description="256 KB of program flash memory, 8 KB protection region"
            name="SIZE256K"
            value="0x9"/>
   </enumeration>
   <enumeration id="d1e49142">
      <enum description="0 KB of FlexNVM" name="M0K" value="0"/>
      <enum description="32 KB of FlexNVM" name="M32K" value="0x3"/>
      <enum description="64 KB of FlexNVM" name="M64K" value="0x5"/>
      <enum description="64 KB of FlexNVM" name="MK512K" value="0xf"/>
   </enumeration>
   <enumeration id="d1e49525">
      <enum description="Debug trace divider disabled" name="DISABLED" value="0"/>
      <enum description="Debug trace divider enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e49617">
      <enum description="Disables software interrupt." name="DISABLED" value="0"/>
      <enum description="Software can send an interrupt to CPU." name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e49746">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set."
            name="DOWN"
            value="0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set."
            name="UP"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e49792">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="DISABLED"
            value="0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e49838">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="DISABLED"
            value="0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e49884">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="LOW"
            value="0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="HIGH"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e49930">
      <enum description="Pin disabled (Alternative 0) (analog)." name="ANA_DIS" value="0"/>
      <enum description="Alternative 1 (GPIO)." name="GPIO" value="0x1"/>
      <enum description="Alternative 2 (chip-specific)." name="ALT2" value="0x2"/>
      <enum description="Alternative 3 (chip-specific)." name="ALT3" value="0x3"/>
      <enum description="Alternative 4 (chip-specific)." name="ALT4" value="0x4"/>
      <enum description="Alternative 5 (chip-specific)." name="ALT5" value="0x5"/>
      <enum description="Alternative 6 (chip-specific)." name="ALT6" value="0x6"/>
      <enum description="Alternative 7 (chip-specific)." name="ALT7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e50050">
      <enum description="Pin Control Register fields [15:0] are not locked."
            name="NOT_LOCKED"
            value="0"/>
      <enum description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."
            name="LOCKED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50096">
      <enum description="Interrupt Status Flag (ISF) is disabled." name="DISABLED"
            value="0"/>
      <enum description="ISF flag and DMA request on rising edge." name="DMA_RISING"
            value="0x1"/>
      <enum description="ISF flag and DMA request on falling edge." name="DMA_FALLING"
            value="0x2"/>
      <enum description="ISF flag and DMA request on either edge." name="DMA_BOTH"
            value="0x3"/>
      <enum description="ISF flag and Interrupt when logic 0." name="INT_ZERO" value="0x8"/>
      <enum description="ISF flag and Interrupt on rising-edge." name="INT_RISING"
            value="0x9"/>
      <enum description="ISF flag and Interrupt on falling-edge." name="INT_FALLING"
            value="0xa"/>
      <enum description="ISF flag and Interrupt on either edge." name="INT_BOTH"
            value="0xb"/>
      <enum description="ISF flag and Interrupt when logic 1." name="INT_ONE" value="0xc"/>
   </enumeration>
   <enumeration id="d1e50230">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50322">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50368">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50414">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50460">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50507">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50553">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50599">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50645">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50691">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50737">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50784">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50830">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50876">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50922">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e50968">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51014">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51106">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51152">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51198">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51244">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51291">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51337">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51383">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51429">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51475">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51521">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51568">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51614">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51660">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51706">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51752">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51798">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="GPWE_0"
            value="0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="GPWE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51875">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51924">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e51973">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52022">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52071">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52121">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52170">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52219">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52268">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52317">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52366">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52416">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52465">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52514">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52563">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52612">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52661">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52711">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52760">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52809">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52858">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52907">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e52956">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53006">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53055">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53104">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53153">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53202">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53251">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53301">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53350">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53399">
      <enum description="Configured interrupt is not detected." name="NOT_DETECTED"
            value="0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="DETECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53473">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53519">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53565">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53611">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53657">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53704">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53750">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53796">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53842">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53888">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53934">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e53981">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54027">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54073">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54119">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54165">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54211">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54258">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54304">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54350">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54396">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54442">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54488">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54535">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54581">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54627">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54673">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54719">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54765">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54812">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54858">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54904">
      <enum description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."
            name="DISABLED"
            value="0"/>
      <enum description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e54979">
      <enum description="Digital filters are clocked by the bus clock." name="BUS"
            value="0"/>
      <enum description="Digital filters are clocked by the LPO clock." name="LPO"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e55303">
      <enum description="Watchdog disabled in chip stop mode." name="STOP_0" value="0"/>
      <enum description="Watchdog enabled in chip stop mode." name="STOP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e55349">
      <enum description="Watchdog disabled in chip wait mode." name="WAIT_0" value="0"/>
      <enum description="Watchdog enabled in chip wait mode." name="WAIT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e55395">
      <enum description="Watchdog disabled in chip debug mode." name="DBG_0" value="0"/>
      <enum description="Watchdog enabled in chip debug mode." name="DBG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e55441">
      <enum description="Watchdog test mode disabled." name="TST_0" value="0"/>
      <enum description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode."
            name="TST_1"
            value="0x1"/>
      <enum description="Watchdog test mode enabled, only the low byte is used. CNT[CNTLOW] is compared with TOVAL[TOVALLOW]."
            name="TST_2"
            value="0x2"/>
      <enum description="Watchdog test mode enabled, only the high byte is used. CNT[CNTHIGH] is compared with TOVAL[TOVALHIGH]."
            name="TST_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e55511">
      <enum description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset."
            name="UPDATE_0"
            value="0"/>
      <enum description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence."
            name="UPDATE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e55558">
      <enum description="Watchdog interrupts are disabled. Watchdog resets are not delayed."
            name="INT_0"
            value="0"/>
      <enum description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch."
            name="INT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e55604">
      <enum description="Watchdog disabled." name="EN_0" value="0"/>
      <enum description="Watchdog enabled." name="EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e55650">
      <enum description="Bus clock" name="CLK_0" value="0"/>
      <enum description="LPO clock" name="CLK_1" value="0x1"/>
      <enum description="System oscillator clock (SOSC, from SCG)" name="CLK_2" value="0x2"/>
      <enum description="Slow internal reference clock (SIRC, from SCG)" name="CLK_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e55720">
      <enum description="Reconfiguring WDOG." name="RCS_0" value="0"/>
      <enum description="Reconfiguration is successful." name="RCS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e55766">
      <enum description="WDOG is locked." name="ULK_0" value="0"/>
      <enum description="WDOG is unlocked." name="ULK_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e55812">
      <enum description="256 prescaler disabled." name="PRES_0" value="0"/>
      <enum description="256 prescaler enabled." name="PRES_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e55859">
      <enum description="Disables support for 32-bit refresh/unlock command write words. Only 16-bit or 8-bit is supported."
            name="CMD32EN_0"
            value="0"/>
      <enum description="Enables support for 32-bit refresh/unlock command write words. 16-bit or 8-bit is NOT supported."
            name="CMD32EN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e55908">
      <enum description="No interrupt occurred." name="FLG_0" value="0"/>
      <enum description="An interrupt occurred." name="FLG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e55954">
      <enum description="Window mode disabled." name="WIN_0" value="0"/>
      <enum description="Window mode enabled." name="WIN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e56263">
      <enum description="PWT counter no overflow." name="PWTOV_0" value="0"/>
      <enum description="PWT counter runs from 0xFFFF to 0x0000." name="PWTOV_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e56309">
      <enum description="PWT pulse width register(s) is not up-to-date." name="PWTRDY_0"
            value="0"/>
      <enum description="PWT pulse width register(s) has been updated." name="PWTRDY_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e56355">
      <enum description="Do not load the first counter values to corresponding registers"
            name="FCTLE_0"
            value="0"/>
      <enum description="Load the first coutner value to corresponding registers depended by the PWTIN level"
            name="FCTLE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e56401">
      <enum description="No action taken." name="PWTSR_0" value="0"/>
      <enum description="Writing 1 to this field will perform soft reset to PWT."
            name="PWTSR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e56447">
      <enum description="Disable PWT to generate interrupt when PWTOV is set."
            name="POVIE_0"
            value="0"/>
      <enum description="Enable PWT to generate interrupt when PWTOV is set."
            name="POVIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e56494">
      <enum description="Disable PWT to generate interrupt when PWTRDY is set."
            name="PRDYIE_0"
            value="0"/>
      <enum description="Enable PWT to generate interrupt when PWTRDY is set."
            name="PRDYIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e56540">
      <enum description="Disables the PWT to generate interrupt." name="PWTIE_0" value="0"/>
      <enum description="Enables the PWT to generate interrupt." name="PWTIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e56586">
      <enum description="The PWT is disabled." name="PWTEN_0" value="0"/>
      <enum description="The PWT is enabled." name="PWTEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e56660">
      <enum description="Clock divided by 1." name="PRE_0" value="0"/>
      <enum description="Clock divided by 2." name="PRE_1" value="0x1"/>
      <enum description="Clock divided by 4." name="PRE_2" value="0x2"/>
      <enum description="Clock divided by 8." name="PRE_3" value="0x3"/>
      <enum description="Clock divided by 16." name="PRE_4" value="0x4"/>
      <enum description="Clock divided by 32." name="PRE_5" value="0x5"/>
      <enum description="Clock divided by 64." name="PRE_6" value="0x6"/>
      <enum description="Clock divided by 128." name="PRE_7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e56800">
      <enum description="The selected PWTIN hasn't changed its original states from last time."
            name="TGL_0"
            value="0"/>
      <enum description="The selected PWTIN has toggled its states." name="TGL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e56846">
      <enum description="PWTIN[0] is enabled." name="PINSEL_0" value="0"/>
      <enum description="PWTIN[1] is enabled." name="PINSEL_1" value="0x1"/>
      <enum description="PWTIN[2] enabled." name="PINSEL_2" value="0x2"/>
      <enum description="PWTIN[3] enabled." name="PINSEL_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e56916">
      <enum description="BUS_CLK is selected as the clock source of PWT counter."
            name="PCLKS_0"
            value="0"/>
      <enum description="Alternative clock is selected as the clock source of PWT counter."
            name="PCLKS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e57310">
      <enum description="Standard features implemented." name="FEATURE_0" value="0"/>
      <enum description="Supports state, logic and parallel modes." name="FEATURE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e57520">
      <enum description="FlexIO module is disabled." name="FLEXEN_0" value="0"/>
      <enum description="FlexIO module is enabled." name="FLEXEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e57566">
      <enum description="Software reset is disabled" name="SWRST_0" value="0"/>
      <enum description="Software reset is enabled, all FlexIO registers except the Control Register are reset."
            name="SWRST_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e57612">
      <enum description="Configures for normal register accesses to FlexIO"
            name="FASTACC_0"
            value="0"/>
      <enum description="Configures for fast register accesses to FlexIO" name="FASTACC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e57658">
      <enum description="FlexIO is disabled in debug modes." name="DBGE_0" value="0"/>
      <enum description="FlexIO is enabled in debug modes" name="DBGE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e57704">
      <enum description="FlexIO enabled in Doze modes." name="DOZEN_0" value="0"/>
      <enum description="FlexIO disabled in Doze modes." name="DOZEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e57827">
      <enum description="Status flag is clear" name="SSF_0" value="0"/>
      <enum description="Status flag is set" name="SSF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e57905">
      <enum description="Shifter Error Flag is clear" name="SEF_0" value="0"/>
      <enum description="Shifter Error Flag is set" name="SEF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e57982">
      <enum description="Timer Status Flag is clear" name="TSF_0" value="0"/>
      <enum description="Timer Status Flag is set" name="TSF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e58056">
      <enum description="Shifter Status Flag interrupt disabled" name="SSIE_0" value="0"/>
      <enum description="Shifter Status Flag interrupt enabled" name="SSIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e58130">
      <enum description="Shifter Error Flag interrupt disabled" name="SEIE_0" value="0"/>
      <enum description="Shifter Error Flag interrupt enabled" name="SEIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e58204">
      <enum description="Timer Status Flag interrupt is disabled" name="TEIE_0" value="0"/>
      <enum description="Timer Status Flag interrupt is enabled" name="TEIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e58278">
      <enum description="Shifter Status Flag DMA request is disabled" name="SSDE_0"
            value="0"/>
      <enum description="Shifter Status Flag DMA request is enabled" name="SSDE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e58362">
      <enum description="Disabled." name="SMOD_0" value="0"/>
      <enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer."
            name="SMOD_1"
            value="0x1"/>
      <enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer."
            name="SMOD_2"
            value="0x2"/>
      <enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer."
            name="SMOD_4"
            value="0x4"/>
      <enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents."
            name="SMOD_5"
            value="0x5"/>
   </enumeration>
   <enumeration id="d1e58444">
      <enum description="Pin is active high" name="PINPOL_0" value="0"/>
      <enum description="Pin is active low" name="PINPOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e58508">
      <enum description="Shifter pin output disabled" name="PINCFG_0" value="0"/>
      <enum description="Shifter pin open drain or bidirectional output enable"
            name="PINCFG_1"
            value="0x1"/>
      <enum description="Shifter pin bidirectional output data" name="PINCFG_2" value="0x2"/>
      <enum description="Shifter pin output" name="PINCFG_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e58578">
      <enum description="Shift on posedge of Shift clock" name="TIMPOL_0" value="0"/>
      <enum description="Shift on negedge of Shift clock" name="TIMPOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e58680">
      <enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable"
            name="SSTART_0"
            value="0"/>
      <enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift"
            name="SSTART_1"
            value="0x1"/>
      <enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0"
            name="SSTART_2"
            value="0x2"/>
      <enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1"
            name="SSTART_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e58750">
      <enum description="Stop bit disabled for transmitter/receiver/match store"
            name="SSTOP_0"
            value="0"/>
      <enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0"
            name="SSTOP_2"
            value="0x2"/>
      <enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1"
            name="SSTOP_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e58808">
      <enum description="Pin" name="INSRC_0" value="0"/>
      <enum description="Shifter N+1 Output" name="INSRC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e59112">
      <enum description="Timer Disabled." name="TIMOD_0" value="0"/>
      <enum description="Dual 8-bit counters baud/bit mode." name="TIMOD_1" value="0x1"/>
      <enum description="Dual 8-bit counters PWM mode." name="TIMOD_2" value="0x2"/>
      <enum description="Single 16-bit counter mode." name="TIMOD_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e59182">
      <enum description="Pin is active high" name="PINPOL_0" value="0"/>
      <enum description="Pin is active low" name="PINPOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e59246">
      <enum description="Timer pin output disabled" name="PINCFG_0" value="0"/>
      <enum description="Timer pin open drain or bidirectional output enable"
            name="PINCFG_1"
            value="0x1"/>
      <enum description="Timer pin bidirectional output data" name="PINCFG_2" value="0x2"/>
      <enum description="Timer pin output" name="PINCFG_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e59316">
      <enum description="External trigger selected" name="TRGSRC_0" value="0"/>
      <enum description="Internal trigger selected" name="TRGSRC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e59363">
      <enum description="Trigger active high" name="TRGPOL_0" value="0"/>
      <enum description="Trigger active low" name="TRGPOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e59464">
      <enum description="Start bit disabled" name="TSTART_0" value="0"/>
      <enum description="Start bit enabled" name="TSTART_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e59510">
      <enum description="Stop bit disabled" name="TSTOP_0" value="0"/>
      <enum description="Stop bit is enabled on timer compare" name="TSTOP_1" value="0x1"/>
      <enum description="Stop bit is enabled on timer disable" name="TSTOP_2" value="0x2"/>
      <enum description="Stop bit is enabled on timer compare and timer disable"
            name="TSTOP_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e59580">
      <enum description="Timer always enabled" name="TIMENA_0" value="0"/>
      <enum description="Timer enabled on Timer N-1 enable" name="TIMENA_1" value="0x1"/>
      <enum description="Timer enabled on Trigger high" name="TIMENA_2" value="0x2"/>
      <enum description="Timer enabled on Trigger high and Pin high" name="TIMENA_3"
            value="0x3"/>
      <enum description="Timer enabled on Pin rising edge" name="TIMENA_4" value="0x4"/>
      <enum description="Timer enabled on Pin rising edge and Trigger high" name="TIMENA_5"
            value="0x5"/>
      <enum description="Timer enabled on Trigger rising edge" name="TIMENA_6" value="0x6"/>
      <enum description="Timer enabled on Trigger rising or falling edge" name="TIMENA_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e59699">
      <enum description="Timer never disabled" name="TIMDIS_0" value="0"/>
      <enum description="Timer disabled on Timer N-1 disable" name="TIMDIS_1" value="0x1"/>
      <enum description="Timer disabled on Timer compare" name="TIMDIS_2" value="0x2"/>
      <enum description="Timer disabled on Timer compare and Trigger Low" name="TIMDIS_3"
            value="0x3"/>
      <enum description="Timer disabled on Pin rising or falling edge" name="TIMDIS_4"
            value="0x4"/>
      <enum description="Timer disabled on Pin rising or falling edge provided Trigger is high"
            name="TIMDIS_5"
            value="0x5"/>
      <enum description="Timer disabled on Trigger falling edge" name="TIMDIS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e59806">
      <enum description="Timer never reset" name="TIMRST_0" value="0"/>
      <enum description="Timer reset on Timer Pin equal to Timer Output" name="TIMRST_2"
            value="0x2"/>
      <enum description="Timer reset on Timer Trigger equal to Timer Output"
            name="TIMRST_3"
            value="0x3"/>
      <enum description="Timer reset on Timer Pin rising edge" name="TIMRST_4" value="0x4"/>
      <enum description="Timer reset on Trigger rising edge" name="TIMRST_6" value="0x6"/>
      <enum description="Timer reset on Trigger rising or falling edge" name="TIMRST_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e59902">
      <enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output."
            name="TIMDEC_0"
            value="0"/>
      <enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output."
            name="TIMDEC_1"
            value="0x1"/>
      <enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input."
            name="TIMDEC_2"
            value="0x2"/>
      <enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input."
            name="TIMDEC_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e59972">
      <enum description="Timer output is logic one when enabled and is not affected by timer reset"
            name="TIMOUT_0"
            value="0"/>
      <enum description="Timer output is logic zero when enabled and is not affected by timer reset"
            name="TIMOUT_1"
            value="0x1"/>
      <enum description="Timer output is logic one when enabled and on timer reset"
            name="TIMOUT_2"
            value="0x2"/>
      <enum description="Timer output is logic zero when enabled and on timer reset"
            name="TIMOUT_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e60159">
      <enum description="Bypass mode. RTC oscillator selects the external 32k clock."
            name="EXTERNAL"
            value="0"/>
      <enum description="Crystal mode." name="CRYSTAL" value="0x1"/>
   </enumeration>
   <enumeration id="d1e60205">
      <enum description="RTC 32k oscillator is unstable now and no clock will go out of the block."
            name="STABLE"
            value="0"/>
      <enum description="RTC 32k oscillator is stable." name="UNSTABLE" value="0x1"/>
   </enumeration>
   <enumeration id="d1e60251">
      <enum description="Oscillator is disabled regardless the state of ROSCEN."
            name="DISABLE"
            value="0"/>
      <enum description="Oscillator is enabled in Stop mode when ROSCEN is set."
            name="ENABLE"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e60297">
      <enum description="Oscillator is disabled." name="DISABLE" value="0"/>
      <enum description="Oscillator is enabled." name="ENABLE" value="0x1"/>
   </enumeration>
   <enumeration id="d1e60802">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e60948">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e61094">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e61240">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e61386">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e61533">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e61625">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e61717">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e61809">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e61901">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e62047">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e62194">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e62340">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e62486">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e62578">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e62670">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e62762">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e62909">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63055">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63147">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63239">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63331">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63423">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63516">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63608">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63700">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63792">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e63969">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e64115">
      <enum description="Register can be written." name="LK_0" value="0"/>
      <enum description="Register cannot be written until the next system Reset."
            name="LK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e64342">
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
   </enumeration>
   <enumeration id="d1e64449">
      <enum description="Divide-by-1" name="DIVBUS_0" value="0"/>
      <enum description="Divide-by-2" name="DIVBUS_1" value="0x1"/>
      <enum description="Divide-by-3" name="DIVBUS_2" value="0x2"/>
      <enum description="Divide-by-4" name="DIVBUS_3" value="0x3"/>
      <enum description="Divide-by-5" name="DIVBUS_4" value="0x4"/>
      <enum description="Divide-by-6" name="DIVBUS_5" value="0x5"/>
      <enum description="Divide-by-7" name="DIVBUS_6" value="0x6"/>
      <enum description="Divide-by-8" name="DIVBUS_7" value="0x7"/>
      <enum description="Divide-by-9" name="DIVBUS_8" value="0x8"/>
      <enum description="Divide-by-10" name="DIVBUS_9" value="0x9"/>
      <enum description="Divide-by-11" name="DIVBUS_10" value="0xa"/>
      <enum description="Divide-by-12" name="DIVBUS_11" value="0xb"/>
      <enum description="Divide-by-13" name="DIVBUS_12" value="0xc"/>
      <enum description="Divide-by-14" name="DIVBUS_13" value="0xd"/>
      <enum description="Divide-by-15" name="DIVBUS_14" value="0xe"/>
      <enum description="Divide-by-16" name="DIVBUS_15" value="0xf"/>
   </enumeration>
   <enumeration id="d1e64665">
      <enum description="Divide-by-1" name="DIV1" value="0"/>
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
      <enum description="Divide-by-9" name="DIV9" value="0x8"/>
      <enum description="Divide-by-10" name="DIV10" value="0x9"/>
      <enum description="Divide-by-11" name="DIV11" value="0xa"/>
      <enum description="Divide-by-12" name="DIV12" value="0xb"/>
      <enum description="Divide-by-13" name="DIV13" value="0xc"/>
      <enum description="Divide-by-14" name="DIV14" value="0xd"/>
      <enum description="Divide-by-15" name="DIV15" value="0xe"/>
      <enum description="Divide-by-16" name="DIV16" value="0xf"/>
   </enumeration>
   <enumeration id="d1e64881">
      <enum description="System OSC (SOSC_CLK)" name="SOCS" value="0x1"/>
      <enum description="Slow IRC (SIRC_CLK)" name="SIRC" value="0x2"/>
      <enum description="Fast IRC (FIRC_CLK)" name="FIRC" value="0x3"/>
      <enum description="System PLL (SPLL_CLK)" name="PLL" value="0x6"/>
   </enumeration>
   <enumeration id="d1e64979">
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
   </enumeration>
   <enumeration id="d1e65086">
      <enum description="Divide-by-1" name="DIV1" value="0"/>
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
      <enum description="Divide-by-9" name="DIV9" value="0x8"/>
      <enum description="Divide-by-10" name="DIV10" value="0x9"/>
      <enum description="Divide-by-11" name="DIV11" value="0xa"/>
      <enum description="Divide-by-12" name="DIV12" value="0xb"/>
      <enum description="Divide-by-13" name="DIV13" value="0xc"/>
      <enum description="Divide-by-14" name="DIV14" value="0xd"/>
      <enum description="Divide-by-15" name="DIV15" value="0xe"/>
      <enum description="Divide-by-16" name="DIV16" value="0xf"/>
   </enumeration>
   <enumeration id="d1e65302">
      <enum description="Divide-by-1" name="DIV1" value="0"/>
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
      <enum description="Divide-by-9" name="DIV9" value="0x8"/>
      <enum description="Divide-by-10" name="DIV10" value="0x9"/>
      <enum description="Divide-by-11" name="DIV11" value="0xa"/>
      <enum description="Divide-by-12" name="DIV12" value="0xb"/>
      <enum description="Divide-by-13" name="DIV13" value="0xc"/>
      <enum description="Divide-by-14" name="DIV14" value="0xd"/>
      <enum description="Divide-by-15" name="DIV15" value="0xe"/>
      <enum description="Divide-by-16" name="DIV16" value="0xf"/>
   </enumeration>
   <enumeration id="d1e65518">
      <enum description="System OSC (SOSC_CLK)" name="SOCS" value="0x1"/>
      <enum description="Slow IRC (SIRC_CLK)" name="SIRC" value="0x2"/>
      <enum description="Fast IRC (FIRC_CLK)" name="FIRC" value="0x3"/>
      <enum description="System PLL (SPLL_CLK)" name="SPLL" value="0x6"/>
   </enumeration>
   <enumeration id="d1e65616">
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
   </enumeration>
   <enumeration id="d1e65723">
      <enum description="Divide-by-1" name="DIV1" value="0"/>
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
      <enum description="Divide-by-9" name="DIV9" value="0x8"/>
      <enum description="Divide-by-10" name="DIV10" value="0x9"/>
      <enum description="Divide-by-11" name="DIV11" value="0xa"/>
      <enum description="Divide-by-12" name="DIV12" value="0xb"/>
      <enum description="Divide-by-13" name="DIV13" value="0xc"/>
      <enum description="Divide-by-14" name="DIV14" value="0xd"/>
      <enum description="Divide-by-15" name="DIV15" value="0xe"/>
      <enum description="Divide-by-16" name="DIV16" value="0xf"/>
   </enumeration>
   <enumeration id="d1e65939">
      <enum description="Divide-by-1" name="DIV1" value="0"/>
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
      <enum description="Divide-by-9" name="DIV9" value="0x8"/>
      <enum description="Divide-by-10" name="DIV10" value="0x9"/>
      <enum description="Divide-by-11" name="DIV11" value="0xa"/>
      <enum description="Divide-by-12" name="DIV12" value="0xb"/>
      <enum description="Divide-by-13" name="DIV13" value="0xc"/>
      <enum description="Divide-by-14" name="DIV14" value="0xd"/>
      <enum description="Divide-by-15" name="DIV15" value="0xe"/>
      <enum description="Divide-by-16" name="DIV16" value="0xf"/>
   </enumeration>
   <enumeration id="d1e66155">
      <enum description="System OSC (SOSC_CLK)" name="SOCS" value="0x1"/>
      <enum description="Slow IRC (SIRC_CLK)" name="SIRC" value="0x2"/>
   </enumeration>
   <enumeration id="d1e66230">
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
   </enumeration>
   <enumeration id="d1e66337">
      <enum description="Divide-by-1" name="DIV1" value="0"/>
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
      <enum description="Divide-by-9" name="DIV9" value="0x8"/>
      <enum description="Divide-by-10" name="DIV10" value="0x9"/>
      <enum description="Divide-by-11" name="DIV11" value="0xa"/>
      <enum description="Divide-by-12" name="DIV12" value="0xb"/>
      <enum description="Divide-by-13" name="DIV13" value="0xc"/>
      <enum description="Divide-by-14" name="DIV14" value="0xd"/>
      <enum description="Divide-by-15" name="DIV15" value="0xe"/>
      <enum description="Divide-by-16" name="DIV16" value="0xf"/>
   </enumeration>
   <enumeration id="d1e66553">
      <enum description="Divide-by-1" name="DIV1" value="0"/>
      <enum description="Divide-by-2" name="DIV2" value="0x1"/>
      <enum description="Divide-by-3" name="DIV3" value="0x2"/>
      <enum description="Divide-by-4" name="DIV4" value="0x3"/>
      <enum description="Divide-by-5" name="DIV5" value="0x4"/>
      <enum description="Divide-by-6" name="DIV6" value="0x5"/>
      <enum description="Divide-by-7" name="DIV7" value="0x6"/>
      <enum description="Divide-by-8" name="DIV8" value="0x7"/>
      <enum description="Divide-by-9" name="DIV9" value="0x8"/>
      <enum description="Divide-by-10" name="DIV10" value="0x9"/>
      <enum description="Divide-by-11" name="DIV11" value="0xa"/>
      <enum description="Divide-by-12" name="DIV12" value="0xb"/>
      <enum description="Divide-by-13" name="DIV13" value="0xc"/>
      <enum description="Divide-by-14" name="DIV14" value="0xd"/>
      <enum description="Divide-by-15" name="DIV15" value="0xe"/>
      <enum description="Divide-by-16" name="DIV16" value="0xf"/>
   </enumeration>
   <enumeration id="d1e66769">
      <enum description="System OSC (SOSC_CLK)" name="SOCS" value="0x1"/>
      <enum description="Slow IRC (SIRC_CLK)" name="SIRC" value="0x2"/>
      <enum description="Fast IRC (FIRC_CLK)" name="FIRC" value="0x3"/>
      <enum description="System PLL (SPLL_CLK)" name="PLL" value="0x6"/>
   </enumeration>
   <enumeration id="d1e66867">
      <enum description="SCG SLOW Clock" name="SLOW" value="0"/>
      <enum description="System OSC (SOSC_CLK)" name="SOCS" value="0x1"/>
      <enum description="Slow IRC (SIRC_CLK)" name="SIRC" value="0x2"/>
      <enum description="Fast IRC (FIRC_CLK)" name="FIRC" value="0x3"/>
      <enum description="System PLL (SPLL_CLK)" name="PLL" value="0x6"/>
   </enumeration>
   <enumeration id="d1e66977">
      <enum description="System OSC is disabled" name="DISABLED" value="0"/>
      <enum description="System OSC is enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e67023">
      <enum description="System OSC is disabled in Stop modes" name="DISABLED" value="0"/>
      <enum description="System OSC is enabled in Stop modes if SOSCEN=1." name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e67069">
      <enum description="System OSC is disabled in VLP modes" name="DISABLED" value="0"/>
      <enum description="System OSC is enabled in VLP modes" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e67115">
      <enum description="System OSC 3V ERCLK output clock is disabled." name="DISABLED"
            value="0"/>
      <enum description="System OSC 3V ERCLK output clock is enabled when SYSOSC is enabled."
            name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e67161">
      <enum description="System OSC Clock Monitor is disabled" name="DISABLED" value="0"/>
      <enum description="System OSC Clock Monitor is enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e67208">
      <enum description="Clock Monitor generates interrupt when error detected" name="IRQ"
            value="0"/>
      <enum description="Clock Monitor generates reset when error detected" name="RESET"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e67254">
      <enum description="This Control Status Register can be written." name="WRITEABLE"
            value="0"/>
      <enum description="This Control Status Register cannot be written." name="PROTECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e67300">
      <enum description="System OSC is not enabled or clock is not valid" name="INVALID"
            value="0"/>
      <enum description="System OSC is enabled and output clock is valid" name="VALID"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e67346">
      <enum description="System OSC is not the system clock source" name="NOT_SYSTEM"
            value="0"/>
      <enum description="System OSC is the system clock source" name="SYSTEM" value="0x1"/>
   </enumeration>
   <enumeration id="d1e67395">
      <enum description="System OSC Clock Monitor is disabled or has not detected an error"
            name="NOT_ERROR"
            value="0"/>
      <enum description="System OSC Clock Monitor is enabled and detected an error"
            name="ERROR"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e67469">
      <enum description="Output disabled" name="DISABLED" value="0"/>
      <enum description="Divide by 1" name="DIV1" value="0x1"/>
      <enum description="Divide by 2" name="DIV2" value="0x2"/>
      <enum description="Divide by 4" name="DIV4" value="0x3"/>
      <enum description="Divide by 8" name="DIV8" value="0x4"/>
      <enum description="Divide by 16" name="DIV16" value="0x5"/>
      <enum description="Divide by 32" name="DIV32" value="0x6"/>
      <enum description="Divide by 64" name="DIV64" value="0x7"/>
   </enumeration>
   <enumeration id="d1e67588">
      <enum description="Output disabled" name="DISABLED" value="0"/>
      <enum description="Divide by 1" name="DIV1" value="0x1"/>
      <enum description="Divide by 2" name="DIV2" value="0x2"/>
      <enum description="Divide by 4" name="DIV4" value="0x3"/>
      <enum description="Divide by 8" name="DIV8" value="0x4"/>
      <enum description="Divide by 16" name="DIV16" value="0x5"/>
      <enum description="Divide by 32" name="DIV32" value="0x6"/>
      <enum description="Divide by 64" name="DIV64" value="0x7"/>
   </enumeration>
   <enumeration id="d1e67735">
      <enum description="External reference clock selected" name="ERC" value="0"/>
      <enum description="Internal crystal oscillator of OSC requested." name="OSC"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e67781">
      <enum description="Configure crystal oscillator for low-power operation"
            name="LOW_POWER"
            value="0"/>
      <enum description="Configure crystal oscillator for high-gain operation"
            name="HIGH_GAIN"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e67827">
      <enum description="Low frequency range selected for the crystal oscillator of 32 kHz to 40 kHz."
            name="LOW"
            value="0x1"/>
      <enum description="Medium frequency range selected for the crytstal oscillator of 1 Mhz to 8 Mhz."
            name="MEDIUM"
            value="0x2"/>
      <enum description="High frequency range selected for the crystal oscillator of 8 Mhz to 32 Mhz."
            name="HIGH"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e67913">
      <enum description="Slow IRC is disabled" name="DISABLED" value="0"/>
      <enum description="Slow IRC is enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e67959">
      <enum description="Slow IRC is disabled in supported Stop modes" name="DISABLED"
            value="0"/>
      <enum description="Slow IRC is enabled in supported Stop modes" name="ENABLED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e68005">
      <enum description="Slow IRC is disabled in VLP modes" name="DISABLED" value="0"/>
      <enum description="Slow IRC is enabled in VLP modes" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68051">
      <enum description="Control Status Register can be written." name="WRITEABLE"
            value="0"/>
      <enum description="Control Status Register cannot be written." name="PROTECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e68097">
      <enum description="Slow IRC is not enabled or clock is not valid" name="INVALID"
            value="0"/>
      <enum description="Slow IRC is enabled and output clock is valid" name="VALID"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e68144">
      <enum description="Slow IRC is not the system clock source" name="NOT_SYSTEM"
            value="0"/>
      <enum description="Slow IRC is the system clock source" name="SYSTEM" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68219">
      <enum description="Output disabled" name="DISABLED" value="0"/>
      <enum description="Divide by 1" name="DIV1" value="0x1"/>
      <enum description="Divide by 2" name="DIV2" value="0x2"/>
      <enum description="Divide by 4" name="DIV4" value="0x3"/>
      <enum description="Divide by 8" name="DIV8" value="0x4"/>
      <enum description="Divide by 16" name="DIV16" value="0x5"/>
      <enum description="Divide by 32" name="DIV32" value="0x6"/>
      <enum description="Divide by 64" name="DIV64" value="0x7"/>
   </enumeration>
   <enumeration id="d1e68338">
      <enum description="Output disabled" name="DISABLED" value="0"/>
      <enum description="Divide by 1" name="DIV1" value="0x1"/>
      <enum description="Divide by 2" name="DIV2" value="0x2"/>
      <enum description="Divide by 4" name="DIV4" value="0x3"/>
      <enum description="Divide by 8" name="DIV8" value="0x4"/>
      <enum description="Divide by 16" name="DIV16" value="0x5"/>
      <enum description="Divide by 32" name="DIV32" value="0x6"/>
      <enum description="Divide by 64" name="DIV64" value="0x7"/>
   </enumeration>
   <enumeration id="d1e68485">
      <enum description="Slow IRC low range clock (2 MHz)" name="LOW" value="0"/>
      <enum description="Slow IRC high range clock (8 MHz )" name="HIGH" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68559">
      <enum description="Fast IRC is disabled" name="DISABLED" value="0"/>
      <enum description="Fast IRC is enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68605">
      <enum description="Fast IRC is disabled in Stop modes. When selected as the reference clock to the System PLL and if the System PLL is enabled in STOP mode, the Fast IRC will stay enabled even if FIRCSTEN=0."
            name="DISABLED"
            value="0"/>
      <enum description="Fast IRC is enabled in Stop modes" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68651">
      <enum description="Fast IRC is disabled in VLP modes" name="DISABLED" value="0"/>
      <enum description="Fast IRC is enabled in VLP modes" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68697">
      <enum description="Fast IRC Regulator is enabled." name="DISABLED" value="0"/>
      <enum description="Fast IRC Regulator is disabled." name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68743">
      <enum description="Disable trimming Fast IRC to an external clock source"
            name="DISABLE"
            value="0"/>
      <enum description="Enable trimming Fast IRC to an external clock source"
            name="ENABLE"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e68790">
      <enum description="Disable Fast IRC trimming updates" name="DISABLE" value="0"/>
      <enum description="Enable Fast IRC trimming updates" name="ENABLE" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68836">
      <enum description="Control Status Register can be written." name="WRITEABLE"
            value="0"/>
      <enum description="Control Status Register cannot be written." name="PROTECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e68882">
      <enum description="Fast IRC is not enabled or clock is not valid." name="INVALID"
            value="0"/>
      <enum description="Fast IRC is enabled and output clock is valid. The clock is valid once there is an output clock from the FIRC analog."
            name="VALID"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e68928">
      <enum description="Fast IRC is not the system clock source" name="NOT_SYSTEM"
            value="0"/>
      <enum description="Fast IRC is the system clock source" name="SYSTEM" value="0x1"/>
   </enumeration>
   <enumeration id="d1e68977">
      <enum description="Error not detected with the Fast IRC trimming." name="NOT_ERROR"
            value="0"/>
      <enum description="Error detected with the Fast IRC trimming." name="ERROR"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e69051">
      <enum description="Output disabled" name="DISABLED" value="0"/>
      <enum description="Divide by 1" name="DIV1" value="0x1"/>
      <enum description="Divide by 2" name="DIV2" value="0x2"/>
      <enum description="Divide by 4" name="DIV4" value="0x3"/>
      <enum description="Divide by 8" name="DIV8" value="0x4"/>
      <enum description="Divide by 16" name="DIV16" value="0x5"/>
      <enum description="Divide by 32" name="DIV32" value="0x6"/>
      <enum description="Divide by 64" name="DIV64" value="0x7"/>
   </enumeration>
   <enumeration id="d1e69170">
      <enum description="Output disabled" name="DISABLED" value="0"/>
      <enum description="Divide by 1" name="DIV1" value="0x1"/>
      <enum description="Divide by 2" name="DIV2" value="0x2"/>
      <enum description="Divide by 4" name="DIV4" value="0x3"/>
      <enum description="Divide by 8" name="DIV8" value="0x4"/>
      <enum description="Divide by 16" name="DIV16" value="0x5"/>
      <enum description="Divide by 32" name="DIV32" value="0x6"/>
      <enum description="Divide by 64" name="DIV64" value="0x7"/>
   </enumeration>
   <enumeration id="d1e69317">
      <enum description="Fast IRC is trimmed to 48 MHz" name="F48MHZ" value="0"/>
      <enum description="Fast IRC is trimmed to 52 MHz" name="F52MHZ" value="0x1"/>
      <enum description="Fast IRC is trimmed to 56 MHz" name="F56MHZ" value="0x2"/>
      <enum description="Fast IRC is trimmed to 60 MHz" name="F60MHZ" value="0x3"/>
   </enumeration>
   <enumeration id="d1e69415">
      <enum description="System OSC" name="SOCS" value="0x2"/>
   </enumeration>
   <enumeration id="d1e69449">
      <enum description="Divide by 1" name="DIV1" value="0"/>
      <enum description="Divide by 128" name="DIV128" value="0x1"/>
      <enum description="Divide by 256" name="DIV256" value="0x2"/>
      <enum description="Divide by 512" name="DIV512" value="0x3"/>
      <enum description="Divide by 1024" name="DIV1024" value="0x4"/>
      <enum description="Divide by 2048" name="DIV2048" value="0x5"/>
   </enumeration>
   <enumeration id="d1e69637">
      <enum description="System PLL is disabled" name="DISABLED" value="0"/>
      <enum description="System PLL is enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e69683">
      <enum description="System PLL is disabled in Stop modes" name="DISABLED" value="0"/>
      <enum description="System PLL is enabled in Stop modes" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e69729">
      <enum description="System PLL Clock Monitor is disabled" name="DISABLED" value="0"/>
      <enum description="System PLL Clock Monitor is enabled" name="ENABLED" value="0x1"/>
   </enumeration>
   <enumeration id="d1e69775">
      <enum description="Clock Monitor generates interrupt when error detected" name="IRQ"
            value="0"/>
      <enum description="Clock Monitor generates reset when error detected" name="RESET"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e69821">
      <enum description="Control Status Register can be written." name="WRITEABLE"
            value="0"/>
      <enum description="Control Status Register cannot be written." name="PROTECTED"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e69868">
      <enum description="System PLL is not enabled or clock is not valid" name="INVALID"
            value="0"/>
      <enum description="System PLL is enabled and output clock is valid" name="VALID"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e69914">
      <enum description="System PLL is not the system clock source" name="NOT_SYSTEM"
            value="0"/>
      <enum description="System PLL is the system clock source" name="SYSTEM" value="0x1"/>
   </enumeration>
   <enumeration id="d1e69963">
      <enum description="System PLL Clock Monitor is disabled or has not detected an error"
            name="NOT_ERROR"
            value="0"/>
      <enum description="System PLL Clock Monitor is enabled and detected an error. System PLL Clock Error flag will not set when System OSC is selected as its source and SOSCERR has set."
            name="ERROR"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e70037">
      <enum description="Clock disabled" name="DISABLED" value="0"/>
      <enum description="Divide by 1" name="DIV1" value="0x1"/>
      <enum description="Divide by 2" name="DIV2" value="0x2"/>
      <enum description="Divide by 4" name="DIV4" value="0x3"/>
      <enum description="Divide by 8" name="DIV8" value="0x4"/>
      <enum description="Divide by 16" name="DIV16" value="0x5"/>
      <enum description="Divide by 32" name="DIV32" value="0x6"/>
      <enum description="Divide by 64" name="DIV64" value="0x7"/>
   </enumeration>
   <enumeration id="d1e70156">
      <enum description="Clock disabled" name="DISABLED" value="0"/>
      <enum description="Divide by 1" name="DIV1" value="0x1"/>
      <enum description="Divide by 2" name="DIV2" value="0x2"/>
      <enum description="Divide by 4" name="DIV4" value="0x3"/>
      <enum description="Divide by 8" name="DIV8" value="0x4"/>
      <enum description="Divide by 16" name="DIV16" value="0x5"/>
      <enum description="Divide by 32" name="DIV32" value="0x6"/>
      <enum description="Divide by 64" name="DIV64" value="0x7"/>
   </enumeration>
   <enumeration id="d1e70303">
      <enum description="System OSC (SOSC)" name="SOCS" value="0"/>
      <enum description="Fast IRC (FIRC)" name="FIRC" value="0x1"/>
   </enumeration>
   <enumeration id="d1e70444">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e70490">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e70536">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e70610">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e70656">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e70702">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e70776">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e70822">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e70868">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e70942">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e70988">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71034">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71108">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e71154">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71200">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71275">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e71321">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71367">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71441">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e71523">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e71569">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71615">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71689">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e71771">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e71817">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71863">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e71937">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e72019">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e72065">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72111">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72185">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e72267">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e72313">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72359">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72433">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e72479">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72525">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72600">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e72646">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72692">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72766">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e72812">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72858">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e72932">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e72978">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e73024">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e73098">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e73180">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e73226">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e73272">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e73346">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e73428">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e73474">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e73520">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e73594">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e73676">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e73722">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e73768">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e73843">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e73925">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e73971">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74017">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74091">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e74173">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e74219">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74265">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74339">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e74421">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e74467">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74513">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74587">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e74633">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74679">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74753">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e74799">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74845">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e74919">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e75001">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e75047">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75093">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75168">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e75214">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75260">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75334">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e75380">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75426">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75500">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e75546">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75592">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75666">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e75712">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75758">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75832">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e75878">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75924">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e75998">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e76044">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76090">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76165">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e76247">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e76293">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76339">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76413">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e76459">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76505">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76579">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e76625">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76671">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76745">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e76827">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e76873">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76919">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e76993">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e77075">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e77121">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e77167">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e77241">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e77323">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e77369">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e77415">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e77490">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e77572">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e77618">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e77664">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e77738">
      <enum description="Clock is off (or test clock is enabled)." name="PCS_0" value="0"/>
      <enum description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)."
            name="PCS_1"
            value="0x1"/>
      <enum description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)."
            name="PCS_2"
            value="0x2"/>
      <enum description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)."
            name="PCS_3"
            value="0x3"/>
      <enum description="SCGPCLK System PLL clock(scg_spll_plat_clk)." name="PCS_6"
            value="0x6"/>
   </enumeration>
   <enumeration id="d1e77820">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e77866">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e77912">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e77986">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e78032">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78078">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78152">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e78198">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78244">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78318">
      <enum description="Peripheral is not being used." name="INUSE_0" value="0"/>
      <enum description="Peripheral is being used. Software cannot modify the existing clocking configuration."
            name="INUSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e78364">
      <enum description="Clock disabled" name="CGC_0" value="0"/>
      <enum description="Clock enabled" name="CGC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78410">
      <enum description="Peripheral is not present." name="PR_0" value="0"/>
      <enum description="Peripheral is present." name="PR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78530">
      <enum description="Master only with standard feature set." name="FEATURE_2"
            value="0x2"/>
      <enum description="Master and slave with standard feature set." name="FEATURE_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e78704">
      <enum description="Master logic is disabled." name="MEN_0" value="0"/>
      <enum description="Master logic is enabled." name="MEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78750">
      <enum description="Master logic is not reset." name="RST_0" value="0"/>
      <enum description="Master logic is reset." name="RST_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78796">
      <enum description="Master is enabled in Doze mode." name="DOZEN_0" value="0"/>
      <enum description="Master is disabled in Doze mode." name="DOZEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78842">
      <enum description="Master is disabled in debug mode." name="DBGEN_0" value="0"/>
      <enum description="Master is enabled in debug mode." name="DBGEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78888">
      <enum description="No effect." name="RTF_0" value="0"/>
      <enum description="Transmit FIFO is reset." name="RTF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e78935">
      <enum description="No effect." name="RRF_0" value="0"/>
      <enum description="Receive FIFO is reset." name="RRF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79009">
      <enum description="Transmit data not requested." name="TDF_0" value="0"/>
      <enum description="Transmit data is requested." name="TDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79055">
      <enum description="Receive Data is not ready." name="RDF_0" value="0"/>
      <enum description="Receive data is ready." name="RDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79104">
      <enum description="Master has not generated a STOP or Repeated START condition."
            name="EPF_0"
            value="0"/>
      <enum description="Master has generated a STOP or Repeated START condition."
            name="EPF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e79153">
      <enum description="Master has not generated a STOP condition." name="SDF_0" value="0"/>
      <enum description="Master has generated a STOP condition." name="SDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79202">
      <enum description="Unexpected NACK not detected." name="NDF_0" value="0"/>
      <enum description="Unexpected NACK was detected." name="NDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79252">
      <enum description="Master has not lost arbitration." name="ALF_0" value="0"/>
      <enum description="Master has lost arbitration." name="ALF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79301">
      <enum description="No error." name="FEF_0" value="0"/>
      <enum description="Master sending or receiving data without START condition."
            name="FEF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e79350">
      <enum description="Pin low timeout has not occurred or is disabled." name="PLTF_0"
            value="0"/>
      <enum description="Pin low timeout has occurred." name="PLTF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79399">
      <enum description="Have not received matching data." name="DMF_0" value="0"/>
      <enum description="Have received matching data." name="DMF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79445">
      <enum description="I2C Master is idle." name="MBF_0" value="0"/>
      <enum description="I2C Master is busy." name="MBF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79491">
      <enum description="I2C Bus is idle." name="BBF_0" value="0"/>
      <enum description="I2C Bus is busy." name="BBF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79565">
      <enum description="Interrupt disabled." name="TDIE_0" value="0"/>
      <enum description="Interrupt enabled" name="TDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79611">
      <enum description="Interrupt disabled." name="RDIE_0" value="0"/>
      <enum description="Interrupt enabled." name="RDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79657">
      <enum description="Interrupt disabled." name="EPIE_0" value="0"/>
      <enum description="Interrupt enabled." name="EPIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79703">
      <enum description="Interrupt disabled." name="SDIE_0" value="0"/>
      <enum description="Interrupt enabled." name="SDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79749">
      <enum description="Interrupt disabled." name="NDIE_0" value="0"/>
      <enum description="Interrupt enabled." name="NDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79796">
      <enum description="Interrupt disabled." name="ALIE_0" value="0"/>
      <enum description="Interrupt enabled." name="ALIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79842">
      <enum description="Interrupt disabled." name="FEIE_0" value="0"/>
      <enum description="Interrupt enabled." name="FEIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79888">
      <enum description="Interrupt disabled." name="PLTIE_0" value="0"/>
      <enum description="Interrupt enabled." name="PLTIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e79934">
      <enum description="Interrupt disabled." name="DMIE_0" value="0"/>
      <enum description="Interrupt enabled." name="DMIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e80009">
      <enum description="DMA request disabled." name="TDDE_0" value="0"/>
      <enum description="DMA request enabled" name="TDDE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e80055">
      <enum description="DMA request disabled." name="RDDE_0" value="0"/>
      <enum description="DMA request enabled." name="RDDE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e80129">
      <enum description="Host request input is disabled." name="HREN_0" value="0"/>
      <enum description="Host request input is enabled." name="HREN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e80175">
      <enum description="Active low." name="HRPOL_0" value="0"/>
      <enum description="Active high." name="HRPOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e80221">
      <enum description="Host request input is pin LPI2C_HREQ." name="HRSEL_0" value="0"/>
      <enum description="Host request input is input trigger." name="HRSEL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e80267">
      <enum description="Circular FIFO is disabled." name="CIRFIFO_0" value="0"/>
      <enum description="Circular FIFO is enabled." name="CIRFIFO_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e80313">
      <enum description="Received data is stored in the receive FIFO as normal."
            name="RDMO_0"
            value="0"/>
      <enum description="Received data is discarded unless the RMF is set." name="RDMO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e80387">
      <enum description="Divide by 1." name="PRESCALE_0" value="0"/>
      <enum description="Divide by 2." name="PRESCALE_1" value="0x1"/>
      <enum description="Divide by 4." name="PRESCALE_2" value="0x2"/>
      <enum description="Divide by 8." name="PRESCALE_3" value="0x3"/>
      <enum description="Divide by 16." name="PRESCALE_4" value="0x4"/>
      <enum description="Divide by 32." name="PRESCALE_5" value="0x5"/>
      <enum description="Divide by 64." name="PRESCALE_6" value="0x6"/>
      <enum description="Divide by 128." name="PRESCALE_7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e80506">
      <enum description="No effect." name="AUTOSTOP_0" value="0"/>
      <enum description="STOP condition is automatically generated whenever the transmit FIFO is empty and LPI2C master is busy."
            name="AUTOSTOP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e80552">
      <enum description="LPI2C Master will receive ACK and NACK normally." name="IGNACK_0"
            value="0"/>
      <enum description="LPI2C Master will treat a received NACK as if it was an ACK."
            name="IGNACK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e80598">
      <enum description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout."
            name="TIMECFG_0"
            value="0"/>
      <enum description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout."
            name="TIMECFG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e80644">
      <enum description="Match disabled." name="MATCFG_0" value="0"/>
      <enum description="Match enabled (1st data word equals MATCH0 OR MATCH1)."
            name="MATCFG_2"
            value="0x2"/>
      <enum description="Match enabled (any data word equals MATCH0 OR MATCH1)."
            name="MATCFG_3"
            value="0x3"/>
      <enum description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)."
            name="MATCFG_4"
            value="0x4"/>
      <enum description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)."
            name="MATCFG_5"
            value="0x5"/>
      <enum description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)."
            name="MATCFG_6"
            value="0x6"/>
      <enum description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)."
            name="MATCFG_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e80752">
      <enum description="LPI2C configured for 2-pin open drain mode." name="PINCFG_0"
            value="0"/>
      <enum description="LPI2C configured for 2-pin output only mode (ultra-fast mode)."
            name="PINCFG_1"
            value="0x1"/>
      <enum description="LPI2C configured for 2-pin push-pull mode." name="PINCFG_2"
            value="0x2"/>
      <enum description="LPI2C configured for 4-pin push-pull mode." name="PINCFG_3"
            value="0x3"/>
      <enum description="LPI2C configured for 2-pin open drain mode with separate LPI2C slave."
            name="PINCFG_4"
            value="0x4"/>
      <enum description="LPI2C configured for 2-pin output only mode (ultra-fast mode) with separate LPI2C slave."
            name="PINCFG_5"
            value="0x5"/>
      <enum description="LPI2C configured for 2-pin push-pull mode with separate LPI2C slave."
            name="PINCFG_6"
            value="0x6"/>
      <enum description="LPI2C configured for 4-pin push-pull mode (inverted outputs)."
            name="PINCFG_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e81438">
      <enum description="Transmit DATA[7:0]." name="CMD_0" value="0"/>
      <enum description="Receive (DATA[7:0] + 1) bytes." name="CMD_1" value="0x1"/>
      <enum description="Generate STOP condition." name="CMD_2" value="0x2"/>
      <enum description="Receive and discard (DATA[7:0] + 1) bytes." name="CMD_3"
            value="0x3"/>
      <enum description="Generate (repeated) START and transmit address in DATA[7:0]."
            name="CMD_4"
            value="0x4"/>
      <enum description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned."
            name="CMD_5"
            value="0x5"/>
      <enum description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode."
            name="CMD_6"
            value="0x6"/>
      <enum description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned."
            name="CMD_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e81603">
      <enum description="Receive FIFO is not empty." name="RXEMPTY_0" value="0"/>
      <enum description="Receive FIFO is empty." name="RXEMPTY_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e81678">
      <enum description="Slave mode is disabled." name="SEN_0" value="0"/>
      <enum description="Slave mode is enabled." name="SEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e81724">
      <enum description="Slave logic is not reset." name="RST_0" value="0"/>
      <enum description="Slave logic is reset." name="RST_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e81770">
      <enum description="Disable digital filter and output delay counter for slave mode."
            name="FILTEN_0"
            value="0"/>
      <enum description="Enable digital filter and output delay counter for slave mode."
            name="FILTEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e81816">
      <enum description="Filter remains enabled in Doze mode." name="FILTDZ_0" value="0"/>
      <enum description="Filter is disabled in Doze mode." name="FILTDZ_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e81862">
      <enum description="No effect." name="RTF_0" value="0"/>
      <enum description="Transmit Data Register is now empty." name="RTF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e81909">
      <enum description="No effect." name="RRF_0" value="0"/>
      <enum description="Receive Data Register is now empty." name="RRF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e81983">
      <enum description="Transmit data not requested." name="TDF_0" value="0"/>
      <enum description="Transmit data is requested." name="TDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82029">
      <enum description="Receive Data is not ready." name="RDF_0" value="0"/>
      <enum description="Receive data is ready." name="RDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82075">
      <enum description="Address Status Register is not valid." name="AVF_0" value="0"/>
      <enum description="Address Status Register is valid." name="AVF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82121">
      <enum description="Transmit ACK/NACK is not required." name="TAF_0" value="0"/>
      <enum description="Transmit ACK/NACK is required." name="TAF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82170">
      <enum description="Slave has not detected a Repeated START condition." name="RSF_0"
            value="0"/>
      <enum description="Slave has detected a Repeated START condition." name="RSF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e82220">
      <enum description="Slave has not detected a STOP condition." name="SDF_0" value="0"/>
      <enum description="Slave has detected a STOP condition." name="SDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82269">
      <enum description="Slave has not detected a bit error." name="BEF_0" value="0"/>
      <enum description="Slave has detected a bit error." name="BEF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82318">
      <enum description="FIFO underflow or overflow not detected." name="FEF_0" value="0"/>
      <enum description="FIFO underflow or overflow detected." name="FEF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82364">
      <enum description="Have not received ADDR0 matching address." name="AM0F_0" value="0"/>
      <enum description="Have received ADDR0 matching address." name="AM0F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82410">
      <enum description="Have not received ADDR1 or ADDR0/ADDR1 range matching address."
            name="AM1F_0"
            value="0"/>
      <enum description="Have received ADDR1 or ADDR0/ADDR1 range matching address."
            name="AM1F_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e82456">
      <enum description="Slave has not detected the General Call Address or General Call Address disabled."
            name="GCF_0"
            value="0"/>
      <enum description="Slave has detected the General Call Address." name="GCF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e82503">
      <enum description="SMBus Alert Response disabled or not detected." name="SARF_0"
            value="0"/>
      <enum description="SMBus Alert Response enabled and detected." name="SARF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e82549">
      <enum description="I2C Slave is idle." name="SBF_0" value="0"/>
      <enum description="I2C Slave is busy." name="SBF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82595">
      <enum description="I2C Bus is idle." name="BBF_0" value="0"/>
      <enum description="I2C Bus is busy." name="BBF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82669">
      <enum description="Interrupt disabled." name="TDIE_0" value="0"/>
      <enum description="Interrupt enabled" name="TDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82715">
      <enum description="Interrupt disabled." name="RDIE_0" value="0"/>
      <enum description="Interrupt enabled." name="RDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82761">
      <enum description="Interrupt disabled." name="AVIE_0" value="0"/>
      <enum description="Interrupt enabled." name="AVIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82807">
      <enum description="Interrupt disabled." name="TAIE_0" value="0"/>
      <enum description="Interrupt enabled." name="TAIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82853">
      <enum description="Interrupt disabled." name="RSIE_0" value="0"/>
      <enum description="Interrupt enabled." name="RSIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82900">
      <enum description="Interrupt disabled." name="SDIE_0" value="0"/>
      <enum description="Interrupt enabled." name="SDIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82946">
      <enum description="Interrupt disabled." name="BEIE_0" value="0"/>
      <enum description="Interrupt enabled." name="BEIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e82992">
      <enum description="Interrupt disabled." name="FEIE_0" value="0"/>
      <enum description="Interrupt enabled." name="FEIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83038">
      <enum description="Interrupt enabled." name="AM0IE_0" value="0"/>
      <enum description="Interrupt disabled." name="AM0IE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83084">
      <enum description="Interrupt disabled." name="AM1F_0" value="0"/>
      <enum description="Interrupt enabled." name="AM1F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83130">
      <enum description="Interrupt disabled." name="GCIE_0" value="0"/>
      <enum description="Interrupt enabled." name="GCIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83177">
      <enum description="Interrupt disabled." name="SARIE_0" value="0"/>
      <enum description="Interrupt enabled." name="SARIE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83251">
      <enum description="DMA request disabled." name="TDDE_0" value="0"/>
      <enum description="DMA request enabled" name="TDDE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83297">
      <enum description="DMA request disabled." name="RDDE_0" value="0"/>
      <enum description="DMA request enabled." name="RDDE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83343">
      <enum description="DMA request disabled." name="AVDE_0" value="0"/>
      <enum description="DMA request enabled." name="AVDE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83417">
      <enum description="Clock stretching disabled." name="ADRSTALL_0" value="0"/>
      <enum description="Clock stretching enabled." name="ADRSTALL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83463">
      <enum description="Clock stretching disabled." name="RXSTALL_0" value="0"/>
      <enum description="Clock stretching enabled." name="RXSTALL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83509">
      <enum description="Clock stretching disabled." name="TXDSTALL_0" value="0"/>
      <enum description="Clock stretching enabled." name="TXDSTALL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83555">
      <enum description="Clock stretching disabled." name="ACKSTALL_0" value="0"/>
      <enum description="Clock stretching enabled." name="ACKSTALL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83601">
      <enum description="General Call address is disabled." name="GCEN_0" value="0"/>
      <enum description="General call address is enabled." name="GCEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83648">
      <enum description="Disables match on SMBus Alert." name="SAEN_0" value="0"/>
      <enum description="Enables match on SMBus Alert." name="SAEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e83694">
      <enum description="Transmit Data Flag will only assert during a slave-transmit transfer when the transmit data register is empty."
            name="TXCFG_0"
            value="0"/>
      <enum description="Transmit Data Flag will assert whenever the transmit data register is empty."
            name="TXCFG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e83740">
      <enum description="Reading the receive data register will return receive data and clear the receive data flag."
            name="RXCFG_0"
            value="0"/>
      <enum description="Reading the receive data register when the address valid flag is set will return the address status register and clear the address valid flag. Reading the receive data register when the address valid flag is clear will return receive data and clear the receive data flag."
            name="RXCFG_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e83786">
      <enum description="Slave will end transfer when NACK detected." name="IGNACK_0"
            value="0"/>
      <enum description="Slave will not end transfer when NACK detected." name="IGNACK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e83832">
      <enum description="Disables detection of Hs-mode master code." name="HSMEN_0"
            value="0"/>
      <enum description="Enables detection of Hs-mode master code." name="HSMEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e83878">
      <enum description="Address match 0 (7-bit)." name="ADDRCFG_0" value="0"/>
      <enum description="Address match 0 (10-bit)." name="ADDRCFG_1" value="0x1"/>
      <enum description="Address match 0 (7-bit) or Address match 1 (7-bit)."
            name="ADDRCFG_2"
            value="0x2"/>
      <enum description="Address match 0 (10-bit) or Address match 1 (10-bit)."
            name="ADDRCFG_3"
            value="0x3"/>
      <enum description="Address match 0 (7-bit) or Address match 1 (10-bit)."
            name="ADDRCFG_4"
            value="0x4"/>
      <enum description="Address match 0 (10-bit) or Address match 1 (7-bit)."
            name="ADDRCFG_5"
            value="0x5"/>
      <enum description="From Address match 0 (7-bit) to Address match 1 (7-bit)."
            name="ADDRCFG_6"
            value="0x6"/>
      <enum description="From Address match 0 (10-bit) to Address match 1 (10-bit)."
            name="ADDRCFG_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e84208">
      <enum description="RADDR is valid." name="ANV_0" value="0"/>
      <enum description="RADDR is not valid." name="ANV_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e84282">
      <enum description="Transmit ACK for received word." name="TXNACK_0" value="0"/>
      <enum description="Transmit NACK for received word." name="TXNACK_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e84420">
      <enum description="The Receive Data Register is not empty." name="RXEMPTY_0"
            value="0"/>
      <enum description="The Receive Data Register is empty." name="RXEMPTY_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e84466">
      <enum description="Indicates this is not the first data word since a (repeated) START or STOP condition."
            name="SOF_0"
            value="0"/>
      <enum description="Indicates this is the first data word since a (repeated) START or STOP condition."
            name="SOF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e84633">
      <enum description="Standard feature set." name="FEATURE_1" value="0x1"/>
      <enum description="Standard feature set with MODEM/IrDA support." name="FEATURE_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e84807">
      <enum description="Module is not reset." name="RST_0" value="0"/>
      <enum description="Module is reset." name="RST_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e84881">
      <enum description="Input trigger is disabled." name="TRGSEL_0" value="0"/>
      <enum description="Input trigger is used instead of RXD pin input." name="TRGSEL_1"
            value="0x1"/>
      <enum description="Input trigger is used instead of CTS_B pin input." name="TRGSEL_2"
            value="0x2"/>
      <enum description="Input trigger is used to modulate the TXD pin output."
            name="TRGSEL_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e84997">
      <enum description="One stop bit." name="SBNS_0" value="0"/>
      <enum description="Two stop bits." name="SBNS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85043">
      <enum description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)."
            name="RXEDGIE_0"
            value="0"/>
      <enum description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1."
            name="RXEDGIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e85089">
      <enum description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)."
            name="LBKDIE_0"
            value="0"/>
      <enum description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1."
            name="LBKDIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e85135">
      <enum description="Resynchronization during received data word is supported"
            name="RESYNCDIS_0"
            value="0"/>
      <enum description="Resynchronization during received data word is disabled"
            name="RESYNCDIS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e85182">
      <enum description="Receiver samples input data using the rising edge of the baud rate clock."
            name="BOTHEDGE_0"
            value="0"/>
      <enum description="Receiver samples input data using the rising and falling edge of the baud rate clock."
            name="BOTHEDGE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e85228">
      <enum description="Address Match Wakeup" name="MATCFG_0" value="0"/>
      <enum description="Idle Match Wakeup" name="MATCFG_1" value="0x1"/>
      <enum description="Match On and Match Off" name="MATCFG_2" value="0x2"/>
      <enum description="no description available" name="MATCFG_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e85298">
      <enum description="DMA request disabled." name="RIDMAE_0" value="0"/>
      <enum description="DMA request enabled." name="RIDMAE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85344">
      <enum description="DMA request disabled." name="RDMAE_0" value="0"/>
      <enum description="DMA request enabled." name="RDMAE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85390">
      <enum description="DMA request disabled." name="TDMAE_0" value="0"/>
      <enum description="DMA request enabled." name="TDMAE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85455">
      <enum description="Receiver and transmitter use 7-bit to 9-bit data characters."
            name="M10_0"
            value="0"/>
      <enum description="Receiver and transmitter use 10-bit data characters." name="M10_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e85501">
      <enum description="Normal operation." name="MAEN2_0" value="0"/>
      <enum description="Enables automatic address matching or data matching mode for MATCH[MA2]."
            name="MAEN2_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e85547">
      <enum description="Normal operation." name="MAEN1_0" value="0"/>
      <enum description="Enables automatic address matching or data matching mode for MATCH[MA1]."
            name="MAEN1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e85625">
      <enum description="Received data is not equal to MA2" name="MA2F_0" value="0"/>
      <enum description="Received data is equal to MA2" name="MA2F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85674">
      <enum description="Received data is not equal to MA1" name="MA1F_0" value="0"/>
      <enum description="Received data is equal to MA1" name="MA1F_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85723">
      <enum description="No parity error." name="PF_0" value="0"/>
      <enum description="Parity error." name="PF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85772">
      <enum description="No framing error detected. This does not guarantee the framing is correct."
            name="FE_0"
            value="0"/>
      <enum description="Framing error." name="FE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85821">
      <enum description="No noise detected." name="NF_0" value="0"/>
      <enum description="Noise detected in the received character in LPUART_DATA."
            name="NF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e85871">
      <enum description="No overrun." name="OR_0" value="0"/>
      <enum description="Receive overrun (new LPUART data lost)." name="OR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85920">
      <enum description="No idle line detected." name="IDLE_0" value="0"/>
      <enum description="Idle line was detected." name="IDLE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e85966">
      <enum description="Receive data buffer empty." name="RDRF_0" value="0"/>
      <enum description="Receive data buffer full." name="RDRF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e86012">
      <enum description="Transmitter active (sending data, a preamble, or a break)."
            name="TC_0"
            value="0"/>
      <enum description="Transmitter idle (transmission activity complete)." name="TC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86058">
      <enum description="Transmit data buffer full." name="TDRE_0" value="0"/>
      <enum description="Transmit data buffer empty." name="TDRE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e86104">
      <enum description="LPUART receiver idle waiting for a start bit." name="RAF_0"
            value="0"/>
      <enum description="LPUART receiver active (RXD input not idle)." name="RAF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86151">
      <enum description="LIN break detect is disabled, normal break character can be detected."
            name="LBKDE_0"
            value="0"/>
      <enum description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)."
            name="LBKDE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86197">
      <enum description="Break character is transmitted with length of 9 to 13 bit times."
            name="BRK13_0"
            value="0"/>
      <enum description="Break character is transmitted with length of 12 to 15 bit times."
            name="BRK13_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86243">
      <enum description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match."
            name="RWUID_0"
            value="0"/>
      <enum description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match."
            name="RWUID_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86289">
      <enum description="Receive data not inverted." name="RXINV_0" value="0"/>
      <enum description="Receive data inverted." name="RXINV_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e86335">
      <enum description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."
            name="MSBF_0"
            value="0"/>
      <enum description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]."
            name="MSBF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86384">
      <enum description="No active edge on the receive pin has occurred." name="RXEDGIF_0"
            value="0"/>
      <enum description="An active edge on the receive pin has occurred." name="RXEDGIF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86434">
      <enum description="No LIN break character has been detected." name="LBKDIF_0"
            value="0"/>
      <enum description="LIN break character has been detected." name="LBKDIF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86508">
      <enum description="Even parity." name="PT_0" value="0"/>
      <enum description="Odd parity." name="PT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e86554">
      <enum description="No hardware parity generation or checking." name="PE_0" value="0"/>
      <enum description="Parity enabled." name="PE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e86600">
      <enum description="Idle character bit count starts after start bit." name="ILT_0"
            value="0"/>
      <enum description="Idle character bit count starts after stop bit." name="ILT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86646">
      <enum description="Configures RWU for idle-line wakeup." name="WAKE_0" value="0"/>
      <enum description="Configures RWU with address-mark wakeup." name="WAKE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86692">
      <enum description="Receiver and transmitter use 8-bit data characters." name="M_0"
            value="0"/>
      <enum description="Receiver and transmitter use 9-bit data characters." name="M_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86739">
      <enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin."
            name="RSRC_0"
            value="0"/>
      <enum description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input."
            name="RSRC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86785">
      <enum description="LPUART is enabled in Doze mode." name="DOZEEN_0" value="0"/>
      <enum description="LPUART is disabled in Doze mode." name="DOZEEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e86831">
      <enum description="Normal operation - RXD and TXD use separate pins." name="LOOPS_0"
            value="0"/>
      <enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)."
            name="LOOPS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e86877">
      <enum description="1 idle character" name="IDLECFG_0" value="0"/>
      <enum description="2 idle characters" name="IDLECFG_1" value="0x1"/>
      <enum description="4 idle characters" name="IDLECFG_2" value="0x2"/>
      <enum description="8 idle characters" name="IDLECFG_3" value="0x3"/>
      <enum description="16 idle characters" name="IDLECFG_4" value="0x4"/>
      <enum description="32 idle characters" name="IDLECFG_5" value="0x5"/>
      <enum description="64 idle characters" name="IDLECFG_6" value="0x6"/>
      <enum description="128 idle characters" name="IDLECFG_7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e86996">
      <enum description="Receiver and transmitter use 8-bit to 10-bit data characters."
            name="M7_0"
            value="0"/>
      <enum description="Receiver and transmitter use 7-bit data characters." name="M7_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87042">
      <enum description="MA2F interrupt disabled" name="MA2IE_0" value="0"/>
      <enum description="MA2F interrupt enabled" name="MA2IE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e87089">
      <enum description="MA1F interrupt disabled" name="MA1IE_0" value="0"/>
      <enum description="MA1F interrupt enabled" name="MA1IE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e87135">
      <enum description="Normal transmitter operation." name="SBK_0" value="0"/>
      <enum description="Queue break character(s) to be sent." name="SBK_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e87181">
      <enum description="Normal receiver operation." name="RWU_0" value="0"/>
      <enum description="LPUART receiver in standby waiting for wakeup condition."
            name="RWU_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87227">
      <enum description="Receiver disabled." name="RE_0" value="0"/>
      <enum description="Receiver enabled." name="RE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e87273">
      <enum description="Transmitter disabled." name="TE_0" value="0"/>
      <enum description="Transmitter enabled." name="TE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e87319">
      <enum description="Hardware interrupts from IDLE disabled; use polling."
            name="ILIE_0"
            value="0"/>
      <enum description="Hardware interrupt requested when IDLE flag is 1." name="ILIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87366">
      <enum description="Hardware interrupts from RDRF disabled; use polling." name="RIE_0"
            value="0"/>
      <enum description="Hardware interrupt requested when RDRF flag is 1." name="RIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87412">
      <enum description="Hardware interrupts from TC disabled; use polling." name="TCIE_0"
            value="0"/>
      <enum description="Hardware interrupt requested when TC flag is 1." name="TCIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87458">
      <enum description="Hardware interrupts from TDRE disabled; use polling." name="TIE_0"
            value="0"/>
      <enum description="Hardware interrupt requested when TDRE flag is 1." name="TIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87504">
      <enum description="PF interrupts disabled; use polling)." name="PEIE_0" value="0"/>
      <enum description="Hardware interrupt requested when PF is set." name="PEIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87550">
      <enum description="FE interrupts disabled; use polling." name="FEIE_0" value="0"/>
      <enum description="Hardware interrupt requested when FE is set." name="FEIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87596">
      <enum description="NF interrupts disabled; use polling." name="NEIE_0" value="0"/>
      <enum description="Hardware interrupt requested when NF is set." name="NEIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87643">
      <enum description="OR interrupts disabled; use polling." name="ORIE_0" value="0"/>
      <enum description="Hardware interrupt requested when OR is set." name="ORIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e87689">
      <enum description="Transmit data not inverted." name="TXINV_0" value="0"/>
      <enum description="Transmit data inverted." name="TXINV_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e87735">
      <enum description="TXD pin is an input in single-wire mode." name="TXDIR_0" value="0"/>
      <enum description="TXD pin is an output in single-wire mode." name="TXDIR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88026">
      <enum description="Receiver was not idle before receiving this character."
            name="IDLINE_0"
            value="0"/>
      <enum description="Receiver was idle before receiving this character."
            name="IDLINE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88073">
      <enum description="Receive buffer contains valid data." name="RXEMPT_0" value="0"/>
      <enum description="Receive buffer is empty, data returned on read is not valid."
            name="RXEMPT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88119">
      <enum description="The dataword was received without a frame error on read, transmit a normal character on write."
            name="FRETSC_0"
            value="0"/>
      <enum description="The dataword was received with a frame error, transmit an idle or break character on transmit."
            name="FRETSC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88165">
      <enum description="The dataword was received without a parity error."
            name="PARITYE_0"
            value="0"/>
      <enum description="The dataword was received with a parity error." name="PARITYE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88211">
      <enum description="The dataword was received without noise." name="NOISY_0" value="0"/>
      <enum description="The data was received with noise." name="NOISY_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e88349">
      <enum description="CTS has no effect on the transmitter." name="TXCTSE_0" value="0"/>
      <enum description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."
            name="TXCTSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88395">
      <enum description="The transmitter has no effect on RTS." name="TXRTSE_0" value="0"/>
      <enum description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit."
            name="TXRTSE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88441">
      <enum description="Transmitter RTS is active low." name="TXRTSPOL_0" value="0"/>
      <enum description="Transmitter RTS is active high." name="TXRTSPOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e88487">
      <enum description="The receiver has no effect on RTS." name="RXRTSE_0" value="0"/>
      <enum description="no description available" name="RXRTSE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e88533">
      <enum description="CTS input is sampled at the start of each character."
            name="TXCTSC_0"
            value="0"/>
      <enum description="CTS input is sampled when the transmitter is idle."
            name="TXCTSC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88580">
      <enum description="CTS input is the CTS_B pin." name="TXCTSSRC_0" value="0"/>
      <enum description="CTS input is the inverted Receiver Match result."
            name="TXCTSSRC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88644">
      <enum description="1/OSR." name="TNP_0" value="0"/>
      <enum description="2/OSR." name="TNP_1" value="0x1"/>
      <enum description="3/OSR." name="TNP_2" value="0x2"/>
      <enum description="4/OSR." name="TNP_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e88714">
      <enum description="IR disabled." name="IREN_0" value="0"/>
      <enum description="IR enabled." name="IREN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e88788">
      <enum description="Receive FIFO/Buffer depth = 1 dataword." name="RXFIFOSIZE_0"
            value="0"/>
      <enum description="Receive FIFO/Buffer depth = 4 datawords." name="RXFIFOSIZE_1"
            value="0x1"/>
      <enum description="Receive FIFO/Buffer depth = 8 datawords." name="RXFIFOSIZE_2"
            value="0x2"/>
      <enum description="Receive FIFO/Buffer depth = 16 datawords." name="RXFIFOSIZE_3"
            value="0x3"/>
      <enum description="Receive FIFO/Buffer depth = 32 datawords." name="RXFIFOSIZE_4"
            value="0x4"/>
      <enum description="Receive FIFO/Buffer depth = 64 datawords." name="RXFIFOSIZE_5"
            value="0x5"/>
      <enum description="Receive FIFO/Buffer depth = 128 datawords." name="RXFIFOSIZE_6"
            value="0x6"/>
      <enum description="Receive FIFO/Buffer depth = 256 datawords." name="RXFIFOSIZE_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e88907">
      <enum description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"
            name="RXFE_0"
            value="0"/>
      <enum description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."
            name="RXFE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e88953">
      <enum description="Transmit FIFO/Buffer depth = 1 dataword." name="TXFIFOSIZE_0"
            value="0"/>
      <enum description="Transmit FIFO/Buffer depth = 4 datawords." name="TXFIFOSIZE_1"
            value="0x1"/>
      <enum description="Transmit FIFO/Buffer depth = 8 datawords." name="TXFIFOSIZE_2"
            value="0x2"/>
      <enum description="Transmit FIFO/Buffer depth = 16 datawords." name="TXFIFOSIZE_3"
            value="0x3"/>
      <enum description="Transmit FIFO/Buffer depth = 32 datawords." name="TXFIFOSIZE_4"
            value="0x4"/>
      <enum description="Transmit FIFO/Buffer depth = 64 datawords." name="TXFIFOSIZE_5"
            value="0x5"/>
      <enum description="Transmit FIFO/Buffer depth = 128 datawords." name="TXFIFOSIZE_6"
            value="0x6"/>
      <enum description="Transmit FIFO/Buffer depth = 256 datawords" name="TXFIFOSIZE_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e89072">
      <enum description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."
            name="TXFE_0"
            value="0"/>
      <enum description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."
            name="TXFE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e89118">
      <enum description="RXUF flag does not generate an interrupt to the host."
            name="RXUFE_0"
            value="0"/>
      <enum description="RXUF flag generates an interrupt to the host." name="RXUFE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e89165">
      <enum description="TXOF flag does not generate an interrupt to the host."
            name="TXOFE_0"
            value="0"/>
      <enum description="TXOF flag generates an interrupt to the host." name="TXOFE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e89211">
      <enum description="Disable RDRF assertion due to partially filled FIFO when receiver is idle."
            name="RXIDEN_0"
            value="0"/>
      <enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character."
            name="RXIDEN_1"
            value="0x1"/>
      <enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters."
            name="RXIDEN_2"
            value="0x2"/>
      <enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters."
            name="RXIDEN_3"
            value="0x3"/>
      <enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters."
            name="RXIDEN_4"
            value="0x4"/>
      <enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters."
            name="RXIDEN_5"
            value="0x5"/>
      <enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters."
            name="RXIDEN_6"
            value="0x6"/>
      <enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters."
            name="RXIDEN_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e89330">
      <enum description="No flush operation occurs." name="RXFLUSH_0" value="0"/>
      <enum description="All data in the receive FIFO/buffer is cleared out."
            name="RXFLUSH_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e89376">
      <enum description="No flush operation occurs." name="TXFLUSH_0" value="0"/>
      <enum description="All data in the transmit FIFO/Buffer is cleared out."
            name="TXFLUSH_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e89425">
      <enum description="No receive buffer underflow has occurred since the last time the flag was cleared."
            name="RXUF_0"
            value="0"/>
      <enum description="At least one receive buffer underflow has occurred since the last time the flag was cleared."
            name="RXUF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e89474">
      <enum description="No transmit buffer overflow has occurred since the last time the flag was cleared."
            name="TXOF_0"
            value="0"/>
      <enum description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."
            name="TXOF_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e89521">
      <enum description="Receive buffer is not empty." name="RXEMPT_0" value="0"/>
      <enum description="Receive buffer is empty." name="RXEMPT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e89567">
      <enum description="Transmit buffer is not empty." name="TXEMPT_0" value="0"/>
      <enum description="Transmit buffer is empty." name="TXEMPT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e89880">
      <enum description="The hard block output has level 0 hysteresis internally."
            name="HYSTCTR_0"
            value="0"/>
      <enum description="The hard block output has level 1 hysteresis internally."
            name="HYSTCTR_1"
            value="0x1"/>
      <enum description="The hard block output has level 2 hysteresis internally."
            name="HYSTCTR_2"
            value="0x2"/>
      <enum description="The hard block output has level 3 hysteresis internally."
            name="HYSTCTR_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e89950">
      <enum description="The comparator hard block output has level 0 offset internally."
            name="OFFSET_0"
            value="0"/>
      <enum description="The comparator hard block output has level 1 offset internally."
            name="OFFSET_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e89996">
      <enum description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA."
            name="FILTER_CNT_0"
            value="0"/>
      <enum description="1 consecutive sample must agree (comparator output is simply sampled)."
            name="FILTER_CNT_1"
            value="0x1"/>
      <enum description="2 consecutive samples must agree." name="FILTER_CNT_2" value="0x2"/>
      <enum description="3 consecutive samples must agree." name="FILTER_CNT_3" value="0x3"/>
      <enum description="4 consecutive samples must agree." name="FILTER_CNT_4" value="0x4"/>
      <enum description="5 consecutive samples must agree." name="FILTER_CNT_5" value="0x5"/>
      <enum description="6 consecutive samples must agree." name="FILTER_CNT_6" value="0x6"/>
      <enum description="7 consecutive samples must agree." name="FILTER_CNT_7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e90115">
      <enum description="Analog Comparator is disabled." name="EN_0" value="0"/>
      <enum description="Analog Comparator is enabled." name="EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90161">
      <enum description="When OPE is 0, the comparator output (after window/filter settings dependent on software configuration) is not available to a packaged pin."
            name="OPE_0"
            value="0"/>
      <enum description="When OPE is 1, and if the software has configured the comparator to own a packaged pin, the comparator is available in a packaged pin."
            name="OPE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e90208">
      <enum description="Set CMPO to equal COUT (filtered comparator output)." name="COS_0"
            value="0"/>
      <enum description="Set CMPO to equal COUTA (unfiltered comparator output)."
            name="COS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e90254">
      <enum description="Does not invert the comparator output." name="INVT_0" value="0"/>
      <enum description="Inverts the comparator output." name="INVT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90300">
      <enum description="Low Speed (LS) comparison mode is selected." name="PMODE_0"
            value="0"/>
      <enum description="High Speed (HS) comparison mode is selected, in VLPx mode, or Stop mode switched to Low Speed (LS) mode."
            name="PMODE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e90346">
      <enum description="Windowing mode is not selected." name="WE_0" value="0"/>
      <enum description="Windowing mode is selected." name="WE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90392">
      <enum description="Sampling mode is not selected." name="SE_0" value="0"/>
      <enum description="Sampling mode is selected." name="SE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90478">
      <enum description="A falling edge has not been detected on COUT." name="CFF_0"
            value="0"/>
      <enum description="A falling edge on COUT has occurred." name="CFF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90527">
      <enum description="A rising edge has not been detected on COUT." name="CFR_0"
            value="0"/>
      <enum description="A rising edge on COUT has occurred." name="CFR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90573">
      <enum description="Interrupt is disabled." name="IEF_0" value="0"/>
      <enum description="Interrupt is enabled." name="IEF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90619">
      <enum description="Interrupt is disabled." name="IER_0" value="0"/>
      <enum description="Interrupt is enabled." name="IER_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90665">
      <enum description="DMA is disabled." name="DMAEN_0" value="0"/>
      <enum description="DMA is enabled." name="DMAEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e90757">
      <enum description="IN0" name="MSEL_0" value="0"/>
      <enum description="IN1" name="MSEL_1" value="0x1"/>
      <enum description="IN2" name="MSEL_2" value="0x2"/>
      <enum description="IN3" name="MSEL_3" value="0x3"/>
      <enum description="IN4" name="MSEL_4" value="0x4"/>
      <enum description="IN5" name="MSEL_5" value="0x5"/>
      <enum description="IN6" name="MSEL_6" value="0x6"/>
      <enum description="IN7" name="MSEL_7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e90876">
      <enum description="IN0" name="PSEL_0" value="0"/>
      <enum description="IN1" name="PSEL_1" value="0x1"/>
      <enum description="IN2" name="PSEL_2" value="0x2"/>
      <enum description="IN3" name="PSEL_3" value="0x3"/>
      <enum description="IN4" name="PSEL_4" value="0x4"/>
      <enum description="IN5" name="PSEL_5" value="0x5"/>
      <enum description="IN6" name="PSEL_6" value="0x6"/>
      <enum description="IN7" name="PSEL_7" value="0x7"/>
   </enumeration>
   <enumeration id="d1e90995">
      <enum description="Vin1 is selected as resistor ladder network supply reference Vin."
            name="VRSEL_0"
            value="0"/>
      <enum description="Vin2 is selected as resistor ladder network supply reference Vin."
            name="VRSEL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e91041">
      <enum description="DAC is disabled." name="DACEN_0" value="0"/>
      <enum description="DAC is enabled." name="DACEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e91233">
      <enum description="IN0, from the 8-bit DAC output" name="INNSEL_0" value="0"/>
      <enum description="IN1, from the analog 8-1 mux" name="INNSEL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e91279">
      <enum description="IN0, from the 8-bit DAC output" name="INPSEL_0" value="0"/>
      <enum description="IN1, from the analog 8-1 mux" name="INPSEL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e91371">
      <enum description="The modulus is set to 64(same with 111111)." name="INITMOD_0"
            value="0"/>
   </enumeration>
   <enumeration id="d1e91405">
      <enum description="The comparison result is sampled as soon as the active channel is scanned in one round-robin clock."
            name="NSAM_0"
            value="0"/>
      <enum description="The sampling takes place 1 round-robin clock cycle after the next cycle of the round-robin clock."
            name="NSAM_1"
            value="0x1"/>
      <enum description="The sampling takes place 2 round-robin clock cycles after the next cycle of the round-robin clock."
            name="NSAM_2"
            value="0x2"/>
      <enum description="The sampling takes place 3 round-robin clock cycles after the next cycle of the round-robin clock."
            name="NSAM_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e91653">
      <enum description="Channel 0 is selected as the fixed reference input for the fixed mux port."
            name="FXMXCH_0"
            value="0"/>
      <enum description="Channel 1 is selected as the fixed reference input for the fixed mux port."
            name="FXMXCH_1"
            value="0x1"/>
      <enum description="Channel 2 is selected as the fixed reference input for the fixed mux port."
            name="FXMXCH_2"
            value="0x2"/>
      <enum description="Channel 3 is selected as the fixed reference input for the fixed mux port."
            name="FXMXCH_3"
            value="0x3"/>
      <enum description="Channel 4 is selected as the fixed reference input for the fixed mux port."
            name="FXMXCH_4"
            value="0x4"/>
      <enum description="Channel 5 is selected as the fixed reference input for the fixed mux port."
            name="FXMXCH_5"
            value="0x5"/>
      <enum description="Channel 6 is selected as the fixed reference input for the fixed mux port."
            name="FXMXCH_6"
            value="0x6"/>
      <enum description="Channel 7 is selected as the fixed reference input for the fixed mux port."
            name="FXMXCH_7"
            value="0x7"/>
   </enumeration>
   <enumeration id="d1e91772">
      <enum description="The Plus port is fixed. Only the inputs to the Minus port are swept in each round."
            name="FXMP_0"
            value="0"/>
      <enum description="The Minus port is fixed. Only the inputs to the Plus port are swept in each round."
            name="FXMP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e91818">
      <enum description="The round-robin interrupt is disabled." name="RRIE_0" value="0"/>
      <enum description="The round-robin interrupt is enabled when a comparison result changes from the last sample."
            name="RRIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e91864">
      <enum description="Round-robin operation is disabled." name="RRE_0" value="0"/>
      <enum description="Round-robin operation is enabled." name="RRE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92062">
      <enum description="No system resets on low voltage detect events." name="LVDRE_0"
            value="0"/>
      <enum description="If the supply voltage falls below VLVD, a system reset will be generated."
            name="LVDRE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e92108">
      <enum description="Hardware interrupt disabled (use polling)" name="LVDIE_0"
            value="0"/>
      <enum description="Request a hardware interrupt when LVDF = 1" name="LVDIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e92172">
      <enum description="Low-voltage event not detected" name="LVDF_0" value="0"/>
      <enum description="Low-voltage event detected" name="LVDF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92246">
      <enum description="Hardware interrupt disabled (use polling)" name="LVWIE_0"
            value="0"/>
      <enum description="Request a hardware interrupt when LVWF=1" name="LVWIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e92310">
      <enum description="Low-voltage warning event not detected" name="LVWF_0" value="0"/>
      <enum description="Low-voltage warning event detected" name="LVWF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92384">
      <enum description="Biasing disabled, core logic can run in full performance"
            name="BIASEN_0"
            value="0"/>
      <enum description="Biasing enabled, core logic is slower and there are restrictions in allowed system clock speed (see Data Sheet for details)"
            name="BIASEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e92430">
      <enum description="No effect" name="CLKBIASDIS_0" value="0"/>
      <enum description="In STOP or VLPS mode the bias currents and reference voltages for the following clock modules are disabled: SIRC, FIRC, PLL. (if available on device)"
            name="CLKBIASDIS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e92476">
      <enum description="Regulator is in low power mode or transition to/from"
            name="REGFPM_0"
            value="0"/>
      <enum description="Regulator is in full performance mode" name="REGFPM_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92522">
      <enum description="Low power oscillator in low phase" name="LPOSTAT_0" value="0"/>
      <enum description="Low power oscillator in high phase" name="LPOSTAT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92568">
      <enum description="Low power oscillator enabled" name="LPODIS_0" value="0"/>
      <enum description="Low power oscillator disabled" name="LPODIS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92722">
      <enum description="Standard features implemented" name="FEATURE_0" value="0"/>
   </enumeration>
   <enumeration id="d1e92820">
      <enum description="The feature is not available." name="EHSRUN_0" value="0"/>
      <enum description="The feature is available." name="EHSRUN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92866">
      <enum description="The feature is not available." name="ELLS_0" value="0"/>
      <enum description="The feature is available." name="ELLS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92912">
      <enum description="The feature is not available." name="ELLS2_0" value="0"/>
      <enum description="The feature is available." name="ELLS2_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e92958">
      <enum description="The feature is not available." name="EVLLS0_0" value="0"/>
      <enum description="The feature is available." name="EVLLS0_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93032">
      <enum description="VLPR, VLPW, and VLPS are not allowed." name="AVLP_0" value="0"/>
      <enum description="VLPR, VLPW, and VLPS are allowed." name="AVLP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93078">
      <enum description="HSRUN is not allowed" name="AHSRUN_0" value="0"/>
      <enum description="HSRUN is allowed" name="AHSRUN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93152">
      <enum description="Normal Stop (STOP)" name="STOPM_0" value="0"/>
      <enum description="Very-Low-Power Stop (VLPS)" name="STOPM_2" value="0x2"/>
      <enum description="Reseved" name="STOPM_6" value="0x6"/>
   </enumeration>
   <enumeration id="d1e93210">
      <enum description="The previous stop mode entry was successful." name="STOPA_0"
            value="0"/>
      <enum description="The previous stop mode entry was aborted." name="STOPA_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e93256">
      <enum description="Normal Run mode (RUN)" name="RUNM_0" value="0"/>
      <enum description="Very-Low-Power Run mode (VLPR)" name="RUNM_2" value="0x2"/>
      <enum description="High Speed Run mode (HSRUN)" name="RUNM_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e93342">
      <enum description="STOP - Normal Stop mode" name="PSTOPO_0" value="0"/>
      <enum description="PSTOP1 - Partial Stop with both system and bus clocks disabled"
            name="PSTOPO_1"
            value="0x1"/>
      <enum description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled"
            name="PSTOPO_2"
            value="0x2"/>
   </enumeration>
   <enumeration id="d1e93518">
      <enum description="Standard feature set." name="FEATURE_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e93616">
      <enum description="The feature is not available." name="ELVD_0" value="0"/>
      <enum description="The feature is available." name="ELVD_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93662">
      <enum description="The feature is not available." name="ELOC_0" value="0"/>
      <enum description="The feature is available." name="ELOC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93708">
      <enum description="The feature is not available." name="ELOL_0" value="0"/>
      <enum description="The feature is available." name="ELOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93754">
      <enum description="The feature is not available." name="EWDOG_0" value="0"/>
      <enum description="The feature is available." name="EWDOG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93800">
      <enum description="The feature is not available." name="EPIN_0" value="0"/>
      <enum description="The feature is available." name="EPIN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93847">
      <enum description="The feature is not available." name="EPOR_0" value="0"/>
      <enum description="The feature is available." name="EPOR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93893">
      <enum description="The feature is not available." name="ELOCKUP_0" value="0"/>
      <enum description="The feature is available." name="ELOCKUP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93939">
      <enum description="The feature is not available." name="ESW_0" value="0"/>
      <enum description="The feature is available." name="ESW_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e93985">
      <enum description="The feature is not available." name="ESACKERR_0" value="0"/>
      <enum description="The feature is available." name="ESACKERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e94031">
      <enum description="The feature is not available." name="ECORE1_0" value="0"/>
      <enum description="The feature is available." name="ECORE1_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e94105">
      <enum description="Reset not caused by LVD trip, HVD trip or POR" name="LVD_0"
            value="0"/>
      <enum description="Reset caused by LVD trip, HVD trip or POR" name="LVD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e94151">
      <enum description="Reset not caused by a loss of external clock." name="LOC_0"
            value="0"/>
      <enum description="Reset caused by a loss of external clock." name="LOC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e94197">
      <enum description="Reset not caused by a loss of lock in the PLL/FLL" name="LOL_0"
            value="0"/>
      <enum description="Reset caused by a loss of lock in the PLL/FLL" name="LOL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e94243">
      <enum description="Reset not caused by watchdog timeout" name="WDOG_0" value="0"/>
      <enum description="Reset caused by watchdog timeout" name="WDOG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e94289">
      <enum description="Reset not caused by external reset pin" name="PIN_0" value="0"/>
      <enum description="Reset caused by external reset pin" name="PIN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e94336">
      <enum description="Reset not caused by POR" name="POR_0" value="0"/>
      <enum description="Reset caused by POR" name="POR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e94382">
      <enum description="Reset not caused by JTAG" name="JTAG_0" value="0"/>
      <enum description="Reset caused by JTAG" name="JTAG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e94428">
      <enum description="Reset not caused by core LOCKUP event" name="LOCKUP_0" value="0"/>
      <enum description="Reset caused by core LOCKUP event" name="LOCKUP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e94474">
      <enum description="Reset not caused by software setting of SYSRESETREQ bit"
            name="SW_0"
            value="0"/>
      <enum description="Reset caused by software setting of SYSRESETREQ bit" name="SW_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e94520">
      <enum description="Reset was not caused by host debugger system setting of the System Reset Request bit"
            name="MDM_AP_0"
            value="0"/>
      <enum description="Reset was caused by host debugger system setting of the System Reset Request bit"
            name="MDM_AP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e94566">
      <enum description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode"
            name="SACKERR_0"
            value="0"/>
      <enum description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode"
            name="SACKERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e94640">
      <enum description="All filtering disabled" name="RSTFLTSRW_0" value="0"/>
      <enum description="Bus clock filter enabled for normal operation" name="RSTFLTSRW_1"
            value="0x1"/>
      <enum description="LPO clock filter enabled for normal operation" name="RSTFLTSRW_2"
            value="0x2"/>
   </enumeration>
   <enumeration id="d1e94698">
      <enum description="All filtering disabled" name="RSTFLTSS_0" value="0"/>
      <enum description="LPO clock filter enabled" name="RSTFLTSS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e94793">
      <enum description="Boot from Flash" name="BOOTROM_0" value="0"/>
      <enum description="Boot from ROM due to BOOTCFG0 pin assertion / Reserved if no Boot pin"
            name="BOOTROM_1"
            value="0x1"/>
      <enum description="Boot form ROM due to FOPT[7] configuration" name="BOOTROM_2"
            value="0x2"/>
      <enum description="Boot from ROM due to both BOOTCFG0 pin assertion and FOPT[7] configuration"
            name="BOOTROM_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e94892">
      <enum description="No effect" name="FORCEROM_0" value="0"/>
      <enum description="Force boot from ROM with RCM_MR[1] set." name="FORCEROM_1"
            value="0x1"/>
      <enum description="Force boot from ROM with RCM_MR[2] set." name="FORCEROM_2"
            value="0x2"/>
      <enum description="Force boot from ROM with RCM_MR[2:1] set." name="FORCEROM_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e94993">
      <enum description="Reset not caused by LVD trip or POR" name="SLVD_0" value="0"/>
      <enum description="Reset caused by LVD trip or POR" name="SLVD_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95042">
      <enum description="Reset not caused by a loss of external clock." name="SLOC_0"
            value="0"/>
      <enum description="Reset caused by a loss of external clock." name="SLOC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e95091">
      <enum description="Reset not caused by a loss of lock in the PLL/FLL" name="SLOL_0"
            value="0"/>
      <enum description="Reset caused by a loss of lock in the PLL/FLL" name="SLOL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e95140">
      <enum description="Reset not caused by watchdog timeout" name="SWDOG_0" value="0"/>
      <enum description="Reset caused by watchdog timeout" name="SWDOG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95189">
      <enum description="Reset not caused by external reset pin" name="SPIN_0" value="0"/>
      <enum description="Reset caused by external reset pin" name="SPIN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95239">
      <enum description="Reset not caused by POR" name="SPOR_0" value="0"/>
      <enum description="Reset caused by POR" name="SPOR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95288">
      <enum description="Reset not caused by JTAG" name="SJTAG_0" value="0"/>
      <enum description="Reset caused by JTAG" name="SJTAG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95337">
      <enum description="Reset not caused by core LOCKUP event" name="SLOCKUP_0" value="0"/>
      <enum description="Reset caused by core LOCKUP event" name="SLOCKUP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95386">
      <enum description="Reset not caused by software setting of SYSRESETREQ bit"
            name="SSW_0"
            value="0"/>
      <enum description="Reset caused by software setting of SYSRESETREQ bit" name="SSW_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e95435">
      <enum description="Reset was not caused by host debugger system setting of the System Reset Request bit"
            name="SMDM_AP_0"
            value="0"/>
      <enum description="Reset was caused by host debugger system setting of the System Reset Request bit"
            name="SMDM_AP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e95484">
      <enum description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode"
            name="SSACKERR_0"
            value="0"/>
      <enum description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode"
            name="SSACKERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e95558">
      <enum description="10 LPO cycles" name="DELAY_0" value="0"/>
      <enum description="34 LPO cycles" name="DELAY_1" value="0x1"/>
      <enum description="130 LPO cycles" name="DELAY_2" value="0x2"/>
      <enum description="514 LPO cycles" name="DELAY_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e95628">
      <enum description="Interrupt disabled." name="LOC_0" value="0"/>
      <enum description="Interrupt enabled." name="LOC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95674">
      <enum description="Interrupt disabled." name="LOL_0" value="0"/>
      <enum description="Interrupt enabled." name="LOL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95720">
      <enum description="Interrupt disabled." name="WDOG_0" value="0"/>
      <enum description="Interrupt enabled." name="WDOG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95766">
      <enum description="Reset not caused by external reset pin" name="PIN_0" value="0"/>
      <enum description="Reset caused by external reset pin" name="PIN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95813">
      <enum description="All interrupt sources disabled." name="GIE_0" value="0"/>
      <enum description="All interrupt sources enabled. Note that the individual interrupt-enable bits still need to be set to generate interrupts."
            name="GIE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e95859">
      <enum description="Interrupt disabled." name="JTAG_0" value="0"/>
      <enum description="Interrupt enabled." name="JTAG_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95905">
      <enum description="Interrupt disabled." name="LOCKUP_0" value="0"/>
      <enum description="Interrupt enabled." name="LOCKUP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95951">
      <enum description="Interrupt disabled." name="SW_0" value="0"/>
      <enum description="Interrupt enabled." name="SW_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e95997">
      <enum description="Interrupt disabled." name="MDM_AP_0" value="0"/>
      <enum description="Interrupt enabled." name="MDM_AP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e96043">
      <enum description="Interrupt disabled." name="SACKERR_0" value="0"/>
      <enum description="Interrupt enabled." name="SACKERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e96160">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96206">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96252">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96298">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96344">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96391">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96437">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96483">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96529">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96575">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96621">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96668">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96714">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96760">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96806">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96852">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96898">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96945">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e96991">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97037">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97083">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97129">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97175">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97222">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97268">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97314">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97360">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97406">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97452">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97499">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97545">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97591">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97665">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97711">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97757">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97803">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97849">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97896">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97942">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e97988">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98034">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98080">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98126">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98173">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98219">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98265">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98311">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98357">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98403">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98450">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98496">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98542">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98588">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98634">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98680">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98727">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98773">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98819">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98865">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98911">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e98957">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99004">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99050">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99096">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99170">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99216">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99262">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99308">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99354">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99401">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99447">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99493">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99539">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99585">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99631">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99678">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99724">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99770">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99816">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99862">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99908">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e99955">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100001">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100047">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100093">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100139">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100185">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100232">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100278">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100324">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100370">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100416">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100462">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100509">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100555">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100601">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100675">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100721">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100767">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100813">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100859">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100906">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100952">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e100998">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101044">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101090">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101136">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101183">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101229">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101275">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101321">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101367">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101413">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101460">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101506">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101552">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101598">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101644">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101690">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101737">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101783">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101829">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101875">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101921">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e101967">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e102014">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e102060">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e102106">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e102180">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102226">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102272">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102318">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102364">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102411">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102457">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102503">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102549">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102595">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102641">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102688">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102734">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102780">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102826">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102872">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102918">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e102965">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103011">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103057">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103103">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103149">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103195">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103242">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103288">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103334">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103380">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103426">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103472">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103519">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103565">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103611">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e103686">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e103732">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e103778">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e103824">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e103870">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e103917">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e103963">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104009">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104055">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104101">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104147">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104194">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104240">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104286">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104332">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104378">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104424">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104471">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104517">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104563">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104609">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104655">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104701">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104748">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104794">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104840">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104886">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104932">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e104978">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105025">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105071">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105117">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105234">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105280">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105326">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105372">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105418">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105465">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105511">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105557">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105603">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105649">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105695">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105742">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105788">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105834">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105880">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105926">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e105972">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106019">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106065">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106111">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106157">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106203">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106249">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106296">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106342">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106388">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106434">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106480">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106526">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106573">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106619">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106665">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106739">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106785">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106831">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106877">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106923">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e106970">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107016">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107062">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107108">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107154">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107200">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107247">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107293">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107339">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107385">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107431">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107477">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107524">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107570">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107616">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107662">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107708">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107754">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107801">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107847">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107893">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107939">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e107985">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108031">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108078">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108124">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108170">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108244">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108290">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108336">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108382">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108428">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108475">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108521">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108567">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108613">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108659">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108705">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108752">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108798">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108844">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108890">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108936">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e108982">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109029">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109075">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109121">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109167">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109213">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109259">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109306">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109352">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109398">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109444">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109490">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109536">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109583">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109629">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109675">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109749">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109795">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109841">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109887">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109933">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e109980">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110026">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110072">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110118">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110164">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110210">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110257">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110303">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110349">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110395">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110441">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110487">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110534">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110580">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110626">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110672">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110718">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110764">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110811">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110857">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110903">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110949">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e110995">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e111041">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e111088">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e111134">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e111180">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e111254">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111300">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111346">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111392">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111438">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111485">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111531">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111577">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111623">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111669">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111715">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111762">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111808">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111854">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111900">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111946">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e111992">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112039">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112085">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112131">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112177">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112223">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112269">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112316">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112362">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112408">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112454">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112500">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112546">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112593">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112639">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112685">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e112760">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e112806">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e112852">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e112898">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e112944">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e112991">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113037">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113083">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113129">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113175">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113221">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113268">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113314">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113360">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113406">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113452">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113498">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113545">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113591">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113637">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113683">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113729">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113775">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113822">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113868">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113914">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e113960">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114006">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114052">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114099">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114145">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114191">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114308">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114354">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114400">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114446">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114492">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114539">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114585">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114631">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114677">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114723">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114769">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114816">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114862">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114908">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e114954">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115000">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115046">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115093">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115139">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115185">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115231">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115277">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115323">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115370">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115416">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115462">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115508">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115554">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115600">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115647">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115693">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115739">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115813">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115859">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115905">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115951">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e115997">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116044">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116090">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116136">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116182">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116228">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116274">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116321">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116367">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116413">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116459">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116505">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116551">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116598">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116644">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116690">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116736">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116782">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116828">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116875">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116921">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e116967">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117013">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117059">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117105">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117152">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117198">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117244">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117318">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117364">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117410">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117456">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117502">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117549">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117595">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117641">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117687">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117733">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117779">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117826">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117872">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117918">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e117964">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118010">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118056">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118103">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118149">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118195">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118241">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118287">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118333">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118380">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118426">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118472">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118518">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118564">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118610">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118657">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118703">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118749">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118823">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118869">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118915">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e118961">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119007">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119054">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119100">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119146">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119192">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119238">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119284">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119331">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119377">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119423">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119469">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119515">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119561">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119608">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119654">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119700">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119746">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119792">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119838">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119885">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119931">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e119977">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e120023">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e120069">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e120115">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e120162">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e120208">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e120254">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e120328">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120374">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120420">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120466">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120512">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120559">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120605">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120651">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120697">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120743">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120789">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120836">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120882">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120928">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e120974">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121020">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121066">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121113">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121159">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121205">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121251">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121297">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121343">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121390">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121436">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121482">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121528">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121574">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121620">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121667">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121713">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121759">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e121834">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e121880">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e121926">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e121972">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122018">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122065">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122111">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122157">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122203">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122249">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122295">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122342">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122388">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122434">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122480">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122526">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122572">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122619">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122665">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122711">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122757">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122803">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122849">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122896">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122942">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e122988">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123034">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123080">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123126">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123173">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123219">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123265">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123383">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123429">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123475">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123521">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123567">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123614">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123660">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123706">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123752">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123798">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123844">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123891">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123937">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e123983">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124029">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124075">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124121">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124168">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124214">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124260">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124306">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124352">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124398">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124445">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124491">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124537">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124583">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124629">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124675">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124722">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124768">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124814">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124888">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124934">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e124980">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125026">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125072">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125119">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125165">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125211">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125257">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125303">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125349">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125396">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125442">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125488">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125534">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125580">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125626">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125673">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125719">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125765">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125811">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125857">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125903">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125950">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e125996">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126042">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126088">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126134">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126180">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126227">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126273">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126319">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126393">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126439">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126485">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126531">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126577">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126624">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126670">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126716">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126762">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126808">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126854">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126901">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126947">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e126993">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127039">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127085">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127131">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127178">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127224">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127270">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127316">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127362">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127408">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127455">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127501">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127547">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127593">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127639">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127685">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127732">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127778">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127824">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127898">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127944">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e127990">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128036">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128082">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128129">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128175">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128221">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128267">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128313">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128359">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128406">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128452">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128498">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128544">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128590">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128636">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128683">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128729">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128775">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128821">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128867">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128913">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e128960">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129006">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129052">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129098">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129144">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129190">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129237">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129283">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129329">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e129403">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129449">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129495">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129541">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129587">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129634">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129680">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129726">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129772">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129818">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129864">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129911">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e129957">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130003">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130049">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130095">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130141">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130188">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130234">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130280">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130326">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130372">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130418">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130465">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130511">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130557">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130603">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130649">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130695">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130742">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130788">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130834">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e130909">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e130955">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131001">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131047">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131093">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131140">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131186">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131232">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131278">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131324">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131370">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131417">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131463">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131509">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131555">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131601">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131647">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131694">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131740">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131786">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131832">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131878">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131924">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e131971">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132017">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132063">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132109">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132155">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132201">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132248">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132294">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132340">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132457">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132503">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132549">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132595">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132641">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132688">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132734">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132780">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132826">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132872">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132918">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e132965">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133011">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133057">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133103">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133149">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133195">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133242">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133288">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133334">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133380">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133426">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133472">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133519">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133565">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133611">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133657">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133703">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133749">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133796">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133842">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133888">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_0"
            value="0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="PDO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e133962">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134008">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134054">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134100">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134146">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134193">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134239">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134285">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134331">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134377">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134423">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134470">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134516">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134562">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134608">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134654">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134700">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134747">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134793">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134839">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134885">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134931">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e134977">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135024">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135070">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135116">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135162">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135208">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135254">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135301">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135347">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135393">
      <enum description="Corresponding bit in PDORn does not change." name="PTSO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="PTSO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135467">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135513">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135559">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135605">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135651">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135698">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135744">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135790">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135836">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135882">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135928">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e135975">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136021">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136067">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136113">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136159">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136205">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136252">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136298">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136344">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136390">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136436">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136482">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136529">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136575">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136621">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136667">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136713">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136759">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136806">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136852">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136898">
      <enum description="Corresponding bit in PDORn does not change." name="PTCO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="PTCO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e136972">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137018">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137064">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137110">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137156">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137203">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137249">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137295">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137341">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137387">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137433">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137480">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137526">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137572">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137618">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137664">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137710">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137757">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137803">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137849">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137895">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137941">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e137987">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138034">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138080">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138126">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138172">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138218">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138264">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138311">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138357">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138403">
      <enum description="Corresponding bit in PDORn does not change." name="PTTO_0"
            value="0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="PTTO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e138477">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138523">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138569">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138615">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138661">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138708">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138754">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138800">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138846">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138892">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138938">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e138985">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139031">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139077">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139123">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139169">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139215">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139262">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139308">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139354">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139400">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139446">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139492">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139539">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139585">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139631">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139677">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139723">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139769">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139816">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139862">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139908">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="PDI_0"
            value="0"/>
      <enum description="Pin logic level is logic 1." name="PDI_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e139983">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140029">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140075">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140121">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140167">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140214">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140260">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140306">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140352">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140398">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140444">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140491">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140537">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140583">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140629">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140675">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140721">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140768">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140814">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140860">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140906">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140952">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e140998">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141045">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141091">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141137">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141183">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141229">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141275">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141322">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141368">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141414">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="PDD_0"
            value="0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="PDD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141722">
      <enum description="there are preempted active exceptions to execute"
            name="RETTOBASE_0"
            value="0"/>
      <enum description="there are no active exceptions, or the currently-executing exception is the only active exception"
            name="RETTOBASE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141804">
      <enum description="Will not service" name="ISRPREEMPT_0" value="0"/>
      <enum description="Will service a pending exception" name="ISRPREEMPT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e141851">
      <enum description="no effect" name="PENDSTCLR_0" value="0"/>
      <enum description="removes the pending state from the SysTick exception"
            name="PENDSTCLR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141897">
      <enum description="write: no effect; read: SysTick exception is not pending"
            name="PENDSTSET_0"
            value="0"/>
      <enum description="write: changes SysTick exception state to pending; read: SysTick exception is pending"
            name="PENDSTSET_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141943">
      <enum description="no effect" name="PENDSVCLR_0" value="0"/>
      <enum description="removes the pending state from the PendSV exception"
            name="PENDSVCLR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e141989">
      <enum description="write: no effect; read: PendSV exception is not pending"
            name="PENDSVSET_0"
            value="0"/>
      <enum description="write: changes PendSV exception state to pending; read: PendSV exception is pending"
            name="PENDSVSET_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e142035">
      <enum description="write: no effect; read: NMI exception is not pending"
            name="NMIPENDSET_0"
            value="0"/>
      <enum description="write: changes NMI exception state to pending; read: NMI exception is pending"
            name="NMIPENDSET_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e142191">
      <enum description="no system reset request" name="SYSRESETREQ_0" value="0"/>
      <enum description="asserts a signal to the outer system that requests a reset"
            name="SYSRESETREQ_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e142255">
      <enum description="Little-endian" name="ENDIANNESS_0" value="0"/>
      <enum description="Big-endian" name="ENDIANNESS_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e142349">
      <enum description="o not sleep when returning to Thread mode" name="SLEEPONEXIT_0"
            value="0"/>
      <enum description="enter sleep, or deep sleep, on return from an ISR"
            name="SLEEPONEXIT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e142395">
      <enum description="sleep" name="SLEEPDEEP_0" value="0"/>
      <enum description="deep sleep" name="SLEEPDEEP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e142441">
      <enum description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded"
            name="SEVONPEND_0"
            value="0"/>
      <enum description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor"
            name="SEVONPEND_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e142515">
      <enum description="processor can enter Thread mode only when no exception is active"
            name="NONBASETHRDENA_0"
            value="0"/>
      <enum description="processor can enter Thread mode from any level under the control of an EXC_RETURN value"
            name="NONBASETHRDENA_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e142561">
      <enum description="disable" name="USERSETMPEND_0" value="0"/>
      <enum description="enable" name="USERSETMPEND_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e142607">
      <enum description="do not trap unaligned halfword and word accesses"
            name="UNALIGN_TRP_0"
            value="0"/>
      <enum description="trap unaligned halfword and word accesses" name="UNALIGN_TRP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e142653">
      <enum description="do not trap divide by 0" name="DIV_0_TRP_0" value="0"/>
      <enum description="trap divide by 0" name="DIV_0_TRP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e142699">
      <enum description="data bus faults caused by load and store instructions cause a lock-up"
            name="BFHFNMIGN_0"
            value="0"/>
      <enum description="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions"
            name="BFHFNMIGN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e142746">
      <enum description="4-byte aligned" name="STKALIGN_0" value="0"/>
      <enum description="8-byte aligned" name="STKALIGN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143012">
      <enum description="exception is not active" name="MEMFAULTACT_0" value="0"/>
      <enum description="exception is active" name="MEMFAULTACT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143058">
      <enum description="exception is not active" name="BUSFAULTACT_0" value="0"/>
      <enum description="exception is active" name="BUSFAULTACT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143104">
      <enum description="exception is not active" name="USGFAULTACT_0" value="0"/>
      <enum description="exception is active" name="USGFAULTACT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143150">
      <enum description="exception is not active" name="SVCALLACT_0" value="0"/>
      <enum description="exception is active" name="SVCALLACT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143196">
      <enum description="exception is not active" name="MONITORACT_0" value="0"/>
      <enum description="exception is active" name="MONITORACT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143243">
      <enum description="exception is not active" name="PENDSVACT_0" value="0"/>
      <enum description="exception is active" name="PENDSVACT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143289">
      <enum description="exception is not active" name="SYSTICKACT_0" value="0"/>
      <enum description="exception is active" name="SYSTICKACT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143335">
      <enum description="exception is not pending" name="USGFAULTPENDED_0" value="0"/>
      <enum description="exception is pending" name="USGFAULTPENDED_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143381">
      <enum description="exception is not pending" name="MEMFAULTPENDED_0" value="0"/>
      <enum description="exception is pending" name="MEMFAULTPENDED_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143427">
      <enum description="exception is not pending" name="BUSFAULTPENDED_0" value="0"/>
      <enum description="exception is pending" name="BUSFAULTPENDED_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143473">
      <enum description="exception is not pending" name="SVCALLPENDED_0" value="0"/>
      <enum description="exception is pending" name="SVCALLPENDED_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143520">
      <enum description="disable the exception" name="MEMFAULTENA_0" value="0"/>
      <enum description="enable the exception" name="MEMFAULTENA_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143566">
      <enum description="disable the exception" name="BUSFAULTENA_0" value="0"/>
      <enum description="enable the exception" name="BUSFAULTENA_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143612">
      <enum description="disable the exception" name="USGFAULTENA_0" value="0"/>
      <enum description="enable the exception" name="USGFAULTENA_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143687">
      <enum description="no instruction access violation fault" name="IACCVIOL_0" value="0"/>
      <enum description="the processor attempted an instruction fetch from a location that does not permit execution"
            name="IACCVIOL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e143733">
      <enum description="no data access violation fault" name="DACCVIOL_0" value="0"/>
      <enum description="the processor attempted a load or store at a location that does not permit the operation"
            name="DACCVIOL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e143779">
      <enum description="no unstacking fault" name="MUNSTKERR_0" value="0"/>
      <enum description="unstack for an exception return has caused one or more access violations"
            name="MUNSTKERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e143825">
      <enum description="no stacking fault" name="MSTKERR_0" value="0"/>
      <enum description="stacking for an exception entry has caused one or more access violations"
            name="MSTKERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e143871">
      <enum description="No MemManage fault occurred during floating-point lazy state preservation"
            name="MLSPERR_0"
            value="0"/>
      <enum description="A MemManage fault occurred during floating-point lazy state preservation"
            name="MLSPERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e143918">
      <enum description="value in MMAR is not a valid fault address" name="MMARVALID_0"
            value="0"/>
      <enum description="MMAR holds a valid fault address" name="MMARVALID_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e143964">
      <enum description="no instruction bus error" name="IBUSERR_0" value="0"/>
      <enum description="instruction bus error" name="IBUSERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e144010">
      <enum description="no precise data bus error" name="PRECISERR_0" value="0"/>
      <enum description="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault"
            name="PRECISERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144056">
      <enum description="no imprecise data bus error" name="IMPRECISERR_0" value="0"/>
      <enum description="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error"
            name="IMPRECISERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144102">
      <enum description="no unstacking fault" name="UNSTKERR_0" value="0"/>
      <enum description="unstack for an exception return has caused one or more BusFaults"
            name="UNSTKERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144148">
      <enum description="no stacking fault" name="STKERR_0" value="0"/>
      <enum description="stacking for an exception entry has caused one or more BusFaults"
            name="STKERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144195">
      <enum description="No bus fault occurred during floating-point lazy state preservation"
            name="LSPERR_0"
            value="0"/>
      <enum description="A bus fault occurred during floating-point lazy state preservation"
            name="LSPERR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144241">
      <enum description="value in BFAR is not a valid fault address" name="BFARVALID_0"
            value="0"/>
      <enum description="BFAR holds a valid fault address" name="BFARVALID_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e144287">
      <enum description="no undefined instruction UsageFault" name="UNDEFINSTR_0" value="0"/>
      <enum description="the processor has attempted to execute an undefined instruction"
            name="UNDEFINSTR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144333">
      <enum description="no invalid state UsageFault" name="INVSTATE_0" value="0"/>
      <enum description="the processor has attempted to execute an instruction that makes illegal use of the EPSR"
            name="INVSTATE_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144379">
      <enum description="no invalid PC load UsageFault" name="INVPC_0" value="0"/>
      <enum description="the processor has attempted an illegal load of EXC_RETURN to the PC"
            name="INVPC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144425">
      <enum description="no UsageFault caused by attempting to access a coprocessor"
            name="NOCP_0"
            value="0"/>
      <enum description="the processor has attempted to access a coprocessor" name="NOCP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144472">
      <enum description="no unaligned access fault, or unaligned access trapping not enabled"
            name="UNALIGNED_0"
            value="0"/>
      <enum description="the processor has made an unaligned memory access"
            name="UNALIGNED_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144518">
      <enum description="no divide by zero fault, or divide by zero trapping not enabled"
            name="DIVBYZERO_0"
            value="0"/>
      <enum description="the processor has executed an SDIV or UDIV instruction with a divisor of 0"
            name="DIVBYZERO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144592">
      <enum description="no BusFault on vector table read" name="VECTTBL_0" value="0"/>
      <enum description="BusFault on vector table read" name="VECTTBL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e144638">
      <enum description="no forced HardFault" name="FORCED_0" value="0"/>
      <enum description="forced HardFault" name="FORCED_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e144730">
      <enum description="No active halt request debug event" name="HALTED_0" value="0"/>
      <enum description="Halt request debug event active" name="HALTED_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e144776">
      <enum description="No current breakpoint debug event" name="BKPT_0" value="0"/>
      <enum description="At least one current breakpoint debug event" name="BKPT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144822">
      <enum description="No current debug events generated by the DWT" name="DWTTRAP_0"
            value="0"/>
      <enum description="At least one current debug event generated by the DWT"
            name="DWTTRAP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e144868">
      <enum description="No Vector catch triggered" name="VCATCH_0" value="0"/>
      <enum description="Vector catch triggered" name="VCATCH_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e144914">
      <enum description="No EDBGRQ debug event" name="EXTERNAL_0" value="0"/>
      <enum description="EDBGRQ debug event" name="EXTERNAL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e145127">
      <enum description="Access denied. Any attempted access generates a NOCP UsageFault"
            name="CP10_0"
            value="0"/>
      <enum description="Privileged access only. An unprivileged access generates a NOCP fault."
            name="CP10_1"
            value="0x1"/>
      <enum description="Full access." name="CP10_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e145185">
      <enum description="Access denied. Any attempted access generates a NOCP UsageFault"
            name="CP11_0"
            value="0"/>
      <enum description="Privileged access only. An unprivileged access generates a NOCP fault."
            name="CP11_1"
            value="0x1"/>
      <enum description="Full access." name="CP11_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e145271">
      <enum description="Lazy state preservation is not active." name="LSPACT_0" value="0"/>
      <enum description="Lazy state preservation is active. floating-point stack frame has been allocated but saving state to it has been deferred."
            name="LSPACT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145317">
      <enum description="Privilege level was not user when the floating-point stack frame was allocated."
            name="USER_0"
            value="0"/>
      <enum description="Privilege level was user when the floating-point stack frame was allocated."
            name="USER_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145363">
      <enum description="Mode was not Thread Mode when the floating-point stack frame was allocated."
            name="THREAD_0"
            value="0"/>
      <enum description="Mode was Thread Mode when the floating-point stack frame was allocated."
            name="THREAD_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145409">
      <enum description="Priority did not permit setting the HardFault handler to the pending state when the floating-point stack frame was allocated."
            name="HFRDY_0"
            value="0"/>
      <enum description="Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated."
            name="HFRDY_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145455">
      <enum description="MemManage is disabled or priority did not permit setting the MemManage handler to the pending state when the floating-point stack frame was allocated."
            name="MMRDY_0"
            value="0"/>
      <enum description="MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated."
            name="MMRDY_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145502">
      <enum description="BusFault is disabled or priority did not permit setting the BusFault handler to the pending state when the floating-point stack frame was allocated."
            name="BFRDY_0"
            value="0"/>
      <enum description="BusFault is disabled or priority did not permit setting the BusFault handler to the pending state when the floating-point stack frame was allocated."
            name="BFRDY_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145548">
      <enum description="DebugMonitor is disabled or priority did not permit setting MON_PEND when the floating-point stack frame was allocated."
            name="MONRDY_0"
            value="0"/>
      <enum description="DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated."
            name="MONRDY_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145594">
      <enum description="Disable automatic lazy state preservation for floating-point context."
            name="LSPEN_0"
            value="0"/>
      <enum description="Enable automatic lazy state preservation for floating-point context."
            name="LSPEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145640">
      <enum description="Disable CONTROL2 setting on execution of a floating-point instruction."
            name="ASPEN_0"
            value="0"/>
      <enum description="Enable CONTROL2 setting on execution of a floating-point instruction."
            name="ASPEN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145760">
      <enum description="Round to Nearest (RN) mode" name="RMode_0" value="0"/>
      <enum description="Round towards Plus Infinity (RP) mode." name="RMode_1" value="0x1"/>
      <enum description="Round towards Minus Infinity (RM) mode." name="RMode_2"
            value="0x2"/>
      <enum description="Round towards Zero (RZ) mode." name="RMode_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e145830">
      <enum description="Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard."
            name="FZ_0"
            value="0"/>
      <enum description="Flush-to-zero mode enabled." name="FZ_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e145876">
      <enum description="NaN operands propagate through to the output of a floating-point operation."
            name="DN_0"
            value="0"/>
      <enum description="Any operation involving one or more NaNs returns the Default NaN."
            name="DN_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e145922">
      <enum description="IEEE half-precision format selected." name="AHP_0" value="0"/>
      <enum description="Alternative half-precision format selected." name="AHP_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e146030">
      <enum description="counter disabled" name="ENABLE_0" value="0"/>
      <enum description="counter enabled" name="ENABLE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e146076">
      <enum description="counting down to 0 does not assert the SysTick exception request"
            name="TICKINT_0"
            value="0"/>
      <enum description="counting down to 0 asserts the SysTick exception request"
            name="TICKINT_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e146122">
      <enum description="external clock" name="CLKSOURCE_0" value="0"/>
      <enum description="processor clock" name="CLKSOURCE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e146324">
      <enum description="10ms calibration value is exact" name="SKEW_0" value="0"/>
      <enum description="10ms calibration value is inexact, because of the clock frequency"
            name="SKEW_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e146370">
      <enum description="The reference clock is provided" name="NOREF_0" value="0"/>
      <enum description="The reference clock is not provided" name="NOREF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e152949">
      <enum description="Disabled" name="C_DEBUGEN_0" value="0"/>
      <enum description="Enabled" name="C_DEBUGEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e152995">
      <enum description="No effect." name="C_HALT_0" value="0"/>
      <enum description="Halt the processor." name="C_HALT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153041">
      <enum description="No effect." name="C_STEP_0" value="0"/>
      <enum description="Step the processor." name="C_STEP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153087">
      <enum description="Do not mask." name="C_MASKINTS_0" value="0"/>
      <enum description="Mask PenSV, SysTick and external configurable interrupts."
            name="C_MASKINTS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e153133">
      <enum description="No action." name="C_SNAPSTALL_0" value="0"/>
      <enum description="Attempt to force any stalled load or store instruction to complete."
            name="C_SNAPSTALL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e153180">
      <enum description="There has been a write to the DCRDR, but the transfer is not complete."
            name="S_REGRDY_0"
            value="0"/>
      <enum description="The transfer to or from the DCRDR is complete." name="S_REGRDY_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e153226">
      <enum description="Not in Debug state." name="S_HALT_0" value="0"/>
      <enum description="In Debug state." name="S_HALT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153272">
      <enum description="Not sleeping." name="S_SLEEP_0" value="0"/>
      <enum description="Sleeping." name="S_SLEEP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153318">
      <enum description="Not locked up" name="S_LOCKUP_0" value="0"/>
      <enum description="Locked up" name="S_LOCKUP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153364">
      <enum description="No instruction retired since last DHCSR read."
            name="S_RETIRE_ST_0"
            value="0"/>
      <enum description="At least one instruction retired since last DHCSR read."
            name="S_RETIRE_ST_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e153410">
      <enum description="No reset since last DHCSR read." name="S_RESET_ST_0" value="0"/>
      <enum description="At least one reset since last DHCSR read." name="S_RESET_ST_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e153487">
      <enum description="Disabled" name="C_DEBUGEN_0" value="0"/>
      <enum description="Enabled" name="C_DEBUGEN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153533">
      <enum description="No effect." name="C_HALT_0" value="0"/>
      <enum description="Halt the processor." name="C_HALT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153579">
      <enum description="No effect." name="C_STEP_0" value="0"/>
      <enum description="Step the processor." name="C_STEP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153625">
      <enum description="Do not mask." name="C_MASKINTS_0" value="0"/>
      <enum description="Mask PenSV, SysTick and external configurable interrupts."
            name="C_MASKINTS_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e153671">
      <enum description="No action." name="C_SNAPSTALL_0" value="0"/>
      <enum description="Attempt to force any stalled load or store instruction to complete."
            name="C_SNAPSTALL_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e153782">
      <enum description="Read" name="REGWnR_0" value="0"/>
      <enum description="Write" name="REGWnR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153902">
      <enum description="Reset Vector Catch disabled." name="VC_CORERESET_0" value="0"/>
      <enum description="Reset Vector Catch enabled." name="VC_CORERESET_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153948">
      <enum description="Halting debug trap disabled." name="VC_MMERR_0" value="0"/>
      <enum description="Halting debug trap enabled." name="VC_MMERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e153994">
      <enum description="Halting debug trap disabled." name="VC_NOCPERR_0" value="0"/>
      <enum description="Halting debug trap enabled." name="VC_NOCPERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154040">
      <enum description="Halting debug trap disabled." name="VC_CHKERR_0" value="0"/>
      <enum description="Halting debug trap enabled." name="VC_CHKERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154086">
      <enum description="Halting debug trap disabled." name="VC_STATERR_0" value="0"/>
      <enum description="Halting debug trap enabled." name="VC_STATERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154133">
      <enum description="Halting debug trap disabled." name="VC_BUSERR_0" value="0"/>
      <enum description="Halting debug trap enabled." name="VC_BUSERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154179">
      <enum description="Halting debug trap disabled." name="VC_INTERR_0" value="0"/>
      <enum description="Halting debug trap enabled." name="VC_INTERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154225">
      <enum description="Halting debug trap disabled." name="VC_HARDERR_0" value="0"/>
      <enum description="Halting debug trap enabled." name="VC_HARDERR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154271">
      <enum description="DebugMonitor exception disabled." name="MON_EN_0" value="0"/>
      <enum description="DebugMonitor exception enabled." name="MON_EN_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154317">
      <enum description="Clear the status of the DebugMonitor exception to not pending."
            name="MON_PEND_0"
            value="0"/>
      <enum description="Set the status of the DebugMonitor exception to pending."
            name="MON_PEND_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e154363">
      <enum description="Do not step the processor." name="MON_STEP_0" value="0"/>
      <enum description="Step the processor." name="MON_STEP_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154428">
      <enum description="DWT and ITM blocks disabled." name="TRCENA_0" value="0"/>
      <enum description="DWT and ITM blocks enabled." name="TRCENA_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154546">
      <enum description="A bus slave connection to AXBS input port n is absent"
            name="ASC_0"
            value="0"/>
      <enum description="A bus slave connection to AXBS input port n is present"
            name="ASC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e154620">
      <enum description="A bus master connection to AXBS input port n is absent"
            name="AMC_0"
            value="0"/>
      <enum description="A bus master connection to AXBS input port n is present"
            name="AMC_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e154694">
      <enum description="Fixed-priority arbitration" name="CBRR_0" value="0"/>
      <enum description="Round-robin arbitration" name="CBRR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154740">
      <enum description="Round robin" name="SRAMUAP_0" value="0"/>
      <enum description="Special round robin (favors SRAM backdoor accesses over the processor)"
            name="SRAMUAP_1"
            value="0x1"/>
      <enum description="Fixed priority. Processor has highest, backdoor has lowest"
            name="SRAMUAP_2"
            value="0x2"/>
      <enum description="Fixed priority. Backdoor has highest, processor has lowest"
            name="SRAMUAP_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e154828">
      <enum description="Round robin" name="SRAMLAP_0" value="0"/>
      <enum description="Special round robin (favors SRAM backdoor accesses over the processor)"
            name="SRAMLAP_1"
            value="0x1"/>
      <enum description="Fixed priority. Processor has highest, backdoor has lowest"
            name="SRAMLAP_2"
            value="0x2"/>
      <enum description="Fixed priority. Backdoor has highest, processor has lowest"
            name="SRAMLAP_3"
            value="0x3"/>
   </enumeration>
   <enumeration id="d1e154947">
      <enum description="No error" name="CWBER_0" value="0"/>
      <enum description="Error occurred" name="CWBER_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e154993">
      <enum description="No interrupt" name="FIOC_0" value="0"/>
      <enum description="Interrupt occurred" name="FIOC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155039">
      <enum description="No interrupt" name="FDZC_0" value="0"/>
      <enum description="Interrupt occurred" name="FDZC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155085">
      <enum description="No interrupt" name="FOFC_0" value="0"/>
      <enum description="Interrupt occurred" name="FOFC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155131">
      <enum description="No interrupt" name="FUFC_0" value="0"/>
      <enum description="Interrupt occurred" name="FUFC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155178">
      <enum description="No interrupt" name="FIXC_0" value="0"/>
      <enum description="Interrupt occurred" name="FIXC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155224">
      <enum description="No interrupt" name="FIDC_0" value="0"/>
      <enum description="Interrupt occurred" name="FIDC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155270">
      <enum description="Disable error interrupt" name="CWBEE_0" value="0"/>
      <enum description="Enable error interrupt" name="CWBEE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155316">
      <enum description="Disable interrupt" name="FIOCE_0" value="0"/>
      <enum description="Enable interrupt" name="FIOCE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155362">
      <enum description="Disable interrupt" name="FDZCE_0" value="0"/>
      <enum description="Enable interrupt" name="FDZCE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155408">
      <enum description="Disable interrupt" name="FOFCE_0" value="0"/>
      <enum description="Enable interrupt" name="FOFCE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155455">
      <enum description="Disable interrupt" name="FUFCE_0" value="0"/>
      <enum description="Enable interrupt" name="FUFCE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155501">
      <enum description="Disable interrupt" name="FIXCE_0" value="0"/>
      <enum description="Enable interrupt" name="FIXCE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155547">
      <enum description="Disable interrupt" name="FIDCE_0" value="0"/>
      <enum description="Enable interrupt" name="FIDCE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155668">
      <enum description="Instruction" name="BEDA_0" value="0"/>
      <enum description="Data" name="BEDA_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155714">
      <enum description="User mode" name="BEMD_0" value="0"/>
      <enum description="Supervisor/privileged mode" name="BEMD_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155760">
      <enum description="8-bit access" name="BESZ_0" value="0"/>
      <enum description="16-bit access" name="BESZ_1" value="0x1"/>
      <enum description="32-bit access" name="BESZ_2" value="0x2"/>
   </enumeration>
   <enumeration id="d1e155818">
      <enum description="Read access" name="BEWT_0" value="0"/>
      <enum description="Write access" name="BEWT_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e155883">
      <enum description="No bus error overrun" name="BEOVR_0" value="0"/>
      <enum description="Bus error overrun occurred. The FADR and FDR registers and the other FATR bits are not updated to reflect this new bus error."
            name="BEOVR_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e156049">
      <enum description="Request is cleared." name="CPOREQ_0" value="0"/>
      <enum description="Request Compute Operation." name="CPOREQ_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e156095">
      <enum description="Compute operation entry has not completed or compute operation exit has completed."
            name="CPOACK_0"
            value="0"/>
      <enum description="Compute operation entry has completed or compute operation exit has not completed."
            name="CPOACK_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e156141">
      <enum description="No effect." name="CPOWOI_0" value="0"/>
      <enum description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch."
            name="CPOWOI_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e156260">
      <enum description="SRAM_L" name="MT_0" value="0"/>
      <enum description="SRAM_U" name="MT_1" value="0x1"/>
      <enum description="PC Cache" name="MT_2" value="0x2"/>
      <enum description="PS Cache" name="MT_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e156330">
      <enum description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;). Writes to the LMDRn[7:0] are allowed."
            name="RO_0"
            value="0"/>
      <enum description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;). Writes to the LMDRn[7:0] are ignored."
            name="RO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e156376">
      <enum description="LMEMn 32-bits wide" name="DPW_2" value="0x2"/>
      <enum description="LMEMn 64-bits wide" name="DPW_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e156423">
      <enum description="No Cache" name="WY_0" value="0"/>
      <enum description="2-Way Set Associative" name="WY_2" value="0x2"/>
      <enum description="4-Way Set Associative" name="WY_4" value="0x4"/>
   </enumeration>
   <enumeration id="d1e156481">
      <enum description="no LMEMn (0 KB)" name="LMSZ_0" value="0"/>
      <enum description="1 KB LMEMn" name="LMSZ_1" value="0x1"/>
      <enum description="2 KB LMEMn" name="LMSZ_2" value="0x2"/>
      <enum description="4 KB LMEMn" name="LMSZ_3" value="0x3"/>
      <enum description="8 KB LMEMn" name="LMSZ_4" value="0x4"/>
      <enum description="16 KB LMEMn" name="LMSZ_5" value="0x5"/>
      <enum description="32 KB LMEMn" name="LMSZ_6" value="0x6"/>
      <enum description="64 KB LMEMn" name="LMSZ_7" value="0x7"/>
      <enum description="128 KB LMEMn" name="LMSZ_8" value="0x8"/>
      <enum description="256 KB LMEMn" name="LMSZ_9" value="0x9"/>
      <enum description="512 KB LMEMn" name="LMSZ_10" value="0xa"/>
      <enum description="1024 KB LMEMn" name="LMSZ_11" value="0xb"/>
      <enum description="2048 KB LMEMn" name="LMSZ_12" value="0xc"/>
      <enum description="4096 KB LMEMn" name="LMSZ_13" value="0xd"/>
      <enum description="8192 KB LMEMn" name="LMSZ_14" value="0xe"/>
      <enum description="16384 KB LMEMn" name="LMSZ_15" value="0xf"/>
   </enumeration>
   <enumeration id="d1e156697">
      <enum description="LMEMn is a power-of-2 capacity." name="LMSZH_0" value="0"/>
      <enum description="LMEMn is not a power-of-2, with a capacity is 0.75 * LMSZ."
            name="LMSZH_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e156743">
      <enum description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;). LMEMn is not present."
            name="V_0"
            value="0"/>
      <enum description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;). LMEMn is present."
            name="V_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e156817">
      <enum description="reporting disabled" name="ERNCR_0" value="0"/>
      <enum description="reporting enabled" name="ERNCR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e156863">
      <enum description="reporting disabled" name="ER1BR_0" value="0"/>
      <enum description="reporting enabled" name="ER1BR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e156909">
      <enum description="reporting disabled" name="ERPR_0" value="0"/>
      <enum description="reporting enabled" name="ERPR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e156955">
      <enum description="reporting disabled" name="ECPR_0" value="0"/>
      <enum description="reporting enabled" name="ECPR_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e157438">
      <enum description="Cache disabled" name="ENCACHE_0" value="0"/>
      <enum description="Cache enabled" name="ENCACHE_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e157484">
      <enum description="Write buffer disabled" name="ENWRBUF_0" value="0"/>
      <enum description="Write buffer enabled" name="ENWRBUF_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e157566">
      <enum description="No operation" name="INVW0_0" value="0"/>
      <enum description="When setting the GO bit, invalidate all lines in way 0."
            name="INVW0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e157613">
      <enum description="No operation" name="PUSHW0_0" value="0"/>
      <enum description="When setting the GO bit, push all modified lines in way 0"
            name="PUSHW0_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e157659">
      <enum description="No operation" name="INVW1_0" value="0"/>
      <enum description="When setting the GO bit, invalidate all lines in way 1"
            name="INVW1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e157705">
      <enum description="No operation" name="PUSHW1_0" value="0"/>
      <enum description="When setting the GO bit, push all modified lines in way 1"
            name="PUSHW1_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e157751">
      <enum description="Write: no effect. Read: no cache command active." name="GO_0"
            value="0"/>
      <enum description="Write: initiate command indicated by bits 27-24. Read: cache command active."
            name="GO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e157825">
      <enum description="Write: no effect. Read: no line command active." name="LGO_0"
            value="0"/>
      <enum description="Write: initiate line command indicated by bits 27-24. Read: line command active."
            name="LGO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e157889">
      <enum description="Way 0" name="WSEL_0" value="0"/>
      <enum description="Way 1" name="WSEL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e157935">
      <enum description="Data" name="TDSEL_0" value="0"/>
      <enum description="Tag" name="TDSEL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e158036">
      <enum description="Search and read or write" name="LCMD_0" value="0"/>
      <enum description="Invalidate" name="LCMD_1" value="0x1"/>
      <enum description="Push" name="LCMD_2" value="0x2"/>
      <enum description="Clear" name="LCMD_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158106">
      <enum description="Cache address" name="LADSEL_0" value="0"/>
      <enum description="Physical address" name="LADSEL_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e158152">
      <enum description="Read" name="LACC_0" value="0"/>
      <enum description="Write" name="LACC_1" value="0x1"/>
   </enumeration>
   <enumeration id="d1e158226">
      <enum description="Write: no effect. Read: no line command active." name="LGO_0"
            value="0"/>
      <enum description="Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active."
            name="LGO_1"
            value="0x1"/>
   </enumeration>
   <enumeration id="d1e158364">
      <enum description="Non-cacheable" name="R15_0" value="0"/>
      <enum description="Non-cacheable" name="R15_1" value="0x1"/>
      <enum description="Write-through" name="R15_2" value="0x2"/>
      <enum description="Write-back" name="R15_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158434">
      <enum description="Non-cacheable" name="R14_0" value="0"/>
      <enum description="Non-cacheable" name="R14_1" value="0x1"/>
      <enum description="Write-through" name="R14_2" value="0x2"/>
      <enum description="Write-back" name="R14_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158504">
      <enum description="Non-cacheable" name="R13_0" value="0"/>
      <enum description="Non-cacheable" name="R13_1" value="0x1"/>
      <enum description="Write-through" name="R13_2" value="0x2"/>
      <enum description="Write-back" name="R13_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158574">
      <enum description="Non-cacheable" name="R12_0" value="0"/>
      <enum description="Non-cacheable" name="R12_1" value="0x1"/>
      <enum description="Write-through" name="R12_2" value="0x2"/>
      <enum description="Write-back" name="R12_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158644">
      <enum description="Non-cacheable" name="R11_0" value="0"/>
      <enum description="Non-cacheable" name="R11_1" value="0x1"/>
      <enum description="Write-through" name="R11_2" value="0x2"/>
      <enum description="Write-back" name="R11_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158715">
      <enum description="Non-cacheable" name="R10_0" value="0"/>
      <enum description="Non-cacheable" name="R10_1" value="0x1"/>
      <enum description="Write-through" name="R10_2" value="0x2"/>
      <enum description="Write-back" name="R10_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158785">
      <enum description="Non-cacheable" name="R9_0" value="0"/>
      <enum description="Non-cacheable" name="R9_1" value="0x1"/>
      <enum description="Write-through" name="R9_2" value="0x2"/>
      <enum description="Write-back" name="R9_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158855">
      <enum description="Non-cacheable" name="R8_0" value="0"/>
      <enum description="Non-cacheable" name="R8_1" value="0x1"/>
      <enum description="Write-through" name="R8_2" value="0x2"/>
      <enum description="Write-back" name="R8_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158925">
      <enum description="Non-cacheable" name="R7_0" value="0"/>
      <enum description="Non-cacheable" name="R7_1" value="0x1"/>
      <enum description="Write-through" name="R7_2" value="0x2"/>
      <enum description="Write-back" name="R7_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e158995">
      <enum description="Non-cacheable" name="R6_0" value="0"/>
      <enum description="Non-cacheable" name="R6_1" value="0x1"/>
      <enum description="Write-through" name="R6_2" value="0x2"/>
      <enum description="Write-back" name="R6_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e159065">
      <enum description="Non-cacheable" name="R5_0" value="0"/>
      <enum description="Non-cacheable" name="R5_1" value="0x1"/>
      <enum description="Write-through" name="R5_2" value="0x2"/>
      <enum description="Write-back" name="R5_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e159136">
      <enum description="Non-cacheable" name="R4_0" value="0"/>
      <enum description="Non-cacheable" name="R4_1" value="0x1"/>
      <enum description="Write-through" name="R4_2" value="0x2"/>
      <enum description="Write-back" name="R4_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e159206">
      <enum description="Non-cacheable" name="R3_0" value="0"/>
      <enum description="Non-cacheable" name="R3_1" value="0x1"/>
      <enum description="Write-through" name="R3_2" value="0x2"/>
      <enum description="Write-back" name="R3_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e159276">
      <enum description="Non-cacheable" name="R2_0" value="0"/>
      <enum description="Non-cacheable" name="R2_1" value="0x1"/>
      <enum description="Write-through" name="R2_2" value="0x2"/>
      <enum description="Write-back" name="R2_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e159346">
      <enum description="Non-cacheable" name="R1_0" value="0"/>
      <enum description="Non-cacheable" name="R1_1" value="0x1"/>
      <enum description="Write-through" name="R1_2" value="0x2"/>
      <enum description="Write-back" name="R1_3" value="0x3"/>
   </enumeration>
   <enumeration id="d1e159416">
      <enum description="Non-cacheable" name="R0_0" value="0"/>
      <enum description="Non-cacheable" name="R0_1" value="0x1"/>
      <enum description="Write-through" name="R0_2" value="0x2"/>
      <enum description="Write-back" name="R0_3" value="0x3"/>
   </enumeration>
   <peripheral defRegSize="4" description="Flash configuration field" id="FTFE-FlashConfig"
               size="0x13">
      <register description="Backdoor Comparison Key 3." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY3"
                offset="0x0"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY3@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 2." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY2"
                offset="0x1"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY2@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 1." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY1"
                offset="0x2"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY1@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 0." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY0"
                offset="0x3"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY0@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 7." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY7"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY7@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 6." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY6"
                offset="0x5"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY6@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 5." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY5"
                offset="0x6"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY5@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 4." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY4"
                offset="0x7"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFE-FlashConfig@NV-BACKKEY4@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile P-Flash Protection 1 - Low Register" format="hex0x"
                id="FTFE-FlashConfig@NV-FPROT3"
                offset="0x8"
                readOnly="true"
                size="1">
         <field description="P-Flash Region Protect" format="hex0x"
                id="FTFE-FlashConfig@NV-FPROT3@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile P-Flash Protection 1 - High Register" format="hex0x"
                id="FTFE-FlashConfig@NV-FPROT2"
                offset="0x9"
                readOnly="true"
                size="1">
         <field description="P-Flash Region Protect" format="hex0x"
                id="FTFE-FlashConfig@NV-FPROT2@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile P-Flash Protection 0 - Low Register" format="hex0x"
                id="FTFE-FlashConfig@NV-FPROT1"
                offset="0xa"
                readOnly="true"
                size="1">
         <field description="P-Flash Region Protect" format="hex0x"
                id="FTFE-FlashConfig@NV-FPROT1@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile P-Flash Protection 0 - High Register" format="hex0x"
                id="FTFE-FlashConfig@NV-FPROT0"
                offset="0xb"
                readOnly="true"
                size="1">
         <field description="P-Flash Region Protect" format="hex0x"
                id="FTFE-FlashConfig@NV-FPROT0@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile Flash Security Register" format="hex0x"
                id="FTFE-FlashConfig@NV-FSEC"
                offset="0xc"
                readOnly="true"
                size="1">
         <field description="Flash Security" format="enum" enum="d1e685"
                id="FTFE-FlashConfig@NV-FSEC@SEC"
                offset="[1:0]"/>
         <field description="Freescale Failure Analysis Access Code" format="enum"
                enum="d1e731"
                id="FTFE-FlashConfig@NV-FSEC@FSLACC"
                offset="[3:2]"/>
         <field description="no description available" format="enum" enum="d1e777"
                id="FTFE-FlashConfig@NV-FSEC@MEEN"
                offset="[5:4]"/>
         <field description="Backdoor Key Security Enable" format="enum" enum="d1e823"
                id="FTFE-FlashConfig@NV-FSEC@KEYEN"
                offset="[7:6]"/>
      </register>
      <register description="Non-volatile Flash Option Register" format="hex0x"
                id="FTFE-FlashConfig@NV-FOPT"
                offset="0xd"
                readOnly="true"
                size="1">
         <field description="no description available" format="enum" enum="d1e897"
                id="FTFE-FlashConfig@NV-FOPT@LPBOOT"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e943"
                id="FTFE-FlashConfig@NV-FOPT@BOOTPIN-OPT"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e989"
                id="FTFE-FlashConfig@NV-FOPT@NMI-DIS"
                offset="[2]"/>
         <field description="no description available" format="enum" enum="d1e1035"
                id="FTFE-FlashConfig@NV-FOPT@RESET-PIN-CFG"
                offset="[3]"/>
         <field description="Boot source selection" format="enum" enum="d1e1081"
                id="FTFE-FlashConfig@NV-FOPT@BOOTSRC-SEL"
                offset="[7:6]"/>
      </register>
      <register description="Non-volatile EERAM Protection Register" format="hex0x"
                id="FTFE-FlashConfig@NV-FEPROT"
                offset="0xe"
                readOnly="true"
                size="1">
         <field description="no description available" format="hex0x"
                id="FTFE-FlashConfig@NV-FEPROT@EPROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile D-Flash Protection Register" format="hex0x"
                id="FTFE-FlashConfig@NV-FDPROT"
                offset="0xf"
                readOnly="true"
                size="1">
         <field description="D-Flash Region Protect" format="hex0x"
                id="FTFE-FlashConfig@NV-FDPROT@DPROT"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="AIPS-Lite Bridge" id="AIPS" size="0x84">
      <register description="Master Privilege Register A" format="hex0x" id="AIPS@AIPS-MPRA"
                offset="0x0"
                size="4">
         <field description="Master 2 Privilege Level" format="enum" enum="d1e1293"
                id="AIPS@AIPS-MPRA@MPL2"
                offset="[20]"/>
         <field description="Master 2 Trusted For Writes" format="enum" enum="d1e1339"
                id="AIPS@AIPS-MPRA@MTW2"
                offset="[21]"/>
         <field description="Master 2 Trusted For Read" format="enum" enum="d1e1385"
                id="AIPS@AIPS-MPRA@MTR2"
                offset="[22]"/>
         <field description="Master 1 Privilege Level" format="enum" enum="d1e1431"
                id="AIPS@AIPS-MPRA@MPL1"
                offset="[24]"/>
         <field description="Master 1 Trusted for Writes" format="enum" enum="d1e1477"
                id="AIPS@AIPS-MPRA@MTW1"
                offset="[25]"/>
         <field description="Master 1 Trusted for Read" format="enum" enum="d1e1524"
                id="AIPS@AIPS-MPRA@MTR1"
                offset="[26]"/>
         <field description="Master 0 Privilege Level" format="enum" enum="d1e1570"
                id="AIPS@AIPS-MPRA@MPL0"
                offset="[28]"/>
         <field description="Master 0 Trusted For Writes" format="enum" enum="d1e1616"
                id="AIPS@AIPS-MPRA@MTW0"
                offset="[29]"/>
         <field description="Master 0 Trusted For Read" format="enum" enum="d1e1662"
                id="AIPS@AIPS-MPRA@MTR0"
                offset="[30]"/>
      </register>
      <register description="Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-PACRA"
                offset="0x20"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e1745"
                id="AIPS@AIPS-PACRA@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e1791"
                id="AIPS@AIPS-PACRA@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e1837"
                id="AIPS@AIPS-PACRA@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e1883"
                id="AIPS@AIPS-PACRA@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e1929"
                id="AIPS@AIPS-PACRA@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e1976"
                id="AIPS@AIPS-PACRA@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2022"
                id="AIPS@AIPS-PACRA@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e2068"
                id="AIPS@AIPS-PACRA@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2114"
                id="AIPS@AIPS-PACRA@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2160"
                id="AIPS@AIPS-PACRA@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e2206"
                id="AIPS@AIPS-PACRA@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2253"
                id="AIPS@AIPS-PACRA@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2299"
                id="AIPS@AIPS-PACRA@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e2345"
                id="AIPS@AIPS-PACRA@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2391"
                id="AIPS@AIPS-PACRA@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2437"
                id="AIPS@AIPS-PACRA@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e2483"
                id="AIPS@AIPS-PACRA@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2530"
                id="AIPS@AIPS-PACRA@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2576"
                id="AIPS@AIPS-PACRA@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e2622"
                id="AIPS@AIPS-PACRA@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2668"
                id="AIPS@AIPS-PACRA@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2714"
                id="AIPS@AIPS-PACRA@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e2760"
                id="AIPS@AIPS-PACRA@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2807"
                id="AIPS@AIPS-PACRA@SP0"
                offset="[30]"/>
      </register>
      <register description="Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-PACRB"
                offset="0x24"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e1745"
                id="AIPS@AIPS-PACRB@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e1791"
                id="AIPS@AIPS-PACRB@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e1837"
                id="AIPS@AIPS-PACRB@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e1883"
                id="AIPS@AIPS-PACRB@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e1929"
                id="AIPS@AIPS-PACRB@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e1976"
                id="AIPS@AIPS-PACRB@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2022"
                id="AIPS@AIPS-PACRB@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e2068"
                id="AIPS@AIPS-PACRB@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2114"
                id="AIPS@AIPS-PACRB@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2160"
                id="AIPS@AIPS-PACRB@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e2206"
                id="AIPS@AIPS-PACRB@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2253"
                id="AIPS@AIPS-PACRB@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2299"
                id="AIPS@AIPS-PACRB@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e2345"
                id="AIPS@AIPS-PACRB@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2391"
                id="AIPS@AIPS-PACRB@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2437"
                id="AIPS@AIPS-PACRB@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e2483"
                id="AIPS@AIPS-PACRB@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2530"
                id="AIPS@AIPS-PACRB@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2576"
                id="AIPS@AIPS-PACRB@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e2622"
                id="AIPS@AIPS-PACRB@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2668"
                id="AIPS@AIPS-PACRB@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2714"
                id="AIPS@AIPS-PACRB@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e2760"
                id="AIPS@AIPS-PACRB@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2807"
                id="AIPS@AIPS-PACRB@SP0"
                offset="[30]"/>
      </register>
      <register description="Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-PACRC"
                offset="0x28"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e1745"
                id="AIPS@AIPS-PACRC@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e1791"
                id="AIPS@AIPS-PACRC@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e1837"
                id="AIPS@AIPS-PACRC@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e1883"
                id="AIPS@AIPS-PACRC@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e1929"
                id="AIPS@AIPS-PACRC@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e1976"
                id="AIPS@AIPS-PACRC@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2022"
                id="AIPS@AIPS-PACRC@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e2068"
                id="AIPS@AIPS-PACRC@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2114"
                id="AIPS@AIPS-PACRC@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2160"
                id="AIPS@AIPS-PACRC@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e2206"
                id="AIPS@AIPS-PACRC@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2253"
                id="AIPS@AIPS-PACRC@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2299"
                id="AIPS@AIPS-PACRC@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e2345"
                id="AIPS@AIPS-PACRC@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2391"
                id="AIPS@AIPS-PACRC@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2437"
                id="AIPS@AIPS-PACRC@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e2483"
                id="AIPS@AIPS-PACRC@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2530"
                id="AIPS@AIPS-PACRC@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2576"
                id="AIPS@AIPS-PACRC@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e2622"
                id="AIPS@AIPS-PACRC@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2668"
                id="AIPS@AIPS-PACRC@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2714"
                id="AIPS@AIPS-PACRC@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e2760"
                id="AIPS@AIPS-PACRC@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2807"
                id="AIPS@AIPS-PACRC@SP0"
                offset="[30]"/>
      </register>
      <register description="Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-PACRD"
                offset="0x2c"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e1745"
                id="AIPS@AIPS-PACRD@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e1791"
                id="AIPS@AIPS-PACRD@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e1837"
                id="AIPS@AIPS-PACRD@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e1883"
                id="AIPS@AIPS-PACRD@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e1929"
                id="AIPS@AIPS-PACRD@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e1976"
                id="AIPS@AIPS-PACRD@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2022"
                id="AIPS@AIPS-PACRD@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e2068"
                id="AIPS@AIPS-PACRD@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2114"
                id="AIPS@AIPS-PACRD@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2160"
                id="AIPS@AIPS-PACRD@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e2206"
                id="AIPS@AIPS-PACRD@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2253"
                id="AIPS@AIPS-PACRD@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2299"
                id="AIPS@AIPS-PACRD@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e2345"
                id="AIPS@AIPS-PACRD@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2391"
                id="AIPS@AIPS-PACRD@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2437"
                id="AIPS@AIPS-PACRD@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e2483"
                id="AIPS@AIPS-PACRD@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2530"
                id="AIPS@AIPS-PACRD@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2576"
                id="AIPS@AIPS-PACRD@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e2622"
                id="AIPS@AIPS-PACRD@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2668"
                id="AIPS@AIPS-PACRD@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e2714"
                id="AIPS@AIPS-PACRD@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e2760"
                id="AIPS@AIPS-PACRD@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2807"
                id="AIPS@AIPS-PACRD@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRA"
                offset="0x40"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRA@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRA@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRA@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRA@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRA@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRA@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRA@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRA@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRA@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRA@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRA@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRA@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRA@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRA@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRA@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRA@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRA@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRA@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRA@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRA@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRA@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRA@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRA@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRA@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRB"
                offset="0x44"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRB@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRB@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRB@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRB@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRB@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRB@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRB@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRB@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRB@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRB@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRB@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRB@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRB@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRB@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRB@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRB@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRB@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRB@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRB@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRB@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRB@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRB@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRB@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRB@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRC"
                offset="0x48"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRC@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRC@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRC@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRC@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRC@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRC@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRC@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRC@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRC@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRC@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRC@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRC@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRC@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRC@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRC@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRC@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRC@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRC@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRC@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRC@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRC@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRC@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRC@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRC@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRD"
                offset="0x4c"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRD@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRD@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRD@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRD@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRD@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRD@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRD@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRD@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRD@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRD@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRD@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRD@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRD@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRD@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRD@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRD@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRD@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRD@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRD@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRD@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRD@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRD@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRD@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRD@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRE"
                offset="0x50"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRE@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRE@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRE@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRE@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRE@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRE@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRE@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRE@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRE@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRE@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRE@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRE@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRE@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRE@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRE@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRE@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRE@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRE@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRE@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRE@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRE@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRE@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRE@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRE@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRF"
                offset="0x54"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRF@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRF@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRF@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRF@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRF@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRF@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRF@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRF@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRF@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRF@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRF@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRF@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRF@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRF@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRF@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRF@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRF@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRF@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRF@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRF@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRF@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRF@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRF@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRF@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRG"
                offset="0x58"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRG@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRG@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRG@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRG@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRG@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRG@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRG@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRG@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRG@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRG@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRG@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRG@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRG@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRG@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRG@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRG@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRG@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRG@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRG@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRG@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRG@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRG@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRG@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRG@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRH"
                offset="0x5c"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRH@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRH@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRH@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRH@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRH@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRH@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRH@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRH@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRH@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRH@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRH@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRH@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRH@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRH@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRH@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRH@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRH@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRH@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRH@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRH@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRH@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRH@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRH@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRH@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRI"
                offset="0x60"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRI@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRI@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRI@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRI@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRI@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRI@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRI@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRI@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRI@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRI@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRI@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRI@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRI@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRI@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRI@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRI@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRI@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRI@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRI@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRI@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRI@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRI@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRI@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRI@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRJ"
                offset="0x64"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRJ@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRJ@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRJ@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRJ@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRJ@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRJ@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRJ@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRJ@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRJ@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRJ@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRJ@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRJ@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRJ@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRJ@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRJ@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRJ@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRJ@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRJ@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRJ@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRJ@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRJ@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRJ@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRJ@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRJ@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRK"
                offset="0x68"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRK@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRK@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRK@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRK@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRK@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRK@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRK@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRK@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRK@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRK@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRK@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRK@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRK@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRK@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRK@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRK@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRK@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRK@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRK@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRK@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRK@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRK@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRK@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRK@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRL"
                offset="0x6c"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRL@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRL@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRL@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRL@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRL@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRL@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRL@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRL@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRL@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRL@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRL@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRL@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRL@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRL@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRL@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRL@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRL@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRL@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRL@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRL@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRL@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRL@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRL@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRL@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRM"
                offset="0x70"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRM@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRM@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRM@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRM@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRM@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRM@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRM@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRM@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRM@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRM@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRM@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRM@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRM@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRM@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRM@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRM@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRM@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRM@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRM@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRM@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRM@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRM@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRM@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRM@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRN"
                offset="0x74"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRN@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRN@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRN@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRN@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRN@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRN@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRN@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRN@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRN@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRN@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRN@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRN@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRN@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRN@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRN@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRN@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRN@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRN@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRN@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRN@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRN@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRN@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRN@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRN@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRO"
                offset="0x78"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRO@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRO@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRO@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRO@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRO@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRO@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRO@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRO@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRO@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRO@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRO@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRO@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRO@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRO@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRO@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRO@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRO@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRO@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRO@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRO@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRO@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRO@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRO@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRO@SP0"
                offset="[30]"/>
      </register>
      <register description="Off-Platform Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-OPACRP"
                offset="0x7c"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e2890"
                id="AIPS@AIPS-OPACRP@TP7"
                offset="[0]"/>
         <field description="Write Protect" format="enum" enum="d1e2936"
                id="AIPS@AIPS-OPACRP@WP7"
                offset="[1]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e2982"
                id="AIPS@AIPS-OPACRP@SP7"
                offset="[2]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3028"
                id="AIPS@AIPS-OPACRP@TP6"
                offset="[4]"/>
         <field description="Write Protect" format="enum" enum="d1e3074"
                id="AIPS@AIPS-OPACRP@WP6"
                offset="[5]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3121"
                id="AIPS@AIPS-OPACRP@SP6"
                offset="[6]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3167"
                id="AIPS@AIPS-OPACRP@TP5"
                offset="[8]"/>
         <field description="Write Protect" format="enum" enum="d1e3213"
                id="AIPS@AIPS-OPACRP@WP5"
                offset="[9]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3259"
                id="AIPS@AIPS-OPACRP@SP5"
                offset="[10]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3305"
                id="AIPS@AIPS-OPACRP@TP4"
                offset="[12]"/>
         <field description="Write Protect" format="enum" enum="d1e3351"
                id="AIPS@AIPS-OPACRP@WP4"
                offset="[13]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3398"
                id="AIPS@AIPS-OPACRP@SP4"
                offset="[14]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3444"
                id="AIPS@AIPS-OPACRP@TP3"
                offset="[16]"/>
         <field description="Write Protect" format="enum" enum="d1e3490"
                id="AIPS@AIPS-OPACRP@WP3"
                offset="[17]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3536"
                id="AIPS@AIPS-OPACRP@SP3"
                offset="[18]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3582"
                id="AIPS@AIPS-OPACRP@TP2"
                offset="[20]"/>
         <field description="Write Protect" format="enum" enum="d1e3628"
                id="AIPS@AIPS-OPACRP@WP2"
                offset="[21]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3675"
                id="AIPS@AIPS-OPACRP@SP2"
                offset="[22]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3721"
                id="AIPS@AIPS-OPACRP@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e3767"
                id="AIPS@AIPS-OPACRP@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3813"
                id="AIPS@AIPS-OPACRP@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e3859"
                id="AIPS@AIPS-OPACRP@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e3905"
                id="AIPS@AIPS-OPACRP@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e3952"
                id="AIPS@AIPS-OPACRP@SP0"
                offset="[30]"/>
      </register>
      <register description="Peripheral Access Control Register" format="hex0x"
                id="AIPS@AIPS-PACRU"
                offset="0x80"
                size="4">
         <field description="Trusted Protect" format="enum" enum="d1e4026"
                id="AIPS@AIPS-PACRU@TP1"
                offset="[24]"/>
         <field description="Write Protect" format="enum" enum="d1e4072"
                id="AIPS@AIPS-PACRU@WP1"
                offset="[25]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e4118"
                id="AIPS@AIPS-PACRU@SP1"
                offset="[26]"/>
         <field description="Trusted Protect" format="enum" enum="d1e4164"
                id="AIPS@AIPS-PACRU@TP0"
                offset="[28]"/>
         <field description="Write Protect" format="enum" enum="d1e4210"
                id="AIPS@AIPS-PACRU@WP0"
                offset="[29]"/>
         <field description="Supervisor Protect" format="enum" enum="d1e4257"
                id="AIPS@AIPS-PACRU@SP0"
                offset="[30]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="MSCM" id="MSCM" size="0x410">
      <register description="Processor X Type Register" format="hex0x" id="MSCM@MSCM-CPxTYPE"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Processor x Revision" format="hex0x" id="MSCM@MSCM-CPxTYPE@RYPZ"
                offset="[7:0]"/>
         <field description="Processor x Personality" format="hex0x"
                id="MSCM@MSCM-CPxTYPE@PERSONALITY"
                offset="[31:8]"/>
      </register>
      <register description="Processor X Number Register" format="hex0x" id="MSCM@MSCM-CPxNUM"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Processor x Number" format="hex0x" id="MSCM@MSCM-CPxNUM@CPN"
                offset="[0]"/>
      </register>
      <register description="Processor X Master Register" format="hex0x"
                id="MSCM@MSCM-CPxMASTER"
                offset="0x8"
                readOnly="true"
                size="4">
         <field description="Processor x Physical Port Number" format="hex0x"
                id="MSCM@MSCM-CPxMASTER@PPN"
                offset="[5:0]"/>
      </register>
      <register description="Processor X Count Register" format="hex0x" id="MSCM@MSCM-CPxCOUNT"
                offset="0xc"
                readOnly="true"
                size="4">
         <field description="Processor Count" format="hex0x" id="MSCM@MSCM-CPxCOUNT@PCNT"
                offset="[1:0]"/>
      </register>
      <register description="Processor X Configuration Register" format="hex0x"
                id="MSCM@MSCM-CPxCFG0"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Level 1 Instruction Cache Size" format="hex0x"
                id="MSCM@MSCM-CPxCFG0@ICSZ"
                offset="[31:24]"/>
      </register>
      <register description="Processor X Configuration Register" format="hex0x"
                id="MSCM@MSCM-CPxCFG1"
                offset="0x14"
                readOnly="true"
                size="4">
         <field description="Level 1 Instruction Cache Size" format="hex0x"
                id="MSCM@MSCM-CPxCFG1@ICSZ"
                offset="[31:24]"/>
      </register>
      <register description="Processor X Configuration Register" format="hex0x"
                id="MSCM@MSCM-CPxCFG2"
                offset="0x18"
                readOnly="true"
                size="4">
         <field description="Level 1 Instruction Cache Size" format="hex0x"
                id="MSCM@MSCM-CPxCFG2@ICSZ"
                offset="[31:24]"/>
      </register>
      <register description="Processor X Configuration Register" format="hex0x"
                id="MSCM@MSCM-CPxCFG3"
                offset="0x1c"
                readOnly="true"
                size="4">
         <field description="Level 1 Instruction Cache Size" format="hex0x"
                id="MSCM@MSCM-CPxCFG3@ICSZ"
                offset="[31:24]"/>
      </register>
      <register description="Processor 0 Type Register" format="hex0x" id="MSCM@MSCM-CP0TYPE"
                offset="0x20"
                readOnly="true"
                size="4">
         <field description="Processor x Revision" format="hex0x" id="MSCM@MSCM-CP0TYPE@RYPZ"
                offset="[7:0]"/>
         <field description="Processor x Personality" format="hex0x"
                id="MSCM@MSCM-CP0TYPE@PERSONALITY"
                offset="[31:8]"/>
      </register>
      <register description="Processor 0 Number Register" format="hex0x" id="MSCM@MSCM-CP0NUM"
                offset="0x24"
                readOnly="true"
                size="4">
         <field description="Processor x Number" format="hex0x" id="MSCM@MSCM-CP0NUM@CPN"
                offset="[0]"/>
      </register>
      <register description="Processor 0 Master Register" format="hex0x"
                id="MSCM@MSCM-CP0MASTER"
                offset="0x28"
                readOnly="true"
                size="4">
         <field description="Processor x Physical Port Number" format="hex0x"
                id="MSCM@MSCM-CP0MASTER@PPN"
                offset="[5:0]"/>
      </register>
      <register description="Processor 0 Count Register" format="hex0x" id="MSCM@MSCM-CP0COUNT"
                offset="0x2c"
                readOnly="true"
                size="4">
         <field description="Processor Count" format="hex0x" id="MSCM@MSCM-CP0COUNT@PCNT"
                offset="[1:0]"/>
      </register>
      <register description="Processor 0 Configuration Register" format="hex0x"
                id="MSCM@MSCM-CP0CFG0"
                offset="0x30"
                readOnly="true"
                size="4">
         <field description="Level 1 Instruction Cache Size" format="hex0x"
                id="MSCM@MSCM-CP0CFG0@ICSZ"
                offset="[31:24]"/>
      </register>
      <register description="Processor 0 Configuration Register" format="hex0x"
                id="MSCM@MSCM-CP0CFG1"
                offset="0x34"
                readOnly="true"
                size="4">
         <field description="Level 1 Instruction Cache Size" format="hex0x"
                id="MSCM@MSCM-CP0CFG1@ICSZ"
                offset="[31:24]"/>
      </register>
      <register description="Processor 0 Configuration Register" format="hex0x"
                id="MSCM@MSCM-CP0CFG2"
                offset="0x38"
                readOnly="true"
                size="4">
         <field description="Level 1 Instruction Cache Size" format="hex0x"
                id="MSCM@MSCM-CP0CFG2@ICSZ"
                offset="[31:24]"/>
      </register>
      <register description="Processor 0 Configuration Register" format="hex0x"
                id="MSCM@MSCM-CP0CFG3"
                offset="0x3c"
                readOnly="true"
                size="4">
         <field description="Level 1 Instruction Cache Size" format="hex0x"
                id="MSCM@MSCM-CP0CFG3@ICSZ"
                offset="[31:24]"/>
      </register>
      <register description="On-Chip Memory Descriptor Register" format="hex0x"
                id="MSCM@MSCM-OCMDR0"
                offset="0x400"
                size="4">
         <field description="OCMEM Control Field 0" format="hex0x" id="MSCM@MSCM-OCMDR0@OCMC0"
                offset="[3:0]"/>
         <field description="OCMEM Control Field 1" format="hex0x" id="MSCM@MSCM-OCMDR0@OCMC1"
                offset="[7:4]"/>
         <field description="OCMEM Control Field 2" format="hex0x" id="MSCM@MSCM-OCMDR0@OCMC2"
                offset="[11:8]"/>
         <field description="OCMEM Memory Protection Unit" format="enum" enum="d1e4943"
                id="MSCM@MSCM-OCMDR0@OCMPU"
                offset="[12]"/>
         <field description="OCMEM Type. This field defines the type of the on-chip memory:"
                format="enum"
                enum="d1e4989"
                id="MSCM@MSCM-OCMDR0@OCMT"
                offset="[15:13]"/>
         <field description="Read-Only" format="enum" enum="d1e5060" id="MSCM@MSCM-OCMDR0@RO"
                offset="[16]"/>
         <field description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:"
                format="enum"
                enum="d1e5106"
                id="MSCM@MSCM-OCMDR0@OCMW"
                offset="[19:17]"/>
         <field description="OCMEM Size" format="enum" enum="d1e5176"
                id="MSCM@MSCM-OCMDR0@OCMSZ"
                offset="[27:24]"/>
         <field description="OCMEM Size &#34;Hole&#34;" format="enum" enum="d1e5368"
                id="MSCM@MSCM-OCMDR0@OCMSZH"
                offset="[28]"/>
         <field description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory"
                format="enum"
                enum="d1e5414"
                id="MSCM@MSCM-OCMDR0@V"
                offset="[31]"/>
      </register>
      <register description="On-Chip Memory Descriptor Register" format="hex0x"
                id="MSCM@MSCM-OCMDR1"
                offset="0x404"
                size="4">
         <field description="OCMEM Control Field 0" format="hex0x" id="MSCM@MSCM-OCMDR1@OCMC0"
                offset="[3:0]"/>
         <field description="OCMEM Control Field 1" format="hex0x" id="MSCM@MSCM-OCMDR1@OCMC1"
                offset="[7:4]"/>
         <field description="OCMEM Control Field 2" format="hex0x" id="MSCM@MSCM-OCMDR1@OCMC2"
                offset="[11:8]"/>
         <field description="OCMEM Memory Protection Unit" format="enum" enum="d1e4943"
                id="MSCM@MSCM-OCMDR1@OCMPU"
                offset="[12]"/>
         <field description="OCMEM Type. This field defines the type of the on-chip memory:"
                format="enum"
                enum="d1e4989"
                id="MSCM@MSCM-OCMDR1@OCMT"
                offset="[15:13]"/>
         <field description="Read-Only" format="enum" enum="d1e5060" id="MSCM@MSCM-OCMDR1@RO"
                offset="[16]"/>
         <field description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:"
                format="enum"
                enum="d1e5106"
                id="MSCM@MSCM-OCMDR1@OCMW"
                offset="[19:17]"/>
         <field description="OCMEM Size" format="enum" enum="d1e5176"
                id="MSCM@MSCM-OCMDR1@OCMSZ"
                offset="[27:24]"/>
         <field description="OCMEM Size &#34;Hole&#34;" format="enum" enum="d1e5368"
                id="MSCM@MSCM-OCMDR1@OCMSZH"
                offset="[28]"/>
         <field description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory"
                format="enum"
                enum="d1e5414"
                id="MSCM@MSCM-OCMDR1@V"
                offset="[31]"/>
      </register>
      <register description="On-Chip Memory Descriptor Register" format="hex0x"
                id="MSCM@MSCM-OCMDR2"
                offset="0x408"
                size="4">
         <field description="OCMEM Control Field 0" format="hex0x" id="MSCM@MSCM-OCMDR2@OCMC0"
                offset="[3:0]"/>
         <field description="OCMEM Control Field 1" format="hex0x" id="MSCM@MSCM-OCMDR2@OCMC1"
                offset="[7:4]"/>
         <field description="OCMEM Control Field 2" format="hex0x" id="MSCM@MSCM-OCMDR2@OCMC2"
                offset="[11:8]"/>
         <field description="OCMEM Memory Protection Unit" format="enum" enum="d1e4943"
                id="MSCM@MSCM-OCMDR2@OCMPU"
                offset="[12]"/>
         <field description="OCMEM Type. This field defines the type of the on-chip memory:"
                format="enum"
                enum="d1e4989"
                id="MSCM@MSCM-OCMDR2@OCMT"
                offset="[15:13]"/>
         <field description="Read-Only" format="enum" enum="d1e5060" id="MSCM@MSCM-OCMDR2@RO"
                offset="[16]"/>
         <field description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:"
                format="enum"
                enum="d1e5106"
                id="MSCM@MSCM-OCMDR2@OCMW"
                offset="[19:17]"/>
         <field description="OCMEM Size" format="enum" enum="d1e5176"
                id="MSCM@MSCM-OCMDR2@OCMSZ"
                offset="[27:24]"/>
         <field description="OCMEM Size &#34;Hole&#34;" format="enum" enum="d1e5368"
                id="MSCM@MSCM-OCMDR2@OCMSZH"
                offset="[28]"/>
         <field description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory"
                format="enum"
                enum="d1e5414"
                id="MSCM@MSCM-OCMDR2@V"
                offset="[31]"/>
      </register>
      <register description="On-Chip Memory Descriptor Register" format="hex0x"
                id="MSCM@MSCM-OCMDR3"
                offset="0x40c"
                size="4">
         <field description="OCMEM Control Field 0" format="hex0x" id="MSCM@MSCM-OCMDR3@OCMC0"
                offset="[3:0]"/>
         <field description="OCMEM Control Field 1" format="hex0x" id="MSCM@MSCM-OCMDR3@OCMC1"
                offset="[7:4]"/>
         <field description="OCMEM Control Field 2" format="hex0x" id="MSCM@MSCM-OCMDR3@OCMC2"
                offset="[11:8]"/>
         <field description="OCMEM Memory Protection Unit" format="enum" enum="d1e4943"
                id="MSCM@MSCM-OCMDR3@OCMPU"
                offset="[12]"/>
         <field description="OCMEM Type. This field defines the type of the on-chip memory:"
                format="enum"
                enum="d1e4989"
                id="MSCM@MSCM-OCMDR3@OCMT"
                offset="[15:13]"/>
         <field description="Read-Only" format="enum" enum="d1e5060" id="MSCM@MSCM-OCMDR3@RO"
                offset="[16]"/>
         <field description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:"
                format="enum"
                enum="d1e5106"
                id="MSCM@MSCM-OCMDR3@OCMW"
                offset="[19:17]"/>
         <field description="OCMEM Size" format="enum" enum="d1e5176"
                id="MSCM@MSCM-OCMDR3@OCMSZ"
                offset="[27:24]"/>
         <field description="OCMEM Size &#34;Hole&#34;" format="enum" enum="d1e5368"
                id="MSCM@MSCM-OCMDR3@OCMSZH"
                offset="[28]"/>
         <field description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory"
                format="enum"
                enum="d1e5414"
                id="MSCM@MSCM-OCMDR3@V"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Enhanced direct memory access controller" id="DMA"
               size="0x1202">
      <register description="Control Register" format="hex0x" id="DMA@DMA-CR" offset="0x0"
                size="4">
         <field description="Enable Debug" format="enum" enum="d1e5678" id="DMA@DMA-CR@EDBG"
                offset="[1]"/>
         <field description="Enable Round Robin Channel Arbitration" format="enum"
                enum="d1e5724"
                id="DMA@DMA-CR@ERCA"
                offset="[2]"/>
         <field description="Halt On Error" format="enum" enum="d1e5770" id="DMA@DMA-CR@HOE"
                offset="[4]"/>
         <field description="Halt DMA Operations" format="enum" enum="d1e5816"
                id="DMA@DMA-CR@HALT"
                offset="[5]"/>
         <field description="Continuous Link Mode" format="enum" enum="d1e5862"
                id="DMA@DMA-CR@CLM"
                offset="[6]"/>
         <field description="Enable Minor Loop Mapping" format="enum" enum="d1e5909"
                id="DMA@DMA-CR@EMLM"
                offset="[7]"/>
         <field description="Error Cancel Transfer" format="enum" enum="d1e5955"
                id="DMA@DMA-CR@ECX"
                offset="[16]"/>
         <field description="Cancel Transfer" format="enum" enum="d1e6001" id="DMA@DMA-CR@CX"
                offset="[17]"/>
      </register>
      <register description="Error Status Register" format="hex0x" id="DMA@DMA-ES" offset="0x4"
                readOnly="true"
                size="4">
         <field description="Destination Bus Error" format="enum" enum="d1e6075"
                id="DMA@DMA-ES@DBE"
                offset="[0]"/>
         <field description="Source Bus Error" format="enum" enum="d1e6121" id="DMA@DMA-ES@SBE"
                offset="[1]"/>
         <field description="Scatter/Gather Configuration Error" format="enum" enum="d1e6167"
                id="DMA@DMA-ES@SGE"
                offset="[2]"/>
         <field description="NBYTES/CITER Configuration Error" format="enum" enum="d1e6213"
                id="DMA@DMA-ES@NCE"
                offset="[3]"/>
         <field description="Destination Offset Error" format="enum" enum="d1e6259"
                id="DMA@DMA-ES@DOE"
                offset="[4]"/>
         <field description="Destination Address Error" format="enum" enum="d1e6306"
                id="DMA@DMA-ES@DAE"
                offset="[5]"/>
         <field description="Source Offset Error" format="enum" enum="d1e6352"
                id="DMA@DMA-ES@SOE"
                offset="[6]"/>
         <field description="Source Address Error" format="enum" enum="d1e6398"
                id="DMA@DMA-ES@SAE"
                offset="[7]"/>
         <field description="Error Channel Number or Canceled Channel Number" format="hex0x"
                id="DMA@DMA-ES@ERRCHN"
                offset="[11:8]"/>
         <field description="Channel Priority Error" format="enum" enum="d1e6462"
                id="DMA@DMA-ES@CPE"
                offset="[14]"/>
         <field description="Transfer Canceled" format="enum" enum="d1e6508"
                id="DMA@DMA-ES@ECX"
                offset="[16]"/>
         <field description="Logical OR of all ERR status bits" format="enum" enum="d1e6555"
                id="DMA@DMA-ES@VLD"
                offset="[31]"/>
      </register>
      <register description="Enable Request Register" format="hex0x" id="DMA@DMA-ERQ"
                offset="0xc"
                size="4">
         <field description="Enable DMA Request 0" format="enum" enum="d1e6629"
                id="DMA@DMA-ERQ@ERQ0"
                offset="[0]"/>
         <field description="Enable DMA Request 1" format="enum" enum="d1e6675"
                id="DMA@DMA-ERQ@ERQ1"
                offset="[1]"/>
         <field description="Enable DMA Request 2" format="enum" enum="d1e6721"
                id="DMA@DMA-ERQ@ERQ2"
                offset="[2]"/>
         <field description="Enable DMA Request 3" format="enum" enum="d1e6767"
                id="DMA@DMA-ERQ@ERQ3"
                offset="[3]"/>
         <field description="Enable DMA Request 4" format="enum" enum="d1e6813"
                id="DMA@DMA-ERQ@ERQ4"
                offset="[4]"/>
         <field description="Enable DMA Request 5" format="enum" enum="d1e6860"
                id="DMA@DMA-ERQ@ERQ5"
                offset="[5]"/>
         <field description="Enable DMA Request 6" format="enum" enum="d1e6906"
                id="DMA@DMA-ERQ@ERQ6"
                offset="[6]"/>
         <field description="Enable DMA Request 7" format="enum" enum="d1e6952"
                id="DMA@DMA-ERQ@ERQ7"
                offset="[7]"/>
         <field description="Enable DMA Request 8" format="enum" enum="d1e6998"
                id="DMA@DMA-ERQ@ERQ8"
                offset="[8]"/>
         <field description="Enable DMA Request 9" format="enum" enum="d1e7044"
                id="DMA@DMA-ERQ@ERQ9"
                offset="[9]"/>
         <field description="Enable DMA Request 10" format="enum" enum="d1e7090"
                id="DMA@DMA-ERQ@ERQ10"
                offset="[10]"/>
         <field description="Enable DMA Request 11" format="enum" enum="d1e7137"
                id="DMA@DMA-ERQ@ERQ11"
                offset="[11]"/>
         <field description="Enable DMA Request 12" format="enum" enum="d1e7183"
                id="DMA@DMA-ERQ@ERQ12"
                offset="[12]"/>
         <field description="Enable DMA Request 13" format="enum" enum="d1e7229"
                id="DMA@DMA-ERQ@ERQ13"
                offset="[13]"/>
         <field description="Enable DMA Request 14" format="enum" enum="d1e7275"
                id="DMA@DMA-ERQ@ERQ14"
                offset="[14]"/>
         <field description="Enable DMA Request 15" format="enum" enum="d1e7321"
                id="DMA@DMA-ERQ@ERQ15"
                offset="[15]"/>
      </register>
      <register description="Enable Error Interrupt Register" format="hex0x" id="DMA@DMA-EEI"
                offset="0x14"
                size="4">
         <field description="Enable Error Interrupt 0" format="enum" enum="d1e7395"
                id="DMA@DMA-EEI@EEI0"
                offset="[0]"/>
         <field description="Enable Error Interrupt 1" format="enum" enum="d1e7441"
                id="DMA@DMA-EEI@EEI1"
                offset="[1]"/>
         <field description="Enable Error Interrupt 2" format="enum" enum="d1e7487"
                id="DMA@DMA-EEI@EEI2"
                offset="[2]"/>
         <field description="Enable Error Interrupt 3" format="enum" enum="d1e7533"
                id="DMA@DMA-EEI@EEI3"
                offset="[3]"/>
         <field description="Enable Error Interrupt 4" format="enum" enum="d1e7579"
                id="DMA@DMA-EEI@EEI4"
                offset="[4]"/>
         <field description="Enable Error Interrupt 5" format="enum" enum="d1e7626"
                id="DMA@DMA-EEI@EEI5"
                offset="[5]"/>
         <field description="Enable Error Interrupt 6" format="enum" enum="d1e7672"
                id="DMA@DMA-EEI@EEI6"
                offset="[6]"/>
         <field description="Enable Error Interrupt 7" format="enum" enum="d1e7718"
                id="DMA@DMA-EEI@EEI7"
                offset="[7]"/>
         <field description="Enable Error Interrupt 8" format="enum" enum="d1e7764"
                id="DMA@DMA-EEI@EEI8"
                offset="[8]"/>
         <field description="Enable Error Interrupt 9" format="enum" enum="d1e7810"
                id="DMA@DMA-EEI@EEI9"
                offset="[9]"/>
         <field description="Enable Error Interrupt 10" format="enum" enum="d1e7856"
                id="DMA@DMA-EEI@EEI10"
                offset="[10]"/>
         <field description="Enable Error Interrupt 11" format="enum" enum="d1e7903"
                id="DMA@DMA-EEI@EEI11"
                offset="[11]"/>
         <field description="Enable Error Interrupt 12" format="enum" enum="d1e7949"
                id="DMA@DMA-EEI@EEI12"
                offset="[12]"/>
         <field description="Enable Error Interrupt 13" format="enum" enum="d1e7995"
                id="DMA@DMA-EEI@EEI13"
                offset="[13]"/>
         <field description="Enable Error Interrupt 14" format="enum" enum="d1e8041"
                id="DMA@DMA-EEI@EEI14"
                offset="[14]"/>
         <field description="Enable Error Interrupt 15" format="enum" enum="d1e8087"
                id="DMA@DMA-EEI@EEI15"
                offset="[15]"/>
      </register>
      <register description="Clear Enable Error Interrupt Register" format="hex0x"
                id="DMA@DMA-CEEI"
                offset="0x18"
                writeOnly="true"
                size="1">
         <field description="Clear Enable Error Interrupt" format="hex0x"
                id="DMA@DMA-CEEI@CEEI"
                offset="[3:0]"/>
         <field description="Clear All Enable Error Interrupts" format="enum" enum="d1e8179"
                id="DMA@DMA-CEEI@CAEE"
                offset="[6]"/>
         <field description="No Op enable" format="enum" enum="d1e8225" id="DMA@DMA-CEEI@NOP"
                offset="[7]"/>
      </register>
      <register description="Set Enable Error Interrupt Register" format="hex0x"
                id="DMA@DMA-SEEI"
                offset="0x19"
                writeOnly="true"
                size="1">
         <field description="Set Enable Error Interrupt" format="hex0x" id="DMA@DMA-SEEI@SEEI"
                offset="[3:0]"/>
         <field description="Sets All Enable Error Interrupts" format="enum" enum="d1e8318"
                id="DMA@DMA-SEEI@SAEE"
                offset="[6]"/>
         <field description="No Op enable" format="enum" enum="d1e8364" id="DMA@DMA-SEEI@NOP"
                offset="[7]"/>
      </register>
      <register description="Clear Enable Request Register" format="hex0x" id="DMA@DMA-CERQ"
                offset="0x1a"
                writeOnly="true"
                size="1">
         <field description="Clear Enable Request" format="hex0x" id="DMA@DMA-CERQ@CERQ"
                offset="[3:0]"/>
         <field description="Clear All Enable Requests" format="enum" enum="d1e8456"
                id="DMA@DMA-CERQ@CAER"
                offset="[6]"/>
         <field description="No Op enable" format="enum" enum="d1e8502" id="DMA@DMA-CERQ@NOP"
                offset="[7]"/>
      </register>
      <register description="Set Enable Request Register" format="hex0x" id="DMA@DMA-SERQ"
                offset="0x1b"
                writeOnly="true"
                size="1">
         <field description="Set Enable Request" format="hex0x" id="DMA@DMA-SERQ@SERQ"
                offset="[3:0]"/>
         <field description="Set All Enable Requests" format="enum" enum="d1e8594"
                id="DMA@DMA-SERQ@SAER"
                offset="[6]"/>
         <field description="No Op enable" format="enum" enum="d1e8640" id="DMA@DMA-SERQ@NOP"
                offset="[7]"/>
      </register>
      <register description="Clear DONE Status Bit Register" format="hex0x" id="DMA@DMA-CDNE"
                offset="0x1c"
                writeOnly="true"
                size="1">
         <field description="Clear DONE Bit" format="hex0x" id="DMA@DMA-CDNE@CDNE"
                offset="[3:0]"/>
         <field description="Clears All DONE Bits" format="enum" enum="d1e8732"
                id="DMA@DMA-CDNE@CADN"
                offset="[6]"/>
         <field description="No Op enable" format="enum" enum="d1e8778" id="DMA@DMA-CDNE@NOP"
                offset="[7]"/>
      </register>
      <register description="Set START Bit Register" format="hex0x" id="DMA@DMA-SSRT"
                offset="0x1d"
                writeOnly="true"
                size="1">
         <field description="Set START Bit" format="hex0x" id="DMA@DMA-SSRT@SSRT"
                offset="[3:0]"/>
         <field description="Set All START Bits (activates all channels)" format="enum"
                enum="d1e8870"
                id="DMA@DMA-SSRT@SAST"
                offset="[6]"/>
         <field description="No Op enable" format="enum" enum="d1e8916" id="DMA@DMA-SSRT@NOP"
                offset="[7]"/>
      </register>
      <register description="Clear Error Register" format="hex0x" id="DMA@DMA-CERR"
                offset="0x1e"
                writeOnly="true"
                size="1">
         <field description="Clear Error Indicator" format="hex0x" id="DMA@DMA-CERR@CERR"
                offset="[3:0]"/>
         <field description="Clear All Error Indicators" format="enum" enum="d1e9008"
                id="DMA@DMA-CERR@CAEI"
                offset="[6]"/>
         <field description="No Op enable" format="enum" enum="d1e9054" id="DMA@DMA-CERR@NOP"
                offset="[7]"/>
      </register>
      <register description="Clear Interrupt Request Register" format="hex0x" id="DMA@DMA-CINT"
                offset="0x1f"
                writeOnly="true"
                size="1">
         <field description="Clear Interrupt Request" format="hex0x" id="DMA@DMA-CINT@CINT"
                offset="[3:0]"/>
         <field description="Clear All Interrupt Requests" format="enum" enum="d1e9147"
                id="DMA@DMA-CINT@CAIR"
                offset="[6]"/>
         <field description="No Op enable" format="enum" enum="d1e9193" id="DMA@DMA-CINT@NOP"
                offset="[7]"/>
      </register>
      <register description="Interrupt Request Register" format="hex0x" id="DMA@DMA-INT"
                offset="0x24"
                size="4">
         <field description="Interrupt Request 0" format="enum" enum="d1e9270"
                id="DMA@DMA-INT@INT0"
                offset="[0]"/>
         <field description="Interrupt Request 1" format="enum" enum="d1e9319"
                id="DMA@DMA-INT@INT1"
                offset="[1]"/>
         <field description="Interrupt Request 2" format="enum" enum="d1e9368"
                id="DMA@DMA-INT@INT2"
                offset="[2]"/>
         <field description="Interrupt Request 3" format="enum" enum="d1e9417"
                id="DMA@DMA-INT@INT3"
                offset="[3]"/>
         <field description="Interrupt Request 4" format="enum" enum="d1e9466"
                id="DMA@DMA-INT@INT4"
                offset="[4]"/>
         <field description="Interrupt Request 5" format="enum" enum="d1e9516"
                id="DMA@DMA-INT@INT5"
                offset="[5]"/>
         <field description="Interrupt Request 6" format="enum" enum="d1e9565"
                id="DMA@DMA-INT@INT6"
                offset="[6]"/>
         <field description="Interrupt Request 7" format="enum" enum="d1e9614"
                id="DMA@DMA-INT@INT7"
                offset="[7]"/>
         <field description="Interrupt Request 8" format="enum" enum="d1e9663"
                id="DMA@DMA-INT@INT8"
                offset="[8]"/>
         <field description="Interrupt Request 9" format="enum" enum="d1e9712"
                id="DMA@DMA-INT@INT9"
                offset="[9]"/>
         <field description="Interrupt Request 10" format="enum" enum="d1e9761"
                id="DMA@DMA-INT@INT10"
                offset="[10]"/>
         <field description="Interrupt Request 11" format="enum" enum="d1e9811"
                id="DMA@DMA-INT@INT11"
                offset="[11]"/>
         <field description="Interrupt Request 12" format="enum" enum="d1e9860"
                id="DMA@DMA-INT@INT12"
                offset="[12]"/>
         <field description="Interrupt Request 13" format="enum" enum="d1e9909"
                id="DMA@DMA-INT@INT13"
                offset="[13]"/>
         <field description="Interrupt Request 14" format="enum" enum="d1e9958"
                id="DMA@DMA-INT@INT14"
                offset="[14]"/>
         <field description="Interrupt Request 15" format="enum" enum="d1e10007"
                id="DMA@DMA-INT@INT15"
                offset="[15]"/>
      </register>
      <register description="Error Register" format="hex0x" id="DMA@DMA-ERR" offset="0x2c"
                size="4">
         <field description="Error In Channel 0" format="enum" enum="d1e10084"
                id="DMA@DMA-ERR@ERR0"
                offset="[0]"/>
         <field description="Error In Channel 1" format="enum" enum="d1e10133"
                id="DMA@DMA-ERR@ERR1"
                offset="[1]"/>
         <field description="Error In Channel 2" format="enum" enum="d1e10182"
                id="DMA@DMA-ERR@ERR2"
                offset="[2]"/>
         <field description="Error In Channel 3" format="enum" enum="d1e10231"
                id="DMA@DMA-ERR@ERR3"
                offset="[3]"/>
         <field description="Error In Channel 4" format="enum" enum="d1e10280"
                id="DMA@DMA-ERR@ERR4"
                offset="[4]"/>
         <field description="Error In Channel 5" format="enum" enum="d1e10330"
                id="DMA@DMA-ERR@ERR5"
                offset="[5]"/>
         <field description="Error In Channel 6" format="enum" enum="d1e10379"
                id="DMA@DMA-ERR@ERR6"
                offset="[6]"/>
         <field description="Error In Channel 7" format="enum" enum="d1e10428"
                id="DMA@DMA-ERR@ERR7"
                offset="[7]"/>
         <field description="Error In Channel 8" format="enum" enum="d1e10477"
                id="DMA@DMA-ERR@ERR8"
                offset="[8]"/>
         <field description="Error In Channel 9" format="enum" enum="d1e10526"
                id="DMA@DMA-ERR@ERR9"
                offset="[9]"/>
         <field description="Error In Channel 10" format="enum" enum="d1e10575"
                id="DMA@DMA-ERR@ERR10"
                offset="[10]"/>
         <field description="Error In Channel 11" format="enum" enum="d1e10625"
                id="DMA@DMA-ERR@ERR11"
                offset="[11]"/>
         <field description="Error In Channel 12" format="enum" enum="d1e10674"
                id="DMA@DMA-ERR@ERR12"
                offset="[12]"/>
         <field description="Error In Channel 13" format="enum" enum="d1e10723"
                id="DMA@DMA-ERR@ERR13"
                offset="[13]"/>
         <field description="Error In Channel 14" format="enum" enum="d1e10772"
                id="DMA@DMA-ERR@ERR14"
                offset="[14]"/>
         <field description="Error In Channel 15" format="enum" enum="d1e10821"
                id="DMA@DMA-ERR@ERR15"
                offset="[15]"/>
      </register>
      <register description="Hardware Request Status Register" format="hex0x" id="DMA@DMA-HRS"
                offset="0x34"
                readOnly="true"
                size="4">
         <field description="Hardware Request Status Channel 0" format="enum" enum="d1e10895"
                id="DMA@DMA-HRS@HRS0"
                offset="[0]"/>
         <field description="Hardware Request Status Channel 1" format="enum" enum="d1e10941"
                id="DMA@DMA-HRS@HRS1"
                offset="[1]"/>
         <field description="Hardware Request Status Channel 2" format="enum" enum="d1e10987"
                id="DMA@DMA-HRS@HRS2"
                offset="[2]"/>
         <field description="Hardware Request Status Channel 3" format="enum" enum="d1e11033"
                id="DMA@DMA-HRS@HRS3"
                offset="[3]"/>
         <field description="Hardware Request Status Channel 4" format="enum" enum="d1e11079"
                id="DMA@DMA-HRS@HRS4"
                offset="[4]"/>
         <field description="Hardware Request Status Channel 5" format="enum" enum="d1e11126"
                id="DMA@DMA-HRS@HRS5"
                offset="[5]"/>
         <field description="Hardware Request Status Channel 6" format="enum" enum="d1e11172"
                id="DMA@DMA-HRS@HRS6"
                offset="[6]"/>
         <field description="Hardware Request Status Channel 7" format="enum" enum="d1e11218"
                id="DMA@DMA-HRS@HRS7"
                offset="[7]"/>
         <field description="Hardware Request Status Channel 8" format="enum" enum="d1e11264"
                id="DMA@DMA-HRS@HRS8"
                offset="[8]"/>
         <field description="Hardware Request Status Channel 9" format="enum" enum="d1e11310"
                id="DMA@DMA-HRS@HRS9"
                offset="[9]"/>
         <field description="Hardware Request Status Channel 10" format="enum" enum="d1e11356"
                id="DMA@DMA-HRS@HRS10"
                offset="[10]"/>
         <field description="Hardware Request Status Channel 11" format="enum" enum="d1e11403"
                id="DMA@DMA-HRS@HRS11"
                offset="[11]"/>
         <field description="Hardware Request Status Channel 12" format="enum" enum="d1e11449"
                id="DMA@DMA-HRS@HRS12"
                offset="[12]"/>
         <field description="Hardware Request Status Channel 13" format="enum" enum="d1e11495"
                id="DMA@DMA-HRS@HRS13"
                offset="[13]"/>
         <field description="Hardware Request Status Channel 14" format="enum" enum="d1e11541"
                id="DMA@DMA-HRS@HRS14"
                offset="[14]"/>
         <field description="Hardware Request Status Channel 15" format="enum" enum="d1e11587"
                id="DMA@DMA-HRS@HRS15"
                offset="[15]"/>
      </register>
      <register description="Enable Asynchronous Request in Stop Register" format="hex0x"
                id="DMA@DMA-EARS"
                offset="0x44"
                size="4">
         <field description="Enable asynchronous DMA request in stop mode for channel 0."
                format="enum"
                enum="d1e11661"
                id="DMA@DMA-EARS@EDREQ-0"
                offset="[0]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 1."
                format="enum"
                enum="d1e11707"
                id="DMA@DMA-EARS@EDREQ-1"
                offset="[1]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 2."
                format="enum"
                enum="d1e11753"
                id="DMA@DMA-EARS@EDREQ-2"
                offset="[2]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 3."
                format="enum"
                enum="d1e11799"
                id="DMA@DMA-EARS@EDREQ-3"
                offset="[3]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 4"
                format="enum"
                enum="d1e11845"
                id="DMA@DMA-EARS@EDREQ-4"
                offset="[4]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 5"
                format="enum"
                enum="d1e11892"
                id="DMA@DMA-EARS@EDREQ-5"
                offset="[5]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 6"
                format="enum"
                enum="d1e11938"
                id="DMA@DMA-EARS@EDREQ-6"
                offset="[6]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 7"
                format="enum"
                enum="d1e11984"
                id="DMA@DMA-EARS@EDREQ-7"
                offset="[7]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 8"
                format="enum"
                enum="d1e12030"
                id="DMA@DMA-EARS@EDREQ-8"
                offset="[8]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 9"
                format="enum"
                enum="d1e12076"
                id="DMA@DMA-EARS@EDREQ-9"
                offset="[9]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 10"
                format="enum"
                enum="d1e12122"
                id="DMA@DMA-EARS@EDREQ-10"
                offset="[10]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 11"
                format="enum"
                enum="d1e12169"
                id="DMA@DMA-EARS@EDREQ-11"
                offset="[11]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 12"
                format="enum"
                enum="d1e12215"
                id="DMA@DMA-EARS@EDREQ-12"
                offset="[12]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 13"
                format="enum"
                enum="d1e12261"
                id="DMA@DMA-EARS@EDREQ-13"
                offset="[13]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 14"
                format="enum"
                enum="d1e12307"
                id="DMA@DMA-EARS@EDREQ-14"
                offset="[14]"/>
         <field description="Enable asynchronous DMA request in stop mode for channel 15"
                format="enum"
                enum="d1e12353"
                id="DMA@DMA-EARS@EDREQ-15"
                offset="[15]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI3"
                offset="0x100"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI3@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI3@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI3@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI2"
                offset="0x101"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI2@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI2@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI2@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI1"
                offset="0x102"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI1@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI1@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI1@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI0"
                offset="0x103"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI0@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI0@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI0@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI7"
                offset="0x104"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI7@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI7@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI7@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI6"
                offset="0x105"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI6@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI6@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI6@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI5"
                offset="0x106"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI5@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI5@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI5@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI4"
                offset="0x107"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI4@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI4@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI4@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI11"
                offset="0x108"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI11@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI11@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI11@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI10"
                offset="0x109"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI10@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI10@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI10@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI9"
                offset="0x10a"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI9@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI9@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI9@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI8"
                offset="0x10b"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI8@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI8@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI8@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI15"
                offset="0x10c"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI15@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI15@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI15@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI14"
                offset="0x10d"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI14@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI14@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI14@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI13"
                offset="0x10e"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI13@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI13@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI13@ECP"
                offset="[7]"/>
      </register>
      <register description="Channel n Priority Register" format="hex0x" id="DMA@DMA-DCHPRI12"
                offset="0x10f"
                size="1">
         <field description="Channel n Arbitration Priority" format="hex0x"
                id="DMA@DMA-DCHPRI12@CHPRI"
                offset="[3:0]"/>
         <field description="Disable Preempt Ability." format="enum" enum="d1e12454"
                id="DMA@DMA-DCHPRI12@DPA"
                offset="[6]"/>
         <field description="Enable Channel Preemption." format="enum" enum="d1e12500"
                id="DMA@DMA-DCHPRI12@ECP"
                offset="[7]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD0-SADDR"
                offset="0x1000"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD0-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD1-SADDR"
                offset="0x1020"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD1-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD2-SADDR"
                offset="0x1040"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD2-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD3-SADDR"
                offset="0x1060"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD3-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD4-SADDR"
                offset="0x1080"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD4-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD5-SADDR"
                offset="0x10a0"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD5-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD6-SADDR"
                offset="0x10c0"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD6-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD7-SADDR"
                offset="0x10e0"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD7-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD8-SADDR"
                offset="0x1100"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD8-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD9-SADDR"
                offset="0x1120"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD9-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD10-SADDR"
                offset="0x1140"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD10-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD11-SADDR"
                offset="0x1160"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD11-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD12-SADDR"
                offset="0x1180"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD12-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD13-SADDR"
                offset="0x11a0"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD13-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD14-SADDR"
                offset="0x11c0"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD14-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Source Address" format="hex0x" id="DMA@DMA-TCD15-SADDR"
                offset="0x11e0"
                size="4">
         <field description="Source Address" format="hex0x" id="DMA@DMA-TCD15-SADDR@SADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD0-SOFF"
                offset="0x1004"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD0-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD1-SOFF"
                offset="0x1024"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD1-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD2-SOFF"
                offset="0x1044"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD2-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD3-SOFF"
                offset="0x1064"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD3-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD4-SOFF"
                offset="0x1084"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD4-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD5-SOFF"
                offset="0x10a4"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD5-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD6-SOFF"
                offset="0x10c4"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD6-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD7-SOFF"
                offset="0x10e4"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD7-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD8-SOFF"
                offset="0x1104"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD8-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD9-SOFF"
                offset="0x1124"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD9-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD10-SOFF"
                offset="0x1144"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD10-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD11-SOFF"
                offset="0x1164"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD11-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD12-SOFF"
                offset="0x1184"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD12-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD13-SOFF"
                offset="0x11a4"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD13-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD14-SOFF"
                offset="0x11c4"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD14-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Source Address Offset" format="hex0x"
                id="DMA@DMA-TCD15-SOFF"
                offset="0x11e4"
                size="2">
         <field description="Source address signed offset" format="hex0x"
                id="DMA@DMA-TCD15-SOFF@SOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD0-ATTR"
                offset="0x1006"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD0-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD0-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD0-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD0-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD1-ATTR"
                offset="0x1026"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD1-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD1-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD1-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD1-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD2-ATTR"
                offset="0x1046"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD2-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD2-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD2-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD2-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD3-ATTR"
                offset="0x1066"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD3-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD3-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD3-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD3-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD4-ATTR"
                offset="0x1086"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD4-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD4-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD4-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD4-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD5-ATTR"
                offset="0x10a6"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD5-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD5-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD5-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD5-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD6-ATTR"
                offset="0x10c6"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD6-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD6-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD6-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD6-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD7-ATTR"
                offset="0x10e6"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD7-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD7-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD7-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD7-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD8-ATTR"
                offset="0x1106"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD8-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD8-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD8-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD8-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD9-ATTR"
                offset="0x1126"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD9-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD9-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD9-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD9-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD10-ATTR"
                offset="0x1146"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD10-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD10-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD10-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD10-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD11-ATTR"
                offset="0x1166"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD11-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD11-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD11-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD11-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD12-ATTR"
                offset="0x1186"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD12-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD12-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD12-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD12-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD13-ATTR"
                offset="0x11a6"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD13-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD13-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD13-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD13-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD14-ATTR"
                offset="0x11c6"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD14-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD14-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD14-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD14-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Transfer Attributes" format="hex0x" id="DMA@DMA-TCD15-ATTR"
                offset="0x11e6"
                size="2">
         <field description="Destination data transfer size" format="hex0x"
                id="DMA@DMA-TCD15-ATTR@DSIZE"
                offset="[2:0]"/>
         <field description="Destination Address Modulo" format="hex0x"
                id="DMA@DMA-TCD15-ATTR@DMOD"
                offset="[7:3]"/>
         <field description="Source data transfer size" format="enum" enum="d1e12730"
                id="DMA@DMA-TCD15-ATTR@SSIZE"
                offset="[10:8]"/>
         <field description="Source Address Modulo" format="enum" enum="d1e12812"
                id="DMA@DMA-TCD15-ATTR@SMOD"
                offset="[15:11]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD0-NBYTES-MLNO"
                offset="0x1008"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD0-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD1-NBYTES-MLNO"
                offset="0x1028"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD1-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD2-NBYTES-MLNO"
                offset="0x1048"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD2-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD3-NBYTES-MLNO"
                offset="0x1068"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD3-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD4-NBYTES-MLNO"
                offset="0x1088"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD4-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD5-NBYTES-MLNO"
                offset="0x10a8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD5-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD6-NBYTES-MLNO"
                offset="0x10c8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD6-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD7-NBYTES-MLNO"
                offset="0x10e8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD7-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD8-NBYTES-MLNO"
                offset="0x1108"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD8-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD9-NBYTES-MLNO"
                offset="0x1128"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD9-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD10-NBYTES-MLNO"
                offset="0x1148"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD10-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD11-NBYTES-MLNO"
                offset="0x1168"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD11-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD12-NBYTES-MLNO"
                offset="0x1188"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD12-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD13-NBYTES-MLNO"
                offset="0x11a8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD13-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD14-NBYTES-MLNO"
                offset="0x11c8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD14-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" format="hex0x"
                id="DMA@DMA-TCD15-NBYTES-MLNO"
                offset="0x11e8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD15-NBYTES-MLNO@NBYTES"
                offset="[31:0]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD0-NBYTES-MLOFFNO"
                offset="0x1008"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD0-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD0-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD0-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD1-NBYTES-MLOFFNO"
                offset="0x1028"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD1-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD1-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD1-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD2-NBYTES-MLOFFNO"
                offset="0x1048"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD2-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD2-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD2-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD3-NBYTES-MLOFFNO"
                offset="0x1068"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD3-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD3-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD3-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD4-NBYTES-MLOFFNO"
                offset="0x1088"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD4-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD4-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD4-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD5-NBYTES-MLOFFNO"
                offset="0x10a8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD5-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD5-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD5-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD6-NBYTES-MLOFFNO"
                offset="0x10c8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD6-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD6-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD6-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD7-NBYTES-MLOFFNO"
                offset="0x10e8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD7-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD7-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD7-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD8-NBYTES-MLOFFNO"
                offset="0x1108"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD8-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD8-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD8-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD9-NBYTES-MLOFFNO"
                offset="0x1128"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD9-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD9-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD9-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD10-NBYTES-MLOFFNO"
                offset="0x1148"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD10-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD10-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD10-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD11-NBYTES-MLOFFNO"
                offset="0x1168"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD11-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD11-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD11-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD12-NBYTES-MLOFFNO"
                offset="0x1188"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD12-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD12-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD12-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD13-NBYTES-MLOFFNO"
                offset="0x11a8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD13-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD13-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD13-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD14-NBYTES-MLOFFNO"
                offset="0x11c8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD14-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD14-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD14-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD15-NBYTES-MLOFFNO"
                offset="0x11e8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD15-NBYTES-MLOFFNO@NBYTES"
                offset="[29:0]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e12964"
                id="DMA@DMA-TCD15-NBYTES-MLOFFNO@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13010"
                id="DMA@DMA-TCD15-NBYTES-MLOFFNO@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD0-NBYTES-MLOFFYES"
                offset="0x1008"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD0-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD0-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD0-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD0-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD1-NBYTES-MLOFFYES"
                offset="0x1028"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD1-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD1-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD1-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD1-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD2-NBYTES-MLOFFYES"
                offset="0x1048"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD2-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD2-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD2-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD2-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD3-NBYTES-MLOFFYES"
                offset="0x1068"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD3-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD3-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD3-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD3-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD4-NBYTES-MLOFFYES"
                offset="0x1088"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD4-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD4-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD4-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD4-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD5-NBYTES-MLOFFYES"
                offset="0x10a8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD5-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD5-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD5-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD5-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD6-NBYTES-MLOFFYES"
                offset="0x10c8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD6-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD6-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD6-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD6-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD7-NBYTES-MLOFFYES"
                offset="0x10e8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD7-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD7-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD7-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD7-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD8-NBYTES-MLOFFYES"
                offset="0x1108"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD8-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD8-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD8-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD8-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD9-NBYTES-MLOFFYES"
                offset="0x1128"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD9-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD9-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD9-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD9-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD10-NBYTES-MLOFFYES"
                offset="0x1148"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD10-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD10-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD10-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD10-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD11-NBYTES-MLOFFYES"
                offset="0x1168"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD11-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD11-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD11-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD11-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD12-NBYTES-MLOFFYES"
                offset="0x1188"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD12-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD12-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD12-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD12-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD13-NBYTES-MLOFFYES"
                offset="0x11a8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD13-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD13-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD13-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD13-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD14-NBYTES-MLOFFYES"
                offset="0x11c8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD14-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD14-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD14-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD14-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD15-NBYTES-MLOFFYES"
                offset="0x11e8"
                size="4">
         <field description="Minor Byte Transfer Count" format="hex0x"
                id="DMA@DMA-TCD15-NBYTES-MLOFFYES@NBYTES"
                offset="[9:0]"/>
         <field description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                format="hex0x"
                id="DMA@DMA-TCD15-NBYTES-MLOFFYES@MLOFF"
                offset="[29:10]"/>
         <field description="Destination Minor Loop Offset enable" format="enum"
                enum="d1e13133"
                id="DMA@DMA-TCD15-NBYTES-MLOFFYES@DMLOE"
                offset="[30]"/>
         <field description="Source Minor Loop Offset Enable" format="enum" enum="d1e13179"
                id="DMA@DMA-TCD15-NBYTES-MLOFFYES@SMLOE"
                offset="[31]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD0-SLAST"
                offset="0x100c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD0-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD1-SLAST"
                offset="0x102c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD1-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD2-SLAST"
                offset="0x104c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD2-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD3-SLAST"
                offset="0x106c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD3-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD4-SLAST"
                offset="0x108c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD4-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD5-SLAST"
                offset="0x10ac"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD5-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD6-SLAST"
                offset="0x10cc"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD6-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD7-SLAST"
                offset="0x10ec"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD7-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD8-SLAST"
                offset="0x110c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD8-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD9-SLAST"
                offset="0x112c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD9-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD10-SLAST"
                offset="0x114c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD10-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD11-SLAST"
                offset="0x116c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD11-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD12-SLAST"
                offset="0x118c"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD12-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD13-SLAST"
                offset="0x11ac"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD13-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD14-SLAST"
                offset="0x11cc"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD14-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD15-SLAST"
                offset="0x11ec"
                size="4">
         <field description="Last Source Address Adjustment" format="hex0x"
                id="DMA@DMA-TCD15-SLAST@SLAST"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD0-DADDR"
                offset="0x1010"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD0-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD1-DADDR"
                offset="0x1030"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD1-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD2-DADDR"
                offset="0x1050"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD2-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD3-DADDR"
                offset="0x1070"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD3-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD4-DADDR"
                offset="0x1090"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD4-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD5-DADDR"
                offset="0x10b0"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD5-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD6-DADDR"
                offset="0x10d0"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD6-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD7-DADDR"
                offset="0x10f0"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD7-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD8-DADDR"
                offset="0x1110"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD8-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD9-DADDR"
                offset="0x1130"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD9-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD10-DADDR"
                offset="0x1150"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD10-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD11-DADDR"
                offset="0x1170"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD11-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD12-DADDR"
                offset="0x1190"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD12-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD13-DADDR"
                offset="0x11b0"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD13-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD14-DADDR"
                offset="0x11d0"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD14-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Destination Address" format="hex0x" id="DMA@DMA-TCD15-DADDR"
                offset="0x11f0"
                size="4">
         <field description="Destination Address" format="hex0x" id="DMA@DMA-TCD15-DADDR@DADDR"
                offset="[31:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD0-DOFF"
                offset="0x1014"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD0-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD1-DOFF"
                offset="0x1034"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD1-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD2-DOFF"
                offset="0x1054"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD2-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD3-DOFF"
                offset="0x1074"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD3-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD4-DOFF"
                offset="0x1094"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD4-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD5-DOFF"
                offset="0x10b4"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD5-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD6-DOFF"
                offset="0x10d4"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD6-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD7-DOFF"
                offset="0x10f4"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD7-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD8-DOFF"
                offset="0x1114"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD8-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD9-DOFF"
                offset="0x1134"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD9-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD10-DOFF"
                offset="0x1154"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD10-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD11-DOFF"
                offset="0x1174"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD11-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD12-DOFF"
                offset="0x1194"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD12-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD13-DOFF"
                offset="0x11b4"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD13-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD14-DOFF"
                offset="0x11d4"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD14-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Signed Destination Address Offset" format="hex0x"
                id="DMA@DMA-TCD15-DOFF"
                offset="0x11f4"
                size="2">
         <field description="Destination Address Signed Offset" format="hex0x"
                id="DMA@DMA-TCD15-DOFF@DOFF"
                offset="[15:0]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD0-CITER-ELINKNO"
                offset="0x1016"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD0-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD0-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD1-CITER-ELINKNO"
                offset="0x1036"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD1-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD1-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD2-CITER-ELINKNO"
                offset="0x1056"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD2-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD2-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD3-CITER-ELINKNO"
                offset="0x1076"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD3-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD3-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD4-CITER-ELINKNO"
                offset="0x1096"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD4-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD4-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD5-CITER-ELINKNO"
                offset="0x10b6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD5-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD5-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD6-CITER-ELINKNO"
                offset="0x10d6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD6-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD6-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD7-CITER-ELINKNO"
                offset="0x10f6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD7-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD7-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD8-CITER-ELINKNO"
                offset="0x1116"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD8-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD8-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD9-CITER-ELINKNO"
                offset="0x1136"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD9-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD9-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD10-CITER-ELINKNO"
                offset="0x1156"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD10-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD10-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD11-CITER-ELINKNO"
                offset="0x1176"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD11-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD11-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD12-CITER-ELINKNO"
                offset="0x1196"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD12-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD12-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD13-CITER-ELINKNO"
                offset="0x11b6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD13-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD13-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD14-CITER-ELINKNO"
                offset="0x11d6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD14-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD14-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD15-CITER-ELINKNO"
                offset="0x11f6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD15-CITER-ELINKNO@CITER"
                offset="[14:0]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13450"
                id="DMA@DMA-TCD15-CITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD0-CITER-ELINKYES"
                offset="0x1016"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD0-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD0-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD0-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD1-CITER-ELINKYES"
                offset="0x1036"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD1-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD1-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD1-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD2-CITER-ELINKYES"
                offset="0x1056"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD2-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD2-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD2-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD3-CITER-ELINKYES"
                offset="0x1076"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD3-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD3-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD3-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD4-CITER-ELINKYES"
                offset="0x1096"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD4-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD4-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD4-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD5-CITER-ELINKYES"
                offset="0x10b6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD5-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD5-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD5-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD6-CITER-ELINKYES"
                offset="0x10d6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD6-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD6-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD6-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD7-CITER-ELINKYES"
                offset="0x10f6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD7-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD7-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD7-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD8-CITER-ELINKYES"
                offset="0x1116"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD8-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD8-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD8-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD9-CITER-ELINKYES"
                offset="0x1136"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD9-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD9-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD9-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD10-CITER-ELINKYES"
                offset="0x1156"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD10-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD10-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD10-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD11-CITER-ELINKYES"
                offset="0x1176"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD11-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD11-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD11-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD12-CITER-ELINKYES"
                offset="0x1196"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD12-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD12-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD12-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD13-CITER-ELINKYES"
                offset="0x11b6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD13-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD13-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD13-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD14-CITER-ELINKYES"
                offset="0x11d6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD14-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD14-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD14-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD15-CITER-ELINKYES"
                offset="0x11f6"
                size="2">
         <field description="Current Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD15-CITER-ELINKYES@CITER"
                offset="[8:0]"/>
         <field description="Minor Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD15-CITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enable channel-to-channel linking on minor-loop complete"
                format="enum"
                enum="d1e13573"
                id="DMA@DMA-TCD15-CITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD0-DLASTSGA"
                offset="0x1018"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD0-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD1-DLASTSGA"
                offset="0x1038"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD1-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD2-DLASTSGA"
                offset="0x1058"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD2-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD3-DLASTSGA"
                offset="0x1078"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD3-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD4-DLASTSGA"
                offset="0x1098"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD4-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD5-DLASTSGA"
                offset="0x10b8"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD5-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD6-DLASTSGA"
                offset="0x10d8"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD6-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD7-DLASTSGA"
                offset="0x10f8"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD7-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD8-DLASTSGA"
                offset="0x1118"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD8-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD9-DLASTSGA"
                offset="0x1138"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD9-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD10-DLASTSGA"
                offset="0x1158"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD10-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD11-DLASTSGA"
                offset="0x1178"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD11-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD12-DLASTSGA"
                offset="0x1198"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD12-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD13-DLASTSGA"
                offset="0x11b8"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD13-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD14-DLASTSGA"
                offset="0x11d8"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD14-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Last Destination Address Adjustment/Scatter Gather Address"
                format="hex0x"
                id="DMA@DMA-TCD15-DLASTSGA"
                offset="0x11f8"
                size="4">
         <field description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                format="hex0x"
                id="DMA@DMA-TCD15-DLASTSGA@DLASTSGA"
                offset="[31:0]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD0-CSR"
                offset="0x101c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD0-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD0-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD0-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD0-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD0-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD0-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD0-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD0-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD0-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD0-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD1-CSR"
                offset="0x103c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD1-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD1-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD1-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD1-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD1-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD1-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD1-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD1-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD1-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD1-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD2-CSR"
                offset="0x105c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD2-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD2-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD2-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD2-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD2-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD2-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD2-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD2-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD2-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD2-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD3-CSR"
                offset="0x107c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD3-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD3-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD3-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD3-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD3-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD3-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD3-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD3-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD3-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD3-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD4-CSR"
                offset="0x109c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD4-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD4-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD4-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD4-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD4-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD4-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD4-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD4-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD4-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD4-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD5-CSR"
                offset="0x10bc"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD5-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD5-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD5-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD5-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD5-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD5-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD5-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD5-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD5-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD5-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD6-CSR"
                offset="0x10dc"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD6-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD6-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD6-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD6-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD6-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD6-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD6-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD6-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD6-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD6-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD7-CSR"
                offset="0x10fc"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD7-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD7-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD7-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD7-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD7-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD7-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD7-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD7-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD7-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD7-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD8-CSR"
                offset="0x111c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD8-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD8-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD8-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD8-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD8-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD8-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD8-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD8-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD8-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD8-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD9-CSR"
                offset="0x113c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD9-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD9-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD9-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD9-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD9-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD9-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD9-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD9-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD9-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD9-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD10-CSR"
                offset="0x115c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD10-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD10-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD10-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD10-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD10-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD10-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD10-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD10-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD10-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD10-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD11-CSR"
                offset="0x117c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD11-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD11-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD11-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD11-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD11-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD11-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD11-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD11-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD11-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD11-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD12-CSR"
                offset="0x119c"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD12-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD12-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD12-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD12-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD12-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD12-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD12-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD12-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD12-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD12-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD13-CSR"
                offset="0x11bc"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD13-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD13-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD13-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD13-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD13-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD13-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD13-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD13-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD13-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD13-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD14-CSR"
                offset="0x11dc"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD14-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD14-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD14-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD14-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD14-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD14-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD14-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD14-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD14-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD14-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Control and Status" format="hex0x" id="DMA@DMA-TCD15-CSR"
                offset="0x11fc"
                size="2">
         <field description="Channel Start" format="enum" enum="d1e13712"
                id="DMA@DMA-TCD15-CSR@START"
                offset="[0]"/>
         <field description="Enable an interrupt when major iteration count completes."
                format="enum"
                enum="d1e13758"
                id="DMA@DMA-TCD15-CSR@INTMAJOR"
                offset="[1]"/>
         <field description="Enable an interrupt when major counter is half complete."
                format="enum"
                enum="d1e13804"
                id="DMA@DMA-TCD15-CSR@INTHALF"
                offset="[2]"/>
         <field description="Disable Request" format="enum" enum="d1e13850"
                id="DMA@DMA-TCD15-CSR@DREQ"
                offset="[3]"/>
         <field description="Enable Scatter/Gather Processing" format="enum" enum="d1e13896"
                id="DMA@DMA-TCD15-CSR@ESG"
                offset="[4]"/>
         <field description="Enable channel-to-channel linking on major loop complete"
                format="enum"
                enum="d1e13943"
                id="DMA@DMA-TCD15-CSR@MAJORELINK"
                offset="[5]"/>
         <field description="Channel Active" format="hex0x" id="DMA@DMA-TCD15-CSR@ACTIVE"
                offset="[6]"/>
         <field description="Channel Done" format="hex0x" id="DMA@DMA-TCD15-CSR@DONE"
                offset="[7]"/>
         <field description="Major Loop Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD15-CSR@MAJORLINKCH"
                offset="[11:8]"/>
         <field description="Bandwidth Control" format="enum" enum="d1e14043"
                id="DMA@DMA-TCD15-CSR@BWC"
                offset="[15:14]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD0-BITER-ELINKNO"
                offset="0x101e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD0-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD0-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD1-BITER-ELINKNO"
                offset="0x103e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD1-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD1-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD2-BITER-ELINKNO"
                offset="0x105e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD2-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD2-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD3-BITER-ELINKNO"
                offset="0x107e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD3-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD3-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD4-BITER-ELINKNO"
                offset="0x109e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD4-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD4-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD5-BITER-ELINKNO"
                offset="0x10be"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD5-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD5-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD6-BITER-ELINKNO"
                offset="0x10de"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD6-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD6-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD7-BITER-ELINKNO"
                offset="0x10fe"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD7-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD7-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD8-BITER-ELINKNO"
                offset="0x111e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD8-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD8-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD9-BITER-ELINKNO"
                offset="0x113e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD9-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD9-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD10-BITER-ELINKNO"
                offset="0x115e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD10-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD10-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD11-BITER-ELINKNO"
                offset="0x117e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD11-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD11-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD12-BITER-ELINKNO"
                offset="0x119e"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD12-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD12-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD13-BITER-ELINKNO"
                offset="0x11be"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD13-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD13-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD14-BITER-ELINKNO"
                offset="0x11de"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD14-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD14-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
                format="hex0x"
                id="DMA@DMA-TCD15-BITER-ELINKNO"
                offset="0x11fe"
                size="2">
         <field description="Starting Major Iteration Count" format="hex0x"
                id="DMA@DMA-TCD15-BITER-ELINKNO@BITER"
                offset="[14:0]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14160"
                id="DMA@DMA-TCD15-BITER-ELINKNO@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD0-BITER-ELINKYES"
                offset="0x101e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD0-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD0-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD0-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD1-BITER-ELINKYES"
                offset="0x103e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD1-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD1-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD1-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD2-BITER-ELINKYES"
                offset="0x105e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD2-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD2-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD2-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD3-BITER-ELINKYES"
                offset="0x107e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD3-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD3-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD3-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD4-BITER-ELINKYES"
                offset="0x109e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD4-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD4-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD4-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD5-BITER-ELINKYES"
                offset="0x10be"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD5-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD5-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD5-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD6-BITER-ELINKYES"
                offset="0x10de"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD6-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD6-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD6-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD7-BITER-ELINKYES"
                offset="0x10fe"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD7-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD7-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD7-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD8-BITER-ELINKYES"
                offset="0x111e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD8-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD8-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD8-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD9-BITER-ELINKYES"
                offset="0x113e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD9-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD9-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD9-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD10-BITER-ELINKYES"
                offset="0x115e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD10-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD10-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD10-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD11-BITER-ELINKYES"
                offset="0x117e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD11-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD11-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD11-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD12-BITER-ELINKYES"
                offset="0x119e"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD12-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD12-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD12-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD13-BITER-ELINKYES"
                offset="0x11be"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD13-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD13-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD13-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD14-BITER-ELINKYES"
                offset="0x11de"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD14-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD14-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD14-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
      <register description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
                format="hex0x"
                id="DMA@DMA-TCD15-BITER-ELINKYES"
                offset="0x11fe"
                size="2">
         <field description="Starting major iteration count" format="hex0x"
                id="DMA@DMA-TCD15-BITER-ELINKYES@BITER"
                offset="[8:0]"/>
         <field description="Link Channel Number" format="hex0x"
                id="DMA@DMA-TCD15-BITER-ELINKYES@LINKCH"
                offset="[12:9]"/>
         <field description="Enables channel-to-channel linking on minor loop complete"
                format="enum"
                enum="d1e14283"
                id="DMA@DMA-TCD15-BITER-ELINKYES@ELINK"
                offset="[15]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Memory protection unit" id="SYSMPU" size="0x820">
      <register description="Control/Error Status Register" format="hex0x" id="SYSMPU@MPU-CESR"
                offset="0x0"
                size="4">
         <field description="Valid" format="enum" enum="d1e14391" id="SYSMPU@MPU-CESR@VLD"
                offset="[0]"/>
         <field description="Number Of Region Descriptors" format="enum" enum="d1e14437"
                id="SYSMPU@MPU-CESR@NRGD"
                offset="[11:8]"/>
         <field description="Number Of Slave Ports" format="hex0x" id="SYSMPU@MPU-CESR@NSP"
                offset="[15:12]"/>
         <field description="Hardware Revision Level" format="hex0x" id="SYSMPU@MPU-CESR@HRL"
                offset="[19:16]"/>
         <field description="Slave Port n Error" format="enum" enum="d1e14534"
                id="SYSMPU@MPU-CESR@SPERR"
                offset="[31:28]"/>
      </register>
      <register description="Error Address Register, slave port n" format="hex0x"
                id="SYSMPU@MPU-EAR0"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Error Address" format="hex0x" id="SYSMPU@MPU-EAR0@EADDR"
                offset="[31:0]"/>
      </register>
      <register description="Error Address Register, slave port n" format="hex0x"
                id="SYSMPU@MPU-EAR1"
                offset="0x18"
                readOnly="true"
                size="4">
         <field description="Error Address" format="hex0x" id="SYSMPU@MPU-EAR1@EADDR"
                offset="[31:0]"/>
      </register>
      <register description="Error Address Register, slave port n" format="hex0x"
                id="SYSMPU@MPU-EAR2"
                offset="0x20"
                readOnly="true"
                size="4">
         <field description="Error Address" format="hex0x" id="SYSMPU@MPU-EAR2@EADDR"
                offset="[31:0]"/>
      </register>
      <register description="Error Address Register, slave port n" format="hex0x"
                id="SYSMPU@MPU-EAR3"
                offset="0x28"
                readOnly="true"
                size="4">
         <field description="Error Address" format="hex0x" id="SYSMPU@MPU-EAR3@EADDR"
                offset="[31:0]"/>
      </register>
      <register description="Error Detail Register, slave port n" format="hex0x"
                id="SYSMPU@MPU-EDR0"
                offset="0x14"
                readOnly="true"
                size="4">
         <field description="Error Read/Write" format="enum" enum="d1e14672"
                id="SYSMPU@MPU-EDR0@ERW"
                offset="[0]"/>
         <field description="Error Attributes" format="enum" enum="d1e14718"
                id="SYSMPU@MPU-EDR0@EATTR"
                offset="[3:1]"/>
         <field description="Error Master Number" format="hex0x" id="SYSMPU@MPU-EDR0@EMN"
                offset="[7:4]"/>
         <field description="Error Process Identification" format="hex0x"
                id="SYSMPU@MPU-EDR0@EPID"
                offset="[15:8]"/>
         <field description="Error Access Control Detail" format="hex0x"
                id="SYSMPU@MPU-EDR0@EACD"
                offset="[31:16]"/>
      </register>
      <register description="Error Detail Register, slave port n" format="hex0x"
                id="SYSMPU@MPU-EDR1"
                offset="0x1c"
                readOnly="true"
                size="4">
         <field description="Error Read/Write" format="enum" enum="d1e14672"
                id="SYSMPU@MPU-EDR1@ERW"
                offset="[0]"/>
         <field description="Error Attributes" format="enum" enum="d1e14718"
                id="SYSMPU@MPU-EDR1@EATTR"
                offset="[3:1]"/>
         <field description="Error Master Number" format="hex0x" id="SYSMPU@MPU-EDR1@EMN"
                offset="[7:4]"/>
         <field description="Error Process Identification" format="hex0x"
                id="SYSMPU@MPU-EDR1@EPID"
                offset="[15:8]"/>
         <field description="Error Access Control Detail" format="hex0x"
                id="SYSMPU@MPU-EDR1@EACD"
                offset="[31:16]"/>
      </register>
      <register description="Error Detail Register, slave port n" format="hex0x"
                id="SYSMPU@MPU-EDR2"
                offset="0x24"
                readOnly="true"
                size="4">
         <field description="Error Read/Write" format="enum" enum="d1e14672"
                id="SYSMPU@MPU-EDR2@ERW"
                offset="[0]"/>
         <field description="Error Attributes" format="enum" enum="d1e14718"
                id="SYSMPU@MPU-EDR2@EATTR"
                offset="[3:1]"/>
         <field description="Error Master Number" format="hex0x" id="SYSMPU@MPU-EDR2@EMN"
                offset="[7:4]"/>
         <field description="Error Process Identification" format="hex0x"
                id="SYSMPU@MPU-EDR2@EPID"
                offset="[15:8]"/>
         <field description="Error Access Control Detail" format="hex0x"
                id="SYSMPU@MPU-EDR2@EACD"
                offset="[31:16]"/>
      </register>
      <register description="Error Detail Register, slave port n" format="hex0x"
                id="SYSMPU@MPU-EDR3"
                offset="0x2c"
                readOnly="true"
                size="4">
         <field description="Error Read/Write" format="enum" enum="d1e14672"
                id="SYSMPU@MPU-EDR3@ERW"
                offset="[0]"/>
         <field description="Error Attributes" format="enum" enum="d1e14718"
                id="SYSMPU@MPU-EDR3@EATTR"
                offset="[3:1]"/>
         <field description="Error Master Number" format="hex0x" id="SYSMPU@MPU-EDR3@EMN"
                offset="[7:4]"/>
         <field description="Error Process Identification" format="hex0x"
                id="SYSMPU@MPU-EDR3@EPID"
                offset="[15:8]"/>
         <field description="Error Access Control Detail" format="hex0x"
                id="SYSMPU@MPU-EDR3@EACD"
                offset="[31:16]"/>
      </register>
      <register description="Region Descriptor n, Word 0" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD0"
                offset="0x400"
                size="4">
         <field description="Start Address" format="hex0x" id="SYSMPU@MPU-RGD0-WORD0@SRTADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 0" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD0"
                offset="0x410"
                size="4">
         <field description="Start Address" format="hex0x" id="SYSMPU@MPU-RGD1-WORD0@SRTADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 0" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD0"
                offset="0x420"
                size="4">
         <field description="Start Address" format="hex0x" id="SYSMPU@MPU-RGD2-WORD0@SRTADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 0" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD0"
                offset="0x430"
                size="4">
         <field description="Start Address" format="hex0x" id="SYSMPU@MPU-RGD3-WORD0@SRTADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 0" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD0"
                offset="0x440"
                size="4">
         <field description="Start Address" format="hex0x" id="SYSMPU@MPU-RGD4-WORD0@SRTADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 0" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD0"
                offset="0x450"
                size="4">
         <field description="Start Address" format="hex0x" id="SYSMPU@MPU-RGD5-WORD0@SRTADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 0" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD0"
                offset="0x460"
                size="4">
         <field description="Start Address" format="hex0x" id="SYSMPU@MPU-RGD6-WORD0@SRTADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 0" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD0"
                offset="0x470"
                size="4">
         <field description="Start Address" format="hex0x" id="SYSMPU@MPU-RGD7-WORD0@SRTADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 1" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD1"
                offset="0x404"
                size="4">
         <field description="End Address" format="hex0x" id="SYSMPU@MPU-RGD0-WORD1@ENDADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 1" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD1"
                offset="0x414"
                size="4">
         <field description="End Address" format="hex0x" id="SYSMPU@MPU-RGD1-WORD1@ENDADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 1" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD1"
                offset="0x424"
                size="4">
         <field description="End Address" format="hex0x" id="SYSMPU@MPU-RGD2-WORD1@ENDADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 1" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD1"
                offset="0x434"
                size="4">
         <field description="End Address" format="hex0x" id="SYSMPU@MPU-RGD3-WORD1@ENDADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 1" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD1"
                offset="0x444"
                size="4">
         <field description="End Address" format="hex0x" id="SYSMPU@MPU-RGD4-WORD1@ENDADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 1" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD1"
                offset="0x454"
                size="4">
         <field description="End Address" format="hex0x" id="SYSMPU@MPU-RGD5-WORD1@ENDADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 1" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD1"
                offset="0x464"
                size="4">
         <field description="End Address" format="hex0x" id="SYSMPU@MPU-RGD6-WORD1@ENDADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 1" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD1"
                offset="0x474"
                size="4">
         <field description="End Address" format="hex0x" id="SYSMPU@MPU-RGD7-WORD1@ENDADDR"
                offset="[31:5]"/>
      </register>
      <register description="Region Descriptor n, Word 2" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2"
                offset="0x408"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access control" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e15153"
                id="SYSMPU@MPU-RGD0-WORD2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e15199"
                id="SYSMPU@MPU-RGD0-WORD2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e15270"
                id="SYSMPU@MPU-RGD0-WORD2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e15316"
                id="SYSMPU@MPU-RGD0-WORD2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e15362"
                id="SYSMPU@MPU-RGD0-WORD2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e15408"
                id="SYSMPU@MPU-RGD0-WORD2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e15454"
                id="SYSMPU@MPU-RGD0-WORD2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e15500"
                id="SYSMPU@MPU-RGD0-WORD2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e15547"
                id="SYSMPU@MPU-RGD0-WORD2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e15593"
                id="SYSMPU@MPU-RGD0-WORD2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e15639"
                id="SYSMPU@MPU-RGD0-WORD2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor n, Word 2" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2"
                offset="0x418"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access control" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e15153"
                id="SYSMPU@MPU-RGD1-WORD2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e15199"
                id="SYSMPU@MPU-RGD1-WORD2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e15270"
                id="SYSMPU@MPU-RGD1-WORD2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e15316"
                id="SYSMPU@MPU-RGD1-WORD2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e15362"
                id="SYSMPU@MPU-RGD1-WORD2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e15408"
                id="SYSMPU@MPU-RGD1-WORD2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e15454"
                id="SYSMPU@MPU-RGD1-WORD2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e15500"
                id="SYSMPU@MPU-RGD1-WORD2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e15547"
                id="SYSMPU@MPU-RGD1-WORD2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e15593"
                id="SYSMPU@MPU-RGD1-WORD2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e15639"
                id="SYSMPU@MPU-RGD1-WORD2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor n, Word 2" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2"
                offset="0x428"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access control" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e15153"
                id="SYSMPU@MPU-RGD2-WORD2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e15199"
                id="SYSMPU@MPU-RGD2-WORD2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e15270"
                id="SYSMPU@MPU-RGD2-WORD2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e15316"
                id="SYSMPU@MPU-RGD2-WORD2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e15362"
                id="SYSMPU@MPU-RGD2-WORD2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e15408"
                id="SYSMPU@MPU-RGD2-WORD2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e15454"
                id="SYSMPU@MPU-RGD2-WORD2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e15500"
                id="SYSMPU@MPU-RGD2-WORD2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e15547"
                id="SYSMPU@MPU-RGD2-WORD2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e15593"
                id="SYSMPU@MPU-RGD2-WORD2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e15639"
                id="SYSMPU@MPU-RGD2-WORD2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor n, Word 2" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2"
                offset="0x438"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access control" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e15153"
                id="SYSMPU@MPU-RGD3-WORD2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e15199"
                id="SYSMPU@MPU-RGD3-WORD2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e15270"
                id="SYSMPU@MPU-RGD3-WORD2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e15316"
                id="SYSMPU@MPU-RGD3-WORD2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e15362"
                id="SYSMPU@MPU-RGD3-WORD2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e15408"
                id="SYSMPU@MPU-RGD3-WORD2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e15454"
                id="SYSMPU@MPU-RGD3-WORD2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e15500"
                id="SYSMPU@MPU-RGD3-WORD2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e15547"
                id="SYSMPU@MPU-RGD3-WORD2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e15593"
                id="SYSMPU@MPU-RGD3-WORD2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e15639"
                id="SYSMPU@MPU-RGD3-WORD2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor n, Word 2" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2"
                offset="0x448"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access control" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e15153"
                id="SYSMPU@MPU-RGD4-WORD2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e15199"
                id="SYSMPU@MPU-RGD4-WORD2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e15270"
                id="SYSMPU@MPU-RGD4-WORD2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e15316"
                id="SYSMPU@MPU-RGD4-WORD2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e15362"
                id="SYSMPU@MPU-RGD4-WORD2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e15408"
                id="SYSMPU@MPU-RGD4-WORD2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e15454"
                id="SYSMPU@MPU-RGD4-WORD2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e15500"
                id="SYSMPU@MPU-RGD4-WORD2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e15547"
                id="SYSMPU@MPU-RGD4-WORD2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e15593"
                id="SYSMPU@MPU-RGD4-WORD2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e15639"
                id="SYSMPU@MPU-RGD4-WORD2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor n, Word 2" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2"
                offset="0x458"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access control" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e15153"
                id="SYSMPU@MPU-RGD5-WORD2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e15199"
                id="SYSMPU@MPU-RGD5-WORD2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e15270"
                id="SYSMPU@MPU-RGD5-WORD2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e15316"
                id="SYSMPU@MPU-RGD5-WORD2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e15362"
                id="SYSMPU@MPU-RGD5-WORD2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e15408"
                id="SYSMPU@MPU-RGD5-WORD2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e15454"
                id="SYSMPU@MPU-RGD5-WORD2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e15500"
                id="SYSMPU@MPU-RGD5-WORD2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e15547"
                id="SYSMPU@MPU-RGD5-WORD2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e15593"
                id="SYSMPU@MPU-RGD5-WORD2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e15639"
                id="SYSMPU@MPU-RGD5-WORD2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor n, Word 2" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2"
                offset="0x468"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access control" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e15153"
                id="SYSMPU@MPU-RGD6-WORD2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e15199"
                id="SYSMPU@MPU-RGD6-WORD2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e15270"
                id="SYSMPU@MPU-RGD6-WORD2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e15316"
                id="SYSMPU@MPU-RGD6-WORD2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e15362"
                id="SYSMPU@MPU-RGD6-WORD2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e15408"
                id="SYSMPU@MPU-RGD6-WORD2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e15454"
                id="SYSMPU@MPU-RGD6-WORD2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e15500"
                id="SYSMPU@MPU-RGD6-WORD2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e15547"
                id="SYSMPU@MPU-RGD6-WORD2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e15593"
                id="SYSMPU@MPU-RGD6-WORD2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e15639"
                id="SYSMPU@MPU-RGD6-WORD2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor n, Word 2" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2"
                offset="0x478"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier enable" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access control" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e15153"
                id="SYSMPU@MPU-RGD7-WORD2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e15199"
                id="SYSMPU@MPU-RGD7-WORD2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e15270"
                id="SYSMPU@MPU-RGD7-WORD2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e15316"
                id="SYSMPU@MPU-RGD7-WORD2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e15362"
                id="SYSMPU@MPU-RGD7-WORD2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e15408"
                id="SYSMPU@MPU-RGD7-WORD2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e15454"
                id="SYSMPU@MPU-RGD7-WORD2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e15500"
                id="SYSMPU@MPU-RGD7-WORD2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e15547"
                id="SYSMPU@MPU-RGD7-WORD2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e15593"
                id="SYSMPU@MPU-RGD7-WORD2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e15639"
                id="SYSMPU@MPU-RGD7-WORD2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor n, Word 3" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD3"
                offset="0x40c"
                size="4">
         <field description="Valid" format="enum" enum="d1e15722"
                id="SYSMPU@MPU-RGD0-WORD3@VLD"
                offset="[0]"/>
         <field description="Process Identifier Mask" format="hex0x"
                id="SYSMPU@MPU-RGD0-WORD3@PIDMASK"
                offset="[23:16]"/>
         <field description="Process Identifier" format="hex0x" id="SYSMPU@MPU-RGD0-WORD3@PID"
                offset="[31:24]"/>
      </register>
      <register description="Region Descriptor n, Word 3" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD3"
                offset="0x41c"
                size="4">
         <field description="Valid" format="enum" enum="d1e15722"
                id="SYSMPU@MPU-RGD1-WORD3@VLD"
                offset="[0]"/>
         <field description="Process Identifier Mask" format="hex0x"
                id="SYSMPU@MPU-RGD1-WORD3@PIDMASK"
                offset="[23:16]"/>
         <field description="Process Identifier" format="hex0x" id="SYSMPU@MPU-RGD1-WORD3@PID"
                offset="[31:24]"/>
      </register>
      <register description="Region Descriptor n, Word 3" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD3"
                offset="0x42c"
                size="4">
         <field description="Valid" format="enum" enum="d1e15722"
                id="SYSMPU@MPU-RGD2-WORD3@VLD"
                offset="[0]"/>
         <field description="Process Identifier Mask" format="hex0x"
                id="SYSMPU@MPU-RGD2-WORD3@PIDMASK"
                offset="[23:16]"/>
         <field description="Process Identifier" format="hex0x" id="SYSMPU@MPU-RGD2-WORD3@PID"
                offset="[31:24]"/>
      </register>
      <register description="Region Descriptor n, Word 3" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD3"
                offset="0x43c"
                size="4">
         <field description="Valid" format="enum" enum="d1e15722"
                id="SYSMPU@MPU-RGD3-WORD3@VLD"
                offset="[0]"/>
         <field description="Process Identifier Mask" format="hex0x"
                id="SYSMPU@MPU-RGD3-WORD3@PIDMASK"
                offset="[23:16]"/>
         <field description="Process Identifier" format="hex0x" id="SYSMPU@MPU-RGD3-WORD3@PID"
                offset="[31:24]"/>
      </register>
      <register description="Region Descriptor n, Word 3" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD3"
                offset="0x44c"
                size="4">
         <field description="Valid" format="enum" enum="d1e15722"
                id="SYSMPU@MPU-RGD4-WORD3@VLD"
                offset="[0]"/>
         <field description="Process Identifier Mask" format="hex0x"
                id="SYSMPU@MPU-RGD4-WORD3@PIDMASK"
                offset="[23:16]"/>
         <field description="Process Identifier" format="hex0x" id="SYSMPU@MPU-RGD4-WORD3@PID"
                offset="[31:24]"/>
      </register>
      <register description="Region Descriptor n, Word 3" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD3"
                offset="0x45c"
                size="4">
         <field description="Valid" format="enum" enum="d1e15722"
                id="SYSMPU@MPU-RGD5-WORD3@VLD"
                offset="[0]"/>
         <field description="Process Identifier Mask" format="hex0x"
                id="SYSMPU@MPU-RGD5-WORD3@PIDMASK"
                offset="[23:16]"/>
         <field description="Process Identifier" format="hex0x" id="SYSMPU@MPU-RGD5-WORD3@PID"
                offset="[31:24]"/>
      </register>
      <register description="Region Descriptor n, Word 3" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD3"
                offset="0x46c"
                size="4">
         <field description="Valid" format="enum" enum="d1e15722"
                id="SYSMPU@MPU-RGD6-WORD3@VLD"
                offset="[0]"/>
         <field description="Process Identifier Mask" format="hex0x"
                id="SYSMPU@MPU-RGD6-WORD3@PIDMASK"
                offset="[23:16]"/>
         <field description="Process Identifier" format="hex0x" id="SYSMPU@MPU-RGD6-WORD3@PID"
                offset="[31:24]"/>
      </register>
      <register description="Region Descriptor n, Word 3" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD3"
                offset="0x47c"
                size="4">
         <field description="Valid" format="enum" enum="d1e15722"
                id="SYSMPU@MPU-RGD7-WORD3@VLD"
                offset="[0]"/>
         <field description="Process Identifier Mask" format="hex0x"
                id="SYSMPU@MPU-RGD7-WORD3@PIDMASK"
                offset="[23:16]"/>
         <field description="Process Identifier" format="hex0x" id="SYSMPU@MPU-RGD7-WORD3@PID"
                offset="[31:24]"/>
      </register>
      <register description="Region Descriptor Alternate Access Control n" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0"
                offset="0x800"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC0@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e16004"
                id="SYSMPU@MPU-RGDAAC0@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e16050"
                id="SYSMPU@MPU-RGDAAC0@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e16121"
                id="SYSMPU@MPU-RGDAAC0@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e16167"
                id="SYSMPU@MPU-RGDAAC0@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e16213"
                id="SYSMPU@MPU-RGDAAC0@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e16259"
                id="SYSMPU@MPU-RGDAAC0@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e16305"
                id="SYSMPU@MPU-RGDAAC0@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e16351"
                id="SYSMPU@MPU-RGDAAC0@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e16398"
                id="SYSMPU@MPU-RGDAAC0@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e16444"
                id="SYSMPU@MPU-RGDAAC0@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e16490"
                id="SYSMPU@MPU-RGDAAC0@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor Alternate Access Control n" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1"
                offset="0x804"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC1@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e16004"
                id="SYSMPU@MPU-RGDAAC1@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e16050"
                id="SYSMPU@MPU-RGDAAC1@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e16121"
                id="SYSMPU@MPU-RGDAAC1@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e16167"
                id="SYSMPU@MPU-RGDAAC1@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e16213"
                id="SYSMPU@MPU-RGDAAC1@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e16259"
                id="SYSMPU@MPU-RGDAAC1@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e16305"
                id="SYSMPU@MPU-RGDAAC1@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e16351"
                id="SYSMPU@MPU-RGDAAC1@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e16398"
                id="SYSMPU@MPU-RGDAAC1@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e16444"
                id="SYSMPU@MPU-RGDAAC1@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e16490"
                id="SYSMPU@MPU-RGDAAC1@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor Alternate Access Control n" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2"
                offset="0x808"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC2@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e16004"
                id="SYSMPU@MPU-RGDAAC2@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e16050"
                id="SYSMPU@MPU-RGDAAC2@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e16121"
                id="SYSMPU@MPU-RGDAAC2@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e16167"
                id="SYSMPU@MPU-RGDAAC2@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e16213"
                id="SYSMPU@MPU-RGDAAC2@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e16259"
                id="SYSMPU@MPU-RGDAAC2@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e16305"
                id="SYSMPU@MPU-RGDAAC2@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e16351"
                id="SYSMPU@MPU-RGDAAC2@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e16398"
                id="SYSMPU@MPU-RGDAAC2@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e16444"
                id="SYSMPU@MPU-RGDAAC2@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e16490"
                id="SYSMPU@MPU-RGDAAC2@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor Alternate Access Control n" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3"
                offset="0x80c"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC3@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e16004"
                id="SYSMPU@MPU-RGDAAC3@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e16050"
                id="SYSMPU@MPU-RGDAAC3@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e16121"
                id="SYSMPU@MPU-RGDAAC3@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e16167"
                id="SYSMPU@MPU-RGDAAC3@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e16213"
                id="SYSMPU@MPU-RGDAAC3@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e16259"
                id="SYSMPU@MPU-RGDAAC3@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e16305"
                id="SYSMPU@MPU-RGDAAC3@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e16351"
                id="SYSMPU@MPU-RGDAAC3@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e16398"
                id="SYSMPU@MPU-RGDAAC3@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e16444"
                id="SYSMPU@MPU-RGDAAC3@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e16490"
                id="SYSMPU@MPU-RGDAAC3@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor Alternate Access Control n" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4"
                offset="0x810"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC4@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e16004"
                id="SYSMPU@MPU-RGDAAC4@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e16050"
                id="SYSMPU@MPU-RGDAAC4@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e16121"
                id="SYSMPU@MPU-RGDAAC4@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e16167"
                id="SYSMPU@MPU-RGDAAC4@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e16213"
                id="SYSMPU@MPU-RGDAAC4@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e16259"
                id="SYSMPU@MPU-RGDAAC4@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e16305"
                id="SYSMPU@MPU-RGDAAC4@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e16351"
                id="SYSMPU@MPU-RGDAAC4@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e16398"
                id="SYSMPU@MPU-RGDAAC4@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e16444"
                id="SYSMPU@MPU-RGDAAC4@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e16490"
                id="SYSMPU@MPU-RGDAAC4@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor Alternate Access Control n" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5"
                offset="0x814"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC5@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e16004"
                id="SYSMPU@MPU-RGDAAC5@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e16050"
                id="SYSMPU@MPU-RGDAAC5@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e16121"
                id="SYSMPU@MPU-RGDAAC5@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e16167"
                id="SYSMPU@MPU-RGDAAC5@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e16213"
                id="SYSMPU@MPU-RGDAAC5@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e16259"
                id="SYSMPU@MPU-RGDAAC5@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e16305"
                id="SYSMPU@MPU-RGDAAC5@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e16351"
                id="SYSMPU@MPU-RGDAAC5@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e16398"
                id="SYSMPU@MPU-RGDAAC5@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e16444"
                id="SYSMPU@MPU-RGDAAC5@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e16490"
                id="SYSMPU@MPU-RGDAAC5@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor Alternate Access Control n" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6"
                offset="0x818"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC6@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e16004"
                id="SYSMPU@MPU-RGDAAC6@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e16050"
                id="SYSMPU@MPU-RGDAAC6@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e16121"
                id="SYSMPU@MPU-RGDAAC6@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e16167"
                id="SYSMPU@MPU-RGDAAC6@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e16213"
                id="SYSMPU@MPU-RGDAAC6@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e16259"
                id="SYSMPU@MPU-RGDAAC6@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e16305"
                id="SYSMPU@MPU-RGDAAC6@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e16351"
                id="SYSMPU@MPU-RGDAAC6@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e16398"
                id="SYSMPU@MPU-RGDAAC6@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e16444"
                id="SYSMPU@MPU-RGDAAC6@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e16490"
                id="SYSMPU@MPU-RGDAAC6@M7RE"
                offset="[31]"/>
      </register>
      <register description="Region Descriptor Alternate Access Control n" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7"
                offset="0x81c"
                size="4">
         <field description="Bus Master 0 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M0UM"
                offset="[2:0]"/>
         <field description="Bus Master 0 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M0SM"
                offset="[4:3]"/>
         <field description="Bus Master 0 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M0PE"
                offset="[5]"/>
         <field description="Bus Master 1 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M1UM"
                offset="[8:6]"/>
         <field description="Bus Master 1 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M1SM"
                offset="[10:9]"/>
         <field description="Bus Master 1 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M1PE"
                offset="[11]"/>
         <field description="Bus Master 2 User Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M2UM"
                offset="[14:12]"/>
         <field description="Bus Master 2 Supervisor Mode Access Control" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M2SM"
                offset="[16:15]"/>
         <field description="Bus Master 2 Process Identifier Enable" format="hex0x"
                id="SYSMPU@MPU-RGDAAC7@M2PE"
                offset="[17]"/>
         <field description="Bus Master 3 User Mode Access Control" format="enum"
                enum="d1e16004"
                id="SYSMPU@MPU-RGDAAC7@M3UM"
                offset="[20:18]"/>
         <field description="Bus Master 3 Supervisor Mode Access Control" format="enum"
                enum="d1e16050"
                id="SYSMPU@MPU-RGDAAC7@M3SM"
                offset="[22:21]"/>
         <field description="Bus Master 3 Process Identifier Enable" format="enum"
                enum="d1e16121"
                id="SYSMPU@MPU-RGDAAC7@M3PE"
                offset="[23]"/>
         <field description="Bus Master 4 Write Enable" format="enum" enum="d1e16167"
                id="SYSMPU@MPU-RGDAAC7@M4WE"
                offset="[24]"/>
         <field description="Bus Master 4 Read Enable" format="enum" enum="d1e16213"
                id="SYSMPU@MPU-RGDAAC7@M4RE"
                offset="[25]"/>
         <field description="Bus Master 5 Write Enable" format="enum" enum="d1e16259"
                id="SYSMPU@MPU-RGDAAC7@M5WE"
                offset="[26]"/>
         <field description="Bus Master 5 Read Enable" format="enum" enum="d1e16305"
                id="SYSMPU@MPU-RGDAAC7@M5RE"
                offset="[27]"/>
         <field description="Bus Master 6 Write Enable" format="enum" enum="d1e16351"
                id="SYSMPU@MPU-RGDAAC7@M6WE"
                offset="[28]"/>
         <field description="Bus Master 6 Read Enable" format="enum" enum="d1e16398"
                id="SYSMPU@MPU-RGDAAC7@M6RE"
                offset="[29]"/>
         <field description="Bus Master 7 Write Enable" format="enum" enum="d1e16444"
                id="SYSMPU@MPU-RGDAAC7@M7WE"
                offset="[30]"/>
         <field description="Bus Master 7 Read Enable" format="enum" enum="d1e16490"
                id="SYSMPU@MPU-RGDAAC7@M7RE"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Flash Memory Interface" id="FTFE" size="0x33">
      <register description="Flash Status Register" format="hex0x" id="FTFE@FTFE-FSTAT"
                offset="0x0"
                size="1">
         <field description="Memory Controller Command Completion Status Flag" format="hex0x"
                id="FTFE@FTFE-FSTAT@MGSTAT0"
                offset="[0]"/>
         <field description="Flash Protection Violation Flag" format="enum" enum="d1e16647"
                id="FTFE@FTFE-FSTAT@FPVIOL"
                offset="[4]"/>
         <field description="Flash Access Error Flag" format="enum" enum="d1e16696"
                id="FTFE@FTFE-FSTAT@ACCERR"
                offset="[5]"/>
         <field description="FTFE Read Collision Error Flag" format="enum" enum="d1e16745"
                id="FTFE@FTFE-FSTAT@RDCOLERR"
                offset="[6]"/>
         <field description="Command Complete Interrupt Flag" format="enum" enum="d1e16794"
                id="FTFE@FTFE-FSTAT@CCIF"
                offset="[7]"/>
      </register>
      <register description="Flash Configuration Register" format="hex0x" id="FTFE@FTFE-FCNFG"
                offset="0x1"
                size="1">
         <field description="This flag indicates if the EEPROM backup data has been copied to the FlexRAM and is therefore available for read access"
                format="enum"
                enum="d1e16868"
                id="FTFE@FTFE-FCNFG@EEERDY"
                offset="[0]"/>
         <field description="RAM Ready" format="enum" enum="d1e16914"
                id="FTFE@FTFE-FCNFG@RAMRDY"
                offset="[1]"/>
         <field description="FTFE configuration" format="enum" enum="d1e16960"
                id="FTFE@FTFE-FCNFG@PFLSH"
                offset="[2]"/>
         <field description="Erase Suspend" format="enum" enum="d1e16994"
                id="FTFE@FTFE-FCNFG@ERSSUSP"
                offset="[4]"/>
         <field description="Erase All Request" format="enum" enum="d1e17040"
                id="FTFE@FTFE-FCNFG@ERSAREQ"
                offset="[5]"/>
         <field description="Read Collision Error Interrupt Enable" format="enum"
                enum="d1e17087"
                id="FTFE@FTFE-FCNFG@RDCOLLIE"
                offset="[6]"/>
         <field description="Command Complete Interrupt Enable" format="enum" enum="d1e17133"
                id="FTFE@FTFE-FCNFG@CCIE"
                offset="[7]"/>
      </register>
      <register description="Flash Security Register" format="hex0x" id="FTFE@FTFE-FSEC"
                offset="0x2"
                readOnly="true"
                size="1">
         <field description="Flash Security" format="enum" enum="d1e17207"
                id="FTFE@FTFE-FSEC@SEC"
                offset="[1:0]"/>
         <field description="Factory Security Level Access Code" format="enum" enum="d1e17277"
                id="FTFE@FTFE-FSEC@FSLACC"
                offset="[3:2]"/>
         <field description="Mass Erase Enable Bits" format="enum" enum="d1e17347"
                id="FTFE@FTFE-FSEC@MEEN"
                offset="[5:4]"/>
         <field description="Backdoor Key Security Enable" format="enum" enum="d1e17417"
                id="FTFE@FTFE-FSEC@KEYEN"
                offset="[7:6]"/>
      </register>
      <register description="Flash Option Register" format="hex0x" id="FTFE@FTFE-FOPT"
                offset="0x3"
                readOnly="true"
                size="1">
         <field description="Nonvolatile Option" format="hex0x" id="FTFE@FTFE-FOPT@OPT"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB3"
                offset="0x4"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB3@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB2"
                offset="0x5"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB2@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB1"
                offset="0x6"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB1@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB0"
                offset="0x7"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB0@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB7"
                offset="0x8"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB7@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB6"
                offset="0x9"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB6@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB5"
                offset="0xa"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB5@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB4"
                offset="0xb"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB4@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOBB"
                offset="0xc"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOBB@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOBA"
                offset="0xd"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOBA@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB9"
                offset="0xe"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB9@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFE@FTFE-FCCOB8"
                offset="0xf"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFE@FTFE-FCCOB8@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Program Flash Protection Registers" format="hex0x"
                id="FTFE@FTFE-FPROT3"
                offset="0x10"
                size="1">
         <field description="Program Flash Region Protect" format="enum" enum="d1e17626"
                id="FTFE@FTFE-FPROT3@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Program Flash Protection Registers" format="hex0x"
                id="FTFE@FTFE-FPROT2"
                offset="0x11"
                size="1">
         <field description="Program Flash Region Protect" format="enum" enum="d1e17626"
                id="FTFE@FTFE-FPROT2@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Program Flash Protection Registers" format="hex0x"
                id="FTFE@FTFE-FPROT1"
                offset="0x12"
                size="1">
         <field description="Program Flash Region Protect" format="enum" enum="d1e17626"
                id="FTFE@FTFE-FPROT1@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Program Flash Protection Registers" format="hex0x"
                id="FTFE@FTFE-FPROT0"
                offset="0x13"
                size="1">
         <field description="Program Flash Region Protect" format="enum" enum="d1e17626"
                id="FTFE@FTFE-FPROT0@PROT"
                offset="[7:0]"/>
      </register>
      <register description="EEPROM Protection Register" format="hex0x" id="FTFE@FTFE-FEPROT"
                offset="0x16"
                size="1">
         <field description="EEPROM Region Protect" format="enum" enum="d1e17700"
                id="FTFE@FTFE-FEPROT@EPROT"
                offset="[7:0]"/>
      </register>
      <register description="Data Flash Protection Register" format="hex0x"
                id="FTFE@FTFE-FDPROT"
                offset="0x17"
                size="1">
         <field description="Data Flash Region Protect" format="enum" enum="d1e17774"
                id="FTFE@FTFE-FDPROT@DPROT"
                offset="[7:0]"/>
      </register>
      <register description="Execute-only Access Registers" format="hex0x"
                id="FTFE@FTFE-XACCH3"
                offset="0x18"
                readOnly="true"
                size="1">
         <field description="Execute-only access control" format="enum" enum="d1e17857"
                id="FTFE@FTFE-XACCH3@XA"
                offset="[7:0]"/>
      </register>
      <register description="Execute-only Access Registers" format="hex0x"
                id="FTFE@FTFE-XACCH2"
                offset="0x19"
                readOnly="true"
                size="1">
         <field description="Execute-only access control" format="enum" enum="d1e17857"
                id="FTFE@FTFE-XACCH2@XA"
                offset="[7:0]"/>
      </register>
      <register description="Execute-only Access Registers" format="hex0x"
                id="FTFE@FTFE-XACCH1"
                offset="0x1a"
                readOnly="true"
                size="1">
         <field description="Execute-only access control" format="enum" enum="d1e17857"
                id="FTFE@FTFE-XACCH1@XA"
                offset="[7:0]"/>
      </register>
      <register description="Execute-only Access Registers" format="hex0x"
                id="FTFE@FTFE-XACCH0"
                offset="0x1b"
                readOnly="true"
                size="1">
         <field description="Execute-only access control" format="enum" enum="d1e17857"
                id="FTFE@FTFE-XACCH0@XA"
                offset="[7:0]"/>
      </register>
      <register description="Execute-only Access Registers" format="hex0x"
                id="FTFE@FTFE-XACCL3"
                offset="0x1c"
                readOnly="true"
                size="1">
         <field description="Execute-only access control" format="enum" enum="d1e17857"
                id="FTFE@FTFE-XACCL3@XA"
                offset="[7:0]"/>
      </register>
      <register description="Execute-only Access Registers" format="hex0x"
                id="FTFE@FTFE-XACCL2"
                offset="0x1d"
                readOnly="true"
                size="1">
         <field description="Execute-only access control" format="enum" enum="d1e17857"
                id="FTFE@FTFE-XACCL2@XA"
                offset="[7:0]"/>
      </register>
      <register description="Execute-only Access Registers" format="hex0x"
                id="FTFE@FTFE-XACCL1"
                offset="0x1e"
                readOnly="true"
                size="1">
         <field description="Execute-only access control" format="enum" enum="d1e17857"
                id="FTFE@FTFE-XACCL1@XA"
                offset="[7:0]"/>
      </register>
      <register description="Execute-only Access Registers" format="hex0x"
                id="FTFE@FTFE-XACCL0"
                offset="0x1f"
                readOnly="true"
                size="1">
         <field description="Execute-only access control" format="enum" enum="d1e17857"
                id="FTFE@FTFE-XACCL0@XA"
                offset="[7:0]"/>
      </register>
      <register description="Supervisor-only Access Registers" format="hex0x"
                id="FTFE@FTFE-SACCH3"
                offset="0x20"
                readOnly="true"
                size="1">
         <field description="Supervisor-only access control" format="enum" enum="d1e17940"
                id="FTFE@FTFE-SACCH3@SA"
                offset="[7:0]"/>
      </register>
      <register description="Supervisor-only Access Registers" format="hex0x"
                id="FTFE@FTFE-SACCH2"
                offset="0x21"
                readOnly="true"
                size="1">
         <field description="Supervisor-only access control" format="enum" enum="d1e17940"
                id="FTFE@FTFE-SACCH2@SA"
                offset="[7:0]"/>
      </register>
      <register description="Supervisor-only Access Registers" format="hex0x"
                id="FTFE@FTFE-SACCH1"
                offset="0x22"
                readOnly="true"
                size="1">
         <field description="Supervisor-only access control" format="enum" enum="d1e17940"
                id="FTFE@FTFE-SACCH1@SA"
                offset="[7:0]"/>
      </register>
      <register description="Supervisor-only Access Registers" format="hex0x"
                id="FTFE@FTFE-SACCH0"
                offset="0x23"
                readOnly="true"
                size="1">
         <field description="Supervisor-only access control" format="enum" enum="d1e17940"
                id="FTFE@FTFE-SACCH0@SA"
                offset="[7:0]"/>
      </register>
      <register description="Supervisor-only Access Registers" format="hex0x"
                id="FTFE@FTFE-SACCL3"
                offset="0x24"
                readOnly="true"
                size="1">
         <field description="Supervisor-only access control" format="enum" enum="d1e17940"
                id="FTFE@FTFE-SACCL3@SA"
                offset="[7:0]"/>
      </register>
      <register description="Supervisor-only Access Registers" format="hex0x"
                id="FTFE@FTFE-SACCL2"
                offset="0x25"
                readOnly="true"
                size="1">
         <field description="Supervisor-only access control" format="enum" enum="d1e17940"
                id="FTFE@FTFE-SACCL2@SA"
                offset="[7:0]"/>
      </register>
      <register description="Supervisor-only Access Registers" format="hex0x"
                id="FTFE@FTFE-SACCL1"
                offset="0x26"
                readOnly="true"
                size="1">
         <field description="Supervisor-only access control" format="enum" enum="d1e17940"
                id="FTFE@FTFE-SACCL1@SA"
                offset="[7:0]"/>
      </register>
      <register description="Supervisor-only Access Registers" format="hex0x"
                id="FTFE@FTFE-SACCL0"
                offset="0x27"
                readOnly="true"
                size="1">
         <field description="Supervisor-only access control" format="enum" enum="d1e17940"
                id="FTFE@FTFE-SACCL0@SA"
                offset="[7:0]"/>
      </register>
      <register description="Flash Access Segment Size Register" format="hex0x"
                id="FTFE@FTFE-FACSS"
                offset="0x28"
                readOnly="true"
                size="1">
         <field description="Segment Size" format="hex0x" id="FTFE@FTFE-FACSS@SGSIZE"
                offset="[7:0]"/>
      </register>
      <register description="Flash Access Segment Number Register" format="hex0x"
                id="FTFE@FTFE-FACSN"
                offset="0x2b"
                readOnly="true"
                size="1">
         <field description="Number of Segments Indicator" format="enum" enum="d1e18061"
                id="FTFE@FTFE-FACSN@NUMSG"
                offset="[7:0]"/>
      </register>
      <register description="Flash Error Status Register" format="hex0x" id="FTFE@FTFE-FERSTAT"
                offset="0x2e"
                size="1">
         <field description="Double Bit Fault Detect Interrupt Flag" format="enum"
                enum="d1e18138"
                id="FTFE@FTFE-FERSTAT@DFDIF"
                offset="[1]"/>
      </register>
      <register description="Flash Error Configuration Register" format="hex0x"
                id="FTFE@FTFE-FERCNFG"
                offset="0x2f"
                size="1">
         <field description="Double Bit Fault Detect Interrupt Enable" format="enum"
                enum="d1e18212"
                id="FTFE@FTFE-FERCNFG@DFDIE"
                offset="[1]"/>
         <field description="Force Double Bit Fault Detect" format="enum" enum="d1e18258"
                id="FTFE@FTFE-FERCNFG@FDFD"
                offset="[5]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="DMA channel multiplexor" id="DMAMUX" size="0x13">
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG0"
                offset="0x0"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG0@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG0@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG0@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG1"
                offset="0x1"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG1@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG1@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG1@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG2"
                offset="0x2"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG2@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG2@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG2@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG3"
                offset="0x3"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG3@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG3@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG3@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG4"
                offset="0x4"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG4@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG4@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG4@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG5"
                offset="0x5"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG5@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG5@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG5@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG6"
                offset="0x6"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG6@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG6@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG6@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG7"
                offset="0x7"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG7@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG7@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG7@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG8"
                offset="0x8"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG8@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG8@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG8@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG9"
                offset="0x9"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG9@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG9@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG9@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG10"
                offset="0xa"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG10@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG10@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG10@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG11"
                offset="0xb"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG11@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG11@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG11@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG12"
                offset="0xc"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG12@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG12@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG12@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG13"
                offset="0xd"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG13@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG13@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG13@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG14"
                offset="0xe"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG14@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG14@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG14@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX@DMAMUX-CHCFG15"
                offset="0xf"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e18375"
                id="DMAMUX@DMAMUX-CHCFG15@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e19114"
                id="DMAMUX@DMAMUX-CHCFG15@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e19160"
                id="DMAMUX@DMAMUX-CHCFG15@ENBL"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Low power SPI" id="LPSPI0" size="0x78">
      <register description="Version ID Register" format="hex0x" id="LPSPI0@LPSPI0-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Module Identification Number" format="enum" enum="d1e19280"
                id="LPSPI0@LPSPI0-VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x"
                id="LPSPI0@LPSPI0-VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x"
                id="LPSPI0@LPSPI0-VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="LPSPI0@LPSPI0-PARAM"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Size" format="hex0x" id="LPSPI0@LPSPI0-PARAM@TXFIFO"
                offset="[7:0]"/>
         <field description="Receive FIFO Size" format="hex0x" id="LPSPI0@LPSPI0-PARAM@RXFIFO"
                offset="[15:8]"/>
      </register>
      <register description="Control Register" format="hex0x" id="LPSPI0@LPSPI0-CR"
                offset="0x10"
                size="4">
         <field description="Module Enable" format="enum" enum="d1e19442"
                id="LPSPI0@LPSPI0-CR@MEN"
                offset="[0]"/>
         <field description="Software Reset" format="enum" enum="d1e19488"
                id="LPSPI0@LPSPI0-CR@RST"
                offset="[1]"/>
         <field description="Doze mode enable" format="enum" enum="d1e19534"
                id="LPSPI0@LPSPI0-CR@DOZEN"
                offset="[2]"/>
         <field description="Debug Enable" format="enum" enum="d1e19580"
                id="LPSPI0@LPSPI0-CR@DBGEN"
                offset="[3]"/>
         <field description="Reset Transmit FIFO" format="enum" enum="d1e19626"
                id="LPSPI0@LPSPI0-CR@RTF"
                offset="[8]"/>
         <field description="Reset Receive FIFO" format="enum" enum="d1e19673"
                id="LPSPI0@LPSPI0-CR@RRF"
                offset="[9]"/>
      </register>
      <register description="Status Register" format="hex0x" id="LPSPI0@LPSPI0-SR"
                offset="0x14"
                size="4">
         <field description="Transmit Data Flag" format="enum" enum="d1e19747"
                id="LPSPI0@LPSPI0-SR@TDF"
                offset="[0]"/>
         <field description="Receive Data Flag" format="enum" enum="d1e19793"
                id="LPSPI0@LPSPI0-SR@RDF"
                offset="[1]"/>
         <field description="Word Complete Flag" format="enum" enum="d1e19842"
                id="LPSPI0@LPSPI0-SR@WCF"
                offset="[8]"/>
         <field description="Frame Complete Flag" format="enum" enum="d1e19891"
                id="LPSPI0@LPSPI0-SR@FCF"
                offset="[9]"/>
         <field description="Transfer Complete Flag" format="enum" enum="d1e19940"
                id="LPSPI0@LPSPI0-SR@TCF"
                offset="[10]"/>
         <field description="Transmit Error Flag" format="enum" enum="d1e19990"
                id="LPSPI0@LPSPI0-SR@TEF"
                offset="[11]"/>
         <field description="Receive Error Flag" format="enum" enum="d1e20039"
                id="LPSPI0@LPSPI0-SR@REF"
                offset="[12]"/>
         <field description="Data Match Flag" format="enum" enum="d1e20088"
                id="LPSPI0@LPSPI0-SR@DMF"
                offset="[13]"/>
         <field description="Module Busy Flag" format="enum" enum="d1e20134"
                id="LPSPI0@LPSPI0-SR@MBF"
                offset="[24]"/>
      </register>
      <register description="Interrupt Enable Register" format="hex0x" id="LPSPI0@LPSPI0-IER"
                offset="0x18"
                size="4">
         <field description="Transmit Data Interrupt Enable" format="enum" enum="d1e20208"
                id="LPSPI0@LPSPI0-IER@TDIE"
                offset="[0]"/>
         <field description="Receive Data Interrupt Enable" format="enum" enum="d1e20254"
                id="LPSPI0@LPSPI0-IER@RDIE"
                offset="[1]"/>
         <field description="Word Complete Interrupt Enable" format="enum" enum="d1e20300"
                id="LPSPI0@LPSPI0-IER@WCIE"
                offset="[8]"/>
         <field description="Frame Complete Interrupt Enable" format="enum" enum="d1e20346"
                id="LPSPI0@LPSPI0-IER@FCIE"
                offset="[9]"/>
         <field description="Transfer Complete Interrupt Enable" format="enum" enum="d1e20392"
                id="LPSPI0@LPSPI0-IER@TCIE"
                offset="[10]"/>
         <field description="Transmit Error Interrupt Enable" format="enum" enum="d1e20439"
                id="LPSPI0@LPSPI0-IER@TEIE"
                offset="[11]"/>
         <field description="Receive Error Interrupt Enable" format="enum" enum="d1e20485"
                id="LPSPI0@LPSPI0-IER@REIE"
                offset="[12]"/>
         <field description="Data Match Interrupt Enable" format="enum" enum="d1e20531"
                id="LPSPI0@LPSPI0-IER@DMIE"
                offset="[13]"/>
      </register>
      <register description="DMA Enable Register" format="hex0x" id="LPSPI0@LPSPI0-DER"
                offset="0x1c"
                size="4">
         <field description="Transmit Data DMA Enable" format="enum" enum="d1e20606"
                id="LPSPI0@LPSPI0-DER@TDDE"
                offset="[0]"/>
         <field description="Receive Data DMA Enable" format="enum" enum="d1e20652"
                id="LPSPI0@LPSPI0-DER@RDDE"
                offset="[1]"/>
      </register>
      <register description="Configuration Register 0" format="hex0x" id="LPSPI0@LPSPI0-CFGR0"
                offset="0x20"
                size="4">
         <field description="Host Request Enable" format="enum" enum="d1e20726"
                id="LPSPI0@LPSPI0-CFGR0@HREN"
                offset="[0]"/>
         <field description="Host Request Polarity" format="enum" enum="d1e20772"
                id="LPSPI0@LPSPI0-CFGR0@HRPOL"
                offset="[1]"/>
         <field description="Host Request Select" format="enum" enum="d1e20818"
                id="LPSPI0@LPSPI0-CFGR0@HRSEL"
                offset="[2]"/>
         <field description="Circular FIFO Enable" format="enum" enum="d1e20864"
                id="LPSPI0@LPSPI0-CFGR0@CIRFIFO"
                offset="[8]"/>
         <field description="Receive Data Match Only" format="enum" enum="d1e20910"
                id="LPSPI0@LPSPI0-CFGR0@RDMO"
                offset="[9]"/>
      </register>
      <register description="Configuration Register 1" format="hex0x" id="LPSPI0@LPSPI0-CFGR1"
                offset="0x24"
                size="4">
         <field description="Master Mode" format="enum" enum="d1e20984"
                id="LPSPI0@LPSPI0-CFGR1@MASTER"
                offset="[0]"/>
         <field description="Sample Point" format="enum" enum="d1e21030"
                id="LPSPI0@LPSPI0-CFGR1@SAMPLE"
                offset="[1]"/>
         <field description="Automatic PCS" format="enum" enum="d1e21076"
                id="LPSPI0@LPSPI0-CFGR1@AUTOPCS"
                offset="[2]"/>
         <field description="No Stall" format="enum" enum="d1e21122"
                id="LPSPI0@LPSPI0-CFGR1@NOSTALL"
                offset="[3]"/>
         <field description="Peripheral Chip Select Polarity" format="enum" enum="d1e21168"
                id="LPSPI0@LPSPI0-CFGR1@PCSPOL"
                offset="[11:8]"/>
         <field description="Match Configuration" format="enum" enum="d1e21215"
                id="LPSPI0@LPSPI0-CFGR1@MATCFG"
                offset="[18:16]"/>
         <field description="Pin Configuration" format="enum" enum="d1e21322"
                id="LPSPI0@LPSPI0-CFGR1@PINCFG"
                offset="[25:24]"/>
         <field description="Output Config" format="enum" enum="d1e21392"
                id="LPSPI0@LPSPI0-CFGR1@OUTCFG"
                offset="[26]"/>
         <field description="Peripheral Chip Select Configuration" format="enum"
                enum="d1e21438"
                id="LPSPI0@LPSPI0-CFGR1@PCSCFG"
                offset="[27]"/>
      </register>
      <register description="Data Match Register 0" format="hex0x" id="LPSPI0@LPSPI0-DMR0"
                offset="0x30"
                size="4">
         <field description="Match 0 Value" format="hex0x" id="LPSPI0@LPSPI0-DMR0@MATCH0"
                offset="[31:0]"/>
      </register>
      <register description="Data Match Register 1" format="hex0x" id="LPSPI0@LPSPI0-DMR1"
                offset="0x34"
                size="4">
         <field description="Match 1 Value" format="hex0x" id="LPSPI0@LPSPI0-DMR1@MATCH1"
                offset="[31:0]"/>
      </register>
      <register description="Clock Configuration Register" format="hex0x"
                id="LPSPI0@LPSPI0-CCR"
                offset="0x40"
                size="4">
         <field description="SCK Divider" format="hex0x" id="LPSPI0@LPSPI0-CCR@SCKDIV"
                offset="[7:0]"/>
         <field description="Delay Between Transfers" format="hex0x" id="LPSPI0@LPSPI0-CCR@DBT"
                offset="[15:8]"/>
         <field description="PCS to SCK Delay" format="hex0x" id="LPSPI0@LPSPI0-CCR@PCSSCK"
                offset="[23:16]"/>
         <field description="SCK to PCS Delay" format="hex0x" id="LPSPI0@LPSPI0-CCR@SCKPCS"
                offset="[31:24]"/>
      </register>
      <register description="FIFO Control Register" format="hex0x" id="LPSPI0@LPSPI0-FCR"
                offset="0x58"
                size="4">
         <field description="Transmit FIFO Watermark" format="hex0x"
                id="LPSPI0@LPSPI0-FCR@TXWATER"
                offset="[7:0]"/>
         <field description="Receive FIFO Watermark" format="hex0x"
                id="LPSPI0@LPSPI0-FCR@RXWATER"
                offset="[23:16]"/>
      </register>
      <register description="FIFO Status Register" format="hex0x" id="LPSPI0@LPSPI0-FSR"
                offset="0x5c"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Count" format="hex0x" id="LPSPI0@LPSPI0-FSR@TXCOUNT"
                offset="[7:0]"/>
         <field description="Receive FIFO Count" format="hex0x" id="LPSPI0@LPSPI0-FSR@RXCOUNT"
                offset="[23:16]"/>
      </register>
      <register description="Transmit Command Register" format="hex0x" id="LPSPI0@LPSPI0-TCR"
                offset="0x60"
                size="4">
         <field description="Frame Size" format="hex0x" id="LPSPI0@LPSPI0-TCR@FRAMESZ"
                offset="[11:0]"/>
         <field description="Transfer Width" format="enum" enum="d1e21851"
                id="LPSPI0@LPSPI0-TCR@WIDTH"
                offset="[17:16]"/>
         <field description="Transmit Data Mask" format="enum" enum="d1e21909"
                id="LPSPI0@LPSPI0-TCR@TXMSK"
                offset="[18]"/>
         <field description="Receive Data Mask" format="enum" enum="d1e21955"
                id="LPSPI0@LPSPI0-TCR@RXMSK"
                offset="[19]"/>
         <field description="Continuing Command" format="enum" enum="d1e22001"
                id="LPSPI0@LPSPI0-TCR@CONTC"
                offset="[20]"/>
         <field description="Continuous Transfer" format="enum" enum="d1e22048"
                id="LPSPI0@LPSPI0-TCR@CONT"
                offset="[21]"/>
         <field description="Byte Swap" format="enum" enum="d1e22094"
                id="LPSPI0@LPSPI0-TCR@BYSW"
                offset="[22]"/>
         <field description="LSB First" format="enum" enum="d1e22140"
                id="LPSPI0@LPSPI0-TCR@LSBF"
                offset="[23]"/>
         <field description="Peripheral Chip Select" format="enum" enum="d1e22186"
                id="LPSPI0@LPSPI0-TCR@PCS"
                offset="[25:24]"/>
         <field description="Prescaler Value" format="enum" enum="d1e22256"
                id="LPSPI0@LPSPI0-TCR@PRESCALE"
                offset="[29:27]"/>
         <field description="Clock Phase" format="enum" enum="d1e22375"
                id="LPSPI0@LPSPI0-TCR@CPHA"
                offset="[30]"/>
         <field description="Clock Polarity" format="enum" enum="d1e22422"
                id="LPSPI0@LPSPI0-TCR@CPOL"
                offset="[31]"/>
      </register>
      <register description="Transmit Data Register" format="hex0x" id="LPSPI0@LPSPI0-TDR"
                offset="0x64"
                writeOnly="true"
                size="4">
         <field description="Transmit Data" format="hex0x" id="LPSPI0@LPSPI0-TDR@DATA"
                offset="[31:0]"/>
      </register>
      <register description="Receive Status Register" format="hex0x" id="LPSPI0@LPSPI0-RSR"
                offset="0x70"
                readOnly="true"
                size="4">
         <field description="Start Of Frame" format="enum" enum="d1e22542"
                id="LPSPI0@LPSPI0-RSR@SOF"
                offset="[0]"/>
         <field description="RX FIFO Empty" format="enum" enum="d1e22588"
                id="LPSPI0@LPSPI0-RSR@RXEMPTY"
                offset="[1]"/>
      </register>
      <register description="Receive Data Register" format="hex0x" id="LPSPI0@LPSPI0-RDR"
                offset="0x74"
                readOnly="true"
                size="4">
         <field description="Receive Data" format="hex0x" id="LPSPI0@LPSPI0-RDR@DATA"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Low power SPI" id="LPSPI1" size="0x78">
      <register description="Version ID Register" format="hex0x" id="LPSPI0@LPSPI0-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Module Identification Number" format="enum" enum="d1e19280"
                id="LPSPI0@LPSPI0-VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x"
                id="LPSPI0@LPSPI0-VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x"
                id="LPSPI0@LPSPI0-VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="LPSPI0@LPSPI0-PARAM"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Size" format="hex0x" id="LPSPI0@LPSPI0-PARAM@TXFIFO"
                offset="[7:0]"/>
         <field description="Receive FIFO Size" format="hex0x" id="LPSPI0@LPSPI0-PARAM@RXFIFO"
                offset="[15:8]"/>
      </register>
      <register description="Control Register" format="hex0x" id="LPSPI0@LPSPI0-CR"
                offset="0x10"
                size="4">
         <field description="Module Enable" format="enum" enum="d1e19442"
                id="LPSPI0@LPSPI0-CR@MEN"
                offset="[0]"/>
         <field description="Software Reset" format="enum" enum="d1e19488"
                id="LPSPI0@LPSPI0-CR@RST"
                offset="[1]"/>
         <field description="Doze mode enable" format="enum" enum="d1e19534"
                id="LPSPI0@LPSPI0-CR@DOZEN"
                offset="[2]"/>
         <field description="Debug Enable" format="enum" enum="d1e19580"
                id="LPSPI0@LPSPI0-CR@DBGEN"
                offset="[3]"/>
         <field description="Reset Transmit FIFO" format="enum" enum="d1e19626"
                id="LPSPI0@LPSPI0-CR@RTF"
                offset="[8]"/>
         <field description="Reset Receive FIFO" format="enum" enum="d1e19673"
                id="LPSPI0@LPSPI0-CR@RRF"
                offset="[9]"/>
      </register>
      <register description="Status Register" format="hex0x" id="LPSPI0@LPSPI0-SR"
                offset="0x14"
                size="4">
         <field description="Transmit Data Flag" format="enum" enum="d1e19747"
                id="LPSPI0@LPSPI0-SR@TDF"
                offset="[0]"/>
         <field description="Receive Data Flag" format="enum" enum="d1e19793"
                id="LPSPI0@LPSPI0-SR@RDF"
                offset="[1]"/>
         <field description="Word Complete Flag" format="enum" enum="d1e19842"
                id="LPSPI0@LPSPI0-SR@WCF"
                offset="[8]"/>
         <field description="Frame Complete Flag" format="enum" enum="d1e19891"
                id="LPSPI0@LPSPI0-SR@FCF"
                offset="[9]"/>
         <field description="Transfer Complete Flag" format="enum" enum="d1e19940"
                id="LPSPI0@LPSPI0-SR@TCF"
                offset="[10]"/>
         <field description="Transmit Error Flag" format="enum" enum="d1e19990"
                id="LPSPI0@LPSPI0-SR@TEF"
                offset="[11]"/>
         <field description="Receive Error Flag" format="enum" enum="d1e20039"
                id="LPSPI0@LPSPI0-SR@REF"
                offset="[12]"/>
         <field description="Data Match Flag" format="enum" enum="d1e20088"
                id="LPSPI0@LPSPI0-SR@DMF"
                offset="[13]"/>
         <field description="Module Busy Flag" format="enum" enum="d1e20134"
                id="LPSPI0@LPSPI0-SR@MBF"
                offset="[24]"/>
      </register>
      <register description="Interrupt Enable Register" format="hex0x" id="LPSPI0@LPSPI0-IER"
                offset="0x18"
                size="4">
         <field description="Transmit Data Interrupt Enable" format="enum" enum="d1e20208"
                id="LPSPI0@LPSPI0-IER@TDIE"
                offset="[0]"/>
         <field description="Receive Data Interrupt Enable" format="enum" enum="d1e20254"
                id="LPSPI0@LPSPI0-IER@RDIE"
                offset="[1]"/>
         <field description="Word Complete Interrupt Enable" format="enum" enum="d1e20300"
                id="LPSPI0@LPSPI0-IER@WCIE"
                offset="[8]"/>
         <field description="Frame Complete Interrupt Enable" format="enum" enum="d1e20346"
                id="LPSPI0@LPSPI0-IER@FCIE"
                offset="[9]"/>
         <field description="Transfer Complete Interrupt Enable" format="enum" enum="d1e20392"
                id="LPSPI0@LPSPI0-IER@TCIE"
                offset="[10]"/>
         <field description="Transmit Error Interrupt Enable" format="enum" enum="d1e20439"
                id="LPSPI0@LPSPI0-IER@TEIE"
                offset="[11]"/>
         <field description="Receive Error Interrupt Enable" format="enum" enum="d1e20485"
                id="LPSPI0@LPSPI0-IER@REIE"
                offset="[12]"/>
         <field description="Data Match Interrupt Enable" format="enum" enum="d1e20531"
                id="LPSPI0@LPSPI0-IER@DMIE"
                offset="[13]"/>
      </register>
      <register description="DMA Enable Register" format="hex0x" id="LPSPI0@LPSPI0-DER"
                offset="0x1c"
                size="4">
         <field description="Transmit Data DMA Enable" format="enum" enum="d1e20606"
                id="LPSPI0@LPSPI0-DER@TDDE"
                offset="[0]"/>
         <field description="Receive Data DMA Enable" format="enum" enum="d1e20652"
                id="LPSPI0@LPSPI0-DER@RDDE"
                offset="[1]"/>
      </register>
      <register description="Configuration Register 0" format="hex0x" id="LPSPI0@LPSPI0-CFGR0"
                offset="0x20"
                size="4">
         <field description="Host Request Enable" format="enum" enum="d1e20726"
                id="LPSPI0@LPSPI0-CFGR0@HREN"
                offset="[0]"/>
         <field description="Host Request Polarity" format="enum" enum="d1e20772"
                id="LPSPI0@LPSPI0-CFGR0@HRPOL"
                offset="[1]"/>
         <field description="Host Request Select" format="enum" enum="d1e20818"
                id="LPSPI0@LPSPI0-CFGR0@HRSEL"
                offset="[2]"/>
         <field description="Circular FIFO Enable" format="enum" enum="d1e20864"
                id="LPSPI0@LPSPI0-CFGR0@CIRFIFO"
                offset="[8]"/>
         <field description="Receive Data Match Only" format="enum" enum="d1e20910"
                id="LPSPI0@LPSPI0-CFGR0@RDMO"
                offset="[9]"/>
      </register>
      <register description="Configuration Register 1" format="hex0x" id="LPSPI0@LPSPI0-CFGR1"
                offset="0x24"
                size="4">
         <field description="Master Mode" format="enum" enum="d1e20984"
                id="LPSPI0@LPSPI0-CFGR1@MASTER"
                offset="[0]"/>
         <field description="Sample Point" format="enum" enum="d1e21030"
                id="LPSPI0@LPSPI0-CFGR1@SAMPLE"
                offset="[1]"/>
         <field description="Automatic PCS" format="enum" enum="d1e21076"
                id="LPSPI0@LPSPI0-CFGR1@AUTOPCS"
                offset="[2]"/>
         <field description="No Stall" format="enum" enum="d1e21122"
                id="LPSPI0@LPSPI0-CFGR1@NOSTALL"
                offset="[3]"/>
         <field description="Peripheral Chip Select Polarity" format="enum" enum="d1e21168"
                id="LPSPI0@LPSPI0-CFGR1@PCSPOL"
                offset="[11:8]"/>
         <field description="Match Configuration" format="enum" enum="d1e21215"
                id="LPSPI0@LPSPI0-CFGR1@MATCFG"
                offset="[18:16]"/>
         <field description="Pin Configuration" format="enum" enum="d1e21322"
                id="LPSPI0@LPSPI0-CFGR1@PINCFG"
                offset="[25:24]"/>
         <field description="Output Config" format="enum" enum="d1e21392"
                id="LPSPI0@LPSPI0-CFGR1@OUTCFG"
                offset="[26]"/>
         <field description="Peripheral Chip Select Configuration" format="enum"
                enum="d1e21438"
                id="LPSPI0@LPSPI0-CFGR1@PCSCFG"
                offset="[27]"/>
      </register>
      <register description="Data Match Register 0" format="hex0x" id="LPSPI0@LPSPI0-DMR0"
                offset="0x30"
                size="4">
         <field description="Match 0 Value" format="hex0x" id="LPSPI0@LPSPI0-DMR0@MATCH0"
                offset="[31:0]"/>
      </register>
      <register description="Data Match Register 1" format="hex0x" id="LPSPI0@LPSPI0-DMR1"
                offset="0x34"
                size="4">
         <field description="Match 1 Value" format="hex0x" id="LPSPI0@LPSPI0-DMR1@MATCH1"
                offset="[31:0]"/>
      </register>
      <register description="Clock Configuration Register" format="hex0x"
                id="LPSPI0@LPSPI0-CCR"
                offset="0x40"
                size="4">
         <field description="SCK Divider" format="hex0x" id="LPSPI0@LPSPI0-CCR@SCKDIV"
                offset="[7:0]"/>
         <field description="Delay Between Transfers" format="hex0x" id="LPSPI0@LPSPI0-CCR@DBT"
                offset="[15:8]"/>
         <field description="PCS to SCK Delay" format="hex0x" id="LPSPI0@LPSPI0-CCR@PCSSCK"
                offset="[23:16]"/>
         <field description="SCK to PCS Delay" format="hex0x" id="LPSPI0@LPSPI0-CCR@SCKPCS"
                offset="[31:24]"/>
      </register>
      <register description="FIFO Control Register" format="hex0x" id="LPSPI0@LPSPI0-FCR"
                offset="0x58"
                size="4">
         <field description="Transmit FIFO Watermark" format="hex0x"
                id="LPSPI0@LPSPI0-FCR@TXWATER"
                offset="[7:0]"/>
         <field description="Receive FIFO Watermark" format="hex0x"
                id="LPSPI0@LPSPI0-FCR@RXWATER"
                offset="[23:16]"/>
      </register>
      <register description="FIFO Status Register" format="hex0x" id="LPSPI0@LPSPI0-FSR"
                offset="0x5c"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Count" format="hex0x" id="LPSPI0@LPSPI0-FSR@TXCOUNT"
                offset="[7:0]"/>
         <field description="Receive FIFO Count" format="hex0x" id="LPSPI0@LPSPI0-FSR@RXCOUNT"
                offset="[23:16]"/>
      </register>
      <register description="Transmit Command Register" format="hex0x" id="LPSPI0@LPSPI0-TCR"
                offset="0x60"
                size="4">
         <field description="Frame Size" format="hex0x" id="LPSPI0@LPSPI0-TCR@FRAMESZ"
                offset="[11:0]"/>
         <field description="Transfer Width" format="enum" enum="d1e21851"
                id="LPSPI0@LPSPI0-TCR@WIDTH"
                offset="[17:16]"/>
         <field description="Transmit Data Mask" format="enum" enum="d1e21909"
                id="LPSPI0@LPSPI0-TCR@TXMSK"
                offset="[18]"/>
         <field description="Receive Data Mask" format="enum" enum="d1e21955"
                id="LPSPI0@LPSPI0-TCR@RXMSK"
                offset="[19]"/>
         <field description="Continuing Command" format="enum" enum="d1e22001"
                id="LPSPI0@LPSPI0-TCR@CONTC"
                offset="[20]"/>
         <field description="Continuous Transfer" format="enum" enum="d1e22048"
                id="LPSPI0@LPSPI0-TCR@CONT"
                offset="[21]"/>
         <field description="Byte Swap" format="enum" enum="d1e22094"
                id="LPSPI0@LPSPI0-TCR@BYSW"
                offset="[22]"/>
         <field description="LSB First" format="enum" enum="d1e22140"
                id="LPSPI0@LPSPI0-TCR@LSBF"
                offset="[23]"/>
         <field description="Peripheral Chip Select" format="enum" enum="d1e22186"
                id="LPSPI0@LPSPI0-TCR@PCS"
                offset="[25:24]"/>
         <field description="Prescaler Value" format="enum" enum="d1e22256"
                id="LPSPI0@LPSPI0-TCR@PRESCALE"
                offset="[29:27]"/>
         <field description="Clock Phase" format="enum" enum="d1e22375"
                id="LPSPI0@LPSPI0-TCR@CPHA"
                offset="[30]"/>
         <field description="Clock Polarity" format="enum" enum="d1e22422"
                id="LPSPI0@LPSPI0-TCR@CPOL"
                offset="[31]"/>
      </register>
      <register description="Transmit Data Register" format="hex0x" id="LPSPI0@LPSPI0-TDR"
                offset="0x64"
                writeOnly="true"
                size="4">
         <field description="Transmit Data" format="hex0x" id="LPSPI0@LPSPI0-TDR@DATA"
                offset="[31:0]"/>
      </register>
      <register description="Receive Status Register" format="hex0x" id="LPSPI0@LPSPI0-RSR"
                offset="0x70"
                readOnly="true"
                size="4">
         <field description="Start Of Frame" format="enum" enum="d1e22542"
                id="LPSPI0@LPSPI0-RSR@SOF"
                offset="[0]"/>
         <field description="RX FIFO Empty" format="enum" enum="d1e22588"
                id="LPSPI0@LPSPI0-RSR@RXEMPTY"
                offset="[1]"/>
      </register>
      <register description="Receive Data Register" format="hex0x" id="LPSPI0@LPSPI0-RDR"
                offset="0x74"
                readOnly="true"
                size="4">
         <field description="Receive Data" format="hex0x" id="LPSPI0@LPSPI0-RDR@DATA"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Cyclic Redundancy Check" id="CRC" size="0xf">
      <register description="CRC Data register" format="hex0x" id="CRC@CRC-DATA" offset="0x0"
                size="4">
         <field description="CRC Low Lower Byte" format="hex0x" id="CRC@CRC-DATA@LL"
                offset="[7:0]"/>
         <field description="CRC Low Upper Byte" format="hex0x" id="CRC@CRC-DATA@LU"
                offset="[15:8]"/>
         <field description="CRC High Lower Byte" format="hex0x" id="CRC@CRC-DATA@HL"
                offset="[23:16]"/>
         <field description="CRC High Upper Byte" format="hex0x" id="CRC@CRC-DATA@HU"
                offset="[31:24]"/>
      </register>
      <register description="CRC_DATAL register." format="hex0x" id="CRC@CRC-DATAL"
                offset="0x0"
                size="2">
         <field description="DATAL stores the lower 16 bits of the 16/32 bit CRC"
                format="hex0x"
                id="CRC@CRC-DATAL@DATAL"
                offset="[15:0]"/>
      </register>
      <register description="CRC_DATALL register." format="hex0x" id="CRC@CRC-DATALL"
                offset="0x0"
                size="1">
         <field description="CRCLL stores the first 8 bits of the 32 bit DATA" format="hex0x"
                id="CRC@CRC-DATALL@DATALL"
                offset="[7:0]"/>
      </register>
      <register description="CRC_DATALU register." format="hex0x" id="CRC@CRC-DATALU"
                offset="0x1"
                size="1">
         <field description="DATALL stores the second 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-DATALU@DATALU"
                offset="[7:0]"/>
      </register>
      <register description="CRC_DATAH register." format="hex0x" id="CRC@CRC-DATAH"
                offset="0x2"
                size="2">
         <field description="DATAH stores the high 16 bits of the 16/32 bit CRC" format="hex0x"
                id="CRC@CRC-DATAH@DATAH"
                offset="[15:0]"/>
      </register>
      <register description="CRC_DATAHL register." format="hex0x" id="CRC@CRC-DATAHL"
                offset="0x2"
                size="1">
         <field description="DATAHL stores the third 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-DATAHL@DATAHL"
                offset="[7:0]"/>
      </register>
      <register description="CRC_DATAHU register." format="hex0x" id="CRC@CRC-DATAHU"
                offset="0x3"
                size="1">
         <field description="DATAHU stores the fourth 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-DATAHU@DATAHU"
                offset="[7:0]"/>
      </register>
      <register description="CRC Polynomial register" format="hex0x" id="CRC@CRC-GPOLY"
                offset="0x4"
                size="4">
         <field description="Low Polynominal Half-word" format="hex0x" id="CRC@CRC-GPOLY@LOW"
                offset="[15:0]"/>
         <field description="High Polynominal Half-word" format="hex0x" id="CRC@CRC-GPOLY@HIGH"
                offset="[31:16]"/>
      </register>
      <register description="CRC_GPOLYL register." format="hex0x" id="CRC@CRC-GPOLYL"
                offset="0x4"
                size="2">
         <field description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value"
                format="hex0x"
                id="CRC@CRC-GPOLYL@GPOLYL"
                offset="[15:0]"/>
      </register>
      <register description="CRC_GPOLYLL register." format="hex0x" id="CRC@CRC-GPOLYLL"
                offset="0x4"
                size="1">
         <field description="POLYLL stores the first 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-GPOLYLL@GPOLYLL"
                offset="[7:0]"/>
      </register>
      <register description="CRC_GPOLYLU register." format="hex0x" id="CRC@CRC-GPOLYLU"
                offset="0x5"
                size="1">
         <field description="POLYLL stores the second 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-GPOLYLU@GPOLYLU"
                offset="[7:0]"/>
      </register>
      <register description="CRC_GPOLYH register." format="hex0x" id="CRC@CRC-GPOLYH"
                offset="0x6"
                size="2">
         <field description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value"
                format="hex0x"
                id="CRC@CRC-GPOLYH@GPOLYH"
                offset="[15:0]"/>
      </register>
      <register description="CRC_GPOLYHL register." format="hex0x" id="CRC@CRC-GPOLYHL"
                offset="0x6"
                size="1">
         <field description="POLYHL stores the third 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-GPOLYHL@GPOLYHL"
                offset="[7:0]"/>
      </register>
      <register description="CRC_GPOLYHU register." format="hex0x" id="CRC@CRC-GPOLYHU"
                offset="0x7"
                size="1">
         <field description="POLYHU stores the fourth 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-GPOLYHU@GPOLYHU"
                offset="[7:0]"/>
      </register>
      <register description="CRC Control register" format="hex0x" id="CRC@CRC-CTRL"
                offset="0x8"
                size="4">
         <field description="Width of CRC protocol." format="enum" enum="d1e23530"
                id="CRC@CRC-CTRL@TCRC"
                offset="[24]"/>
         <field description="Write CRC Data Register As Seed" format="enum" enum="d1e23576"
                id="CRC@CRC-CTRL@WAS"
                offset="[25]"/>
         <field description="Complement Read Of CRC Data Register" format="enum"
                enum="d1e23622"
                id="CRC@CRC-CTRL@FXOR"
                offset="[26]"/>
         <field description="Type Of Transpose For Read" format="enum" enum="d1e23668"
                id="CRC@CRC-CTRL@TOTR"
                offset="[29:28]"/>
         <field description="Type Of Transpose For Writes" format="enum" enum="d1e23738"
                id="CRC@CRC-CTRL@TOT"
                offset="[31:30]"/>
      </register>
      <register description="CRC_CTRLHU register." format="hex0x" id="CRC@CRC-CTRLHU"
                offset="0xb"
                size="1">
         <field description="no description available" format="enum" enum="d1e23836"
                id="CRC@CRC-CTRLHU@TCRC"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e23882"
                id="CRC@CRC-CTRLHU@WAS"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e23928"
                id="CRC@CRC-CTRLHU@FXOR"
                offset="[2]"/>
         <field description="no description available" format="enum" enum="d1e23974"
                id="CRC@CRC-CTRLHU@TOTR"
                offset="[5:4]"/>
         <field description="no description available" format="enum" enum="d1e24044"
                id="CRC@CRC-CTRLHU@TOT"
                offset="[7:6]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Programmable Delay Block" id="PDB0" size="0x198">
      <register description="Status and Control register" format="hex0x" id="PDB0@PDB0-SC"
                offset="0x0"
                size="4">
         <field description="Load OK" format="hex0x" id="PDB0@PDB0-SC@LDOK" offset="[0]"/>
         <field description="Continuous Mode Enable" format="enum" enum="d1e24206"
                id="PDB0@PDB0-SC@CONT"
                offset="[1]"/>
         <field description="Multiplication Factor Select for Prescaler" format="enum"
                enum="d1e24252"
                id="PDB0@PDB0-SC@MULT"
                offset="[3:2]"/>
         <field description="PDB Interrupt Enable" format="enum" enum="d1e24322"
                id="PDB0@PDB0-SC@PDBIE"
                offset="[5]"/>
         <field description="PDB Interrupt Flag" format="hex0x" id="PDB0@PDB0-SC@PDBIF"
                offset="[6]"/>
         <field description="PDB Enable" format="enum" enum="d1e24387" id="PDB0@PDB0-SC@PDBEN"
                offset="[7]"/>
         <field description="Trigger Input Source Select" format="enum" enum="d1e24433"
                id="PDB0@PDB0-SC@TRGSEL"
                offset="[11:8]"/>
         <field description="Prescaler Divider Select" format="enum" enum="d1e24649"
                id="PDB0@PDB0-SC@PRESCALER"
                offset="[14:12]"/>
         <field description="DMA Enable" format="enum" enum="d1e24768" id="PDB0@PDB0-SC@DMAEN"
                offset="[15]"/>
         <field description="Software Trigger" format="hex0x" id="PDB0@PDB0-SC@SWTRIG"
                offset="[16]"/>
         <field description="PDB Sequence Error Interrupt Enable" format="enum" enum="d1e24832"
                id="PDB0@PDB0-SC@PDBEIE"
                offset="[17]"/>
         <field description="Load Mode Select" format="enum" enum="d1e24879"
                id="PDB0@PDB0-SC@LDMOD"
                offset="[19:18]"/>
      </register>
      <register description="Modulus register" format="hex0x" id="PDB0@PDB0-MOD" offset="0x4"
                size="4">
         <field description="PDB Modulus" format="hex0x" id="PDB0@PDB0-MOD@MOD" offset="[15:0]"/>
      </register>
      <register description="Counter register" format="hex0x" id="PDB0@PDB0-CNT" offset="0x8"
                readOnly="true"
                size="4">
         <field description="PDB Counter" format="hex0x" id="PDB0@PDB0-CNT@CNT" offset="[15:0]"/>
      </register>
      <register description="Interrupt Delay register" format="hex0x" id="PDB0@PDB0-IDLY"
                offset="0xc"
                size="4">
         <field description="PDB Interrupt Delay" format="hex0x" id="PDB0@PDB0-IDLY@IDLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Control register 1" format="hex0x" id="PDB0@PDB0-CHC1"
                offset="0x10"
                size="4">
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25115"
                id="PDB0@PDB0-CHC1@EN0"
                offset="[0]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25161"
                id="PDB0@PDB0-CHC1@EN1"
                offset="[1]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25207"
                id="PDB0@PDB0-CHC1@EN2"
                offset="[2]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25253"
                id="PDB0@PDB0-CHC1@EN3"
                offset="[3]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25299"
                id="PDB0@PDB0-CHC1@EN4"
                offset="[4]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25346"
                id="PDB0@PDB0-CHC1@EN5"
                offset="[5]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25392"
                id="PDB0@PDB0-CHC1@EN6"
                offset="[6]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25438"
                id="PDB0@PDB0-CHC1@EN7"
                offset="[7]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25484"
                id="PDB0@PDB0-CHC1@TOS0"
                offset="[8]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25530"
                id="PDB0@PDB0-CHC1@TOS1"
                offset="[9]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25576"
                id="PDB0@PDB0-CHC1@TOS2"
                offset="[10]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25623"
                id="PDB0@PDB0-CHC1@TOS3"
                offset="[11]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25669"
                id="PDB0@PDB0-CHC1@TOS4"
                offset="[12]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25715"
                id="PDB0@PDB0-CHC1@TOS5"
                offset="[13]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25761"
                id="PDB0@PDB0-CHC1@TOS6"
                offset="[14]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25807"
                id="PDB0@PDB0-CHC1@TOS7"
                offset="[15]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25853"
                id="PDB0@PDB0-CHC1@BB0"
                offset="[16]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25900"
                id="PDB0@PDB0-CHC1@BB1"
                offset="[17]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25946"
                id="PDB0@PDB0-CHC1@BB2"
                offset="[18]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25992"
                id="PDB0@PDB0-CHC1@BB3"
                offset="[19]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26038"
                id="PDB0@PDB0-CHC1@BB4"
                offset="[20]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26084"
                id="PDB0@PDB0-CHC1@BB5"
                offset="[21]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26130"
                id="PDB0@PDB0-CHC1@BB6"
                offset="[22]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26177"
                id="PDB0@PDB0-CHC1@BB7"
                offset="[23]"/>
      </register>
      <register description="Channel n Status register" format="hex0x" id="PDB0@PDB0-CHS"
                offset="0x14"
                size="4">
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26252"
                id="PDB0@PDB0-CHS@ERR0"
                offset="[0]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26298"
                id="PDB0@PDB0-CHS@ERR1"
                offset="[1]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26344"
                id="PDB0@PDB0-CHS@ERR2"
                offset="[2]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26390"
                id="PDB0@PDB0-CHS@ERR3"
                offset="[3]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26436"
                id="PDB0@PDB0-CHS@ERR4"
                offset="[4]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26483"
                id="PDB0@PDB0-CHS@ERR5"
                offset="[5]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26529"
                id="PDB0@PDB0-CHS@ERR6"
                offset="[6]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26575"
                id="PDB0@PDB0-CHS@ERR7"
                offset="[7]"/>
         <field description="PDB Channel Flags" format="hex0x" id="PDB0@PDB0-CHS@CF"
                offset="[23:16]"/>
      </register>
      <register description="Channel n Delay 0 register" format="hex0x" id="PDB0@PDB0-CHDLY0"
                offset="0x18"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY0@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 1 register" format="hex0x" id="PDB0@PDB0-CHDLY1"
                offset="0x1c"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY1@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 2 register" format="hex0x" id="PDB0@PDB0-CHDLY2"
                offset="0x20"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY2@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 3 register" format="hex0x" id="PDB0@PDB0-CHDLY3"
                offset="0x24"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY3@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 4 register" format="hex0x" id="PDB0@PDB0-CHDLY4"
                offset="0x28"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY4@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 5 register" format="hex0x" id="PDB0@PDB0-CHDLY5"
                offset="0x2c"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY5@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 6 register" format="hex0x" id="PDB0@PDB0-CHDLY6"
                offset="0x30"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY6@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 7 register" format="hex0x" id="PDB0@PDB0-CHDLY7"
                offset="0x34"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY7@DLY"
                offset="[15:0]"/>
      </register>
      <register description="DAC Interval Trigger n Control register" format="hex0x"
                id="PDB0@PDB0-DACINTC"
                offset="0x150"
                size="4">
         <field description="DAC Interval Trigger Enable" format="enum" enum="d1e27036"
                id="PDB0@PDB0-DACINTC@TOE"
                offset="[0]"/>
         <field description="DAC External Trigger Input Enable" format="enum" enum="d1e27082"
                id="PDB0@PDB0-DACINTC@EXT"
                offset="[1]"/>
      </register>
      <register description="DAC Interval n register" format="hex0x" id="PDB0@PDB0-DACINT"
                offset="0x154"
                size="4">
         <field description="DAC Interval" format="hex0x" id="PDB0@PDB0-DACINT@INT"
                offset="[15:0]"/>
      </register>
      <register description="Pulse-Out n Enable register" format="hex0x" id="PDB0@PDB0-POEN"
                offset="0x190"
                size="4">
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27202"
                id="PDB0@PDB0-POEN@POEN0"
                offset="[0]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27248"
                id="PDB0@PDB0-POEN@POEN1"
                offset="[1]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27294"
                id="PDB0@PDB0-POEN@POEN2"
                offset="[2]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27340"
                id="PDB0@PDB0-POEN@POEN3"
                offset="[3]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27386"
                id="PDB0@PDB0-POEN@POEN4"
                offset="[4]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27433"
                id="PDB0@PDB0-POEN@POEN5"
                offset="[5]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27479"
                id="PDB0@PDB0-POEN@POEN6"
                offset="[6]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27525"
                id="PDB0@PDB0-POEN@POEN7"
                offset="[7]"/>
      </register>
      <register description="Pulse-Out n Delay register" format="hex0x" id="PDB0@PDB0-PODLY"
                offset="0x194"
                size="4">
         <field description="PDB Pulse-Out Delay 2" format="hex0x" id="PDB0@PDB0-PODLY@DLY2"
                offset="[15:0]"/>
         <field description="PDB Pulse-Out Delay 1" format="hex0x" id="PDB0@PDB0-PODLY@DLY1"
                offset="[31:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Programmable Delay Block" id="PDB1" size="0x198">
      <register description="Status and Control register" format="hex0x" id="PDB0@PDB0-SC"
                offset="0x0"
                size="4">
         <field description="Load OK" format="hex0x" id="PDB0@PDB0-SC@LDOK" offset="[0]"/>
         <field description="Continuous Mode Enable" format="enum" enum="d1e24206"
                id="PDB0@PDB0-SC@CONT"
                offset="[1]"/>
         <field description="Multiplication Factor Select for Prescaler" format="enum"
                enum="d1e24252"
                id="PDB0@PDB0-SC@MULT"
                offset="[3:2]"/>
         <field description="PDB Interrupt Enable" format="enum" enum="d1e24322"
                id="PDB0@PDB0-SC@PDBIE"
                offset="[5]"/>
         <field description="PDB Interrupt Flag" format="hex0x" id="PDB0@PDB0-SC@PDBIF"
                offset="[6]"/>
         <field description="PDB Enable" format="enum" enum="d1e24387" id="PDB0@PDB0-SC@PDBEN"
                offset="[7]"/>
         <field description="Trigger Input Source Select" format="enum" enum="d1e24433"
                id="PDB0@PDB0-SC@TRGSEL"
                offset="[11:8]"/>
         <field description="Prescaler Divider Select" format="enum" enum="d1e24649"
                id="PDB0@PDB0-SC@PRESCALER"
                offset="[14:12]"/>
         <field description="DMA Enable" format="enum" enum="d1e24768" id="PDB0@PDB0-SC@DMAEN"
                offset="[15]"/>
         <field description="Software Trigger" format="hex0x" id="PDB0@PDB0-SC@SWTRIG"
                offset="[16]"/>
         <field description="PDB Sequence Error Interrupt Enable" format="enum" enum="d1e24832"
                id="PDB0@PDB0-SC@PDBEIE"
                offset="[17]"/>
         <field description="Load Mode Select" format="enum" enum="d1e24879"
                id="PDB0@PDB0-SC@LDMOD"
                offset="[19:18]"/>
      </register>
      <register description="Modulus register" format="hex0x" id="PDB0@PDB0-MOD" offset="0x4"
                size="4">
         <field description="PDB Modulus" format="hex0x" id="PDB0@PDB0-MOD@MOD" offset="[15:0]"/>
      </register>
      <register description="Counter register" format="hex0x" id="PDB0@PDB0-CNT" offset="0x8"
                readOnly="true"
                size="4">
         <field description="PDB Counter" format="hex0x" id="PDB0@PDB0-CNT@CNT" offset="[15:0]"/>
      </register>
      <register description="Interrupt Delay register" format="hex0x" id="PDB0@PDB0-IDLY"
                offset="0xc"
                size="4">
         <field description="PDB Interrupt Delay" format="hex0x" id="PDB0@PDB0-IDLY@IDLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Control register 1" format="hex0x" id="PDB0@PDB0-CHC1"
                offset="0x10"
                size="4">
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25115"
                id="PDB0@PDB0-CHC1@EN0"
                offset="[0]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25161"
                id="PDB0@PDB0-CHC1@EN1"
                offset="[1]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25207"
                id="PDB0@PDB0-CHC1@EN2"
                offset="[2]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25253"
                id="PDB0@PDB0-CHC1@EN3"
                offset="[3]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25299"
                id="PDB0@PDB0-CHC1@EN4"
                offset="[4]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25346"
                id="PDB0@PDB0-CHC1@EN5"
                offset="[5]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25392"
                id="PDB0@PDB0-CHC1@EN6"
                offset="[6]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25438"
                id="PDB0@PDB0-CHC1@EN7"
                offset="[7]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25484"
                id="PDB0@PDB0-CHC1@TOS0"
                offset="[8]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25530"
                id="PDB0@PDB0-CHC1@TOS1"
                offset="[9]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25576"
                id="PDB0@PDB0-CHC1@TOS2"
                offset="[10]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25623"
                id="PDB0@PDB0-CHC1@TOS3"
                offset="[11]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25669"
                id="PDB0@PDB0-CHC1@TOS4"
                offset="[12]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25715"
                id="PDB0@PDB0-CHC1@TOS5"
                offset="[13]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25761"
                id="PDB0@PDB0-CHC1@TOS6"
                offset="[14]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25807"
                id="PDB0@PDB0-CHC1@TOS7"
                offset="[15]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25853"
                id="PDB0@PDB0-CHC1@BB0"
                offset="[16]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25900"
                id="PDB0@PDB0-CHC1@BB1"
                offset="[17]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25946"
                id="PDB0@PDB0-CHC1@BB2"
                offset="[18]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25992"
                id="PDB0@PDB0-CHC1@BB3"
                offset="[19]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26038"
                id="PDB0@PDB0-CHC1@BB4"
                offset="[20]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26084"
                id="PDB0@PDB0-CHC1@BB5"
                offset="[21]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26130"
                id="PDB0@PDB0-CHC1@BB6"
                offset="[22]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26177"
                id="PDB0@PDB0-CHC1@BB7"
                offset="[23]"/>
      </register>
      <register description="Channel n Status register" format="hex0x" id="PDB0@PDB0-CHS"
                offset="0x14"
                size="4">
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26252"
                id="PDB0@PDB0-CHS@ERR0"
                offset="[0]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26298"
                id="PDB0@PDB0-CHS@ERR1"
                offset="[1]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26344"
                id="PDB0@PDB0-CHS@ERR2"
                offset="[2]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26390"
                id="PDB0@PDB0-CHS@ERR3"
                offset="[3]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26436"
                id="PDB0@PDB0-CHS@ERR4"
                offset="[4]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26483"
                id="PDB0@PDB0-CHS@ERR5"
                offset="[5]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26529"
                id="PDB0@PDB0-CHS@ERR6"
                offset="[6]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26575"
                id="PDB0@PDB0-CHS@ERR7"
                offset="[7]"/>
         <field description="PDB Channel Flags" format="hex0x" id="PDB0@PDB0-CHS@CF"
                offset="[23:16]"/>
      </register>
      <register description="Channel n Delay 0 register" format="hex0x" id="PDB0@PDB0-CHDLY0"
                offset="0x18"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY0@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 1 register" format="hex0x" id="PDB0@PDB0-CHDLY1"
                offset="0x1c"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY1@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 2 register" format="hex0x" id="PDB0@PDB0-CHDLY2"
                offset="0x20"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY2@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 3 register" format="hex0x" id="PDB0@PDB0-CHDLY3"
                offset="0x24"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY3@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 4 register" format="hex0x" id="PDB0@PDB0-CHDLY4"
                offset="0x28"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY4@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 5 register" format="hex0x" id="PDB0@PDB0-CHDLY5"
                offset="0x2c"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY5@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 6 register" format="hex0x" id="PDB0@PDB0-CHDLY6"
                offset="0x30"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY6@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 7 register" format="hex0x" id="PDB0@PDB0-CHDLY7"
                offset="0x34"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY7@DLY"
                offset="[15:0]"/>
      </register>
      <register description="DAC Interval Trigger n Control register" format="hex0x"
                id="PDB0@PDB0-DACINTC"
                offset="0x150"
                size="4">
         <field description="DAC Interval Trigger Enable" format="enum" enum="d1e27036"
                id="PDB0@PDB0-DACINTC@TOE"
                offset="[0]"/>
         <field description="DAC External Trigger Input Enable" format="enum" enum="d1e27082"
                id="PDB0@PDB0-DACINTC@EXT"
                offset="[1]"/>
      </register>
      <register description="DAC Interval n register" format="hex0x" id="PDB0@PDB0-DACINT"
                offset="0x154"
                size="4">
         <field description="DAC Interval" format="hex0x" id="PDB0@PDB0-DACINT@INT"
                offset="[15:0]"/>
      </register>
      <register description="Pulse-Out n Enable register" format="hex0x" id="PDB0@PDB0-POEN"
                offset="0x190"
                size="4">
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27202"
                id="PDB0@PDB0-POEN@POEN0"
                offset="[0]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27248"
                id="PDB0@PDB0-POEN@POEN1"
                offset="[1]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27294"
                id="PDB0@PDB0-POEN@POEN2"
                offset="[2]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27340"
                id="PDB0@PDB0-POEN@POEN3"
                offset="[3]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27386"
                id="PDB0@PDB0-POEN@POEN4"
                offset="[4]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27433"
                id="PDB0@PDB0-POEN@POEN5"
                offset="[5]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27479"
                id="PDB0@PDB0-POEN@POEN6"
                offset="[6]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27525"
                id="PDB0@PDB0-POEN@POEN7"
                offset="[7]"/>
      </register>
      <register description="Pulse-Out n Delay register" format="hex0x" id="PDB0@PDB0-PODLY"
                offset="0x194"
                size="4">
         <field description="PDB Pulse-Out Delay 2" format="hex0x" id="PDB0@PDB0-PODLY@DLY2"
                offset="[15:0]"/>
         <field description="PDB Pulse-Out Delay 1" format="hex0x" id="PDB0@PDB0-PODLY@DLY1"
                offset="[31:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Programmable Delay Block" id="PDB2" size="0x198">
      <register description="Status and Control register" format="hex0x" id="PDB0@PDB0-SC"
                offset="0x0"
                size="4">
         <field description="Load OK" format="hex0x" id="PDB0@PDB0-SC@LDOK" offset="[0]"/>
         <field description="Continuous Mode Enable" format="enum" enum="d1e24206"
                id="PDB0@PDB0-SC@CONT"
                offset="[1]"/>
         <field description="Multiplication Factor Select for Prescaler" format="enum"
                enum="d1e24252"
                id="PDB0@PDB0-SC@MULT"
                offset="[3:2]"/>
         <field description="PDB Interrupt Enable" format="enum" enum="d1e24322"
                id="PDB0@PDB0-SC@PDBIE"
                offset="[5]"/>
         <field description="PDB Interrupt Flag" format="hex0x" id="PDB0@PDB0-SC@PDBIF"
                offset="[6]"/>
         <field description="PDB Enable" format="enum" enum="d1e24387" id="PDB0@PDB0-SC@PDBEN"
                offset="[7]"/>
         <field description="Trigger Input Source Select" format="enum" enum="d1e24433"
                id="PDB0@PDB0-SC@TRGSEL"
                offset="[11:8]"/>
         <field description="Prescaler Divider Select" format="enum" enum="d1e24649"
                id="PDB0@PDB0-SC@PRESCALER"
                offset="[14:12]"/>
         <field description="DMA Enable" format="enum" enum="d1e24768" id="PDB0@PDB0-SC@DMAEN"
                offset="[15]"/>
         <field description="Software Trigger" format="hex0x" id="PDB0@PDB0-SC@SWTRIG"
                offset="[16]"/>
         <field description="PDB Sequence Error Interrupt Enable" format="enum" enum="d1e24832"
                id="PDB0@PDB0-SC@PDBEIE"
                offset="[17]"/>
         <field description="Load Mode Select" format="enum" enum="d1e24879"
                id="PDB0@PDB0-SC@LDMOD"
                offset="[19:18]"/>
      </register>
      <register description="Modulus register" format="hex0x" id="PDB0@PDB0-MOD" offset="0x4"
                size="4">
         <field description="PDB Modulus" format="hex0x" id="PDB0@PDB0-MOD@MOD" offset="[15:0]"/>
      </register>
      <register description="Counter register" format="hex0x" id="PDB0@PDB0-CNT" offset="0x8"
                readOnly="true"
                size="4">
         <field description="PDB Counter" format="hex0x" id="PDB0@PDB0-CNT@CNT" offset="[15:0]"/>
      </register>
      <register description="Interrupt Delay register" format="hex0x" id="PDB0@PDB0-IDLY"
                offset="0xc"
                size="4">
         <field description="PDB Interrupt Delay" format="hex0x" id="PDB0@PDB0-IDLY@IDLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Control register 1" format="hex0x" id="PDB0@PDB0-CHC1"
                offset="0x10"
                size="4">
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25115"
                id="PDB0@PDB0-CHC1@EN0"
                offset="[0]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25161"
                id="PDB0@PDB0-CHC1@EN1"
                offset="[1]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25207"
                id="PDB0@PDB0-CHC1@EN2"
                offset="[2]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25253"
                id="PDB0@PDB0-CHC1@EN3"
                offset="[3]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25299"
                id="PDB0@PDB0-CHC1@EN4"
                offset="[4]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25346"
                id="PDB0@PDB0-CHC1@EN5"
                offset="[5]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25392"
                id="PDB0@PDB0-CHC1@EN6"
                offset="[6]"/>
         <field description="PDB Channel Pre-Trigger Enable" format="enum" enum="d1e25438"
                id="PDB0@PDB0-CHC1@EN7"
                offset="[7]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25484"
                id="PDB0@PDB0-CHC1@TOS0"
                offset="[8]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25530"
                id="PDB0@PDB0-CHC1@TOS1"
                offset="[9]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25576"
                id="PDB0@PDB0-CHC1@TOS2"
                offset="[10]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25623"
                id="PDB0@PDB0-CHC1@TOS3"
                offset="[11]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25669"
                id="PDB0@PDB0-CHC1@TOS4"
                offset="[12]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25715"
                id="PDB0@PDB0-CHC1@TOS5"
                offset="[13]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25761"
                id="PDB0@PDB0-CHC1@TOS6"
                offset="[14]"/>
         <field description="PDB Channel Pre-Trigger Output Select" format="enum"
                enum="d1e25807"
                id="PDB0@PDB0-CHC1@TOS7"
                offset="[15]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25853"
                id="PDB0@PDB0-CHC1@BB0"
                offset="[16]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25900"
                id="PDB0@PDB0-CHC1@BB1"
                offset="[17]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25946"
                id="PDB0@PDB0-CHC1@BB2"
                offset="[18]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e25992"
                id="PDB0@PDB0-CHC1@BB3"
                offset="[19]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26038"
                id="PDB0@PDB0-CHC1@BB4"
                offset="[20]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26084"
                id="PDB0@PDB0-CHC1@BB5"
                offset="[21]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26130"
                id="PDB0@PDB0-CHC1@BB6"
                offset="[22]"/>
         <field description="PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                format="enum"
                enum="d1e26177"
                id="PDB0@PDB0-CHC1@BB7"
                offset="[23]"/>
      </register>
      <register description="Channel n Status register" format="hex0x" id="PDB0@PDB0-CHS"
                offset="0x14"
                size="4">
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26252"
                id="PDB0@PDB0-CHS@ERR0"
                offset="[0]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26298"
                id="PDB0@PDB0-CHS@ERR1"
                offset="[1]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26344"
                id="PDB0@PDB0-CHS@ERR2"
                offset="[2]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26390"
                id="PDB0@PDB0-CHS@ERR3"
                offset="[3]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26436"
                id="PDB0@PDB0-CHS@ERR4"
                offset="[4]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26483"
                id="PDB0@PDB0-CHS@ERR5"
                offset="[5]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26529"
                id="PDB0@PDB0-CHS@ERR6"
                offset="[6]"/>
         <field description="PDB Channel Sequence Error Flags" format="enum" enum="d1e26575"
                id="PDB0@PDB0-CHS@ERR7"
                offset="[7]"/>
         <field description="PDB Channel Flags" format="hex0x" id="PDB0@PDB0-CHS@CF"
                offset="[23:16]"/>
      </register>
      <register description="Channel n Delay 0 register" format="hex0x" id="PDB0@PDB0-CHDLY0"
                offset="0x18"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY0@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 1 register" format="hex0x" id="PDB0@PDB0-CHDLY1"
                offset="0x1c"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY1@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 2 register" format="hex0x" id="PDB0@PDB0-CHDLY2"
                offset="0x20"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY2@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 3 register" format="hex0x" id="PDB0@PDB0-CHDLY3"
                offset="0x24"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY3@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 4 register" format="hex0x" id="PDB0@PDB0-CHDLY4"
                offset="0x28"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY4@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 5 register" format="hex0x" id="PDB0@PDB0-CHDLY5"
                offset="0x2c"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY5@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 6 register" format="hex0x" id="PDB0@PDB0-CHDLY6"
                offset="0x30"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY6@DLY"
                offset="[15:0]"/>
      </register>
      <register description="Channel n Delay 7 register" format="hex0x" id="PDB0@PDB0-CHDLY7"
                offset="0x34"
                size="4">
         <field description="PDB Channel Delay" format="hex0x" id="PDB0@PDB0-CHDLY7@DLY"
                offset="[15:0]"/>
      </register>
      <register description="DAC Interval Trigger n Control register" format="hex0x"
                id="PDB0@PDB0-DACINTC"
                offset="0x150"
                size="4">
         <field description="DAC Interval Trigger Enable" format="enum" enum="d1e27036"
                id="PDB0@PDB0-DACINTC@TOE"
                offset="[0]"/>
         <field description="DAC External Trigger Input Enable" format="enum" enum="d1e27082"
                id="PDB0@PDB0-DACINTC@EXT"
                offset="[1]"/>
      </register>
      <register description="DAC Interval n register" format="hex0x" id="PDB0@PDB0-DACINT"
                offset="0x154"
                size="4">
         <field description="DAC Interval" format="hex0x" id="PDB0@PDB0-DACINT@INT"
                offset="[15:0]"/>
      </register>
      <register description="Pulse-Out n Enable register" format="hex0x" id="PDB0@PDB0-POEN"
                offset="0x190"
                size="4">
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27202"
                id="PDB0@PDB0-POEN@POEN0"
                offset="[0]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27248"
                id="PDB0@PDB0-POEN@POEN1"
                offset="[1]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27294"
                id="PDB0@PDB0-POEN@POEN2"
                offset="[2]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27340"
                id="PDB0@PDB0-POEN@POEN3"
                offset="[3]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27386"
                id="PDB0@PDB0-POEN@POEN4"
                offset="[4]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27433"
                id="PDB0@PDB0-POEN@POEN5"
                offset="[5]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27479"
                id="PDB0@PDB0-POEN@POEN6"
                offset="[6]"/>
         <field description="PDB Pulse-Out Enable" format="enum" enum="d1e27525"
                id="PDB0@PDB0-POEN@POEN7"
                offset="[7]"/>
      </register>
      <register description="Pulse-Out n Delay register" format="hex0x" id="PDB0@PDB0-PODLY"
                offset="0x194"
                size="4">
         <field description="PDB Pulse-Out Delay 2" format="hex0x" id="PDB0@PDB0-PODLY@DLY2"
                offset="[15:0]"/>
         <field description="PDB Pulse-Out Delay 1" format="hex0x" id="PDB0@PDB0-PODLY@DLY1"
                offset="[31:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Low Power Periodic Interrupt Timer (LPIT)"
               id="LPIT0"
               size="0x5c">
      <register description="Version ID Register" format="hex0x" id="LPIT0@LPIT0-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Number" format="hex0x" id="LPIT0@LPIT0-VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x" id="LPIT0@LPIT0-VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x" id="LPIT0@LPIT0-VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="LPIT0@LPIT0-PARAM"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Number of Timer Channels" format="hex0x"
                id="LPIT0@LPIT0-PARAM@CHANNEL"
                offset="[7:0]"/>
         <field description="Number of External Trigger Inputs" format="hex0x"
                id="LPIT0@LPIT0-PARAM@EXT-TRIG"
                offset="[15:8]"/>
      </register>
      <register description="Module Control Register" format="hex0x" id="LPIT0@LPIT0-MCR"
                offset="0x8"
                size="4">
         <field description="Module Clock Enable" format="enum" enum="d1e27961"
                id="LPIT0@LPIT0-MCR@M-CEN"
                offset="[0]"/>
         <field description="Software Reset Bit" format="enum" enum="d1e28007"
                id="LPIT0@LPIT0-MCR@SW-RST"
                offset="[1]"/>
         <field description="DOZE Mode Enable Bit" format="enum" enum="d1e28053"
                id="LPIT0@LPIT0-MCR@DOZE-EN"
                offset="[2]"/>
         <field description="Debug Enable Bit" format="enum" enum="d1e28099"
                id="LPIT0@LPIT0-MCR@DBG-EN"
                offset="[3]"/>
      </register>
      <register description="Module Status Register" format="hex0x" id="LPIT0@LPIT0-MSR"
                offset="0xc"
                size="4">
         <field description="Channel 0 Timer Interrupt Flag" format="enum" enum="d1e28176"
                id="LPIT0@LPIT0-MSR@TIF0"
                offset="[0]"/>
         <field description="Channel 1 Timer Interrupt Flag" format="enum" enum="d1e28225"
                id="LPIT0@LPIT0-MSR@TIF1"
                offset="[1]"/>
         <field description="Channel 2 Timer Interrupt Flag" format="enum" enum="d1e28274"
                id="LPIT0@LPIT0-MSR@TIF2"
                offset="[2]"/>
         <field description="Channel 3 Timer Interrupt Flag" format="enum" enum="d1e28323"
                id="LPIT0@LPIT0-MSR@TIF3"
                offset="[3]"/>
      </register>
      <register description="Module Interrupt Enable Register" format="hex0x"
                id="LPIT0@LPIT0-MIER"
                offset="0x10"
                size="4">
         <field description="Channel 0 Timer Interrupt Enable" format="enum" enum="d1e28397"
                id="LPIT0@LPIT0-MIER@TIE0"
                offset="[0]"/>
         <field description="Channel 1 Timer Interrupt Enable" format="enum" enum="d1e28443"
                id="LPIT0@LPIT0-MIER@TIE1"
                offset="[1]"/>
         <field description="Channel 2 Timer Interrupt Enable" format="enum" enum="d1e28489"
                id="LPIT0@LPIT0-MIER@TIE2"
                offset="[2]"/>
         <field description="Channel 3 Timer Interrupt Enable" format="enum" enum="d1e28535"
                id="LPIT0@LPIT0-MIER@TIE3"
                offset="[3]"/>
      </register>
      <register description="Set Timer Enable Register" format="hex0x" id="LPIT0@LPIT0-SETTEN"
                offset="0x14"
                size="4">
         <field description="Set Timer 0 Enable" format="enum" enum="d1e28610"
                id="LPIT0@LPIT0-SETTEN@SET-T-EN-0"
                offset="[0]"/>
         <field description="Set Timer 1 Enable" format="enum" enum="d1e28656"
                id="LPIT0@LPIT0-SETTEN@SET-T-EN-1"
                offset="[1]"/>
         <field description="Set Timer 2 Enable" format="enum" enum="d1e28702"
                id="LPIT0@LPIT0-SETTEN@SET-T-EN-2"
                offset="[2]"/>
         <field description="Set Timer 3 Enable" format="enum" enum="d1e28748"
                id="LPIT0@LPIT0-SETTEN@SET-T-EN-3"
                offset="[3]"/>
      </register>
      <register description="Clear Timer Enable Register" format="hex0x"
                id="LPIT0@LPIT0-CLRTEN"
                offset="0x18"
                size="4">
         <field description="Clear Timer 0 Enable" format="enum" enum="d1e28822"
                id="LPIT0@LPIT0-CLRTEN@CLR-T-EN-0"
                offset="[0]"/>
         <field description="Clear Timer 1 Enable" format="enum" enum="d1e28868"
                id="LPIT0@LPIT0-CLRTEN@CLR-T-EN-1"
                offset="[1]"/>
         <field description="Clear Timer 2 Enable" format="enum" enum="d1e28914"
                id="LPIT0@LPIT0-CLRTEN@CLR-T-EN-2"
                offset="[2]"/>
         <field description="Clear Timer 3 Enable" format="enum" enum="d1e28960"
                id="LPIT0@LPIT0-CLRTEN@CLR-T-EN-3"
                offset="[3]"/>
      </register>
      <register description="Timer Value Register" format="hex0x" id="LPIT0@LPIT0-TVAL0"
                offset="0x20"
                size="4">
         <field description="Timer Value" format="enum" enum="d1e29043"
                id="LPIT0@LPIT0-TVAL0@TMR-VAL"
                offset="[31:0]"/>
      </register>
      <register description="Timer Value Register" format="hex0x" id="LPIT0@LPIT0-TVAL1"
                offset="0x30"
                size="4">
         <field description="Timer Value" format="enum" enum="d1e29043"
                id="LPIT0@LPIT0-TVAL1@TMR-VAL"
                offset="[31:0]"/>
      </register>
      <register description="Timer Value Register" format="hex0x" id="LPIT0@LPIT0-TVAL2"
                offset="0x40"
                size="4">
         <field description="Timer Value" format="enum" enum="d1e29043"
                id="LPIT0@LPIT0-TVAL2@TMR-VAL"
                offset="[31:0]"/>
      </register>
      <register description="Timer Value Register" format="hex0x" id="LPIT0@LPIT0-TVAL3"
                offset="0x50"
                size="4">
         <field description="Timer Value" format="enum" enum="d1e29043"
                id="LPIT0@LPIT0-TVAL3@TMR-VAL"
                offset="[31:0]"/>
      </register>
      <register description="Current Timer Value" format="hex0x" id="LPIT0@LPIT0-CVAL0"
                offset="0x24"
                readOnly="true"
                size="4">
         <field description="Current Timer Value" format="hex0x"
                id="LPIT0@LPIT0-CVAL0@TMR-CUR-VAL"
                offset="[31:0]"/>
      </register>
      <register description="Current Timer Value" format="hex0x" id="LPIT0@LPIT0-CVAL1"
                offset="0x34"
                readOnly="true"
                size="4">
         <field description="Current Timer Value" format="hex0x"
                id="LPIT0@LPIT0-CVAL1@TMR-CUR-VAL"
                offset="[31:0]"/>
      </register>
      <register description="Current Timer Value" format="hex0x" id="LPIT0@LPIT0-CVAL2"
                offset="0x44"
                readOnly="true"
                size="4">
         <field description="Current Timer Value" format="hex0x"
                id="LPIT0@LPIT0-CVAL2@TMR-CUR-VAL"
                offset="[31:0]"/>
      </register>
      <register description="Current Timer Value" format="hex0x" id="LPIT0@LPIT0-CVAL3"
                offset="0x54"
                readOnly="true"
                size="4">
         <field description="Current Timer Value" format="hex0x"
                id="LPIT0@LPIT0-CVAL3@TMR-CUR-VAL"
                offset="[31:0]"/>
      </register>
      <register description="Timer Control Register" format="hex0x" id="LPIT0@LPIT0-TCTRL0"
                offset="0x28"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e29169"
                id="LPIT0@LPIT0-TCTRL0@T-EN"
                offset="[0]"/>
         <field description="Chain Channel" format="enum" enum="d1e29215"
                id="LPIT0@LPIT0-TCTRL0@CHAIN"
                offset="[1]"/>
         <field description="Timer Operation Mode" format="enum" enum="d1e29261"
                id="LPIT0@LPIT0-TCTRL0@MODE"
                offset="[3:2]"/>
         <field description="Timer Start On Trigger" format="enum" enum="d1e29331"
                id="LPIT0@LPIT0-TCTRL0@TSOT"
                offset="[16]"/>
         <field description="Timer Stop On Interrupt" format="enum" enum="d1e29377"
                id="LPIT0@LPIT0-TCTRL0@TSOI"
                offset="[17]"/>
         <field description="Timer Reload On Trigger" format="enum" enum="d1e29424"
                id="LPIT0@LPIT0-TCTRL0@TROT"
                offset="[18]"/>
         <field description="Trigger Source" format="enum" enum="d1e29470"
                id="LPIT0@LPIT0-TCTRL0@TRG-SRC"
                offset="[23]"/>
         <field description="Trigger Select" format="enum" enum="d1e29516"
                id="LPIT0@LPIT0-TCTRL0@TRG-SEL"
                offset="[27:24]"/>
      </register>
      <register description="Timer Control Register" format="hex0x" id="LPIT0@LPIT0-TCTRL1"
                offset="0x38"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e29169"
                id="LPIT0@LPIT0-TCTRL1@T-EN"
                offset="[0]"/>
         <field description="Chain Channel" format="enum" enum="d1e29215"
                id="LPIT0@LPIT0-TCTRL1@CHAIN"
                offset="[1]"/>
         <field description="Timer Operation Mode" format="enum" enum="d1e29261"
                id="LPIT0@LPIT0-TCTRL1@MODE"
                offset="[3:2]"/>
         <field description="Timer Start On Trigger" format="enum" enum="d1e29331"
                id="LPIT0@LPIT0-TCTRL1@TSOT"
                offset="[16]"/>
         <field description="Timer Stop On Interrupt" format="enum" enum="d1e29377"
                id="LPIT0@LPIT0-TCTRL1@TSOI"
                offset="[17]"/>
         <field description="Timer Reload On Trigger" format="enum" enum="d1e29424"
                id="LPIT0@LPIT0-TCTRL1@TROT"
                offset="[18]"/>
         <field description="Trigger Source" format="enum" enum="d1e29470"
                id="LPIT0@LPIT0-TCTRL1@TRG-SRC"
                offset="[23]"/>
         <field description="Trigger Select" format="enum" enum="d1e29516"
                id="LPIT0@LPIT0-TCTRL1@TRG-SEL"
                offset="[27:24]"/>
      </register>
      <register description="Timer Control Register" format="hex0x" id="LPIT0@LPIT0-TCTRL2"
                offset="0x48"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e29169"
                id="LPIT0@LPIT0-TCTRL2@T-EN"
                offset="[0]"/>
         <field description="Chain Channel" format="enum" enum="d1e29215"
                id="LPIT0@LPIT0-TCTRL2@CHAIN"
                offset="[1]"/>
         <field description="Timer Operation Mode" format="enum" enum="d1e29261"
                id="LPIT0@LPIT0-TCTRL2@MODE"
                offset="[3:2]"/>
         <field description="Timer Start On Trigger" format="enum" enum="d1e29331"
                id="LPIT0@LPIT0-TCTRL2@TSOT"
                offset="[16]"/>
         <field description="Timer Stop On Interrupt" format="enum" enum="d1e29377"
                id="LPIT0@LPIT0-TCTRL2@TSOI"
                offset="[17]"/>
         <field description="Timer Reload On Trigger" format="enum" enum="d1e29424"
                id="LPIT0@LPIT0-TCTRL2@TROT"
                offset="[18]"/>
         <field description="Trigger Source" format="enum" enum="d1e29470"
                id="LPIT0@LPIT0-TCTRL2@TRG-SRC"
                offset="[23]"/>
         <field description="Trigger Select" format="enum" enum="d1e29516"
                id="LPIT0@LPIT0-TCTRL2@TRG-SEL"
                offset="[27:24]"/>
      </register>
      <register description="Timer Control Register" format="hex0x" id="LPIT0@LPIT0-TCTRL3"
                offset="0x58"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e29169"
                id="LPIT0@LPIT0-TCTRL3@T-EN"
                offset="[0]"/>
         <field description="Chain Channel" format="enum" enum="d1e29215"
                id="LPIT0@LPIT0-TCTRL3@CHAIN"
                offset="[1]"/>
         <field description="Timer Operation Mode" format="enum" enum="d1e29261"
                id="LPIT0@LPIT0-TCTRL3@MODE"
                offset="[3:2]"/>
         <field description="Timer Start On Trigger" format="enum" enum="d1e29331"
                id="LPIT0@LPIT0-TCTRL3@TSOT"
                offset="[16]"/>
         <field description="Timer Stop On Interrupt" format="enum" enum="d1e29377"
                id="LPIT0@LPIT0-TCTRL3@TSOI"
                offset="[17]"/>
         <field description="Timer Reload On Trigger" format="enum" enum="d1e29424"
                id="LPIT0@LPIT0-TCTRL3@TROT"
                offset="[18]"/>
         <field description="Trigger Source" format="enum" enum="d1e29470"
                id="LPIT0@LPIT0-TCTRL3@TRG-SRC"
                offset="[23]"/>
         <field description="Trigger Select" format="enum" enum="d1e29516"
                id="LPIT0@LPIT0-TCTRL3@TRG-SEL"
                offset="[27:24]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="FlexTimer Module" id="FTM0" size="0x224">
      <register description="Status And Control" format="hex0x" id="FTM0@FTM0-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e29648"
                id="FTM0@FTM0-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Source Selection" format="enum" enum="d1e29767"
                id="FTM0@FTM0-SC@CLKS"
                offset="[4:3]"/>
         <field description="Center-Aligned PWM Select" format="enum" enum="d1e29837"
                id="FTM0@FTM0-SC@CPWMS"
                offset="[5]"/>
         <field description="Reload Interrupt Enable" format="enum" enum="d1e29883"
                id="FTM0@FTM0-SC@RIE"
                offset="[6]"/>
         <field description="Reload Flag" format="enum" enum="d1e29929" id="FTM0@FTM0-SC@RF"
                offset="[7]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e29976"
                id="FTM0@FTM0-SC@TOIE"
                offset="[8]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e30022"
                id="FTM0@FTM0-SC@TOF"
                offset="[9]"/>
         <field description="Channel 0 PWM enable bit" format="enum" enum="d1e30068"
                id="FTM0@FTM0-SC@PWMEN0"
                offset="[16]"/>
         <field description="Channel 1 PWM enable bit" format="enum" enum="d1e30114"
                id="FTM0@FTM0-SC@PWMEN1"
                offset="[17]"/>
         <field description="Channel 2 PWM enable bit" format="enum" enum="d1e30160"
                id="FTM0@FTM0-SC@PWMEN2"
                offset="[18]"/>
         <field description="Channel 3 PWM enable bit" format="enum" enum="d1e30206"
                id="FTM0@FTM0-SC@PWMEN3"
                offset="[19]"/>
         <field description="Channel 4 PWM enable bit" format="enum" enum="d1e30253"
                id="FTM0@FTM0-SC@PWMEN4"
                offset="[20]"/>
         <field description="Channel 5 PWM enable bit" format="enum" enum="d1e30299"
                id="FTM0@FTM0-SC@PWMEN5"
                offset="[21]"/>
         <field description="Channel 6 PWM enable bit" format="enum" enum="d1e30345"
                id="FTM0@FTM0-SC@PWMEN6"
                offset="[22]"/>
         <field description="Channel 7 PWM enable bit" format="enum" enum="d1e30391"
                id="FTM0@FTM0-SC@PWMEN7"
                offset="[23]"/>
         <field description="Filter Prescaler" format="enum" enum="d1e30437"
                id="FTM0@FTM0-SC@FLTPS"
                offset="[27:24]"/>
      </register>
      <register description="Counter" format="hex0x" id="FTM0@FTM0-CNT" offset="0x4" size="4">
         <field description="Counter Value" format="hex0x" id="FTM0@FTM0-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="FTM0@FTM0-MOD" offset="0x8" size="4">
         <field description="Modulo Value" format="hex0x" id="FTM0@FTM0-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C0SC"
                offset="0xc"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C0SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C0SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C0SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C0SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C0SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C0SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C1SC"
                offset="0x14"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C1SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C1SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C1SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C1SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C1SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C1SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C2SC"
                offset="0x1c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C2SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C2SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C2SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C2SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C2SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C2SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C2SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C2SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C3SC"
                offset="0x24"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C3SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C3SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C3SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C3SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C3SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C3SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C3SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C3SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C4SC"
                offset="0x2c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C4SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C4SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C4SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C4SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C4SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C4SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C4SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C4SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C5SC"
                offset="0x34"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C5SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C5SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C5SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C5SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C5SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C5SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C5SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C5SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C6SC"
                offset="0x3c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C6SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C6SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C6SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C6SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C6SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C6SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C6SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C6SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C7SC"
                offset="0x44"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C7SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C7SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C7SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C7SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C7SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C7SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C7SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C7SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C2V" offset="0x20"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C2V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C3V" offset="0x28"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C3V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C4V" offset="0x30"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C4V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C5V" offset="0x38"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C5V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C6V" offset="0x40"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C6V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C7V" offset="0x48"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C7V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Counter Initial Value" format="hex0x" id="FTM0@FTM0-CNTIN"
                offset="0x4c"
                size="4">
         <field description="Initial Value Of The FTM Counter" format="hex0x"
                id="FTM0@FTM0-CNTIN@INIT"
                offset="[15:0]"/>
      </register>
      <register description="Capture And Compare Status" format="hex0x" id="FTM0@FTM0-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e31264"
                id="FTM0@FTM0-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e31313"
                id="FTM0@FTM0-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e31362"
                id="FTM0@FTM0-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e31411"
                id="FTM0@FTM0-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e31460"
                id="FTM0@FTM0-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e31510"
                id="FTM0@FTM0-STATUS@CH5F"
                offset="[5]"/>
         <field description="Channel 6 Flag" format="enum" enum="d1e31559"
                id="FTM0@FTM0-STATUS@CH6F"
                offset="[6]"/>
         <field description="Channel 7 Flag" format="enum" enum="d1e31608"
                id="FTM0@FTM0-STATUS@CH7F"
                offset="[7]"/>
      </register>
      <register description="Features Mode Selection" format="hex0x" id="FTM0@FTM0-MODE"
                offset="0x54"
                size="4">
         <field description="FTM Enable" format="enum" enum="d1e31682"
                id="FTM0@FTM0-MODE@FTMEN"
                offset="[0]"/>
         <field description="Initialize The Channels Output" format="hex0x"
                id="FTM0@FTM0-MODE@INIT"
                offset="[1]"/>
         <field description="Write Protection Disable" format="enum" enum="d1e31746"
                id="FTM0@FTM0-MODE@WPDIS"
                offset="[2]"/>
         <field description="PWM Synchronization Mode" format="enum" enum="d1e31792"
                id="FTM0@FTM0-MODE@PWMSYNC"
                offset="[3]"/>
         <field description="Capture Test Mode Enable" format="enum" enum="d1e31838"
                id="FTM0@FTM0-MODE@CAPTEST"
                offset="[4]"/>
         <field description="Fault Control Mode" format="enum" enum="d1e31885"
                id="FTM0@FTM0-MODE@FAULTM"
                offset="[6:5]"/>
         <field description="Fault Interrupt Enable" format="enum" enum="d1e31955"
                id="FTM0@FTM0-MODE@FAULTIE"
                offset="[7]"/>
      </register>
      <register description="Synchronization" format="hex0x" id="FTM0@FTM0-SYNC" offset="0x58"
                size="4">
         <field description="Minimum Loading Point Enable" format="enum" enum="d1e32029"
                id="FTM0@FTM0-SYNC@CNTMIN"
                offset="[0]"/>
         <field description="Maximum Loading Point Enable" format="enum" enum="d1e32075"
                id="FTM0@FTM0-SYNC@CNTMAX"
                offset="[1]"/>
         <field description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                format="enum"
                enum="d1e32121"
                id="FTM0@FTM0-SYNC@REINIT"
                offset="[2]"/>
         <field description="Output Mask Synchronization" format="enum" enum="d1e32167"
                id="FTM0@FTM0-SYNC@SYNCHOM"
                offset="[3]"/>
         <field description="PWM Synchronization Hardware Trigger 0" format="enum"
                enum="d1e32213"
                id="FTM0@FTM0-SYNC@TRIG0"
                offset="[4]"/>
         <field description="PWM Synchronization Hardware Trigger 1" format="enum"
                enum="d1e32260"
                id="FTM0@FTM0-SYNC@TRIG1"
                offset="[5]"/>
         <field description="PWM Synchronization Hardware Trigger 2" format="enum"
                enum="d1e32306"
                id="FTM0@FTM0-SYNC@TRIG2"
                offset="[6]"/>
         <field description="PWM Synchronization Software Trigger" format="enum"
                enum="d1e32352"
                id="FTM0@FTM0-SYNC@SWSYNC"
                offset="[7]"/>
      </register>
      <register description="Initial State For Channels Output" format="hex0x"
                id="FTM0@FTM0-OUTINIT"
                offset="0x5c"
                size="4">
         <field description="Channel 0 Output Initialization Value" format="enum"
                enum="d1e32426"
                id="FTM0@FTM0-OUTINIT@CH0OI"
                offset="[0]"/>
         <field description="Channel 1 Output Initialization Value" format="enum"
                enum="d1e32472"
                id="FTM0@FTM0-OUTINIT@CH1OI"
                offset="[1]"/>
         <field description="Channel 2 Output Initialization Value" format="enum"
                enum="d1e32518"
                id="FTM0@FTM0-OUTINIT@CH2OI"
                offset="[2]"/>
         <field description="Channel 3 Output Initialization Value" format="enum"
                enum="d1e32564"
                id="FTM0@FTM0-OUTINIT@CH3OI"
                offset="[3]"/>
         <field description="Channel 4 Output Initialization Value" format="enum"
                enum="d1e32610"
                id="FTM0@FTM0-OUTINIT@CH4OI"
                offset="[4]"/>
         <field description="Channel 5 Output Initialization Value" format="enum"
                enum="d1e32657"
                id="FTM0@FTM0-OUTINIT@CH5OI"
                offset="[5]"/>
         <field description="Channel 6 Output Initialization Value" format="enum"
                enum="d1e32703"
                id="FTM0@FTM0-OUTINIT@CH6OI"
                offset="[6]"/>
         <field description="Channel 7 Output Initialization Value" format="enum"
                enum="d1e32749"
                id="FTM0@FTM0-OUTINIT@CH7OI"
                offset="[7]"/>
      </register>
      <register description="Output Mask" format="hex0x" id="FTM0@FTM0-OUTMASK" offset="0x60"
                size="4">
         <field description="Channel 0 Output Mask" format="enum" enum="d1e32823"
                id="FTM0@FTM0-OUTMASK@CH0OM"
                offset="[0]"/>
         <field description="Channel 1 Output Mask" format="enum" enum="d1e32869"
                id="FTM0@FTM0-OUTMASK@CH1OM"
                offset="[1]"/>
         <field description="Channel 2 Output Mask" format="enum" enum="d1e32915"
                id="FTM0@FTM0-OUTMASK@CH2OM"
                offset="[2]"/>
         <field description="Channel 3 Output Mask" format="enum" enum="d1e32961"
                id="FTM0@FTM0-OUTMASK@CH3OM"
                offset="[3]"/>
         <field description="Channel 4 Output Mask" format="enum" enum="d1e33007"
                id="FTM0@FTM0-OUTMASK@CH4OM"
                offset="[4]"/>
         <field description="Channel 5 Output Mask" format="enum" enum="d1e33054"
                id="FTM0@FTM0-OUTMASK@CH5OM"
                offset="[5]"/>
         <field description="Channel 6 Output Mask" format="enum" enum="d1e33100"
                id="FTM0@FTM0-OUTMASK@CH6OM"
                offset="[6]"/>
         <field description="Channel 7 Output Mask" format="enum" enum="d1e33146"
                id="FTM0@FTM0-OUTMASK@CH7OM"
                offset="[7]"/>
      </register>
      <register description="Function For Linked Channels" format="hex0x"
                id="FTM0@FTM0-COMBINE"
                offset="0x64"
                size="4">
         <field description="Combine Channels For n = 0" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE0"
                offset="[0]"/>
         <field description="Complement Of Channel (n) For n = 0" format="enum" enum="d1e33239"
                id="FTM0@FTM0-COMBINE@COMP0"
                offset="[1]"/>
         <field description="Dual Edge Capture Mode Enable For n = 0" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN0"
                offset="[2]"/>
         <field description="Dual Edge Capture Mode Captures For n = 0" format="enum"
                enum="d1e33303"
                id="FTM0@FTM0-COMBINE@DECAP0"
                offset="[3]"/>
         <field description="Deadtime Enable For n = 0" format="enum" enum="d1e33349"
                id="FTM0@FTM0-COMBINE@DTEN0"
                offset="[4]"/>
         <field description="Synchronization Enable For n = 0" format="enum" enum="d1e33396"
                id="FTM0@FTM0-COMBINE@SYNCEN0"
                offset="[5]"/>
         <field description="Fault Control Enable For n = 0" format="enum" enum="d1e33442"
                id="FTM0@FTM0-COMBINE@FAULTEN0"
                offset="[6]"/>
         <field description="Combine Channels For n = 2" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE1"
                offset="[8]"/>
         <field description="Complement Of Channel (n) For n = 2" format="enum" enum="d1e33506"
                id="FTM0@FTM0-COMBINE@COMP1"
                offset="[9]"/>
         <field description="Dual Edge Capture Mode Enable For n = 2" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN1"
                offset="[10]"/>
         <field description="Dual Edge Capture Mode Captures For n = 2" format="enum"
                enum="d1e33570"
                id="FTM0@FTM0-COMBINE@DECAP1"
                offset="[11]"/>
         <field description="Deadtime Enable For n = 2" format="enum" enum="d1e33617"
                id="FTM0@FTM0-COMBINE@DTEN1"
                offset="[12]"/>
         <field description="Synchronization Enable For n = 2" format="enum" enum="d1e33663"
                id="FTM0@FTM0-COMBINE@SYNCEN1"
                offset="[13]"/>
         <field description="Fault Control Enable For n = 2" format="enum" enum="d1e33709"
                id="FTM0@FTM0-COMBINE@FAULTEN1"
                offset="[14]"/>
         <field description="Combine Channels For n = 4" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE2"
                offset="[16]"/>
         <field description="Complement Of Channel (n) For n = 4" format="enum" enum="d1e33773"
                id="FTM0@FTM0-COMBINE@COMP2"
                offset="[17]"/>
         <field description="Dual Edge Capture Mode Enable For n = 4" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN2"
                offset="[18]"/>
         <field description="Dual Edge Capture Mode Captures For n = 4" format="enum"
                enum="d1e33838"
                id="FTM0@FTM0-COMBINE@DECAP2"
                offset="[19]"/>
         <field description="Deadtime Enable For n = 4" format="enum" enum="d1e33884"
                id="FTM0@FTM0-COMBINE@DTEN2"
                offset="[20]"/>
         <field description="Synchronization Enable For n = 4" format="enum" enum="d1e33930"
                id="FTM0@FTM0-COMBINE@SYNCEN2"
                offset="[21]"/>
         <field description="Fault Control Enable For n = 4" format="enum" enum="d1e33976"
                id="FTM0@FTM0-COMBINE@FAULTEN2"
                offset="[22]"/>
         <field description="Combine Channels For n = 6" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE3"
                offset="[24]"/>
         <field description="Complement Of Channel (n) for n = 6" format="enum" enum="d1e34040"
                id="FTM0@FTM0-COMBINE@COMP3"
                offset="[25]"/>
         <field description="Dual Edge Capture Mode Enable For n = 6" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN3"
                offset="[26]"/>
         <field description="Dual Edge Capture Mode Captures For n = 6" format="enum"
                enum="d1e34105"
                id="FTM0@FTM0-COMBINE@DECAP3"
                offset="[27]"/>
         <field description="Deadtime Enable For n = 6" format="enum" enum="d1e34151"
                id="FTM0@FTM0-COMBINE@DTEN3"
                offset="[28]"/>
         <field description="Synchronization Enable For n = 6" format="enum" enum="d1e34197"
                id="FTM0@FTM0-COMBINE@SYNCEN3"
                offset="[29]"/>
         <field description="Fault Control Enable For n = 6" format="enum" enum="d1e34243"
                id="FTM0@FTM0-COMBINE@FAULTEN3"
                offset="[30]"/>
      </register>
      <register description="Deadtime Configuration" format="hex0x" id="FTM0@FTM0-DEADTIME"
                offset="0x68"
                size="4">
         <field description="Deadtime Value" format="hex0x" id="FTM0@FTM0-DEADTIME@DTVAL"
                offset="[5:0]"/>
         <field description="Deadtime Prescaler Value" format="enum" enum="d1e34335"
                id="FTM0@FTM0-DEADTIME@DTPS"
                offset="[7:6]"/>
         <field description="Extended Deadtime Value" format="hex0x"
                id="FTM0@FTM0-DEADTIME@DTVALEX"
                offset="[19:16]"/>
      </register>
      <register description="FTM External Trigger" format="hex0x" id="FTM0@FTM0-EXTTRIG"
                offset="0x6c"
                size="4">
         <field description="Channel 2 Trigger Enable" format="enum" enum="d1e34439"
                id="FTM0@FTM0-EXTTRIG@CH2TRIG"
                offset="[0]"/>
         <field description="Channel 3 Trigger Enable" format="enum" enum="d1e34485"
                id="FTM0@FTM0-EXTTRIG@CH3TRIG"
                offset="[1]"/>
         <field description="Channel 4 Trigger Enable" format="enum" enum="d1e34531"
                id="FTM0@FTM0-EXTTRIG@CH4TRIG"
                offset="[2]"/>
         <field description="Channel 5 Trigger Enable" format="enum" enum="d1e34577"
                id="FTM0@FTM0-EXTTRIG@CH5TRIG"
                offset="[3]"/>
         <field description="Channel 0 Trigger Enable" format="enum" enum="d1e34623"
                id="FTM0@FTM0-EXTTRIG@CH0TRIG"
                offset="[4]"/>
         <field description="Channel 1 Trigger Enable" format="enum" enum="d1e34670"
                id="FTM0@FTM0-EXTTRIG@CH1TRIG"
                offset="[5]"/>
         <field description="Initialization Trigger Enable" format="enum" enum="d1e34716"
                id="FTM0@FTM0-EXTTRIG@INITTRIGEN"
                offset="[6]"/>
         <field description="Channel Trigger Flag" format="enum" enum="d1e34762"
                id="FTM0@FTM0-EXTTRIG@TRIGF"
                offset="[7]"/>
         <field description="Channel 6 Trigger Enable" format="enum" enum="d1e34808"
                id="FTM0@FTM0-EXTTRIG@CH6TRIG"
                offset="[8]"/>
         <field description="Channel 7 Trigger Enable" format="enum" enum="d1e34854"
                id="FTM0@FTM0-EXTTRIG@CH7TRIG"
                offset="[9]"/>
      </register>
      <register description="Channels Polarity" format="hex0x" id="FTM0@FTM0-POL" offset="0x70"
                size="4">
         <field description="Channel 0 Polarity" format="enum" enum="d1e34928"
                id="FTM0@FTM0-POL@POL0"
                offset="[0]"/>
         <field description="Channel 1 Polarity" format="enum" enum="d1e34974"
                id="FTM0@FTM0-POL@POL1"
                offset="[1]"/>
         <field description="Channel 2 Polarity" format="enum" enum="d1e35020"
                id="FTM0@FTM0-POL@POL2"
                offset="[2]"/>
         <field description="Channel 3 Polarity" format="enum" enum="d1e35066"
                id="FTM0@FTM0-POL@POL3"
                offset="[3]"/>
         <field description="Channel 4 Polarity" format="enum" enum="d1e35112"
                id="FTM0@FTM0-POL@POL4"
                offset="[4]"/>
         <field description="Channel 5 Polarity" format="enum" enum="d1e35159"
                id="FTM0@FTM0-POL@POL5"
                offset="[5]"/>
         <field description="Channel 6 Polarity" format="enum" enum="d1e35205"
                id="FTM0@FTM0-POL@POL6"
                offset="[6]"/>
         <field description="Channel 7 Polarity" format="enum" enum="d1e35251"
                id="FTM0@FTM0-POL@POL7"
                offset="[7]"/>
      </register>
      <register description="Fault Mode Status" format="hex0x" id="FTM0@FTM0-FMS" offset="0x74"
                size="4">
         <field description="Fault Detection Flag 0" format="enum" enum="d1e35325"
                id="FTM0@FTM0-FMS@FAULTF0"
                offset="[0]"/>
         <field description="Fault Detection Flag 1" format="enum" enum="d1e35371"
                id="FTM0@FTM0-FMS@FAULTF1"
                offset="[1]"/>
         <field description="Fault Detection Flag 2" format="enum" enum="d1e35417"
                id="FTM0@FTM0-FMS@FAULTF2"
                offset="[2]"/>
         <field description="Fault Detection Flag 3" format="enum" enum="d1e35463"
                id="FTM0@FTM0-FMS@FAULTF3"
                offset="[3]"/>
         <field description="Fault Inputs" format="enum" enum="d1e35509"
                id="FTM0@FTM0-FMS@FAULTIN"
                offset="[5]"/>
         <field description="Write Protection Enable" format="enum" enum="d1e35556"
                id="FTM0@FTM0-FMS@WPEN"
                offset="[6]"/>
         <field description="Fault Detection Flag" format="enum" enum="d1e35602"
                id="FTM0@FTM0-FMS@FAULTF"
                offset="[7]"/>
      </register>
      <register description="Input Capture Filter Control" format="hex0x" id="FTM0@FTM0-FILTER"
                offset="0x78"
                size="4">
         <field description="Channel 0 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH0FVAL"
                offset="[3:0]"/>
         <field description="Channel 1 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH1FVAL"
                offset="[7:4]"/>
         <field description="Channel 2 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH2FVAL"
                offset="[11:8]"/>
         <field description="Channel 3 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH3FVAL"
                offset="[15:12]"/>
      </register>
      <register description="Fault Control" format="hex0x" id="FTM0@FTM0-FLTCTRL" offset="0x7c"
                size="4">
         <field description="Fault Input 0 Enable" format="enum" enum="d1e35777"
                id="FTM0@FTM0-FLTCTRL@FAULT0EN"
                offset="[0]"/>
         <field description="Fault Input 1 Enable" format="enum" enum="d1e35823"
                id="FTM0@FTM0-FLTCTRL@FAULT1EN"
                offset="[1]"/>
         <field description="Fault Input 2 Enable" format="enum" enum="d1e35869"
                id="FTM0@FTM0-FLTCTRL@FAULT2EN"
                offset="[2]"/>
         <field description="Fault Input 3 Enable" format="enum" enum="d1e35915"
                id="FTM0@FTM0-FLTCTRL@FAULT3EN"
                offset="[3]"/>
         <field description="Fault Input 0 Filter Enable" format="enum" enum="d1e35961"
                id="FTM0@FTM0-FLTCTRL@FFLTR0EN"
                offset="[4]"/>
         <field description="Fault Input 1 Filter Enable" format="enum" enum="d1e36008"
                id="FTM0@FTM0-FLTCTRL@FFLTR1EN"
                offset="[5]"/>
         <field description="Fault Input 2 Filter Enable" format="enum" enum="d1e36054"
                id="FTM0@FTM0-FLTCTRL@FFLTR2EN"
                offset="[6]"/>
         <field description="Fault Input 3 Filter Enable" format="enum" enum="d1e36100"
                id="FTM0@FTM0-FLTCTRL@FFLTR3EN"
                offset="[7]"/>
         <field description="Fault Input Filter" format="hex0x" id="FTM0@FTM0-FLTCTRL@FFVAL"
                offset="[11:8]"/>
         <field description="Fault output state" format="enum" enum="d1e36164"
                id="FTM0@FTM0-FLTCTRL@FSTATE"
                offset="[15]"/>
      </register>
      <register description="Quadrature Decoder Control And Status" format="hex0x"
                id="FTM0@FTM0-QDCTRL"
                offset="0x80"
                size="4">
         <field description="Quadrature Decoder Mode Enable" format="enum" enum="d1e36238"
                id="FTM0@FTM0-QDCTRL@QUADEN"
                offset="[0]"/>
         <field description="Timer Overflow Direction In Quadrature Decoder Mode" format="enum"
                enum="d1e36284"
                id="FTM0@FTM0-QDCTRL@TOFDIR"
                offset="[1]"/>
         <field description="FTM Counter Direction In Quadrature Decoder Mode" format="enum"
                enum="d1e36330"
                id="FTM0@FTM0-QDCTRL@QUADIR"
                offset="[2]"/>
         <field description="Quadrature Decoder Mode" format="enum" enum="d1e36376"
                id="FTM0@FTM0-QDCTRL@QUADMODE"
                offset="[3]"/>
         <field description="Phase B Input Polarity" format="enum" enum="d1e36422"
                id="FTM0@FTM0-QDCTRL@PHBPOL"
                offset="[4]"/>
         <field description="Phase A Input Polarity" format="enum" enum="d1e36469"
                id="FTM0@FTM0-QDCTRL@PHAPOL"
                offset="[5]"/>
         <field description="Phase B Input Filter Enable" format="enum" enum="d1e36515"
                id="FTM0@FTM0-QDCTRL@PHBFLTREN"
                offset="[6]"/>
         <field description="Phase A Input Filter Enable" format="enum" enum="d1e36561"
                id="FTM0@FTM0-QDCTRL@PHAFLTREN"
                offset="[7]"/>
      </register>
      <register description="Configuration" format="hex0x" id="FTM0@FTM0-CONF" offset="0x84"
                size="4">
         <field description="Load Frequency" format="hex0x" id="FTM0@FTM0-CONF@LDFQ"
                offset="[4:0]"/>
         <field description="Debug Mode" format="hex0x" id="FTM0@FTM0-CONF@BDMMODE"
                offset="[7:6]"/>
         <field description="Global Time Base Enable" format="enum" enum="d1e36671"
                id="FTM0@FTM0-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Global Time Base Output" format="enum" enum="d1e36717"
                id="FTM0@FTM0-CONF@GTBEOUT"
                offset="[10]"/>
         <field description="Initialization trigger on Reload Point" format="enum"
                enum="d1e36763"
                id="FTM0@FTM0-CONF@ITRIGR"
                offset="[11]"/>
      </register>
      <register description="FTM Fault Input Polarity" format="hex0x" id="FTM0@FTM0-FLTPOL"
                offset="0x88"
                size="4">
         <field description="Fault Input 0 Polarity" format="enum" enum="d1e36837"
                id="FTM0@FTM0-FLTPOL@FLT0POL"
                offset="[0]"/>
         <field description="Fault Input 1 Polarity" format="enum" enum="d1e36883"
                id="FTM0@FTM0-FLTPOL@FLT1POL"
                offset="[1]"/>
         <field description="Fault Input 2 Polarity" format="enum" enum="d1e36929"
                id="FTM0@FTM0-FLTPOL@FLT2POL"
                offset="[2]"/>
         <field description="Fault Input 3 Polarity" format="enum" enum="d1e36975"
                id="FTM0@FTM0-FLTPOL@FLT3POL"
                offset="[3]"/>
      </register>
      <register description="Synchronization Configuration" format="hex0x"
                id="FTM0@FTM0-SYNCONF"
                offset="0x8c"
                size="4">
         <field description="Hardware Trigger Mode" format="enum" enum="d1e37049"
                id="FTM0@FTM0-SYNCONF@HWTRIGMODE"
                offset="[0]"/>
         <field description="CNTIN Register Synchronization" format="enum" enum="d1e37095"
                id="FTM0@FTM0-SYNCONF@CNTINC"
                offset="[2]"/>
         <field description="INVCTRL Register Synchronization" format="enum" enum="d1e37141"
                id="FTM0@FTM0-SYNCONF@INVC"
                offset="[4]"/>
         <field description="SWOCTRL Register Synchronization" format="enum" enum="d1e37187"
                id="FTM0@FTM0-SYNCONF@SWOC"
                offset="[5]"/>
         <field description="Synchronization Mode" format="enum" enum="d1e37233"
                id="FTM0@FTM0-SYNCONF@SYNCMODE"
                offset="[7]"/>
         <field description="FTM counter synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37280"
                id="FTM0@FTM0-SYNCONF@SWRSTCNT"
                offset="[8]"/>
         <field description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37326"
                id="FTM0@FTM0-SYNCONF@SWWRBUF"
                offset="[9]"/>
         <field description="Output mask synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37372"
                id="FTM0@FTM0-SYNCONF@SWOM"
                offset="[10]"/>
         <field description="Inverting control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37418"
                id="FTM0@FTM0-SYNCONF@SWINVC"
                offset="[11]"/>
         <field description="Software output control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37464"
                id="FTM0@FTM0-SYNCONF@SWSOC"
                offset="[12]"/>
         <field description="FTM counter synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37510"
                id="FTM0@FTM0-SYNCONF@HWRSTCNT"
                offset="[16]"/>
         <field description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37557"
                id="FTM0@FTM0-SYNCONF@HWWRBUF"
                offset="[17]"/>
         <field description="Output mask synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37603"
                id="FTM0@FTM0-SYNCONF@HWOM"
                offset="[18]"/>
         <field description="Inverting control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37649"
                id="FTM0@FTM0-SYNCONF@HWINVC"
                offset="[19]"/>
         <field description="Software output control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37695"
                id="FTM0@FTM0-SYNCONF@HWSOC"
                offset="[20]"/>
      </register>
      <register description="FTM Inverting Control" format="hex0x" id="FTM0@FTM0-INVCTRL"
                offset="0x90"
                size="4">
         <field description="Pair Channels 0 Inverting Enable" format="enum" enum="d1e37769"
                id="FTM0@FTM0-INVCTRL@INV0EN"
                offset="[0]"/>
         <field description="Pair Channels 1 Inverting Enable" format="enum" enum="d1e37815"
                id="FTM0@FTM0-INVCTRL@INV1EN"
                offset="[1]"/>
         <field description="Pair Channels 2 Inverting Enable" format="enum" enum="d1e37861"
                id="FTM0@FTM0-INVCTRL@INV2EN"
                offset="[2]"/>
         <field description="Pair Channels 3 Inverting Enable" format="enum" enum="d1e37907"
                id="FTM0@FTM0-INVCTRL@INV3EN"
                offset="[3]"/>
      </register>
      <register description="FTM Software Output Control" format="hex0x" id="FTM0@FTM0-SWOCTRL"
                offset="0x94"
                size="4">
         <field description="Channel 0 Software Output Control Enable" format="enum"
                enum="d1e37982"
                id="FTM0@FTM0-SWOCTRL@CH0OC"
                offset="[0]"/>
         <field description="Channel 1 Software Output Control Enable" format="enum"
                enum="d1e38028"
                id="FTM0@FTM0-SWOCTRL@CH1OC"
                offset="[1]"/>
         <field description="Channel 2 Software Output Control Enable" format="enum"
                enum="d1e38074"
                id="FTM0@FTM0-SWOCTRL@CH2OC"
                offset="[2]"/>
         <field description="Channel 3 Software Output Control Enable" format="enum"
                enum="d1e38120"
                id="FTM0@FTM0-SWOCTRL@CH3OC"
                offset="[3]"/>
         <field description="Channel 4 Software Output Control Enable" format="enum"
                enum="d1e38166"
                id="FTM0@FTM0-SWOCTRL@CH4OC"
                offset="[4]"/>
         <field description="Channel 5 Software Output Control Enable" format="enum"
                enum="d1e38213"
                id="FTM0@FTM0-SWOCTRL@CH5OC"
                offset="[5]"/>
         <field description="Channel 6 Software Output Control Enable" format="enum"
                enum="d1e38259"
                id="FTM0@FTM0-SWOCTRL@CH6OC"
                offset="[6]"/>
         <field description="Channel 7 Software Output Control Enable" format="enum"
                enum="d1e38305"
                id="FTM0@FTM0-SWOCTRL@CH7OC"
                offset="[7]"/>
         <field description="Channel 0 Software Output Control Value" format="enum"
                enum="d1e38351"
                id="FTM0@FTM0-SWOCTRL@CH0OCV"
                offset="[8]"/>
         <field description="Channel 1 Software Output Control Value" format="enum"
                enum="d1e38397"
                id="FTM0@FTM0-SWOCTRL@CH1OCV"
                offset="[9]"/>
         <field description="Channel 2 Software Output Control Value" format="enum"
                enum="d1e38443"
                id="FTM0@FTM0-SWOCTRL@CH2OCV"
                offset="[10]"/>
         <field description="Channel 3 Software Output Control Value" format="enum"
                enum="d1e38490"
                id="FTM0@FTM0-SWOCTRL@CH3OCV"
                offset="[11]"/>
         <field description="Channel 4 Software Output Control Value" format="enum"
                enum="d1e38536"
                id="FTM0@FTM0-SWOCTRL@CH4OCV"
                offset="[12]"/>
         <field description="Channel 5 Software Output Control Value" format="enum"
                enum="d1e38582"
                id="FTM0@FTM0-SWOCTRL@CH5OCV"
                offset="[13]"/>
         <field description="Channel 6 Software Output Control Value" format="enum"
                enum="d1e38628"
                id="FTM0@FTM0-SWOCTRL@CH6OCV"
                offset="[14]"/>
         <field description="Channel 7 Software Output Control Value" format="enum"
                enum="d1e38674"
                id="FTM0@FTM0-SWOCTRL@CH7OCV"
                offset="[15]"/>
      </register>
      <register description="FTM PWM Load" format="hex0x" id="FTM0@FTM0-PWMLOAD" offset="0x98"
                size="4">
         <field description="Channel 0 Select" format="enum" enum="d1e38748"
                id="FTM0@FTM0-PWMLOAD@CH0SEL"
                offset="[0]"/>
         <field description="Channel 1 Select" format="enum" enum="d1e38794"
                id="FTM0@FTM0-PWMLOAD@CH1SEL"
                offset="[1]"/>
         <field description="Channel 2 Select" format="enum" enum="d1e38840"
                id="FTM0@FTM0-PWMLOAD@CH2SEL"
                offset="[2]"/>
         <field description="Channel 3 Select" format="enum" enum="d1e38886"
                id="FTM0@FTM0-PWMLOAD@CH3SEL"
                offset="[3]"/>
         <field description="Channel 4 Select" format="enum" enum="d1e38932"
                id="FTM0@FTM0-PWMLOAD@CH4SEL"
                offset="[4]"/>
         <field description="Channel 5 Select" format="enum" enum="d1e38979"
                id="FTM0@FTM0-PWMLOAD@CH5SEL"
                offset="[5]"/>
         <field description="Channel 6 Select" format="enum" enum="d1e39025"
                id="FTM0@FTM0-PWMLOAD@CH6SEL"
                offset="[6]"/>
         <field description="Channel 7 Select" format="enum" enum="d1e39071"
                id="FTM0@FTM0-PWMLOAD@CH7SEL"
                offset="[7]"/>
         <field description="Half Cycle Select" format="enum" enum="d1e39117"
                id="FTM0@FTM0-PWMLOAD@HCSEL"
                offset="[8]"/>
         <field description="Load Enable" format="enum" enum="d1e39163"
                id="FTM0@FTM0-PWMLOAD@LDOK"
                offset="[9]"/>
         <field description="Global Load Enable" format="enum" enum="d1e39209"
                id="FTM0@FTM0-PWMLOAD@GLEN"
                offset="[10]"/>
         <field description="Global Load OK" format="enum" enum="d1e39256"
                id="FTM0@FTM0-PWMLOAD@GLDOK"
                offset="[11]"/>
      </register>
      <register description="Half Cycle Register" format="hex0x" id="FTM0@FTM0-HCR"
                offset="0x9c"
                size="4">
         <field description="Half Cycle Value" format="hex0x" id="FTM0@FTM0-HCR@HCVAL"
                offset="[15:0]"/>
      </register>
      <register description="Mirror of Modulo Value" format="hex0x" id="FTM0@FTM0-MOD-MIRROR"
                offset="0x200"
                size="4">
         <field description="Modulo Fractional Value" format="hex0x"
                id="FTM0@FTM0-MOD-MIRROR@FRACMOD"
                offset="[15:11]"/>
         <field description="Mirror of the Modulo Integer Value" format="hex0x"
                id="FTM0@FTM0-MOD-MIRROR@MOD"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR"
                offset="0x204"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR"
                offset="0x208"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR"
                offset="0x20c"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR"
                offset="0x210"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR"
                offset="0x214"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR"
                offset="0x218"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR"
                offset="0x21c"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR"
                offset="0x220"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="FlexTimer Module" id="FTM3" size="0x224">
      <register description="Status And Control" format="hex0x" id="FTM0@FTM0-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e29648"
                id="FTM0@FTM0-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Source Selection" format="enum" enum="d1e29767"
                id="FTM0@FTM0-SC@CLKS"
                offset="[4:3]"/>
         <field description="Center-Aligned PWM Select" format="enum" enum="d1e29837"
                id="FTM0@FTM0-SC@CPWMS"
                offset="[5]"/>
         <field description="Reload Interrupt Enable" format="enum" enum="d1e29883"
                id="FTM0@FTM0-SC@RIE"
                offset="[6]"/>
         <field description="Reload Flag" format="enum" enum="d1e29929" id="FTM0@FTM0-SC@RF"
                offset="[7]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e29976"
                id="FTM0@FTM0-SC@TOIE"
                offset="[8]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e30022"
                id="FTM0@FTM0-SC@TOF"
                offset="[9]"/>
         <field description="Channel 0 PWM enable bit" format="enum" enum="d1e30068"
                id="FTM0@FTM0-SC@PWMEN0"
                offset="[16]"/>
         <field description="Channel 1 PWM enable bit" format="enum" enum="d1e30114"
                id="FTM0@FTM0-SC@PWMEN1"
                offset="[17]"/>
         <field description="Channel 2 PWM enable bit" format="enum" enum="d1e30160"
                id="FTM0@FTM0-SC@PWMEN2"
                offset="[18]"/>
         <field description="Channel 3 PWM enable bit" format="enum" enum="d1e30206"
                id="FTM0@FTM0-SC@PWMEN3"
                offset="[19]"/>
         <field description="Channel 4 PWM enable bit" format="enum" enum="d1e30253"
                id="FTM0@FTM0-SC@PWMEN4"
                offset="[20]"/>
         <field description="Channel 5 PWM enable bit" format="enum" enum="d1e30299"
                id="FTM0@FTM0-SC@PWMEN5"
                offset="[21]"/>
         <field description="Channel 6 PWM enable bit" format="enum" enum="d1e30345"
                id="FTM0@FTM0-SC@PWMEN6"
                offset="[22]"/>
         <field description="Channel 7 PWM enable bit" format="enum" enum="d1e30391"
                id="FTM0@FTM0-SC@PWMEN7"
                offset="[23]"/>
         <field description="Filter Prescaler" format="enum" enum="d1e30437"
                id="FTM0@FTM0-SC@FLTPS"
                offset="[27:24]"/>
      </register>
      <register description="Counter" format="hex0x" id="FTM0@FTM0-CNT" offset="0x4" size="4">
         <field description="Counter Value" format="hex0x" id="FTM0@FTM0-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="FTM0@FTM0-MOD" offset="0x8" size="4">
         <field description="Modulo Value" format="hex0x" id="FTM0@FTM0-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C0SC"
                offset="0xc"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C0SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C0SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C0SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C0SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C0SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C0SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C1SC"
                offset="0x14"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C1SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C1SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C1SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C1SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C1SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C1SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C2SC"
                offset="0x1c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C2SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C2SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C2SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C2SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C2SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C2SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C2SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C2SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C3SC"
                offset="0x24"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C3SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C3SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C3SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C3SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C3SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C3SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C3SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C3SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C4SC"
                offset="0x2c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C4SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C4SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C4SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C4SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C4SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C4SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C4SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C4SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C5SC"
                offset="0x34"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C5SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C5SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C5SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C5SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C5SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C5SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C5SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C5SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C6SC"
                offset="0x3c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C6SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C6SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C6SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C6SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C6SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C6SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C6SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C6SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C7SC"
                offset="0x44"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C7SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C7SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C7SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C7SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C7SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C7SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C7SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C7SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C2V" offset="0x20"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C2V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C3V" offset="0x28"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C3V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C4V" offset="0x30"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C4V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C5V" offset="0x38"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C5V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C6V" offset="0x40"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C6V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C7V" offset="0x48"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C7V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Counter Initial Value" format="hex0x" id="FTM0@FTM0-CNTIN"
                offset="0x4c"
                size="4">
         <field description="Initial Value Of The FTM Counter" format="hex0x"
                id="FTM0@FTM0-CNTIN@INIT"
                offset="[15:0]"/>
      </register>
      <register description="Capture And Compare Status" format="hex0x" id="FTM0@FTM0-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e31264"
                id="FTM0@FTM0-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e31313"
                id="FTM0@FTM0-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e31362"
                id="FTM0@FTM0-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e31411"
                id="FTM0@FTM0-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e31460"
                id="FTM0@FTM0-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e31510"
                id="FTM0@FTM0-STATUS@CH5F"
                offset="[5]"/>
         <field description="Channel 6 Flag" format="enum" enum="d1e31559"
                id="FTM0@FTM0-STATUS@CH6F"
                offset="[6]"/>
         <field description="Channel 7 Flag" format="enum" enum="d1e31608"
                id="FTM0@FTM0-STATUS@CH7F"
                offset="[7]"/>
      </register>
      <register description="Features Mode Selection" format="hex0x" id="FTM0@FTM0-MODE"
                offset="0x54"
                size="4">
         <field description="FTM Enable" format="enum" enum="d1e31682"
                id="FTM0@FTM0-MODE@FTMEN"
                offset="[0]"/>
         <field description="Initialize The Channels Output" format="hex0x"
                id="FTM0@FTM0-MODE@INIT"
                offset="[1]"/>
         <field description="Write Protection Disable" format="enum" enum="d1e31746"
                id="FTM0@FTM0-MODE@WPDIS"
                offset="[2]"/>
         <field description="PWM Synchronization Mode" format="enum" enum="d1e31792"
                id="FTM0@FTM0-MODE@PWMSYNC"
                offset="[3]"/>
         <field description="Capture Test Mode Enable" format="enum" enum="d1e31838"
                id="FTM0@FTM0-MODE@CAPTEST"
                offset="[4]"/>
         <field description="Fault Control Mode" format="enum" enum="d1e31885"
                id="FTM0@FTM0-MODE@FAULTM"
                offset="[6:5]"/>
         <field description="Fault Interrupt Enable" format="enum" enum="d1e31955"
                id="FTM0@FTM0-MODE@FAULTIE"
                offset="[7]"/>
      </register>
      <register description="Synchronization" format="hex0x" id="FTM0@FTM0-SYNC" offset="0x58"
                size="4">
         <field description="Minimum Loading Point Enable" format="enum" enum="d1e32029"
                id="FTM0@FTM0-SYNC@CNTMIN"
                offset="[0]"/>
         <field description="Maximum Loading Point Enable" format="enum" enum="d1e32075"
                id="FTM0@FTM0-SYNC@CNTMAX"
                offset="[1]"/>
         <field description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                format="enum"
                enum="d1e32121"
                id="FTM0@FTM0-SYNC@REINIT"
                offset="[2]"/>
         <field description="Output Mask Synchronization" format="enum" enum="d1e32167"
                id="FTM0@FTM0-SYNC@SYNCHOM"
                offset="[3]"/>
         <field description="PWM Synchronization Hardware Trigger 0" format="enum"
                enum="d1e32213"
                id="FTM0@FTM0-SYNC@TRIG0"
                offset="[4]"/>
         <field description="PWM Synchronization Hardware Trigger 1" format="enum"
                enum="d1e32260"
                id="FTM0@FTM0-SYNC@TRIG1"
                offset="[5]"/>
         <field description="PWM Synchronization Hardware Trigger 2" format="enum"
                enum="d1e32306"
                id="FTM0@FTM0-SYNC@TRIG2"
                offset="[6]"/>
         <field description="PWM Synchronization Software Trigger" format="enum"
                enum="d1e32352"
                id="FTM0@FTM0-SYNC@SWSYNC"
                offset="[7]"/>
      </register>
      <register description="Initial State For Channels Output" format="hex0x"
                id="FTM0@FTM0-OUTINIT"
                offset="0x5c"
                size="4">
         <field description="Channel 0 Output Initialization Value" format="enum"
                enum="d1e32426"
                id="FTM0@FTM0-OUTINIT@CH0OI"
                offset="[0]"/>
         <field description="Channel 1 Output Initialization Value" format="enum"
                enum="d1e32472"
                id="FTM0@FTM0-OUTINIT@CH1OI"
                offset="[1]"/>
         <field description="Channel 2 Output Initialization Value" format="enum"
                enum="d1e32518"
                id="FTM0@FTM0-OUTINIT@CH2OI"
                offset="[2]"/>
         <field description="Channel 3 Output Initialization Value" format="enum"
                enum="d1e32564"
                id="FTM0@FTM0-OUTINIT@CH3OI"
                offset="[3]"/>
         <field description="Channel 4 Output Initialization Value" format="enum"
                enum="d1e32610"
                id="FTM0@FTM0-OUTINIT@CH4OI"
                offset="[4]"/>
         <field description="Channel 5 Output Initialization Value" format="enum"
                enum="d1e32657"
                id="FTM0@FTM0-OUTINIT@CH5OI"
                offset="[5]"/>
         <field description="Channel 6 Output Initialization Value" format="enum"
                enum="d1e32703"
                id="FTM0@FTM0-OUTINIT@CH6OI"
                offset="[6]"/>
         <field description="Channel 7 Output Initialization Value" format="enum"
                enum="d1e32749"
                id="FTM0@FTM0-OUTINIT@CH7OI"
                offset="[7]"/>
      </register>
      <register description="Output Mask" format="hex0x" id="FTM0@FTM0-OUTMASK" offset="0x60"
                size="4">
         <field description="Channel 0 Output Mask" format="enum" enum="d1e32823"
                id="FTM0@FTM0-OUTMASK@CH0OM"
                offset="[0]"/>
         <field description="Channel 1 Output Mask" format="enum" enum="d1e32869"
                id="FTM0@FTM0-OUTMASK@CH1OM"
                offset="[1]"/>
         <field description="Channel 2 Output Mask" format="enum" enum="d1e32915"
                id="FTM0@FTM0-OUTMASK@CH2OM"
                offset="[2]"/>
         <field description="Channel 3 Output Mask" format="enum" enum="d1e32961"
                id="FTM0@FTM0-OUTMASK@CH3OM"
                offset="[3]"/>
         <field description="Channel 4 Output Mask" format="enum" enum="d1e33007"
                id="FTM0@FTM0-OUTMASK@CH4OM"
                offset="[4]"/>
         <field description="Channel 5 Output Mask" format="enum" enum="d1e33054"
                id="FTM0@FTM0-OUTMASK@CH5OM"
                offset="[5]"/>
         <field description="Channel 6 Output Mask" format="enum" enum="d1e33100"
                id="FTM0@FTM0-OUTMASK@CH6OM"
                offset="[6]"/>
         <field description="Channel 7 Output Mask" format="enum" enum="d1e33146"
                id="FTM0@FTM0-OUTMASK@CH7OM"
                offset="[7]"/>
      </register>
      <register description="Function For Linked Channels" format="hex0x"
                id="FTM0@FTM0-COMBINE"
                offset="0x64"
                size="4">
         <field description="Combine Channels For n = 0" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE0"
                offset="[0]"/>
         <field description="Complement Of Channel (n) For n = 0" format="enum" enum="d1e33239"
                id="FTM0@FTM0-COMBINE@COMP0"
                offset="[1]"/>
         <field description="Dual Edge Capture Mode Enable For n = 0" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN0"
                offset="[2]"/>
         <field description="Dual Edge Capture Mode Captures For n = 0" format="enum"
                enum="d1e33303"
                id="FTM0@FTM0-COMBINE@DECAP0"
                offset="[3]"/>
         <field description="Deadtime Enable For n = 0" format="enum" enum="d1e33349"
                id="FTM0@FTM0-COMBINE@DTEN0"
                offset="[4]"/>
         <field description="Synchronization Enable For n = 0" format="enum" enum="d1e33396"
                id="FTM0@FTM0-COMBINE@SYNCEN0"
                offset="[5]"/>
         <field description="Fault Control Enable For n = 0" format="enum" enum="d1e33442"
                id="FTM0@FTM0-COMBINE@FAULTEN0"
                offset="[6]"/>
         <field description="Combine Channels For n = 2" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE1"
                offset="[8]"/>
         <field description="Complement Of Channel (n) For n = 2" format="enum" enum="d1e33506"
                id="FTM0@FTM0-COMBINE@COMP1"
                offset="[9]"/>
         <field description="Dual Edge Capture Mode Enable For n = 2" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN1"
                offset="[10]"/>
         <field description="Dual Edge Capture Mode Captures For n = 2" format="enum"
                enum="d1e33570"
                id="FTM0@FTM0-COMBINE@DECAP1"
                offset="[11]"/>
         <field description="Deadtime Enable For n = 2" format="enum" enum="d1e33617"
                id="FTM0@FTM0-COMBINE@DTEN1"
                offset="[12]"/>
         <field description="Synchronization Enable For n = 2" format="enum" enum="d1e33663"
                id="FTM0@FTM0-COMBINE@SYNCEN1"
                offset="[13]"/>
         <field description="Fault Control Enable For n = 2" format="enum" enum="d1e33709"
                id="FTM0@FTM0-COMBINE@FAULTEN1"
                offset="[14]"/>
         <field description="Combine Channels For n = 4" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE2"
                offset="[16]"/>
         <field description="Complement Of Channel (n) For n = 4" format="enum" enum="d1e33773"
                id="FTM0@FTM0-COMBINE@COMP2"
                offset="[17]"/>
         <field description="Dual Edge Capture Mode Enable For n = 4" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN2"
                offset="[18]"/>
         <field description="Dual Edge Capture Mode Captures For n = 4" format="enum"
                enum="d1e33838"
                id="FTM0@FTM0-COMBINE@DECAP2"
                offset="[19]"/>
         <field description="Deadtime Enable For n = 4" format="enum" enum="d1e33884"
                id="FTM0@FTM0-COMBINE@DTEN2"
                offset="[20]"/>
         <field description="Synchronization Enable For n = 4" format="enum" enum="d1e33930"
                id="FTM0@FTM0-COMBINE@SYNCEN2"
                offset="[21]"/>
         <field description="Fault Control Enable For n = 4" format="enum" enum="d1e33976"
                id="FTM0@FTM0-COMBINE@FAULTEN2"
                offset="[22]"/>
         <field description="Combine Channels For n = 6" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE3"
                offset="[24]"/>
         <field description="Complement Of Channel (n) for n = 6" format="enum" enum="d1e34040"
                id="FTM0@FTM0-COMBINE@COMP3"
                offset="[25]"/>
         <field description="Dual Edge Capture Mode Enable For n = 6" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN3"
                offset="[26]"/>
         <field description="Dual Edge Capture Mode Captures For n = 6" format="enum"
                enum="d1e34105"
                id="FTM0@FTM0-COMBINE@DECAP3"
                offset="[27]"/>
         <field description="Deadtime Enable For n = 6" format="enum" enum="d1e34151"
                id="FTM0@FTM0-COMBINE@DTEN3"
                offset="[28]"/>
         <field description="Synchronization Enable For n = 6" format="enum" enum="d1e34197"
                id="FTM0@FTM0-COMBINE@SYNCEN3"
                offset="[29]"/>
         <field description="Fault Control Enable For n = 6" format="enum" enum="d1e34243"
                id="FTM0@FTM0-COMBINE@FAULTEN3"
                offset="[30]"/>
      </register>
      <register description="Deadtime Configuration" format="hex0x" id="FTM0@FTM0-DEADTIME"
                offset="0x68"
                size="4">
         <field description="Deadtime Value" format="hex0x" id="FTM0@FTM0-DEADTIME@DTVAL"
                offset="[5:0]"/>
         <field description="Deadtime Prescaler Value" format="enum" enum="d1e34335"
                id="FTM0@FTM0-DEADTIME@DTPS"
                offset="[7:6]"/>
         <field description="Extended Deadtime Value" format="hex0x"
                id="FTM0@FTM0-DEADTIME@DTVALEX"
                offset="[19:16]"/>
      </register>
      <register description="FTM External Trigger" format="hex0x" id="FTM0@FTM0-EXTTRIG"
                offset="0x6c"
                size="4">
         <field description="Channel 2 Trigger Enable" format="enum" enum="d1e34439"
                id="FTM0@FTM0-EXTTRIG@CH2TRIG"
                offset="[0]"/>
         <field description="Channel 3 Trigger Enable" format="enum" enum="d1e34485"
                id="FTM0@FTM0-EXTTRIG@CH3TRIG"
                offset="[1]"/>
         <field description="Channel 4 Trigger Enable" format="enum" enum="d1e34531"
                id="FTM0@FTM0-EXTTRIG@CH4TRIG"
                offset="[2]"/>
         <field description="Channel 5 Trigger Enable" format="enum" enum="d1e34577"
                id="FTM0@FTM0-EXTTRIG@CH5TRIG"
                offset="[3]"/>
         <field description="Channel 0 Trigger Enable" format="enum" enum="d1e34623"
                id="FTM0@FTM0-EXTTRIG@CH0TRIG"
                offset="[4]"/>
         <field description="Channel 1 Trigger Enable" format="enum" enum="d1e34670"
                id="FTM0@FTM0-EXTTRIG@CH1TRIG"
                offset="[5]"/>
         <field description="Initialization Trigger Enable" format="enum" enum="d1e34716"
                id="FTM0@FTM0-EXTTRIG@INITTRIGEN"
                offset="[6]"/>
         <field description="Channel Trigger Flag" format="enum" enum="d1e34762"
                id="FTM0@FTM0-EXTTRIG@TRIGF"
                offset="[7]"/>
         <field description="Channel 6 Trigger Enable" format="enum" enum="d1e34808"
                id="FTM0@FTM0-EXTTRIG@CH6TRIG"
                offset="[8]"/>
         <field description="Channel 7 Trigger Enable" format="enum" enum="d1e34854"
                id="FTM0@FTM0-EXTTRIG@CH7TRIG"
                offset="[9]"/>
      </register>
      <register description="Channels Polarity" format="hex0x" id="FTM0@FTM0-POL" offset="0x70"
                size="4">
         <field description="Channel 0 Polarity" format="enum" enum="d1e34928"
                id="FTM0@FTM0-POL@POL0"
                offset="[0]"/>
         <field description="Channel 1 Polarity" format="enum" enum="d1e34974"
                id="FTM0@FTM0-POL@POL1"
                offset="[1]"/>
         <field description="Channel 2 Polarity" format="enum" enum="d1e35020"
                id="FTM0@FTM0-POL@POL2"
                offset="[2]"/>
         <field description="Channel 3 Polarity" format="enum" enum="d1e35066"
                id="FTM0@FTM0-POL@POL3"
                offset="[3]"/>
         <field description="Channel 4 Polarity" format="enum" enum="d1e35112"
                id="FTM0@FTM0-POL@POL4"
                offset="[4]"/>
         <field description="Channel 5 Polarity" format="enum" enum="d1e35159"
                id="FTM0@FTM0-POL@POL5"
                offset="[5]"/>
         <field description="Channel 6 Polarity" format="enum" enum="d1e35205"
                id="FTM0@FTM0-POL@POL6"
                offset="[6]"/>
         <field description="Channel 7 Polarity" format="enum" enum="d1e35251"
                id="FTM0@FTM0-POL@POL7"
                offset="[7]"/>
      </register>
      <register description="Fault Mode Status" format="hex0x" id="FTM0@FTM0-FMS" offset="0x74"
                size="4">
         <field description="Fault Detection Flag 0" format="enum" enum="d1e35325"
                id="FTM0@FTM0-FMS@FAULTF0"
                offset="[0]"/>
         <field description="Fault Detection Flag 1" format="enum" enum="d1e35371"
                id="FTM0@FTM0-FMS@FAULTF1"
                offset="[1]"/>
         <field description="Fault Detection Flag 2" format="enum" enum="d1e35417"
                id="FTM0@FTM0-FMS@FAULTF2"
                offset="[2]"/>
         <field description="Fault Detection Flag 3" format="enum" enum="d1e35463"
                id="FTM0@FTM0-FMS@FAULTF3"
                offset="[3]"/>
         <field description="Fault Inputs" format="enum" enum="d1e35509"
                id="FTM0@FTM0-FMS@FAULTIN"
                offset="[5]"/>
         <field description="Write Protection Enable" format="enum" enum="d1e35556"
                id="FTM0@FTM0-FMS@WPEN"
                offset="[6]"/>
         <field description="Fault Detection Flag" format="enum" enum="d1e35602"
                id="FTM0@FTM0-FMS@FAULTF"
                offset="[7]"/>
      </register>
      <register description="Input Capture Filter Control" format="hex0x" id="FTM0@FTM0-FILTER"
                offset="0x78"
                size="4">
         <field description="Channel 0 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH0FVAL"
                offset="[3:0]"/>
         <field description="Channel 1 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH1FVAL"
                offset="[7:4]"/>
         <field description="Channel 2 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH2FVAL"
                offset="[11:8]"/>
         <field description="Channel 3 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH3FVAL"
                offset="[15:12]"/>
      </register>
      <register description="Fault Control" format="hex0x" id="FTM0@FTM0-FLTCTRL" offset="0x7c"
                size="4">
         <field description="Fault Input 0 Enable" format="enum" enum="d1e35777"
                id="FTM0@FTM0-FLTCTRL@FAULT0EN"
                offset="[0]"/>
         <field description="Fault Input 1 Enable" format="enum" enum="d1e35823"
                id="FTM0@FTM0-FLTCTRL@FAULT1EN"
                offset="[1]"/>
         <field description="Fault Input 2 Enable" format="enum" enum="d1e35869"
                id="FTM0@FTM0-FLTCTRL@FAULT2EN"
                offset="[2]"/>
         <field description="Fault Input 3 Enable" format="enum" enum="d1e35915"
                id="FTM0@FTM0-FLTCTRL@FAULT3EN"
                offset="[3]"/>
         <field description="Fault Input 0 Filter Enable" format="enum" enum="d1e35961"
                id="FTM0@FTM0-FLTCTRL@FFLTR0EN"
                offset="[4]"/>
         <field description="Fault Input 1 Filter Enable" format="enum" enum="d1e36008"
                id="FTM0@FTM0-FLTCTRL@FFLTR1EN"
                offset="[5]"/>
         <field description="Fault Input 2 Filter Enable" format="enum" enum="d1e36054"
                id="FTM0@FTM0-FLTCTRL@FFLTR2EN"
                offset="[6]"/>
         <field description="Fault Input 3 Filter Enable" format="enum" enum="d1e36100"
                id="FTM0@FTM0-FLTCTRL@FFLTR3EN"
                offset="[7]"/>
         <field description="Fault Input Filter" format="hex0x" id="FTM0@FTM0-FLTCTRL@FFVAL"
                offset="[11:8]"/>
         <field description="Fault output state" format="enum" enum="d1e36164"
                id="FTM0@FTM0-FLTCTRL@FSTATE"
                offset="[15]"/>
      </register>
      <register description="Quadrature Decoder Control And Status" format="hex0x"
                id="FTM0@FTM0-QDCTRL"
                offset="0x80"
                size="4">
         <field description="Quadrature Decoder Mode Enable" format="enum" enum="d1e36238"
                id="FTM0@FTM0-QDCTRL@QUADEN"
                offset="[0]"/>
         <field description="Timer Overflow Direction In Quadrature Decoder Mode" format="enum"
                enum="d1e36284"
                id="FTM0@FTM0-QDCTRL@TOFDIR"
                offset="[1]"/>
         <field description="FTM Counter Direction In Quadrature Decoder Mode" format="enum"
                enum="d1e36330"
                id="FTM0@FTM0-QDCTRL@QUADIR"
                offset="[2]"/>
         <field description="Quadrature Decoder Mode" format="enum" enum="d1e36376"
                id="FTM0@FTM0-QDCTRL@QUADMODE"
                offset="[3]"/>
         <field description="Phase B Input Polarity" format="enum" enum="d1e36422"
                id="FTM0@FTM0-QDCTRL@PHBPOL"
                offset="[4]"/>
         <field description="Phase A Input Polarity" format="enum" enum="d1e36469"
                id="FTM0@FTM0-QDCTRL@PHAPOL"
                offset="[5]"/>
         <field description="Phase B Input Filter Enable" format="enum" enum="d1e36515"
                id="FTM0@FTM0-QDCTRL@PHBFLTREN"
                offset="[6]"/>
         <field description="Phase A Input Filter Enable" format="enum" enum="d1e36561"
                id="FTM0@FTM0-QDCTRL@PHAFLTREN"
                offset="[7]"/>
      </register>
      <register description="Configuration" format="hex0x" id="FTM0@FTM0-CONF" offset="0x84"
                size="4">
         <field description="Load Frequency" format="hex0x" id="FTM0@FTM0-CONF@LDFQ"
                offset="[4:0]"/>
         <field description="Debug Mode" format="hex0x" id="FTM0@FTM0-CONF@BDMMODE"
                offset="[7:6]"/>
         <field description="Global Time Base Enable" format="enum" enum="d1e36671"
                id="FTM0@FTM0-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Global Time Base Output" format="enum" enum="d1e36717"
                id="FTM0@FTM0-CONF@GTBEOUT"
                offset="[10]"/>
         <field description="Initialization trigger on Reload Point" format="enum"
                enum="d1e36763"
                id="FTM0@FTM0-CONF@ITRIGR"
                offset="[11]"/>
      </register>
      <register description="FTM Fault Input Polarity" format="hex0x" id="FTM0@FTM0-FLTPOL"
                offset="0x88"
                size="4">
         <field description="Fault Input 0 Polarity" format="enum" enum="d1e36837"
                id="FTM0@FTM0-FLTPOL@FLT0POL"
                offset="[0]"/>
         <field description="Fault Input 1 Polarity" format="enum" enum="d1e36883"
                id="FTM0@FTM0-FLTPOL@FLT1POL"
                offset="[1]"/>
         <field description="Fault Input 2 Polarity" format="enum" enum="d1e36929"
                id="FTM0@FTM0-FLTPOL@FLT2POL"
                offset="[2]"/>
         <field description="Fault Input 3 Polarity" format="enum" enum="d1e36975"
                id="FTM0@FTM0-FLTPOL@FLT3POL"
                offset="[3]"/>
      </register>
      <register description="Synchronization Configuration" format="hex0x"
                id="FTM0@FTM0-SYNCONF"
                offset="0x8c"
                size="4">
         <field description="Hardware Trigger Mode" format="enum" enum="d1e37049"
                id="FTM0@FTM0-SYNCONF@HWTRIGMODE"
                offset="[0]"/>
         <field description="CNTIN Register Synchronization" format="enum" enum="d1e37095"
                id="FTM0@FTM0-SYNCONF@CNTINC"
                offset="[2]"/>
         <field description="INVCTRL Register Synchronization" format="enum" enum="d1e37141"
                id="FTM0@FTM0-SYNCONF@INVC"
                offset="[4]"/>
         <field description="SWOCTRL Register Synchronization" format="enum" enum="d1e37187"
                id="FTM0@FTM0-SYNCONF@SWOC"
                offset="[5]"/>
         <field description="Synchronization Mode" format="enum" enum="d1e37233"
                id="FTM0@FTM0-SYNCONF@SYNCMODE"
                offset="[7]"/>
         <field description="FTM counter synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37280"
                id="FTM0@FTM0-SYNCONF@SWRSTCNT"
                offset="[8]"/>
         <field description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37326"
                id="FTM0@FTM0-SYNCONF@SWWRBUF"
                offset="[9]"/>
         <field description="Output mask synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37372"
                id="FTM0@FTM0-SYNCONF@SWOM"
                offset="[10]"/>
         <field description="Inverting control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37418"
                id="FTM0@FTM0-SYNCONF@SWINVC"
                offset="[11]"/>
         <field description="Software output control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37464"
                id="FTM0@FTM0-SYNCONF@SWSOC"
                offset="[12]"/>
         <field description="FTM counter synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37510"
                id="FTM0@FTM0-SYNCONF@HWRSTCNT"
                offset="[16]"/>
         <field description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37557"
                id="FTM0@FTM0-SYNCONF@HWWRBUF"
                offset="[17]"/>
         <field description="Output mask synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37603"
                id="FTM0@FTM0-SYNCONF@HWOM"
                offset="[18]"/>
         <field description="Inverting control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37649"
                id="FTM0@FTM0-SYNCONF@HWINVC"
                offset="[19]"/>
         <field description="Software output control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37695"
                id="FTM0@FTM0-SYNCONF@HWSOC"
                offset="[20]"/>
      </register>
      <register description="FTM Inverting Control" format="hex0x" id="FTM0@FTM0-INVCTRL"
                offset="0x90"
                size="4">
         <field description="Pair Channels 0 Inverting Enable" format="enum" enum="d1e37769"
                id="FTM0@FTM0-INVCTRL@INV0EN"
                offset="[0]"/>
         <field description="Pair Channels 1 Inverting Enable" format="enum" enum="d1e37815"
                id="FTM0@FTM0-INVCTRL@INV1EN"
                offset="[1]"/>
         <field description="Pair Channels 2 Inverting Enable" format="enum" enum="d1e37861"
                id="FTM0@FTM0-INVCTRL@INV2EN"
                offset="[2]"/>
         <field description="Pair Channels 3 Inverting Enable" format="enum" enum="d1e37907"
                id="FTM0@FTM0-INVCTRL@INV3EN"
                offset="[3]"/>
      </register>
      <register description="FTM Software Output Control" format="hex0x" id="FTM0@FTM0-SWOCTRL"
                offset="0x94"
                size="4">
         <field description="Channel 0 Software Output Control Enable" format="enum"
                enum="d1e37982"
                id="FTM0@FTM0-SWOCTRL@CH0OC"
                offset="[0]"/>
         <field description="Channel 1 Software Output Control Enable" format="enum"
                enum="d1e38028"
                id="FTM0@FTM0-SWOCTRL@CH1OC"
                offset="[1]"/>
         <field description="Channel 2 Software Output Control Enable" format="enum"
                enum="d1e38074"
                id="FTM0@FTM0-SWOCTRL@CH2OC"
                offset="[2]"/>
         <field description="Channel 3 Software Output Control Enable" format="enum"
                enum="d1e38120"
                id="FTM0@FTM0-SWOCTRL@CH3OC"
                offset="[3]"/>
         <field description="Channel 4 Software Output Control Enable" format="enum"
                enum="d1e38166"
                id="FTM0@FTM0-SWOCTRL@CH4OC"
                offset="[4]"/>
         <field description="Channel 5 Software Output Control Enable" format="enum"
                enum="d1e38213"
                id="FTM0@FTM0-SWOCTRL@CH5OC"
                offset="[5]"/>
         <field description="Channel 6 Software Output Control Enable" format="enum"
                enum="d1e38259"
                id="FTM0@FTM0-SWOCTRL@CH6OC"
                offset="[6]"/>
         <field description="Channel 7 Software Output Control Enable" format="enum"
                enum="d1e38305"
                id="FTM0@FTM0-SWOCTRL@CH7OC"
                offset="[7]"/>
         <field description="Channel 0 Software Output Control Value" format="enum"
                enum="d1e38351"
                id="FTM0@FTM0-SWOCTRL@CH0OCV"
                offset="[8]"/>
         <field description="Channel 1 Software Output Control Value" format="enum"
                enum="d1e38397"
                id="FTM0@FTM0-SWOCTRL@CH1OCV"
                offset="[9]"/>
         <field description="Channel 2 Software Output Control Value" format="enum"
                enum="d1e38443"
                id="FTM0@FTM0-SWOCTRL@CH2OCV"
                offset="[10]"/>
         <field description="Channel 3 Software Output Control Value" format="enum"
                enum="d1e38490"
                id="FTM0@FTM0-SWOCTRL@CH3OCV"
                offset="[11]"/>
         <field description="Channel 4 Software Output Control Value" format="enum"
                enum="d1e38536"
                id="FTM0@FTM0-SWOCTRL@CH4OCV"
                offset="[12]"/>
         <field description="Channel 5 Software Output Control Value" format="enum"
                enum="d1e38582"
                id="FTM0@FTM0-SWOCTRL@CH5OCV"
                offset="[13]"/>
         <field description="Channel 6 Software Output Control Value" format="enum"
                enum="d1e38628"
                id="FTM0@FTM0-SWOCTRL@CH6OCV"
                offset="[14]"/>
         <field description="Channel 7 Software Output Control Value" format="enum"
                enum="d1e38674"
                id="FTM0@FTM0-SWOCTRL@CH7OCV"
                offset="[15]"/>
      </register>
      <register description="FTM PWM Load" format="hex0x" id="FTM0@FTM0-PWMLOAD" offset="0x98"
                size="4">
         <field description="Channel 0 Select" format="enum" enum="d1e38748"
                id="FTM0@FTM0-PWMLOAD@CH0SEL"
                offset="[0]"/>
         <field description="Channel 1 Select" format="enum" enum="d1e38794"
                id="FTM0@FTM0-PWMLOAD@CH1SEL"
                offset="[1]"/>
         <field description="Channel 2 Select" format="enum" enum="d1e38840"
                id="FTM0@FTM0-PWMLOAD@CH2SEL"
                offset="[2]"/>
         <field description="Channel 3 Select" format="enum" enum="d1e38886"
                id="FTM0@FTM0-PWMLOAD@CH3SEL"
                offset="[3]"/>
         <field description="Channel 4 Select" format="enum" enum="d1e38932"
                id="FTM0@FTM0-PWMLOAD@CH4SEL"
                offset="[4]"/>
         <field description="Channel 5 Select" format="enum" enum="d1e38979"
                id="FTM0@FTM0-PWMLOAD@CH5SEL"
                offset="[5]"/>
         <field description="Channel 6 Select" format="enum" enum="d1e39025"
                id="FTM0@FTM0-PWMLOAD@CH6SEL"
                offset="[6]"/>
         <field description="Channel 7 Select" format="enum" enum="d1e39071"
                id="FTM0@FTM0-PWMLOAD@CH7SEL"
                offset="[7]"/>
         <field description="Half Cycle Select" format="enum" enum="d1e39117"
                id="FTM0@FTM0-PWMLOAD@HCSEL"
                offset="[8]"/>
         <field description="Load Enable" format="enum" enum="d1e39163"
                id="FTM0@FTM0-PWMLOAD@LDOK"
                offset="[9]"/>
         <field description="Global Load Enable" format="enum" enum="d1e39209"
                id="FTM0@FTM0-PWMLOAD@GLEN"
                offset="[10]"/>
         <field description="Global Load OK" format="enum" enum="d1e39256"
                id="FTM0@FTM0-PWMLOAD@GLDOK"
                offset="[11]"/>
      </register>
      <register description="Half Cycle Register" format="hex0x" id="FTM0@FTM0-HCR"
                offset="0x9c"
                size="4">
         <field description="Half Cycle Value" format="hex0x" id="FTM0@FTM0-HCR@HCVAL"
                offset="[15:0]"/>
      </register>
      <register description="Mirror of Modulo Value" format="hex0x" id="FTM0@FTM0-MOD-MIRROR"
                offset="0x200"
                size="4">
         <field description="Modulo Fractional Value" format="hex0x"
                id="FTM0@FTM0-MOD-MIRROR@FRACMOD"
                offset="[15:11]"/>
         <field description="Mirror of the Modulo Integer Value" format="hex0x"
                id="FTM0@FTM0-MOD-MIRROR@MOD"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR"
                offset="0x204"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR"
                offset="0x208"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR"
                offset="0x20c"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR"
                offset="0x210"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR"
                offset="0x214"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR"
                offset="0x218"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR"
                offset="0x21c"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR"
                offset="0x220"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="FlexTimer Module" id="FTM1" size="0x224">
      <register description="Status And Control" format="hex0x" id="FTM0@FTM0-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e29648"
                id="FTM0@FTM0-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Source Selection" format="enum" enum="d1e29767"
                id="FTM0@FTM0-SC@CLKS"
                offset="[4:3]"/>
         <field description="Center-Aligned PWM Select" format="enum" enum="d1e29837"
                id="FTM0@FTM0-SC@CPWMS"
                offset="[5]"/>
         <field description="Reload Interrupt Enable" format="enum" enum="d1e29883"
                id="FTM0@FTM0-SC@RIE"
                offset="[6]"/>
         <field description="Reload Flag" format="enum" enum="d1e29929" id="FTM0@FTM0-SC@RF"
                offset="[7]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e29976"
                id="FTM0@FTM0-SC@TOIE"
                offset="[8]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e30022"
                id="FTM0@FTM0-SC@TOF"
                offset="[9]"/>
         <field description="Channel 0 PWM enable bit" format="enum" enum="d1e30068"
                id="FTM0@FTM0-SC@PWMEN0"
                offset="[16]"/>
         <field description="Channel 1 PWM enable bit" format="enum" enum="d1e30114"
                id="FTM0@FTM0-SC@PWMEN1"
                offset="[17]"/>
         <field description="Channel 2 PWM enable bit" format="enum" enum="d1e30160"
                id="FTM0@FTM0-SC@PWMEN2"
                offset="[18]"/>
         <field description="Channel 3 PWM enable bit" format="enum" enum="d1e30206"
                id="FTM0@FTM0-SC@PWMEN3"
                offset="[19]"/>
         <field description="Channel 4 PWM enable bit" format="enum" enum="d1e30253"
                id="FTM0@FTM0-SC@PWMEN4"
                offset="[20]"/>
         <field description="Channel 5 PWM enable bit" format="enum" enum="d1e30299"
                id="FTM0@FTM0-SC@PWMEN5"
                offset="[21]"/>
         <field description="Channel 6 PWM enable bit" format="enum" enum="d1e30345"
                id="FTM0@FTM0-SC@PWMEN6"
                offset="[22]"/>
         <field description="Channel 7 PWM enable bit" format="enum" enum="d1e30391"
                id="FTM0@FTM0-SC@PWMEN7"
                offset="[23]"/>
         <field description="Filter Prescaler" format="enum" enum="d1e30437"
                id="FTM0@FTM0-SC@FLTPS"
                offset="[27:24]"/>
      </register>
      <register description="Counter" format="hex0x" id="FTM0@FTM0-CNT" offset="0x4" size="4">
         <field description="Counter Value" format="hex0x" id="FTM0@FTM0-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="FTM0@FTM0-MOD" offset="0x8" size="4">
         <field description="Modulo Value" format="hex0x" id="FTM0@FTM0-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C0SC"
                offset="0xc"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C0SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C0SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C0SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C0SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C0SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C0SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C1SC"
                offset="0x14"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C1SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C1SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C1SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C1SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C1SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C1SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C2SC"
                offset="0x1c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C2SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C2SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C2SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C2SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C2SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C2SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C2SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C2SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C3SC"
                offset="0x24"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C3SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C3SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C3SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C3SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C3SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C3SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C3SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C3SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C4SC"
                offset="0x2c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C4SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C4SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C4SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C4SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C4SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C4SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C4SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C4SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C5SC"
                offset="0x34"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C5SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C5SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C5SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C5SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C5SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C5SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C5SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C5SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C6SC"
                offset="0x3c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C6SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C6SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C6SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C6SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C6SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C6SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C6SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C6SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C7SC"
                offset="0x44"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C7SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C7SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C7SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C7SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C7SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C7SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C7SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C7SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C2V" offset="0x20"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C2V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C3V" offset="0x28"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C3V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C4V" offset="0x30"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C4V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C5V" offset="0x38"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C5V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C6V" offset="0x40"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C6V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C7V" offset="0x48"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C7V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Counter Initial Value" format="hex0x" id="FTM0@FTM0-CNTIN"
                offset="0x4c"
                size="4">
         <field description="Initial Value Of The FTM Counter" format="hex0x"
                id="FTM0@FTM0-CNTIN@INIT"
                offset="[15:0]"/>
      </register>
      <register description="Capture And Compare Status" format="hex0x" id="FTM0@FTM0-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e31264"
                id="FTM0@FTM0-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e31313"
                id="FTM0@FTM0-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e31362"
                id="FTM0@FTM0-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e31411"
                id="FTM0@FTM0-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e31460"
                id="FTM0@FTM0-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e31510"
                id="FTM0@FTM0-STATUS@CH5F"
                offset="[5]"/>
         <field description="Channel 6 Flag" format="enum" enum="d1e31559"
                id="FTM0@FTM0-STATUS@CH6F"
                offset="[6]"/>
         <field description="Channel 7 Flag" format="enum" enum="d1e31608"
                id="FTM0@FTM0-STATUS@CH7F"
                offset="[7]"/>
      </register>
      <register description="Features Mode Selection" format="hex0x" id="FTM0@FTM0-MODE"
                offset="0x54"
                size="4">
         <field description="FTM Enable" format="enum" enum="d1e31682"
                id="FTM0@FTM0-MODE@FTMEN"
                offset="[0]"/>
         <field description="Initialize The Channels Output" format="hex0x"
                id="FTM0@FTM0-MODE@INIT"
                offset="[1]"/>
         <field description="Write Protection Disable" format="enum" enum="d1e31746"
                id="FTM0@FTM0-MODE@WPDIS"
                offset="[2]"/>
         <field description="PWM Synchronization Mode" format="enum" enum="d1e31792"
                id="FTM0@FTM0-MODE@PWMSYNC"
                offset="[3]"/>
         <field description="Capture Test Mode Enable" format="enum" enum="d1e31838"
                id="FTM0@FTM0-MODE@CAPTEST"
                offset="[4]"/>
         <field description="Fault Control Mode" format="enum" enum="d1e31885"
                id="FTM0@FTM0-MODE@FAULTM"
                offset="[6:5]"/>
         <field description="Fault Interrupt Enable" format="enum" enum="d1e31955"
                id="FTM0@FTM0-MODE@FAULTIE"
                offset="[7]"/>
      </register>
      <register description="Synchronization" format="hex0x" id="FTM0@FTM0-SYNC" offset="0x58"
                size="4">
         <field description="Minimum Loading Point Enable" format="enum" enum="d1e32029"
                id="FTM0@FTM0-SYNC@CNTMIN"
                offset="[0]"/>
         <field description="Maximum Loading Point Enable" format="enum" enum="d1e32075"
                id="FTM0@FTM0-SYNC@CNTMAX"
                offset="[1]"/>
         <field description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                format="enum"
                enum="d1e32121"
                id="FTM0@FTM0-SYNC@REINIT"
                offset="[2]"/>
         <field description="Output Mask Synchronization" format="enum" enum="d1e32167"
                id="FTM0@FTM0-SYNC@SYNCHOM"
                offset="[3]"/>
         <field description="PWM Synchronization Hardware Trigger 0" format="enum"
                enum="d1e32213"
                id="FTM0@FTM0-SYNC@TRIG0"
                offset="[4]"/>
         <field description="PWM Synchronization Hardware Trigger 1" format="enum"
                enum="d1e32260"
                id="FTM0@FTM0-SYNC@TRIG1"
                offset="[5]"/>
         <field description="PWM Synchronization Hardware Trigger 2" format="enum"
                enum="d1e32306"
                id="FTM0@FTM0-SYNC@TRIG2"
                offset="[6]"/>
         <field description="PWM Synchronization Software Trigger" format="enum"
                enum="d1e32352"
                id="FTM0@FTM0-SYNC@SWSYNC"
                offset="[7]"/>
      </register>
      <register description="Initial State For Channels Output" format="hex0x"
                id="FTM0@FTM0-OUTINIT"
                offset="0x5c"
                size="4">
         <field description="Channel 0 Output Initialization Value" format="enum"
                enum="d1e32426"
                id="FTM0@FTM0-OUTINIT@CH0OI"
                offset="[0]"/>
         <field description="Channel 1 Output Initialization Value" format="enum"
                enum="d1e32472"
                id="FTM0@FTM0-OUTINIT@CH1OI"
                offset="[1]"/>
         <field description="Channel 2 Output Initialization Value" format="enum"
                enum="d1e32518"
                id="FTM0@FTM0-OUTINIT@CH2OI"
                offset="[2]"/>
         <field description="Channel 3 Output Initialization Value" format="enum"
                enum="d1e32564"
                id="FTM0@FTM0-OUTINIT@CH3OI"
                offset="[3]"/>
         <field description="Channel 4 Output Initialization Value" format="enum"
                enum="d1e32610"
                id="FTM0@FTM0-OUTINIT@CH4OI"
                offset="[4]"/>
         <field description="Channel 5 Output Initialization Value" format="enum"
                enum="d1e32657"
                id="FTM0@FTM0-OUTINIT@CH5OI"
                offset="[5]"/>
         <field description="Channel 6 Output Initialization Value" format="enum"
                enum="d1e32703"
                id="FTM0@FTM0-OUTINIT@CH6OI"
                offset="[6]"/>
         <field description="Channel 7 Output Initialization Value" format="enum"
                enum="d1e32749"
                id="FTM0@FTM0-OUTINIT@CH7OI"
                offset="[7]"/>
      </register>
      <register description="Output Mask" format="hex0x" id="FTM0@FTM0-OUTMASK" offset="0x60"
                size="4">
         <field description="Channel 0 Output Mask" format="enum" enum="d1e32823"
                id="FTM0@FTM0-OUTMASK@CH0OM"
                offset="[0]"/>
         <field description="Channel 1 Output Mask" format="enum" enum="d1e32869"
                id="FTM0@FTM0-OUTMASK@CH1OM"
                offset="[1]"/>
         <field description="Channel 2 Output Mask" format="enum" enum="d1e32915"
                id="FTM0@FTM0-OUTMASK@CH2OM"
                offset="[2]"/>
         <field description="Channel 3 Output Mask" format="enum" enum="d1e32961"
                id="FTM0@FTM0-OUTMASK@CH3OM"
                offset="[3]"/>
         <field description="Channel 4 Output Mask" format="enum" enum="d1e33007"
                id="FTM0@FTM0-OUTMASK@CH4OM"
                offset="[4]"/>
         <field description="Channel 5 Output Mask" format="enum" enum="d1e33054"
                id="FTM0@FTM0-OUTMASK@CH5OM"
                offset="[5]"/>
         <field description="Channel 6 Output Mask" format="enum" enum="d1e33100"
                id="FTM0@FTM0-OUTMASK@CH6OM"
                offset="[6]"/>
         <field description="Channel 7 Output Mask" format="enum" enum="d1e33146"
                id="FTM0@FTM0-OUTMASK@CH7OM"
                offset="[7]"/>
      </register>
      <register description="Function For Linked Channels" format="hex0x"
                id="FTM0@FTM0-COMBINE"
                offset="0x64"
                size="4">
         <field description="Combine Channels For n = 0" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE0"
                offset="[0]"/>
         <field description="Complement Of Channel (n) For n = 0" format="enum" enum="d1e33239"
                id="FTM0@FTM0-COMBINE@COMP0"
                offset="[1]"/>
         <field description="Dual Edge Capture Mode Enable For n = 0" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN0"
                offset="[2]"/>
         <field description="Dual Edge Capture Mode Captures For n = 0" format="enum"
                enum="d1e33303"
                id="FTM0@FTM0-COMBINE@DECAP0"
                offset="[3]"/>
         <field description="Deadtime Enable For n = 0" format="enum" enum="d1e33349"
                id="FTM0@FTM0-COMBINE@DTEN0"
                offset="[4]"/>
         <field description="Synchronization Enable For n = 0" format="enum" enum="d1e33396"
                id="FTM0@FTM0-COMBINE@SYNCEN0"
                offset="[5]"/>
         <field description="Fault Control Enable For n = 0" format="enum" enum="d1e33442"
                id="FTM0@FTM0-COMBINE@FAULTEN0"
                offset="[6]"/>
         <field description="Combine Channels For n = 2" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE1"
                offset="[8]"/>
         <field description="Complement Of Channel (n) For n = 2" format="enum" enum="d1e33506"
                id="FTM0@FTM0-COMBINE@COMP1"
                offset="[9]"/>
         <field description="Dual Edge Capture Mode Enable For n = 2" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN1"
                offset="[10]"/>
         <field description="Dual Edge Capture Mode Captures For n = 2" format="enum"
                enum="d1e33570"
                id="FTM0@FTM0-COMBINE@DECAP1"
                offset="[11]"/>
         <field description="Deadtime Enable For n = 2" format="enum" enum="d1e33617"
                id="FTM0@FTM0-COMBINE@DTEN1"
                offset="[12]"/>
         <field description="Synchronization Enable For n = 2" format="enum" enum="d1e33663"
                id="FTM0@FTM0-COMBINE@SYNCEN1"
                offset="[13]"/>
         <field description="Fault Control Enable For n = 2" format="enum" enum="d1e33709"
                id="FTM0@FTM0-COMBINE@FAULTEN1"
                offset="[14]"/>
         <field description="Combine Channels For n = 4" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE2"
                offset="[16]"/>
         <field description="Complement Of Channel (n) For n = 4" format="enum" enum="d1e33773"
                id="FTM0@FTM0-COMBINE@COMP2"
                offset="[17]"/>
         <field description="Dual Edge Capture Mode Enable For n = 4" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN2"
                offset="[18]"/>
         <field description="Dual Edge Capture Mode Captures For n = 4" format="enum"
                enum="d1e33838"
                id="FTM0@FTM0-COMBINE@DECAP2"
                offset="[19]"/>
         <field description="Deadtime Enable For n = 4" format="enum" enum="d1e33884"
                id="FTM0@FTM0-COMBINE@DTEN2"
                offset="[20]"/>
         <field description="Synchronization Enable For n = 4" format="enum" enum="d1e33930"
                id="FTM0@FTM0-COMBINE@SYNCEN2"
                offset="[21]"/>
         <field description="Fault Control Enable For n = 4" format="enum" enum="d1e33976"
                id="FTM0@FTM0-COMBINE@FAULTEN2"
                offset="[22]"/>
         <field description="Combine Channels For n = 6" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE3"
                offset="[24]"/>
         <field description="Complement Of Channel (n) for n = 6" format="enum" enum="d1e34040"
                id="FTM0@FTM0-COMBINE@COMP3"
                offset="[25]"/>
         <field description="Dual Edge Capture Mode Enable For n = 6" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN3"
                offset="[26]"/>
         <field description="Dual Edge Capture Mode Captures For n = 6" format="enum"
                enum="d1e34105"
                id="FTM0@FTM0-COMBINE@DECAP3"
                offset="[27]"/>
         <field description="Deadtime Enable For n = 6" format="enum" enum="d1e34151"
                id="FTM0@FTM0-COMBINE@DTEN3"
                offset="[28]"/>
         <field description="Synchronization Enable For n = 6" format="enum" enum="d1e34197"
                id="FTM0@FTM0-COMBINE@SYNCEN3"
                offset="[29]"/>
         <field description="Fault Control Enable For n = 6" format="enum" enum="d1e34243"
                id="FTM0@FTM0-COMBINE@FAULTEN3"
                offset="[30]"/>
      </register>
      <register description="Deadtime Configuration" format="hex0x" id="FTM0@FTM0-DEADTIME"
                offset="0x68"
                size="4">
         <field description="Deadtime Value" format="hex0x" id="FTM0@FTM0-DEADTIME@DTVAL"
                offset="[5:0]"/>
         <field description="Deadtime Prescaler Value" format="enum" enum="d1e34335"
                id="FTM0@FTM0-DEADTIME@DTPS"
                offset="[7:6]"/>
         <field description="Extended Deadtime Value" format="hex0x"
                id="FTM0@FTM0-DEADTIME@DTVALEX"
                offset="[19:16]"/>
      </register>
      <register description="FTM External Trigger" format="hex0x" id="FTM0@FTM0-EXTTRIG"
                offset="0x6c"
                size="4">
         <field description="Channel 2 Trigger Enable" format="enum" enum="d1e34439"
                id="FTM0@FTM0-EXTTRIG@CH2TRIG"
                offset="[0]"/>
         <field description="Channel 3 Trigger Enable" format="enum" enum="d1e34485"
                id="FTM0@FTM0-EXTTRIG@CH3TRIG"
                offset="[1]"/>
         <field description="Channel 4 Trigger Enable" format="enum" enum="d1e34531"
                id="FTM0@FTM0-EXTTRIG@CH4TRIG"
                offset="[2]"/>
         <field description="Channel 5 Trigger Enable" format="enum" enum="d1e34577"
                id="FTM0@FTM0-EXTTRIG@CH5TRIG"
                offset="[3]"/>
         <field description="Channel 0 Trigger Enable" format="enum" enum="d1e34623"
                id="FTM0@FTM0-EXTTRIG@CH0TRIG"
                offset="[4]"/>
         <field description="Channel 1 Trigger Enable" format="enum" enum="d1e34670"
                id="FTM0@FTM0-EXTTRIG@CH1TRIG"
                offset="[5]"/>
         <field description="Initialization Trigger Enable" format="enum" enum="d1e34716"
                id="FTM0@FTM0-EXTTRIG@INITTRIGEN"
                offset="[6]"/>
         <field description="Channel Trigger Flag" format="enum" enum="d1e34762"
                id="FTM0@FTM0-EXTTRIG@TRIGF"
                offset="[7]"/>
         <field description="Channel 6 Trigger Enable" format="enum" enum="d1e34808"
                id="FTM0@FTM0-EXTTRIG@CH6TRIG"
                offset="[8]"/>
         <field description="Channel 7 Trigger Enable" format="enum" enum="d1e34854"
                id="FTM0@FTM0-EXTTRIG@CH7TRIG"
                offset="[9]"/>
      </register>
      <register description="Channels Polarity" format="hex0x" id="FTM0@FTM0-POL" offset="0x70"
                size="4">
         <field description="Channel 0 Polarity" format="enum" enum="d1e34928"
                id="FTM0@FTM0-POL@POL0"
                offset="[0]"/>
         <field description="Channel 1 Polarity" format="enum" enum="d1e34974"
                id="FTM0@FTM0-POL@POL1"
                offset="[1]"/>
         <field description="Channel 2 Polarity" format="enum" enum="d1e35020"
                id="FTM0@FTM0-POL@POL2"
                offset="[2]"/>
         <field description="Channel 3 Polarity" format="enum" enum="d1e35066"
                id="FTM0@FTM0-POL@POL3"
                offset="[3]"/>
         <field description="Channel 4 Polarity" format="enum" enum="d1e35112"
                id="FTM0@FTM0-POL@POL4"
                offset="[4]"/>
         <field description="Channel 5 Polarity" format="enum" enum="d1e35159"
                id="FTM0@FTM0-POL@POL5"
                offset="[5]"/>
         <field description="Channel 6 Polarity" format="enum" enum="d1e35205"
                id="FTM0@FTM0-POL@POL6"
                offset="[6]"/>
         <field description="Channel 7 Polarity" format="enum" enum="d1e35251"
                id="FTM0@FTM0-POL@POL7"
                offset="[7]"/>
      </register>
      <register description="Fault Mode Status" format="hex0x" id="FTM0@FTM0-FMS" offset="0x74"
                size="4">
         <field description="Fault Detection Flag 0" format="enum" enum="d1e35325"
                id="FTM0@FTM0-FMS@FAULTF0"
                offset="[0]"/>
         <field description="Fault Detection Flag 1" format="enum" enum="d1e35371"
                id="FTM0@FTM0-FMS@FAULTF1"
                offset="[1]"/>
         <field description="Fault Detection Flag 2" format="enum" enum="d1e35417"
                id="FTM0@FTM0-FMS@FAULTF2"
                offset="[2]"/>
         <field description="Fault Detection Flag 3" format="enum" enum="d1e35463"
                id="FTM0@FTM0-FMS@FAULTF3"
                offset="[3]"/>
         <field description="Fault Inputs" format="enum" enum="d1e35509"
                id="FTM0@FTM0-FMS@FAULTIN"
                offset="[5]"/>
         <field description="Write Protection Enable" format="enum" enum="d1e35556"
                id="FTM0@FTM0-FMS@WPEN"
                offset="[6]"/>
         <field description="Fault Detection Flag" format="enum" enum="d1e35602"
                id="FTM0@FTM0-FMS@FAULTF"
                offset="[7]"/>
      </register>
      <register description="Input Capture Filter Control" format="hex0x" id="FTM0@FTM0-FILTER"
                offset="0x78"
                size="4">
         <field description="Channel 0 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH0FVAL"
                offset="[3:0]"/>
         <field description="Channel 1 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH1FVAL"
                offset="[7:4]"/>
         <field description="Channel 2 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH2FVAL"
                offset="[11:8]"/>
         <field description="Channel 3 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH3FVAL"
                offset="[15:12]"/>
      </register>
      <register description="Fault Control" format="hex0x" id="FTM0@FTM0-FLTCTRL" offset="0x7c"
                size="4">
         <field description="Fault Input 0 Enable" format="enum" enum="d1e35777"
                id="FTM0@FTM0-FLTCTRL@FAULT0EN"
                offset="[0]"/>
         <field description="Fault Input 1 Enable" format="enum" enum="d1e35823"
                id="FTM0@FTM0-FLTCTRL@FAULT1EN"
                offset="[1]"/>
         <field description="Fault Input 2 Enable" format="enum" enum="d1e35869"
                id="FTM0@FTM0-FLTCTRL@FAULT2EN"
                offset="[2]"/>
         <field description="Fault Input 3 Enable" format="enum" enum="d1e35915"
                id="FTM0@FTM0-FLTCTRL@FAULT3EN"
                offset="[3]"/>
         <field description="Fault Input 0 Filter Enable" format="enum" enum="d1e35961"
                id="FTM0@FTM0-FLTCTRL@FFLTR0EN"
                offset="[4]"/>
         <field description="Fault Input 1 Filter Enable" format="enum" enum="d1e36008"
                id="FTM0@FTM0-FLTCTRL@FFLTR1EN"
                offset="[5]"/>
         <field description="Fault Input 2 Filter Enable" format="enum" enum="d1e36054"
                id="FTM0@FTM0-FLTCTRL@FFLTR2EN"
                offset="[6]"/>
         <field description="Fault Input 3 Filter Enable" format="enum" enum="d1e36100"
                id="FTM0@FTM0-FLTCTRL@FFLTR3EN"
                offset="[7]"/>
         <field description="Fault Input Filter" format="hex0x" id="FTM0@FTM0-FLTCTRL@FFVAL"
                offset="[11:8]"/>
         <field description="Fault output state" format="enum" enum="d1e36164"
                id="FTM0@FTM0-FLTCTRL@FSTATE"
                offset="[15]"/>
      </register>
      <register description="Quadrature Decoder Control And Status" format="hex0x"
                id="FTM0@FTM0-QDCTRL"
                offset="0x80"
                size="4">
         <field description="Quadrature Decoder Mode Enable" format="enum" enum="d1e36238"
                id="FTM0@FTM0-QDCTRL@QUADEN"
                offset="[0]"/>
         <field description="Timer Overflow Direction In Quadrature Decoder Mode" format="enum"
                enum="d1e36284"
                id="FTM0@FTM0-QDCTRL@TOFDIR"
                offset="[1]"/>
         <field description="FTM Counter Direction In Quadrature Decoder Mode" format="enum"
                enum="d1e36330"
                id="FTM0@FTM0-QDCTRL@QUADIR"
                offset="[2]"/>
         <field description="Quadrature Decoder Mode" format="enum" enum="d1e36376"
                id="FTM0@FTM0-QDCTRL@QUADMODE"
                offset="[3]"/>
         <field description="Phase B Input Polarity" format="enum" enum="d1e36422"
                id="FTM0@FTM0-QDCTRL@PHBPOL"
                offset="[4]"/>
         <field description="Phase A Input Polarity" format="enum" enum="d1e36469"
                id="FTM0@FTM0-QDCTRL@PHAPOL"
                offset="[5]"/>
         <field description="Phase B Input Filter Enable" format="enum" enum="d1e36515"
                id="FTM0@FTM0-QDCTRL@PHBFLTREN"
                offset="[6]"/>
         <field description="Phase A Input Filter Enable" format="enum" enum="d1e36561"
                id="FTM0@FTM0-QDCTRL@PHAFLTREN"
                offset="[7]"/>
      </register>
      <register description="Configuration" format="hex0x" id="FTM0@FTM0-CONF" offset="0x84"
                size="4">
         <field description="Load Frequency" format="hex0x" id="FTM0@FTM0-CONF@LDFQ"
                offset="[4:0]"/>
         <field description="Debug Mode" format="hex0x" id="FTM0@FTM0-CONF@BDMMODE"
                offset="[7:6]"/>
         <field description="Global Time Base Enable" format="enum" enum="d1e36671"
                id="FTM0@FTM0-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Global Time Base Output" format="enum" enum="d1e36717"
                id="FTM0@FTM0-CONF@GTBEOUT"
                offset="[10]"/>
         <field description="Initialization trigger on Reload Point" format="enum"
                enum="d1e36763"
                id="FTM0@FTM0-CONF@ITRIGR"
                offset="[11]"/>
      </register>
      <register description="FTM Fault Input Polarity" format="hex0x" id="FTM0@FTM0-FLTPOL"
                offset="0x88"
                size="4">
         <field description="Fault Input 0 Polarity" format="enum" enum="d1e36837"
                id="FTM0@FTM0-FLTPOL@FLT0POL"
                offset="[0]"/>
         <field description="Fault Input 1 Polarity" format="enum" enum="d1e36883"
                id="FTM0@FTM0-FLTPOL@FLT1POL"
                offset="[1]"/>
         <field description="Fault Input 2 Polarity" format="enum" enum="d1e36929"
                id="FTM0@FTM0-FLTPOL@FLT2POL"
                offset="[2]"/>
         <field description="Fault Input 3 Polarity" format="enum" enum="d1e36975"
                id="FTM0@FTM0-FLTPOL@FLT3POL"
                offset="[3]"/>
      </register>
      <register description="Synchronization Configuration" format="hex0x"
                id="FTM0@FTM0-SYNCONF"
                offset="0x8c"
                size="4">
         <field description="Hardware Trigger Mode" format="enum" enum="d1e37049"
                id="FTM0@FTM0-SYNCONF@HWTRIGMODE"
                offset="[0]"/>
         <field description="CNTIN Register Synchronization" format="enum" enum="d1e37095"
                id="FTM0@FTM0-SYNCONF@CNTINC"
                offset="[2]"/>
         <field description="INVCTRL Register Synchronization" format="enum" enum="d1e37141"
                id="FTM0@FTM0-SYNCONF@INVC"
                offset="[4]"/>
         <field description="SWOCTRL Register Synchronization" format="enum" enum="d1e37187"
                id="FTM0@FTM0-SYNCONF@SWOC"
                offset="[5]"/>
         <field description="Synchronization Mode" format="enum" enum="d1e37233"
                id="FTM0@FTM0-SYNCONF@SYNCMODE"
                offset="[7]"/>
         <field description="FTM counter synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37280"
                id="FTM0@FTM0-SYNCONF@SWRSTCNT"
                offset="[8]"/>
         <field description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37326"
                id="FTM0@FTM0-SYNCONF@SWWRBUF"
                offset="[9]"/>
         <field description="Output mask synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37372"
                id="FTM0@FTM0-SYNCONF@SWOM"
                offset="[10]"/>
         <field description="Inverting control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37418"
                id="FTM0@FTM0-SYNCONF@SWINVC"
                offset="[11]"/>
         <field description="Software output control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37464"
                id="FTM0@FTM0-SYNCONF@SWSOC"
                offset="[12]"/>
         <field description="FTM counter synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37510"
                id="FTM0@FTM0-SYNCONF@HWRSTCNT"
                offset="[16]"/>
         <field description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37557"
                id="FTM0@FTM0-SYNCONF@HWWRBUF"
                offset="[17]"/>
         <field description="Output mask synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37603"
                id="FTM0@FTM0-SYNCONF@HWOM"
                offset="[18]"/>
         <field description="Inverting control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37649"
                id="FTM0@FTM0-SYNCONF@HWINVC"
                offset="[19]"/>
         <field description="Software output control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37695"
                id="FTM0@FTM0-SYNCONF@HWSOC"
                offset="[20]"/>
      </register>
      <register description="FTM Inverting Control" format="hex0x" id="FTM0@FTM0-INVCTRL"
                offset="0x90"
                size="4">
         <field description="Pair Channels 0 Inverting Enable" format="enum" enum="d1e37769"
                id="FTM0@FTM0-INVCTRL@INV0EN"
                offset="[0]"/>
         <field description="Pair Channels 1 Inverting Enable" format="enum" enum="d1e37815"
                id="FTM0@FTM0-INVCTRL@INV1EN"
                offset="[1]"/>
         <field description="Pair Channels 2 Inverting Enable" format="enum" enum="d1e37861"
                id="FTM0@FTM0-INVCTRL@INV2EN"
                offset="[2]"/>
         <field description="Pair Channels 3 Inverting Enable" format="enum" enum="d1e37907"
                id="FTM0@FTM0-INVCTRL@INV3EN"
                offset="[3]"/>
      </register>
      <register description="FTM Software Output Control" format="hex0x" id="FTM0@FTM0-SWOCTRL"
                offset="0x94"
                size="4">
         <field description="Channel 0 Software Output Control Enable" format="enum"
                enum="d1e37982"
                id="FTM0@FTM0-SWOCTRL@CH0OC"
                offset="[0]"/>
         <field description="Channel 1 Software Output Control Enable" format="enum"
                enum="d1e38028"
                id="FTM0@FTM0-SWOCTRL@CH1OC"
                offset="[1]"/>
         <field description="Channel 2 Software Output Control Enable" format="enum"
                enum="d1e38074"
                id="FTM0@FTM0-SWOCTRL@CH2OC"
                offset="[2]"/>
         <field description="Channel 3 Software Output Control Enable" format="enum"
                enum="d1e38120"
                id="FTM0@FTM0-SWOCTRL@CH3OC"
                offset="[3]"/>
         <field description="Channel 4 Software Output Control Enable" format="enum"
                enum="d1e38166"
                id="FTM0@FTM0-SWOCTRL@CH4OC"
                offset="[4]"/>
         <field description="Channel 5 Software Output Control Enable" format="enum"
                enum="d1e38213"
                id="FTM0@FTM0-SWOCTRL@CH5OC"
                offset="[5]"/>
         <field description="Channel 6 Software Output Control Enable" format="enum"
                enum="d1e38259"
                id="FTM0@FTM0-SWOCTRL@CH6OC"
                offset="[6]"/>
         <field description="Channel 7 Software Output Control Enable" format="enum"
                enum="d1e38305"
                id="FTM0@FTM0-SWOCTRL@CH7OC"
                offset="[7]"/>
         <field description="Channel 0 Software Output Control Value" format="enum"
                enum="d1e38351"
                id="FTM0@FTM0-SWOCTRL@CH0OCV"
                offset="[8]"/>
         <field description="Channel 1 Software Output Control Value" format="enum"
                enum="d1e38397"
                id="FTM0@FTM0-SWOCTRL@CH1OCV"
                offset="[9]"/>
         <field description="Channel 2 Software Output Control Value" format="enum"
                enum="d1e38443"
                id="FTM0@FTM0-SWOCTRL@CH2OCV"
                offset="[10]"/>
         <field description="Channel 3 Software Output Control Value" format="enum"
                enum="d1e38490"
                id="FTM0@FTM0-SWOCTRL@CH3OCV"
                offset="[11]"/>
         <field description="Channel 4 Software Output Control Value" format="enum"
                enum="d1e38536"
                id="FTM0@FTM0-SWOCTRL@CH4OCV"
                offset="[12]"/>
         <field description="Channel 5 Software Output Control Value" format="enum"
                enum="d1e38582"
                id="FTM0@FTM0-SWOCTRL@CH5OCV"
                offset="[13]"/>
         <field description="Channel 6 Software Output Control Value" format="enum"
                enum="d1e38628"
                id="FTM0@FTM0-SWOCTRL@CH6OCV"
                offset="[14]"/>
         <field description="Channel 7 Software Output Control Value" format="enum"
                enum="d1e38674"
                id="FTM0@FTM0-SWOCTRL@CH7OCV"
                offset="[15]"/>
      </register>
      <register description="FTM PWM Load" format="hex0x" id="FTM0@FTM0-PWMLOAD" offset="0x98"
                size="4">
         <field description="Channel 0 Select" format="enum" enum="d1e38748"
                id="FTM0@FTM0-PWMLOAD@CH0SEL"
                offset="[0]"/>
         <field description="Channel 1 Select" format="enum" enum="d1e38794"
                id="FTM0@FTM0-PWMLOAD@CH1SEL"
                offset="[1]"/>
         <field description="Channel 2 Select" format="enum" enum="d1e38840"
                id="FTM0@FTM0-PWMLOAD@CH2SEL"
                offset="[2]"/>
         <field description="Channel 3 Select" format="enum" enum="d1e38886"
                id="FTM0@FTM0-PWMLOAD@CH3SEL"
                offset="[3]"/>
         <field description="Channel 4 Select" format="enum" enum="d1e38932"
                id="FTM0@FTM0-PWMLOAD@CH4SEL"
                offset="[4]"/>
         <field description="Channel 5 Select" format="enum" enum="d1e38979"
                id="FTM0@FTM0-PWMLOAD@CH5SEL"
                offset="[5]"/>
         <field description="Channel 6 Select" format="enum" enum="d1e39025"
                id="FTM0@FTM0-PWMLOAD@CH6SEL"
                offset="[6]"/>
         <field description="Channel 7 Select" format="enum" enum="d1e39071"
                id="FTM0@FTM0-PWMLOAD@CH7SEL"
                offset="[7]"/>
         <field description="Half Cycle Select" format="enum" enum="d1e39117"
                id="FTM0@FTM0-PWMLOAD@HCSEL"
                offset="[8]"/>
         <field description="Load Enable" format="enum" enum="d1e39163"
                id="FTM0@FTM0-PWMLOAD@LDOK"
                offset="[9]"/>
         <field description="Global Load Enable" format="enum" enum="d1e39209"
                id="FTM0@FTM0-PWMLOAD@GLEN"
                offset="[10]"/>
         <field description="Global Load OK" format="enum" enum="d1e39256"
                id="FTM0@FTM0-PWMLOAD@GLDOK"
                offset="[11]"/>
      </register>
      <register description="Half Cycle Register" format="hex0x" id="FTM0@FTM0-HCR"
                offset="0x9c"
                size="4">
         <field description="Half Cycle Value" format="hex0x" id="FTM0@FTM0-HCR@HCVAL"
                offset="[15:0]"/>
      </register>
      <register description="Mirror of Modulo Value" format="hex0x" id="FTM0@FTM0-MOD-MIRROR"
                offset="0x200"
                size="4">
         <field description="Modulo Fractional Value" format="hex0x"
                id="FTM0@FTM0-MOD-MIRROR@FRACMOD"
                offset="[15:11]"/>
         <field description="Mirror of the Modulo Integer Value" format="hex0x"
                id="FTM0@FTM0-MOD-MIRROR@MOD"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR"
                offset="0x204"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR"
                offset="0x208"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR"
                offset="0x20c"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR"
                offset="0x210"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR"
                offset="0x214"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR"
                offset="0x218"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR"
                offset="0x21c"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR"
                offset="0x220"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="FlexTimer Module" id="FTM2" size="0x224">
      <register description="Status And Control" format="hex0x" id="FTM0@FTM0-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e29648"
                id="FTM0@FTM0-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Source Selection" format="enum" enum="d1e29767"
                id="FTM0@FTM0-SC@CLKS"
                offset="[4:3]"/>
         <field description="Center-Aligned PWM Select" format="enum" enum="d1e29837"
                id="FTM0@FTM0-SC@CPWMS"
                offset="[5]"/>
         <field description="Reload Interrupt Enable" format="enum" enum="d1e29883"
                id="FTM0@FTM0-SC@RIE"
                offset="[6]"/>
         <field description="Reload Flag" format="enum" enum="d1e29929" id="FTM0@FTM0-SC@RF"
                offset="[7]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e29976"
                id="FTM0@FTM0-SC@TOIE"
                offset="[8]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e30022"
                id="FTM0@FTM0-SC@TOF"
                offset="[9]"/>
         <field description="Channel 0 PWM enable bit" format="enum" enum="d1e30068"
                id="FTM0@FTM0-SC@PWMEN0"
                offset="[16]"/>
         <field description="Channel 1 PWM enable bit" format="enum" enum="d1e30114"
                id="FTM0@FTM0-SC@PWMEN1"
                offset="[17]"/>
         <field description="Channel 2 PWM enable bit" format="enum" enum="d1e30160"
                id="FTM0@FTM0-SC@PWMEN2"
                offset="[18]"/>
         <field description="Channel 3 PWM enable bit" format="enum" enum="d1e30206"
                id="FTM0@FTM0-SC@PWMEN3"
                offset="[19]"/>
         <field description="Channel 4 PWM enable bit" format="enum" enum="d1e30253"
                id="FTM0@FTM0-SC@PWMEN4"
                offset="[20]"/>
         <field description="Channel 5 PWM enable bit" format="enum" enum="d1e30299"
                id="FTM0@FTM0-SC@PWMEN5"
                offset="[21]"/>
         <field description="Channel 6 PWM enable bit" format="enum" enum="d1e30345"
                id="FTM0@FTM0-SC@PWMEN6"
                offset="[22]"/>
         <field description="Channel 7 PWM enable bit" format="enum" enum="d1e30391"
                id="FTM0@FTM0-SC@PWMEN7"
                offset="[23]"/>
         <field description="Filter Prescaler" format="enum" enum="d1e30437"
                id="FTM0@FTM0-SC@FLTPS"
                offset="[27:24]"/>
      </register>
      <register description="Counter" format="hex0x" id="FTM0@FTM0-CNT" offset="0x4" size="4">
         <field description="Counter Value" format="hex0x" id="FTM0@FTM0-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="FTM0@FTM0-MOD" offset="0x8" size="4">
         <field description="Modulo Value" format="hex0x" id="FTM0@FTM0-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C0SC"
                offset="0xc"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C0SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C0SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C0SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C0SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C0SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C0SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C1SC"
                offset="0x14"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C1SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C1SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C1SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C1SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C1SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C1SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C2SC"
                offset="0x1c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C2SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C2SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C2SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C2SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C2SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C2SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C2SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C2SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C3SC"
                offset="0x24"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C3SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C3SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C3SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C3SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C3SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C3SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C3SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C3SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C4SC"
                offset="0x2c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C4SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C4SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C4SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C4SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C4SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C4SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C4SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C4SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C5SC"
                offset="0x34"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C5SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C5SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C5SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C5SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C5SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C5SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C5SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C5SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C6SC"
                offset="0x3c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C6SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C6SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C6SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C6SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C6SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C6SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C6SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C6SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C7SC"
                offset="0x44"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e30782" id="FTM0@FTM0-C7SC@DMA"
                offset="[0]"/>
         <field description="FTM counter reset by the selected input capture event."
                format="enum"
                enum="d1e30828"
                id="FTM0@FTM0-C7SC@ICRST"
                offset="[1]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C7SC@ELSA"
                offset="[2]"/>
         <field description="Channel (n) Edge or Level Select" format="hex0x"
                id="FTM0@FTM0-C7SC@ELSB"
                offset="[3]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSA"
                offset="[4]"/>
         <field description="Channel (n) Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSB"
                offset="[5]"/>
         <field description="Channel (n) Interrupt Enable" format="enum" enum="d1e30947"
                id="FTM0@FTM0-C7SC@CHIE"
                offset="[6]"/>
         <field description="Channel (n) Flag" format="enum" enum="d1e30993"
                id="FTM0@FTM0-C7SC@CHF"
                offset="[7]"/>
         <field description="Trigger mode control" format="enum" enum="d1e31039"
                id="FTM0@FTM0-C7SC@TRIGMODE"
                offset="[8]"/>
         <field description="Channel (n) Input State" format="enum" enum="d1e31085"
                id="FTM0@FTM0-C7SC@CHIS"
                offset="[9]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C2V" offset="0x20"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C2V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C3V" offset="0x28"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C3V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C4V" offset="0x30"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C4V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C5V" offset="0x38"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C5V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C6V" offset="0x40"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C6V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C7V" offset="0x48"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C7V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Counter Initial Value" format="hex0x" id="FTM0@FTM0-CNTIN"
                offset="0x4c"
                size="4">
         <field description="Initial Value Of The FTM Counter" format="hex0x"
                id="FTM0@FTM0-CNTIN@INIT"
                offset="[15:0]"/>
      </register>
      <register description="Capture And Compare Status" format="hex0x" id="FTM0@FTM0-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e31264"
                id="FTM0@FTM0-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e31313"
                id="FTM0@FTM0-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e31362"
                id="FTM0@FTM0-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e31411"
                id="FTM0@FTM0-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e31460"
                id="FTM0@FTM0-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e31510"
                id="FTM0@FTM0-STATUS@CH5F"
                offset="[5]"/>
         <field description="Channel 6 Flag" format="enum" enum="d1e31559"
                id="FTM0@FTM0-STATUS@CH6F"
                offset="[6]"/>
         <field description="Channel 7 Flag" format="enum" enum="d1e31608"
                id="FTM0@FTM0-STATUS@CH7F"
                offset="[7]"/>
      </register>
      <register description="Features Mode Selection" format="hex0x" id="FTM0@FTM0-MODE"
                offset="0x54"
                size="4">
         <field description="FTM Enable" format="enum" enum="d1e31682"
                id="FTM0@FTM0-MODE@FTMEN"
                offset="[0]"/>
         <field description="Initialize The Channels Output" format="hex0x"
                id="FTM0@FTM0-MODE@INIT"
                offset="[1]"/>
         <field description="Write Protection Disable" format="enum" enum="d1e31746"
                id="FTM0@FTM0-MODE@WPDIS"
                offset="[2]"/>
         <field description="PWM Synchronization Mode" format="enum" enum="d1e31792"
                id="FTM0@FTM0-MODE@PWMSYNC"
                offset="[3]"/>
         <field description="Capture Test Mode Enable" format="enum" enum="d1e31838"
                id="FTM0@FTM0-MODE@CAPTEST"
                offset="[4]"/>
         <field description="Fault Control Mode" format="enum" enum="d1e31885"
                id="FTM0@FTM0-MODE@FAULTM"
                offset="[6:5]"/>
         <field description="Fault Interrupt Enable" format="enum" enum="d1e31955"
                id="FTM0@FTM0-MODE@FAULTIE"
                offset="[7]"/>
      </register>
      <register description="Synchronization" format="hex0x" id="FTM0@FTM0-SYNC" offset="0x58"
                size="4">
         <field description="Minimum Loading Point Enable" format="enum" enum="d1e32029"
                id="FTM0@FTM0-SYNC@CNTMIN"
                offset="[0]"/>
         <field description="Maximum Loading Point Enable" format="enum" enum="d1e32075"
                id="FTM0@FTM0-SYNC@CNTMAX"
                offset="[1]"/>
         <field description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                format="enum"
                enum="d1e32121"
                id="FTM0@FTM0-SYNC@REINIT"
                offset="[2]"/>
         <field description="Output Mask Synchronization" format="enum" enum="d1e32167"
                id="FTM0@FTM0-SYNC@SYNCHOM"
                offset="[3]"/>
         <field description="PWM Synchronization Hardware Trigger 0" format="enum"
                enum="d1e32213"
                id="FTM0@FTM0-SYNC@TRIG0"
                offset="[4]"/>
         <field description="PWM Synchronization Hardware Trigger 1" format="enum"
                enum="d1e32260"
                id="FTM0@FTM0-SYNC@TRIG1"
                offset="[5]"/>
         <field description="PWM Synchronization Hardware Trigger 2" format="enum"
                enum="d1e32306"
                id="FTM0@FTM0-SYNC@TRIG2"
                offset="[6]"/>
         <field description="PWM Synchronization Software Trigger" format="enum"
                enum="d1e32352"
                id="FTM0@FTM0-SYNC@SWSYNC"
                offset="[7]"/>
      </register>
      <register description="Initial State For Channels Output" format="hex0x"
                id="FTM0@FTM0-OUTINIT"
                offset="0x5c"
                size="4">
         <field description="Channel 0 Output Initialization Value" format="enum"
                enum="d1e32426"
                id="FTM0@FTM0-OUTINIT@CH0OI"
                offset="[0]"/>
         <field description="Channel 1 Output Initialization Value" format="enum"
                enum="d1e32472"
                id="FTM0@FTM0-OUTINIT@CH1OI"
                offset="[1]"/>
         <field description="Channel 2 Output Initialization Value" format="enum"
                enum="d1e32518"
                id="FTM0@FTM0-OUTINIT@CH2OI"
                offset="[2]"/>
         <field description="Channel 3 Output Initialization Value" format="enum"
                enum="d1e32564"
                id="FTM0@FTM0-OUTINIT@CH3OI"
                offset="[3]"/>
         <field description="Channel 4 Output Initialization Value" format="enum"
                enum="d1e32610"
                id="FTM0@FTM0-OUTINIT@CH4OI"
                offset="[4]"/>
         <field description="Channel 5 Output Initialization Value" format="enum"
                enum="d1e32657"
                id="FTM0@FTM0-OUTINIT@CH5OI"
                offset="[5]"/>
         <field description="Channel 6 Output Initialization Value" format="enum"
                enum="d1e32703"
                id="FTM0@FTM0-OUTINIT@CH6OI"
                offset="[6]"/>
         <field description="Channel 7 Output Initialization Value" format="enum"
                enum="d1e32749"
                id="FTM0@FTM0-OUTINIT@CH7OI"
                offset="[7]"/>
      </register>
      <register description="Output Mask" format="hex0x" id="FTM0@FTM0-OUTMASK" offset="0x60"
                size="4">
         <field description="Channel 0 Output Mask" format="enum" enum="d1e32823"
                id="FTM0@FTM0-OUTMASK@CH0OM"
                offset="[0]"/>
         <field description="Channel 1 Output Mask" format="enum" enum="d1e32869"
                id="FTM0@FTM0-OUTMASK@CH1OM"
                offset="[1]"/>
         <field description="Channel 2 Output Mask" format="enum" enum="d1e32915"
                id="FTM0@FTM0-OUTMASK@CH2OM"
                offset="[2]"/>
         <field description="Channel 3 Output Mask" format="enum" enum="d1e32961"
                id="FTM0@FTM0-OUTMASK@CH3OM"
                offset="[3]"/>
         <field description="Channel 4 Output Mask" format="enum" enum="d1e33007"
                id="FTM0@FTM0-OUTMASK@CH4OM"
                offset="[4]"/>
         <field description="Channel 5 Output Mask" format="enum" enum="d1e33054"
                id="FTM0@FTM0-OUTMASK@CH5OM"
                offset="[5]"/>
         <field description="Channel 6 Output Mask" format="enum" enum="d1e33100"
                id="FTM0@FTM0-OUTMASK@CH6OM"
                offset="[6]"/>
         <field description="Channel 7 Output Mask" format="enum" enum="d1e33146"
                id="FTM0@FTM0-OUTMASK@CH7OM"
                offset="[7]"/>
      </register>
      <register description="Function For Linked Channels" format="hex0x"
                id="FTM0@FTM0-COMBINE"
                offset="0x64"
                size="4">
         <field description="Combine Channels For n = 0" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE0"
                offset="[0]"/>
         <field description="Complement Of Channel (n) For n = 0" format="enum" enum="d1e33239"
                id="FTM0@FTM0-COMBINE@COMP0"
                offset="[1]"/>
         <field description="Dual Edge Capture Mode Enable For n = 0" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN0"
                offset="[2]"/>
         <field description="Dual Edge Capture Mode Captures For n = 0" format="enum"
                enum="d1e33303"
                id="FTM0@FTM0-COMBINE@DECAP0"
                offset="[3]"/>
         <field description="Deadtime Enable For n = 0" format="enum" enum="d1e33349"
                id="FTM0@FTM0-COMBINE@DTEN0"
                offset="[4]"/>
         <field description="Synchronization Enable For n = 0" format="enum" enum="d1e33396"
                id="FTM0@FTM0-COMBINE@SYNCEN0"
                offset="[5]"/>
         <field description="Fault Control Enable For n = 0" format="enum" enum="d1e33442"
                id="FTM0@FTM0-COMBINE@FAULTEN0"
                offset="[6]"/>
         <field description="Combine Channels For n = 2" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE1"
                offset="[8]"/>
         <field description="Complement Of Channel (n) For n = 2" format="enum" enum="d1e33506"
                id="FTM0@FTM0-COMBINE@COMP1"
                offset="[9]"/>
         <field description="Dual Edge Capture Mode Enable For n = 2" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN1"
                offset="[10]"/>
         <field description="Dual Edge Capture Mode Captures For n = 2" format="enum"
                enum="d1e33570"
                id="FTM0@FTM0-COMBINE@DECAP1"
                offset="[11]"/>
         <field description="Deadtime Enable For n = 2" format="enum" enum="d1e33617"
                id="FTM0@FTM0-COMBINE@DTEN1"
                offset="[12]"/>
         <field description="Synchronization Enable For n = 2" format="enum" enum="d1e33663"
                id="FTM0@FTM0-COMBINE@SYNCEN1"
                offset="[13]"/>
         <field description="Fault Control Enable For n = 2" format="enum" enum="d1e33709"
                id="FTM0@FTM0-COMBINE@FAULTEN1"
                offset="[14]"/>
         <field description="Combine Channels For n = 4" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE2"
                offset="[16]"/>
         <field description="Complement Of Channel (n) For n = 4" format="enum" enum="d1e33773"
                id="FTM0@FTM0-COMBINE@COMP2"
                offset="[17]"/>
         <field description="Dual Edge Capture Mode Enable For n = 4" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN2"
                offset="[18]"/>
         <field description="Dual Edge Capture Mode Captures For n = 4" format="enum"
                enum="d1e33838"
                id="FTM0@FTM0-COMBINE@DECAP2"
                offset="[19]"/>
         <field description="Deadtime Enable For n = 4" format="enum" enum="d1e33884"
                id="FTM0@FTM0-COMBINE@DTEN2"
                offset="[20]"/>
         <field description="Synchronization Enable For n = 4" format="enum" enum="d1e33930"
                id="FTM0@FTM0-COMBINE@SYNCEN2"
                offset="[21]"/>
         <field description="Fault Control Enable For n = 4" format="enum" enum="d1e33976"
                id="FTM0@FTM0-COMBINE@FAULTEN2"
                offset="[22]"/>
         <field description="Combine Channels For n = 6" format="hex0x"
                id="FTM0@FTM0-COMBINE@COMBINE3"
                offset="[24]"/>
         <field description="Complement Of Channel (n) for n = 6" format="enum" enum="d1e34040"
                id="FTM0@FTM0-COMBINE@COMP3"
                offset="[25]"/>
         <field description="Dual Edge Capture Mode Enable For n = 6" format="hex0x"
                id="FTM0@FTM0-COMBINE@DECAPEN3"
                offset="[26]"/>
         <field description="Dual Edge Capture Mode Captures For n = 6" format="enum"
                enum="d1e34105"
                id="FTM0@FTM0-COMBINE@DECAP3"
                offset="[27]"/>
         <field description="Deadtime Enable For n = 6" format="enum" enum="d1e34151"
                id="FTM0@FTM0-COMBINE@DTEN3"
                offset="[28]"/>
         <field description="Synchronization Enable For n = 6" format="enum" enum="d1e34197"
                id="FTM0@FTM0-COMBINE@SYNCEN3"
                offset="[29]"/>
         <field description="Fault Control Enable For n = 6" format="enum" enum="d1e34243"
                id="FTM0@FTM0-COMBINE@FAULTEN3"
                offset="[30]"/>
      </register>
      <register description="Deadtime Configuration" format="hex0x" id="FTM0@FTM0-DEADTIME"
                offset="0x68"
                size="4">
         <field description="Deadtime Value" format="hex0x" id="FTM0@FTM0-DEADTIME@DTVAL"
                offset="[5:0]"/>
         <field description="Deadtime Prescaler Value" format="enum" enum="d1e34335"
                id="FTM0@FTM0-DEADTIME@DTPS"
                offset="[7:6]"/>
         <field description="Extended Deadtime Value" format="hex0x"
                id="FTM0@FTM0-DEADTIME@DTVALEX"
                offset="[19:16]"/>
      </register>
      <register description="FTM External Trigger" format="hex0x" id="FTM0@FTM0-EXTTRIG"
                offset="0x6c"
                size="4">
         <field description="Channel 2 Trigger Enable" format="enum" enum="d1e34439"
                id="FTM0@FTM0-EXTTRIG@CH2TRIG"
                offset="[0]"/>
         <field description="Channel 3 Trigger Enable" format="enum" enum="d1e34485"
                id="FTM0@FTM0-EXTTRIG@CH3TRIG"
                offset="[1]"/>
         <field description="Channel 4 Trigger Enable" format="enum" enum="d1e34531"
                id="FTM0@FTM0-EXTTRIG@CH4TRIG"
                offset="[2]"/>
         <field description="Channel 5 Trigger Enable" format="enum" enum="d1e34577"
                id="FTM0@FTM0-EXTTRIG@CH5TRIG"
                offset="[3]"/>
         <field description="Channel 0 Trigger Enable" format="enum" enum="d1e34623"
                id="FTM0@FTM0-EXTTRIG@CH0TRIG"
                offset="[4]"/>
         <field description="Channel 1 Trigger Enable" format="enum" enum="d1e34670"
                id="FTM0@FTM0-EXTTRIG@CH1TRIG"
                offset="[5]"/>
         <field description="Initialization Trigger Enable" format="enum" enum="d1e34716"
                id="FTM0@FTM0-EXTTRIG@INITTRIGEN"
                offset="[6]"/>
         <field description="Channel Trigger Flag" format="enum" enum="d1e34762"
                id="FTM0@FTM0-EXTTRIG@TRIGF"
                offset="[7]"/>
         <field description="Channel 6 Trigger Enable" format="enum" enum="d1e34808"
                id="FTM0@FTM0-EXTTRIG@CH6TRIG"
                offset="[8]"/>
         <field description="Channel 7 Trigger Enable" format="enum" enum="d1e34854"
                id="FTM0@FTM0-EXTTRIG@CH7TRIG"
                offset="[9]"/>
      </register>
      <register description="Channels Polarity" format="hex0x" id="FTM0@FTM0-POL" offset="0x70"
                size="4">
         <field description="Channel 0 Polarity" format="enum" enum="d1e34928"
                id="FTM0@FTM0-POL@POL0"
                offset="[0]"/>
         <field description="Channel 1 Polarity" format="enum" enum="d1e34974"
                id="FTM0@FTM0-POL@POL1"
                offset="[1]"/>
         <field description="Channel 2 Polarity" format="enum" enum="d1e35020"
                id="FTM0@FTM0-POL@POL2"
                offset="[2]"/>
         <field description="Channel 3 Polarity" format="enum" enum="d1e35066"
                id="FTM0@FTM0-POL@POL3"
                offset="[3]"/>
         <field description="Channel 4 Polarity" format="enum" enum="d1e35112"
                id="FTM0@FTM0-POL@POL4"
                offset="[4]"/>
         <field description="Channel 5 Polarity" format="enum" enum="d1e35159"
                id="FTM0@FTM0-POL@POL5"
                offset="[5]"/>
         <field description="Channel 6 Polarity" format="enum" enum="d1e35205"
                id="FTM0@FTM0-POL@POL6"
                offset="[6]"/>
         <field description="Channel 7 Polarity" format="enum" enum="d1e35251"
                id="FTM0@FTM0-POL@POL7"
                offset="[7]"/>
      </register>
      <register description="Fault Mode Status" format="hex0x" id="FTM0@FTM0-FMS" offset="0x74"
                size="4">
         <field description="Fault Detection Flag 0" format="enum" enum="d1e35325"
                id="FTM0@FTM0-FMS@FAULTF0"
                offset="[0]"/>
         <field description="Fault Detection Flag 1" format="enum" enum="d1e35371"
                id="FTM0@FTM0-FMS@FAULTF1"
                offset="[1]"/>
         <field description="Fault Detection Flag 2" format="enum" enum="d1e35417"
                id="FTM0@FTM0-FMS@FAULTF2"
                offset="[2]"/>
         <field description="Fault Detection Flag 3" format="enum" enum="d1e35463"
                id="FTM0@FTM0-FMS@FAULTF3"
                offset="[3]"/>
         <field description="Fault Inputs" format="enum" enum="d1e35509"
                id="FTM0@FTM0-FMS@FAULTIN"
                offset="[5]"/>
         <field description="Write Protection Enable" format="enum" enum="d1e35556"
                id="FTM0@FTM0-FMS@WPEN"
                offset="[6]"/>
         <field description="Fault Detection Flag" format="enum" enum="d1e35602"
                id="FTM0@FTM0-FMS@FAULTF"
                offset="[7]"/>
      </register>
      <register description="Input Capture Filter Control" format="hex0x" id="FTM0@FTM0-FILTER"
                offset="0x78"
                size="4">
         <field description="Channel 0 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH0FVAL"
                offset="[3:0]"/>
         <field description="Channel 1 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH1FVAL"
                offset="[7:4]"/>
         <field description="Channel 2 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH2FVAL"
                offset="[11:8]"/>
         <field description="Channel 3 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH3FVAL"
                offset="[15:12]"/>
      </register>
      <register description="Fault Control" format="hex0x" id="FTM0@FTM0-FLTCTRL" offset="0x7c"
                size="4">
         <field description="Fault Input 0 Enable" format="enum" enum="d1e35777"
                id="FTM0@FTM0-FLTCTRL@FAULT0EN"
                offset="[0]"/>
         <field description="Fault Input 1 Enable" format="enum" enum="d1e35823"
                id="FTM0@FTM0-FLTCTRL@FAULT1EN"
                offset="[1]"/>
         <field description="Fault Input 2 Enable" format="enum" enum="d1e35869"
                id="FTM0@FTM0-FLTCTRL@FAULT2EN"
                offset="[2]"/>
         <field description="Fault Input 3 Enable" format="enum" enum="d1e35915"
                id="FTM0@FTM0-FLTCTRL@FAULT3EN"
                offset="[3]"/>
         <field description="Fault Input 0 Filter Enable" format="enum" enum="d1e35961"
                id="FTM0@FTM0-FLTCTRL@FFLTR0EN"
                offset="[4]"/>
         <field description="Fault Input 1 Filter Enable" format="enum" enum="d1e36008"
                id="FTM0@FTM0-FLTCTRL@FFLTR1EN"
                offset="[5]"/>
         <field description="Fault Input 2 Filter Enable" format="enum" enum="d1e36054"
                id="FTM0@FTM0-FLTCTRL@FFLTR2EN"
                offset="[6]"/>
         <field description="Fault Input 3 Filter Enable" format="enum" enum="d1e36100"
                id="FTM0@FTM0-FLTCTRL@FFLTR3EN"
                offset="[7]"/>
         <field description="Fault Input Filter" format="hex0x" id="FTM0@FTM0-FLTCTRL@FFVAL"
                offset="[11:8]"/>
         <field description="Fault output state" format="enum" enum="d1e36164"
                id="FTM0@FTM0-FLTCTRL@FSTATE"
                offset="[15]"/>
      </register>
      <register description="Quadrature Decoder Control And Status" format="hex0x"
                id="FTM0@FTM0-QDCTRL"
                offset="0x80"
                size="4">
         <field description="Quadrature Decoder Mode Enable" format="enum" enum="d1e36238"
                id="FTM0@FTM0-QDCTRL@QUADEN"
                offset="[0]"/>
         <field description="Timer Overflow Direction In Quadrature Decoder Mode" format="enum"
                enum="d1e36284"
                id="FTM0@FTM0-QDCTRL@TOFDIR"
                offset="[1]"/>
         <field description="FTM Counter Direction In Quadrature Decoder Mode" format="enum"
                enum="d1e36330"
                id="FTM0@FTM0-QDCTRL@QUADIR"
                offset="[2]"/>
         <field description="Quadrature Decoder Mode" format="enum" enum="d1e36376"
                id="FTM0@FTM0-QDCTRL@QUADMODE"
                offset="[3]"/>
         <field description="Phase B Input Polarity" format="enum" enum="d1e36422"
                id="FTM0@FTM0-QDCTRL@PHBPOL"
                offset="[4]"/>
         <field description="Phase A Input Polarity" format="enum" enum="d1e36469"
                id="FTM0@FTM0-QDCTRL@PHAPOL"
                offset="[5]"/>
         <field description="Phase B Input Filter Enable" format="enum" enum="d1e36515"
                id="FTM0@FTM0-QDCTRL@PHBFLTREN"
                offset="[6]"/>
         <field description="Phase A Input Filter Enable" format="enum" enum="d1e36561"
                id="FTM0@FTM0-QDCTRL@PHAFLTREN"
                offset="[7]"/>
      </register>
      <register description="Configuration" format="hex0x" id="FTM0@FTM0-CONF" offset="0x84"
                size="4">
         <field description="Load Frequency" format="hex0x" id="FTM0@FTM0-CONF@LDFQ"
                offset="[4:0]"/>
         <field description="Debug Mode" format="hex0x" id="FTM0@FTM0-CONF@BDMMODE"
                offset="[7:6]"/>
         <field description="Global Time Base Enable" format="enum" enum="d1e36671"
                id="FTM0@FTM0-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Global Time Base Output" format="enum" enum="d1e36717"
                id="FTM0@FTM0-CONF@GTBEOUT"
                offset="[10]"/>
         <field description="Initialization trigger on Reload Point" format="enum"
                enum="d1e36763"
                id="FTM0@FTM0-CONF@ITRIGR"
                offset="[11]"/>
      </register>
      <register description="FTM Fault Input Polarity" format="hex0x" id="FTM0@FTM0-FLTPOL"
                offset="0x88"
                size="4">
         <field description="Fault Input 0 Polarity" format="enum" enum="d1e36837"
                id="FTM0@FTM0-FLTPOL@FLT0POL"
                offset="[0]"/>
         <field description="Fault Input 1 Polarity" format="enum" enum="d1e36883"
                id="FTM0@FTM0-FLTPOL@FLT1POL"
                offset="[1]"/>
         <field description="Fault Input 2 Polarity" format="enum" enum="d1e36929"
                id="FTM0@FTM0-FLTPOL@FLT2POL"
                offset="[2]"/>
         <field description="Fault Input 3 Polarity" format="enum" enum="d1e36975"
                id="FTM0@FTM0-FLTPOL@FLT3POL"
                offset="[3]"/>
      </register>
      <register description="Synchronization Configuration" format="hex0x"
                id="FTM0@FTM0-SYNCONF"
                offset="0x8c"
                size="4">
         <field description="Hardware Trigger Mode" format="enum" enum="d1e37049"
                id="FTM0@FTM0-SYNCONF@HWTRIGMODE"
                offset="[0]"/>
         <field description="CNTIN Register Synchronization" format="enum" enum="d1e37095"
                id="FTM0@FTM0-SYNCONF@CNTINC"
                offset="[2]"/>
         <field description="INVCTRL Register Synchronization" format="enum" enum="d1e37141"
                id="FTM0@FTM0-SYNCONF@INVC"
                offset="[4]"/>
         <field description="SWOCTRL Register Synchronization" format="enum" enum="d1e37187"
                id="FTM0@FTM0-SYNCONF@SWOC"
                offset="[5]"/>
         <field description="Synchronization Mode" format="enum" enum="d1e37233"
                id="FTM0@FTM0-SYNCONF@SYNCMODE"
                offset="[7]"/>
         <field description="FTM counter synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37280"
                id="FTM0@FTM0-SYNCONF@SWRSTCNT"
                offset="[8]"/>
         <field description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37326"
                id="FTM0@FTM0-SYNCONF@SWWRBUF"
                offset="[9]"/>
         <field description="Output mask synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37372"
                id="FTM0@FTM0-SYNCONF@SWOM"
                offset="[10]"/>
         <field description="Inverting control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37418"
                id="FTM0@FTM0-SYNCONF@SWINVC"
                offset="[11]"/>
         <field description="Software output control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e37464"
                id="FTM0@FTM0-SYNCONF@SWSOC"
                offset="[12]"/>
         <field description="FTM counter synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37510"
                id="FTM0@FTM0-SYNCONF@HWRSTCNT"
                offset="[16]"/>
         <field description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37557"
                id="FTM0@FTM0-SYNCONF@HWWRBUF"
                offset="[17]"/>
         <field description="Output mask synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37603"
                id="FTM0@FTM0-SYNCONF@HWOM"
                offset="[18]"/>
         <field description="Inverting control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37649"
                id="FTM0@FTM0-SYNCONF@HWINVC"
                offset="[19]"/>
         <field description="Software output control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e37695"
                id="FTM0@FTM0-SYNCONF@HWSOC"
                offset="[20]"/>
      </register>
      <register description="FTM Inverting Control" format="hex0x" id="FTM0@FTM0-INVCTRL"
                offset="0x90"
                size="4">
         <field description="Pair Channels 0 Inverting Enable" format="enum" enum="d1e37769"
                id="FTM0@FTM0-INVCTRL@INV0EN"
                offset="[0]"/>
         <field description="Pair Channels 1 Inverting Enable" format="enum" enum="d1e37815"
                id="FTM0@FTM0-INVCTRL@INV1EN"
                offset="[1]"/>
         <field description="Pair Channels 2 Inverting Enable" format="enum" enum="d1e37861"
                id="FTM0@FTM0-INVCTRL@INV2EN"
                offset="[2]"/>
         <field description="Pair Channels 3 Inverting Enable" format="enum" enum="d1e37907"
                id="FTM0@FTM0-INVCTRL@INV3EN"
                offset="[3]"/>
      </register>
      <register description="FTM Software Output Control" format="hex0x" id="FTM0@FTM0-SWOCTRL"
                offset="0x94"
                size="4">
         <field description="Channel 0 Software Output Control Enable" format="enum"
                enum="d1e37982"
                id="FTM0@FTM0-SWOCTRL@CH0OC"
                offset="[0]"/>
         <field description="Channel 1 Software Output Control Enable" format="enum"
                enum="d1e38028"
                id="FTM0@FTM0-SWOCTRL@CH1OC"
                offset="[1]"/>
         <field description="Channel 2 Software Output Control Enable" format="enum"
                enum="d1e38074"
                id="FTM0@FTM0-SWOCTRL@CH2OC"
                offset="[2]"/>
         <field description="Channel 3 Software Output Control Enable" format="enum"
                enum="d1e38120"
                id="FTM0@FTM0-SWOCTRL@CH3OC"
                offset="[3]"/>
         <field description="Channel 4 Software Output Control Enable" format="enum"
                enum="d1e38166"
                id="FTM0@FTM0-SWOCTRL@CH4OC"
                offset="[4]"/>
         <field description="Channel 5 Software Output Control Enable" format="enum"
                enum="d1e38213"
                id="FTM0@FTM0-SWOCTRL@CH5OC"
                offset="[5]"/>
         <field description="Channel 6 Software Output Control Enable" format="enum"
                enum="d1e38259"
                id="FTM0@FTM0-SWOCTRL@CH6OC"
                offset="[6]"/>
         <field description="Channel 7 Software Output Control Enable" format="enum"
                enum="d1e38305"
                id="FTM0@FTM0-SWOCTRL@CH7OC"
                offset="[7]"/>
         <field description="Channel 0 Software Output Control Value" format="enum"
                enum="d1e38351"
                id="FTM0@FTM0-SWOCTRL@CH0OCV"
                offset="[8]"/>
         <field description="Channel 1 Software Output Control Value" format="enum"
                enum="d1e38397"
                id="FTM0@FTM0-SWOCTRL@CH1OCV"
                offset="[9]"/>
         <field description="Channel 2 Software Output Control Value" format="enum"
                enum="d1e38443"
                id="FTM0@FTM0-SWOCTRL@CH2OCV"
                offset="[10]"/>
         <field description="Channel 3 Software Output Control Value" format="enum"
                enum="d1e38490"
                id="FTM0@FTM0-SWOCTRL@CH3OCV"
                offset="[11]"/>
         <field description="Channel 4 Software Output Control Value" format="enum"
                enum="d1e38536"
                id="FTM0@FTM0-SWOCTRL@CH4OCV"
                offset="[12]"/>
         <field description="Channel 5 Software Output Control Value" format="enum"
                enum="d1e38582"
                id="FTM0@FTM0-SWOCTRL@CH5OCV"
                offset="[13]"/>
         <field description="Channel 6 Software Output Control Value" format="enum"
                enum="d1e38628"
                id="FTM0@FTM0-SWOCTRL@CH6OCV"
                offset="[14]"/>
         <field description="Channel 7 Software Output Control Value" format="enum"
                enum="d1e38674"
                id="FTM0@FTM0-SWOCTRL@CH7OCV"
                offset="[15]"/>
      </register>
      <register description="FTM PWM Load" format="hex0x" id="FTM0@FTM0-PWMLOAD" offset="0x98"
                size="4">
         <field description="Channel 0 Select" format="enum" enum="d1e38748"
                id="FTM0@FTM0-PWMLOAD@CH0SEL"
                offset="[0]"/>
         <field description="Channel 1 Select" format="enum" enum="d1e38794"
                id="FTM0@FTM0-PWMLOAD@CH1SEL"
                offset="[1]"/>
         <field description="Channel 2 Select" format="enum" enum="d1e38840"
                id="FTM0@FTM0-PWMLOAD@CH2SEL"
                offset="[2]"/>
         <field description="Channel 3 Select" format="enum" enum="d1e38886"
                id="FTM0@FTM0-PWMLOAD@CH3SEL"
                offset="[3]"/>
         <field description="Channel 4 Select" format="enum" enum="d1e38932"
                id="FTM0@FTM0-PWMLOAD@CH4SEL"
                offset="[4]"/>
         <field description="Channel 5 Select" format="enum" enum="d1e38979"
                id="FTM0@FTM0-PWMLOAD@CH5SEL"
                offset="[5]"/>
         <field description="Channel 6 Select" format="enum" enum="d1e39025"
                id="FTM0@FTM0-PWMLOAD@CH6SEL"
                offset="[6]"/>
         <field description="Channel 7 Select" format="enum" enum="d1e39071"
                id="FTM0@FTM0-PWMLOAD@CH7SEL"
                offset="[7]"/>
         <field description="Half Cycle Select" format="enum" enum="d1e39117"
                id="FTM0@FTM0-PWMLOAD@HCSEL"
                offset="[8]"/>
         <field description="Load Enable" format="enum" enum="d1e39163"
                id="FTM0@FTM0-PWMLOAD@LDOK"
                offset="[9]"/>
         <field description="Global Load Enable" format="enum" enum="d1e39209"
                id="FTM0@FTM0-PWMLOAD@GLEN"
                offset="[10]"/>
         <field description="Global Load OK" format="enum" enum="d1e39256"
                id="FTM0@FTM0-PWMLOAD@GLDOK"
                offset="[11]"/>
      </register>
      <register description="Half Cycle Register" format="hex0x" id="FTM0@FTM0-HCR"
                offset="0x9c"
                size="4">
         <field description="Half Cycle Value" format="hex0x" id="FTM0@FTM0-HCR@HCVAL"
                offset="[15:0]"/>
      </register>
      <register description="Mirror of Modulo Value" format="hex0x" id="FTM0@FTM0-MOD-MIRROR"
                offset="0x200"
                size="4">
         <field description="Modulo Fractional Value" format="hex0x"
                id="FTM0@FTM0-MOD-MIRROR@FRACMOD"
                offset="[15:11]"/>
         <field description="Mirror of the Modulo Integer Value" format="hex0x"
                id="FTM0@FTM0-MOD-MIRROR@MOD"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR"
                offset="0x204"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C0V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR"
                offset="0x208"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C1V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR"
                offset="0x20c"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C2V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR"
                offset="0x210"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C3V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR"
                offset="0x214"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C4V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR"
                offset="0x218"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C5V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR"
                offset="0x21c"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C6V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
      <register description="Mirror of Channel (n) Match Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR"
                offset="0x220"
                size="4">
         <field description="Channel (n) Match Fractional Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR@FRACVAL"
                offset="[15:11]"/>
         <field description="Mirror of the Channel (n) Match Integer Value" format="hex0x"
                id="FTM0@FTM0-C7V-MIRROR@VAL"
                offset="[31:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Analog-to-Digital Converter" id="ADC0" size="0xec">
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1A"
                offset="0x0"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1A@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1A@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1A@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1B"
                offset="0x4"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1B@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1B@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1B@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1C"
                offset="0x8"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1C@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1C@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1C@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1D"
                offset="0xc"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1D@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1D@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1D@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1E"
                offset="0x10"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1E@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1E@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1E@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1F"
                offset="0x14"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1F@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1F@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1F@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1G"
                offset="0x18"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1G@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1G@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1G@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1H"
                offset="0x1c"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1H@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1H@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1H@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Configuration Register 1" format="hex0x" id="ADC0@ADC0-CFG1"
                offset="0x40"
                size="4">
         <field description="Input Clock Select" format="enum" enum="d1e40159"
                id="ADC0@ADC0-CFG1@ADICLK"
                offset="[1:0]"/>
         <field description="Conversion mode selection" format="enum" enum="d1e40229"
                id="ADC0@ADC0-CFG1@MODE"
                offset="[3:2]"/>
         <field description="Clock Divide Select" format="enum" enum="d1e40287"
                id="ADC0@ADC0-CFG1@ADIV"
                offset="[6:5]"/>
      </register>
      <register description="ADC Configuration Register 2" format="hex0x" id="ADC0@ADC0-CFG2"
                offset="0x44"
                size="4">
         <field description="Sample Time Select" format="hex0x" id="ADC0@ADC0-CFG2@SMPLTS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RA"
                offset="0x48"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RA@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RB"
                offset="0x4c"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RB@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RC"
                offset="0x50"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RC@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RD"
                offset="0x54"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RD@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RE"
                offset="0x58"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RE@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RF"
                offset="0x5c"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RF@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RG"
                offset="0x60"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RG@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RH"
                offset="0x64"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RH@D" offset="[11:0]"/>
      </register>
      <register description="Compare Value Registers" format="hex0x" id="ADC0@ADC0-CV1"
                offset="0x88"
                size="4">
         <field description="Compare Value." format="hex0x" id="ADC0@ADC0-CV1@CV"
                offset="[15:0]"/>
      </register>
      <register description="Compare Value Registers" format="hex0x" id="ADC0@ADC0-CV2"
                offset="0x8c"
                size="4">
         <field description="Compare Value." format="hex0x" id="ADC0@ADC0-CV2@CV"
                offset="[15:0]"/>
      </register>
      <register description="Status and Control Register 2" format="hex0x" id="ADC0@ADC0-SC2"
                offset="0x90"
                size="4">
         <field description="Voltage Reference Selection" format="enum" enum="d1e40542"
                id="ADC0@ADC0-SC2@REFSEL"
                offset="[1:0]"/>
         <field description="DMA Enable" format="enum" enum="d1e40588" id="ADC0@ADC0-SC2@DMAEN"
                offset="[2]"/>
         <field description="Compare Function Range Enable" format="hex0x"
                id="ADC0@ADC0-SC2@ACREN"
                offset="[3]"/>
         <field description="Compare Function Greater Than Enable" format="hex0x"
                id="ADC0@ADC0-SC2@ACFGT"
                offset="[4]"/>
         <field description="Compare Function Enable" format="enum" enum="d1e40670"
                id="ADC0@ADC0-SC2@ACFE"
                offset="[5]"/>
         <field description="Conversion Trigger Select" format="enum" enum="d1e40717"
                id="ADC0@ADC0-SC2@ADTRG"
                offset="[6]"/>
         <field description="Conversion Active" format="enum" enum="d1e40763"
                id="ADC0@ADC0-SC2@ADACT"
                offset="[7]"/>
      </register>
      <register description="Status and Control Register 3" format="hex0x" id="ADC0@ADC0-SC3"
                offset="0x94"
                size="4">
         <field description="Hardware Average Select" format="enum" enum="d1e40837"
                id="ADC0@ADC0-SC3@AVGS"
                offset="[1:0]"/>
         <field description="Hardware Average Enable" format="enum" enum="d1e40907"
                id="ADC0@ADC0-SC3@AVGE"
                offset="[2]"/>
         <field description="Continuous Conversion Enable" format="enum" enum="d1e40953"
                id="ADC0@ADC0-SC3@ADCO"
                offset="[3]"/>
         <field description="Calibration" format="hex0x" id="ADC0@ADC0-SC3@CAL" offset="[7]"/>
      </register>
      <register description="BASE Offset Register" format="hex0x" id="ADC0@ADC0-BASE-OFS"
                offset="0x98"
                size="4">
         <field description="Base Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-BASE-OFS@BA-OFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Offset Correction Register" format="hex0x" id="ADC0@ADC0-OFS"
                offset="0x9c"
                size="4">
         <field description="Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-OFS@OFS"
                offset="[15:0]"/>
      </register>
      <register description="USER Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-USR-OFS"
                offset="0xa0"
                size="4">
         <field description="USER Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-USR-OFS@USR-OFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC X Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-XOFS"
                offset="0xa4"
                size="4">
         <field description="X offset error correction value" format="hex0x"
                id="ADC0@ADC0-XOFS@XOFS"
                offset="[5:0]"/>
      </register>
      <register description="ADC Y Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-YOFS"
                offset="0xa8"
                size="4">
         <field description="Y offset error correction value" format="hex0x"
                id="ADC0@ADC0-YOFS@YOFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Gain Register" format="hex0x" id="ADC0@ADC0-G" offset="0xac"
                size="4">
         <field description="Gain error adjustment factor for the overall conversion"
                format="hex0x"
                id="ADC0@ADC0-G@G"
                offset="[10:0]"/>
      </register>
      <register description="ADC User Gain Register" format="hex0x" id="ADC0@ADC0-UG"
                offset="0xb0"
                size="4">
         <field description="User gain error correction value" format="hex0x"
                id="ADC0@ADC0-UG@UG"
                offset="[9:0]"/>
      </register>
      <register description="ADC General Calibration Value Register S" format="hex0x"
                id="ADC0@ADC0-CLPS"
                offset="0xb4"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLPS@CLPS"
                offset="[6:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 3" format="hex0x"
                id="ADC0@ADC0-CLP3"
                offset="0xb8"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP3@CLP3"
                offset="[9:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 2" format="hex0x"
                id="ADC0@ADC0-CLP2"
                offset="0xbc"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP2@CLP2"
                offset="[9:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 1" format="hex0x"
                id="ADC0@ADC0-CLP1"
                offset="0xc0"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP1@CLP1"
                offset="[8:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 0" format="hex0x"
                id="ADC0@ADC0-CLP0"
                offset="0xc4"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP0@CLP0"
                offset="[7:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register X" format="hex0x"
                id="ADC0@ADC0-CLPX"
                offset="0xc8"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLPX@CLPX"
                offset="[6:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 9" format="hex0x"
                id="ADC0@ADC0-CLP9"
                offset="0xcc"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP9@CLP9"
                offset="[6:0]"/>
      </register>
      <register description="ADC General Calibration Offset Value Register S" format="hex0x"
                id="ADC0@ADC0-CLPS-OFS"
                offset="0xd0"
                size="4">
         <field description="CLPS Offset" format="hex0x" id="ADC0@ADC0-CLPS-OFS@CLPS-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 3"
                format="hex0x"
                id="ADC0@ADC0-CLP3-OFS"
                offset="0xd4"
                size="4">
         <field description="CLP3 Offset" format="hex0x" id="ADC0@ADC0-CLP3-OFS@CLP3-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 2"
                format="hex0x"
                id="ADC0@ADC0-CLP2-OFS"
                offset="0xd8"
                size="4">
         <field description="CLP2 Offset" format="hex0x" id="ADC0@ADC0-CLP2-OFS@CLP2-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 1"
                format="hex0x"
                id="ADC0@ADC0-CLP1-OFS"
                offset="0xdc"
                size="4">
         <field description="CLP1 Offset" format="hex0x" id="ADC0@ADC0-CLP1-OFS@CLP1-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 0"
                format="hex0x"
                id="ADC0@ADC0-CLP0-OFS"
                offset="0xe0"
                size="4">
         <field description="CLP0 Offset" format="hex0x" id="ADC0@ADC0-CLP0-OFS@CLP0-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register X"
                format="hex0x"
                id="ADC0@ADC0-CLPX-OFS"
                offset="0xe4"
                size="4">
         <field description="CLPX Offset" format="hex0x" id="ADC0@ADC0-CLPX-OFS@CLPX-OFS"
                offset="[11:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 9"
                format="hex0x"
                id="ADC0@ADC0-CLP9-OFS"
                offset="0xe8"
                size="4">
         <field description="CLP9 Offset" format="hex0x" id="ADC0@ADC0-CLP9-OFS@CLP9-OFS"
                offset="[11:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Analog-to-Digital Converter" id="ADC1" size="0xec">
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1A"
                offset="0x0"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1A@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1A@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1A@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1B"
                offset="0x4"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1B@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1B@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1B@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1C"
                offset="0x8"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1C@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1C@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1C@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1D"
                offset="0xc"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1D@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1D@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1D@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1E"
                offset="0x10"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1E@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1E@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1E@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1F"
                offset="0x14"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1F@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1F@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1F@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1G"
                offset="0x18"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1G@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1G@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1G@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1H"
                offset="0x1c"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1H@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1H@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1H@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Configuration Register 1" format="hex0x" id="ADC0@ADC0-CFG1"
                offset="0x40"
                size="4">
         <field description="Input Clock Select" format="enum" enum="d1e40159"
                id="ADC0@ADC0-CFG1@ADICLK"
                offset="[1:0]"/>
         <field description="Conversion mode selection" format="enum" enum="d1e40229"
                id="ADC0@ADC0-CFG1@MODE"
                offset="[3:2]"/>
         <field description="Clock Divide Select" format="enum" enum="d1e40287"
                id="ADC0@ADC0-CFG1@ADIV"
                offset="[6:5]"/>
      </register>
      <register description="ADC Configuration Register 2" format="hex0x" id="ADC0@ADC0-CFG2"
                offset="0x44"
                size="4">
         <field description="Sample Time Select" format="hex0x" id="ADC0@ADC0-CFG2@SMPLTS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RA"
                offset="0x48"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RA@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RB"
                offset="0x4c"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RB@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RC"
                offset="0x50"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RC@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RD"
                offset="0x54"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RD@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RE"
                offset="0x58"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RE@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RF"
                offset="0x5c"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RF@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RG"
                offset="0x60"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RG@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RH"
                offset="0x64"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RH@D" offset="[11:0]"/>
      </register>
      <register description="Compare Value Registers" format="hex0x" id="ADC0@ADC0-CV1"
                offset="0x88"
                size="4">
         <field description="Compare Value." format="hex0x" id="ADC0@ADC0-CV1@CV"
                offset="[15:0]"/>
      </register>
      <register description="Compare Value Registers" format="hex0x" id="ADC0@ADC0-CV2"
                offset="0x8c"
                size="4">
         <field description="Compare Value." format="hex0x" id="ADC0@ADC0-CV2@CV"
                offset="[15:0]"/>
      </register>
      <register description="Status and Control Register 2" format="hex0x" id="ADC0@ADC0-SC2"
                offset="0x90"
                size="4">
         <field description="Voltage Reference Selection" format="enum" enum="d1e40542"
                id="ADC0@ADC0-SC2@REFSEL"
                offset="[1:0]"/>
         <field description="DMA Enable" format="enum" enum="d1e40588" id="ADC0@ADC0-SC2@DMAEN"
                offset="[2]"/>
         <field description="Compare Function Range Enable" format="hex0x"
                id="ADC0@ADC0-SC2@ACREN"
                offset="[3]"/>
         <field description="Compare Function Greater Than Enable" format="hex0x"
                id="ADC0@ADC0-SC2@ACFGT"
                offset="[4]"/>
         <field description="Compare Function Enable" format="enum" enum="d1e40670"
                id="ADC0@ADC0-SC2@ACFE"
                offset="[5]"/>
         <field description="Conversion Trigger Select" format="enum" enum="d1e40717"
                id="ADC0@ADC0-SC2@ADTRG"
                offset="[6]"/>
         <field description="Conversion Active" format="enum" enum="d1e40763"
                id="ADC0@ADC0-SC2@ADACT"
                offset="[7]"/>
      </register>
      <register description="Status and Control Register 3" format="hex0x" id="ADC0@ADC0-SC3"
                offset="0x94"
                size="4">
         <field description="Hardware Average Select" format="enum" enum="d1e40837"
                id="ADC0@ADC0-SC3@AVGS"
                offset="[1:0]"/>
         <field description="Hardware Average Enable" format="enum" enum="d1e40907"
                id="ADC0@ADC0-SC3@AVGE"
                offset="[2]"/>
         <field description="Continuous Conversion Enable" format="enum" enum="d1e40953"
                id="ADC0@ADC0-SC3@ADCO"
                offset="[3]"/>
         <field description="Calibration" format="hex0x" id="ADC0@ADC0-SC3@CAL" offset="[7]"/>
      </register>
      <register description="BASE Offset Register" format="hex0x" id="ADC0@ADC0-BASE-OFS"
                offset="0x98"
                size="4">
         <field description="Base Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-BASE-OFS@BA-OFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Offset Correction Register" format="hex0x" id="ADC0@ADC0-OFS"
                offset="0x9c"
                size="4">
         <field description="Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-OFS@OFS"
                offset="[15:0]"/>
      </register>
      <register description="USER Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-USR-OFS"
                offset="0xa0"
                size="4">
         <field description="USER Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-USR-OFS@USR-OFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC X Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-XOFS"
                offset="0xa4"
                size="4">
         <field description="X offset error correction value" format="hex0x"
                id="ADC0@ADC0-XOFS@XOFS"
                offset="[5:0]"/>
      </register>
      <register description="ADC Y Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-YOFS"
                offset="0xa8"
                size="4">
         <field description="Y offset error correction value" format="hex0x"
                id="ADC0@ADC0-YOFS@YOFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Gain Register" format="hex0x" id="ADC0@ADC0-G" offset="0xac"
                size="4">
         <field description="Gain error adjustment factor for the overall conversion"
                format="hex0x"
                id="ADC0@ADC0-G@G"
                offset="[10:0]"/>
      </register>
      <register description="ADC User Gain Register" format="hex0x" id="ADC0@ADC0-UG"
                offset="0xb0"
                size="4">
         <field description="User gain error correction value" format="hex0x"
                id="ADC0@ADC0-UG@UG"
                offset="[9:0]"/>
      </register>
      <register description="ADC General Calibration Value Register S" format="hex0x"
                id="ADC0@ADC0-CLPS"
                offset="0xb4"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLPS@CLPS"
                offset="[6:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 3" format="hex0x"
                id="ADC0@ADC0-CLP3"
                offset="0xb8"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP3@CLP3"
                offset="[9:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 2" format="hex0x"
                id="ADC0@ADC0-CLP2"
                offset="0xbc"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP2@CLP2"
                offset="[9:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 1" format="hex0x"
                id="ADC0@ADC0-CLP1"
                offset="0xc0"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP1@CLP1"
                offset="[8:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 0" format="hex0x"
                id="ADC0@ADC0-CLP0"
                offset="0xc4"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP0@CLP0"
                offset="[7:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register X" format="hex0x"
                id="ADC0@ADC0-CLPX"
                offset="0xc8"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLPX@CLPX"
                offset="[6:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 9" format="hex0x"
                id="ADC0@ADC0-CLP9"
                offset="0xcc"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP9@CLP9"
                offset="[6:0]"/>
      </register>
      <register description="ADC General Calibration Offset Value Register S" format="hex0x"
                id="ADC0@ADC0-CLPS-OFS"
                offset="0xd0"
                size="4">
         <field description="CLPS Offset" format="hex0x" id="ADC0@ADC0-CLPS-OFS@CLPS-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 3"
                format="hex0x"
                id="ADC0@ADC0-CLP3-OFS"
                offset="0xd4"
                size="4">
         <field description="CLP3 Offset" format="hex0x" id="ADC0@ADC0-CLP3-OFS@CLP3-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 2"
                format="hex0x"
                id="ADC0@ADC0-CLP2-OFS"
                offset="0xd8"
                size="4">
         <field description="CLP2 Offset" format="hex0x" id="ADC0@ADC0-CLP2-OFS@CLP2-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 1"
                format="hex0x"
                id="ADC0@ADC0-CLP1-OFS"
                offset="0xdc"
                size="4">
         <field description="CLP1 Offset" format="hex0x" id="ADC0@ADC0-CLP1-OFS@CLP1-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 0"
                format="hex0x"
                id="ADC0@ADC0-CLP0-OFS"
                offset="0xe0"
                size="4">
         <field description="CLP0 Offset" format="hex0x" id="ADC0@ADC0-CLP0-OFS@CLP0-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register X"
                format="hex0x"
                id="ADC0@ADC0-CLPX-OFS"
                offset="0xe4"
                size="4">
         <field description="CLPX Offset" format="hex0x" id="ADC0@ADC0-CLPX-OFS@CLPX-OFS"
                offset="[11:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 9"
                format="hex0x"
                id="ADC0@ADC0-CLP9-OFS"
                offset="0xe8"
                size="4">
         <field description="CLP9 Offset" format="hex0x" id="ADC0@ADC0-CLP9-OFS@CLP9-OFS"
                offset="[11:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Analog-to-Digital Converter" id="ADC2" size="0xec">
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1A"
                offset="0x0"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1A@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1A@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1A@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1B"
                offset="0x4"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1B@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1B@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1B@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1C"
                offset="0x8"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1C@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1C@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1C@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1D"
                offset="0xc"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1D@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1D@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1D@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1E"
                offset="0x10"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1E@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1E@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1E@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1F"
                offset="0x14"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1F@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1F@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1F@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1G"
                offset="0x18"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1G@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1G@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1G@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Register 1" format="hex0x"
                id="ADC0@ADC0-SC1H"
                offset="0x1c"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e39689"
                id="ADC0@ADC0-SC1H@ADCH"
                offset="[4:0]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e40039"
                id="ADC0@ADC0-SC1H@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e40085"
                id="ADC0@ADC0-SC1H@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Configuration Register 1" format="hex0x" id="ADC0@ADC0-CFG1"
                offset="0x40"
                size="4">
         <field description="Input Clock Select" format="enum" enum="d1e40159"
                id="ADC0@ADC0-CFG1@ADICLK"
                offset="[1:0]"/>
         <field description="Conversion mode selection" format="enum" enum="d1e40229"
                id="ADC0@ADC0-CFG1@MODE"
                offset="[3:2]"/>
         <field description="Clock Divide Select" format="enum" enum="d1e40287"
                id="ADC0@ADC0-CFG1@ADIV"
                offset="[6:5]"/>
      </register>
      <register description="ADC Configuration Register 2" format="hex0x" id="ADC0@ADC0-CFG2"
                offset="0x44"
                size="4">
         <field description="Sample Time Select" format="hex0x" id="ADC0@ADC0-CFG2@SMPLTS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RA"
                offset="0x48"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RA@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RB"
                offset="0x4c"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RB@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RC"
                offset="0x50"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RC@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RD"
                offset="0x54"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RD@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RE"
                offset="0x58"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RE@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RF"
                offset="0x5c"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RF@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RG"
                offset="0x60"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RG@D" offset="[11:0]"/>
      </register>
      <register description="ADC Data Result Registers" format="hex0x" id="ADC0@ADC0-RH"
                offset="0x64"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RH@D" offset="[11:0]"/>
      </register>
      <register description="Compare Value Registers" format="hex0x" id="ADC0@ADC0-CV1"
                offset="0x88"
                size="4">
         <field description="Compare Value." format="hex0x" id="ADC0@ADC0-CV1@CV"
                offset="[15:0]"/>
      </register>
      <register description="Compare Value Registers" format="hex0x" id="ADC0@ADC0-CV2"
                offset="0x8c"
                size="4">
         <field description="Compare Value." format="hex0x" id="ADC0@ADC0-CV2@CV"
                offset="[15:0]"/>
      </register>
      <register description="Status and Control Register 2" format="hex0x" id="ADC0@ADC0-SC2"
                offset="0x90"
                size="4">
         <field description="Voltage Reference Selection" format="enum" enum="d1e40542"
                id="ADC0@ADC0-SC2@REFSEL"
                offset="[1:0]"/>
         <field description="DMA Enable" format="enum" enum="d1e40588" id="ADC0@ADC0-SC2@DMAEN"
                offset="[2]"/>
         <field description="Compare Function Range Enable" format="hex0x"
                id="ADC0@ADC0-SC2@ACREN"
                offset="[3]"/>
         <field description="Compare Function Greater Than Enable" format="hex0x"
                id="ADC0@ADC0-SC2@ACFGT"
                offset="[4]"/>
         <field description="Compare Function Enable" format="enum" enum="d1e40670"
                id="ADC0@ADC0-SC2@ACFE"
                offset="[5]"/>
         <field description="Conversion Trigger Select" format="enum" enum="d1e40717"
                id="ADC0@ADC0-SC2@ADTRG"
                offset="[6]"/>
         <field description="Conversion Active" format="enum" enum="d1e40763"
                id="ADC0@ADC0-SC2@ADACT"
                offset="[7]"/>
      </register>
      <register description="Status and Control Register 3" format="hex0x" id="ADC0@ADC0-SC3"
                offset="0x94"
                size="4">
         <field description="Hardware Average Select" format="enum" enum="d1e40837"
                id="ADC0@ADC0-SC3@AVGS"
                offset="[1:0]"/>
         <field description="Hardware Average Enable" format="enum" enum="d1e40907"
                id="ADC0@ADC0-SC3@AVGE"
                offset="[2]"/>
         <field description="Continuous Conversion Enable" format="enum" enum="d1e40953"
                id="ADC0@ADC0-SC3@ADCO"
                offset="[3]"/>
         <field description="Calibration" format="hex0x" id="ADC0@ADC0-SC3@CAL" offset="[7]"/>
      </register>
      <register description="BASE Offset Register" format="hex0x" id="ADC0@ADC0-BASE-OFS"
                offset="0x98"
                size="4">
         <field description="Base Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-BASE-OFS@BA-OFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Offset Correction Register" format="hex0x" id="ADC0@ADC0-OFS"
                offset="0x9c"
                size="4">
         <field description="Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-OFS@OFS"
                offset="[15:0]"/>
      </register>
      <register description="USER Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-USR-OFS"
                offset="0xa0"
                size="4">
         <field description="USER Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-USR-OFS@USR-OFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC X Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-XOFS"
                offset="0xa4"
                size="4">
         <field description="X offset error correction value" format="hex0x"
                id="ADC0@ADC0-XOFS@XOFS"
                offset="[5:0]"/>
      </register>
      <register description="ADC Y Offset Correction Register" format="hex0x"
                id="ADC0@ADC0-YOFS"
                offset="0xa8"
                size="4">
         <field description="Y offset error correction value" format="hex0x"
                id="ADC0@ADC0-YOFS@YOFS"
                offset="[7:0]"/>
      </register>
      <register description="ADC Gain Register" format="hex0x" id="ADC0@ADC0-G" offset="0xac"
                size="4">
         <field description="Gain error adjustment factor for the overall conversion"
                format="hex0x"
                id="ADC0@ADC0-G@G"
                offset="[10:0]"/>
      </register>
      <register description="ADC User Gain Register" format="hex0x" id="ADC0@ADC0-UG"
                offset="0xb0"
                size="4">
         <field description="User gain error correction value" format="hex0x"
                id="ADC0@ADC0-UG@UG"
                offset="[9:0]"/>
      </register>
      <register description="ADC General Calibration Value Register S" format="hex0x"
                id="ADC0@ADC0-CLPS"
                offset="0xb4"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLPS@CLPS"
                offset="[6:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 3" format="hex0x"
                id="ADC0@ADC0-CLP3"
                offset="0xb8"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP3@CLP3"
                offset="[9:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 2" format="hex0x"
                id="ADC0@ADC0-CLP2"
                offset="0xbc"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP2@CLP2"
                offset="[9:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 1" format="hex0x"
                id="ADC0@ADC0-CLP1"
                offset="0xc0"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP1@CLP1"
                offset="[8:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 0" format="hex0x"
                id="ADC0@ADC0-CLP0"
                offset="0xc4"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP0@CLP0"
                offset="[7:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register X" format="hex0x"
                id="ADC0@ADC0-CLPX"
                offset="0xc8"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLPX@CLPX"
                offset="[6:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register 9" format="hex0x"
                id="ADC0@ADC0-CLP9"
                offset="0xcc"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP9@CLP9"
                offset="[6:0]"/>
      </register>
      <register description="ADC General Calibration Offset Value Register S" format="hex0x"
                id="ADC0@ADC0-CLPS-OFS"
                offset="0xd0"
                size="4">
         <field description="CLPS Offset" format="hex0x" id="ADC0@ADC0-CLPS-OFS@CLPS-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 3"
                format="hex0x"
                id="ADC0@ADC0-CLP3-OFS"
                offset="0xd4"
                size="4">
         <field description="CLP3 Offset" format="hex0x" id="ADC0@ADC0-CLP3-OFS@CLP3-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 2"
                format="hex0x"
                id="ADC0@ADC0-CLP2-OFS"
                offset="0xd8"
                size="4">
         <field description="CLP2 Offset" format="hex0x" id="ADC0@ADC0-CLP2-OFS@CLP2-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 1"
                format="hex0x"
                id="ADC0@ADC0-CLP1-OFS"
                offset="0xdc"
                size="4">
         <field description="CLP1 Offset" format="hex0x" id="ADC0@ADC0-CLP1-OFS@CLP1-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 0"
                format="hex0x"
                id="ADC0@ADC0-CLP0-OFS"
                offset="0xe0"
                size="4">
         <field description="CLP0 Offset" format="hex0x" id="ADC0@ADC0-CLP0-OFS@CLP0-OFS"
                offset="[3:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register X"
                format="hex0x"
                id="ADC0@ADC0-CLPX-OFS"
                offset="0xe4"
                size="4">
         <field description="CLPX Offset" format="hex0x" id="ADC0@ADC0-CLPX-OFS@CLPX-OFS"
                offset="[11:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Offset Value Register 9"
                format="hex0x"
                id="ADC0@ADC0-CLP9-OFS"
                offset="0xe8"
                size="4">
         <field description="CLP9 Offset" format="hex0x" id="ADC0@ADC0-CLP9-OFS@CLP9-OFS"
                offset="[11:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Secure Real Time Clock" id="RTC" size="0x808">
      <register description="RTC Time Seconds Register" format="hex0x" id="RTC@RTC-TSR"
                offset="0x0"
                size="4">
         <field description="Time Seconds Register" format="hex0x" id="RTC@RTC-TSR@TSR"
                offset="[31:0]"/>
      </register>
      <register description="RTC Time Prescaler Register" format="hex0x" id="RTC@RTC-TPR"
                offset="0x4"
                size="4">
         <field description="Time Prescaler Register" format="hex0x" id="RTC@RTC-TPR@TPR"
                offset="[15:0]"/>
      </register>
      <register description="RTC Time Alarm Register" format="hex0x" id="RTC@RTC-TAR"
                offset="0x8"
                size="4">
         <field description="Time Alarm Register" format="hex0x" id="RTC@RTC-TAR@TAR"
                offset="[31:0]"/>
      </register>
      <register description="RTC Time Compensation Register" format="hex0x" id="RTC@RTC-TCR"
                offset="0xc"
                size="4">
         <field description="Time Compensation Register" format="enum" enum="d1e42284"
                id="RTC@RTC-TCR@TCR"
                offset="[7:0]"/>
         <field description="Compensation Interval Register" format="hex0x"
                id="RTC@RTC-TCR@CIR"
                offset="[15:8]"/>
         <field description="Time Compensation Value" format="hex0x" id="RTC@RTC-TCR@TCV"
                offset="[23:16]"/>
         <field description="Compensation Interval Counter" format="hex0x" id="RTC@RTC-TCR@CIC"
                offset="[31:24]"/>
      </register>
      <register description="RTC Control Register" format="hex0x" id="RTC@RTC-CR" offset="0x10"
                size="4">
         <field description="Software Reset" format="enum" enum="d1e42448" id="RTC@RTC-CR@SWR"
                offset="[0]"/>
         <field description="Wakeup Pin Enable" format="enum" enum="d1e42494"
                id="RTC@RTC-CR@WPE"
                offset="[1]"/>
         <field description="Supervisor Access" format="enum" enum="d1e42540"
                id="RTC@RTC-CR@SUP"
                offset="[2]"/>
         <field description="Update Mode" format="enum" enum="d1e42586" id="RTC@RTC-CR@UM"
                offset="[3]"/>
         <field description="Clock Pin Select" format="enum" enum="d1e42632"
                id="RTC@RTC-CR@CPS"
                offset="[5]"/>
         <field description="LPO Select" format="enum" enum="d1e42679" id="RTC@RTC-CR@LPOS"
                offset="[7]"/>
         <field description="Oscillator Enable" format="enum" enum="d1e42725"
                id="RTC@RTC-CR@OSCE"
                offset="[8]"/>
         <field description="Clock Output" format="enum" enum="d1e42771" id="RTC@RTC-CR@CLKO"
                offset="[9]"/>
         <field description="Clock Pin Enable" format="enum" enum="d1e42817"
                id="RTC@RTC-CR@CPE"
                offset="[25:24]"/>
      </register>
      <register description="RTC Status Register" format="hex0x" id="RTC@RTC-SR" offset="0x14"
                size="4">
         <field description="Time Invalid Flag" format="enum" enum="d1e42892"
                id="RTC@RTC-SR@TIF"
                offset="[0]"/>
         <field description="Time Overflow Flag" format="enum" enum="d1e42938"
                id="RTC@RTC-SR@TOF"
                offset="[1]"/>
         <field description="Time Alarm Flag" format="enum" enum="d1e42984" id="RTC@RTC-SR@TAF"
                offset="[2]"/>
         <field description="Time Counter Enable" format="enum" enum="d1e43030"
                id="RTC@RTC-SR@TCE"
                offset="[4]"/>
      </register>
      <register description="RTC Lock Register" format="hex0x" id="RTC@RTC-LR" offset="0x18"
                size="4">
         <field description="Time Compensation Lock" format="enum" enum="d1e43104"
                id="RTC@RTC-LR@TCL"
                offset="[3]"/>
         <field description="Control Register Lock" format="enum" enum="d1e43150"
                id="RTC@RTC-LR@CRL"
                offset="[4]"/>
         <field description="Status Register Lock" format="enum" enum="d1e43196"
                id="RTC@RTC-LR@SRL"
                offset="[5]"/>
         <field description="Lock Register Lock" format="enum" enum="d1e43242"
                id="RTC@RTC-LR@LRL"
                offset="[6]"/>
      </register>
      <register description="RTC Interrupt Enable Register" format="hex0x" id="RTC@RTC-IER"
                offset="0x1c"
                size="4">
         <field description="Time Invalid Interrupt Enable" format="enum" enum="d1e43316"
                id="RTC@RTC-IER@TIIE"
                offset="[0]"/>
         <field description="Time Overflow Interrupt Enable" format="enum" enum="d1e43362"
                id="RTC@RTC-IER@TOIE"
                offset="[1]"/>
         <field description="Time Alarm Interrupt Enable" format="enum" enum="d1e43408"
                id="RTC@RTC-IER@TAIE"
                offset="[2]"/>
         <field description="Time Seconds Interrupt Enable" format="enum" enum="d1e43454"
                id="RTC@RTC-IER@TSIE"
                offset="[4]"/>
         <field description="Wakeup Pin On" format="enum" enum="d1e43500" id="RTC@RTC-IER@WPON"
                offset="[7]"/>
         <field description="Timer Seconds Interrupt Configuration" format="enum"
                enum="d1e43547"
                id="RTC@RTC-IER@TSIC"
                offset="[18:16]"/>
      </register>
      <register description="RTC Write Access Register" format="hex0x" id="RTC@RTC-WAR"
                offset="0x800"
                size="4">
         <field description="Time Seconds Register Write" format="enum" enum="d1e43694"
                id="RTC@RTC-WAR@TSRW"
                offset="[0]"/>
         <field description="Time Prescaler Register Write" format="enum" enum="d1e43740"
                id="RTC@RTC-WAR@TPRW"
                offset="[1]"/>
         <field description="Time Alarm Register Write" format="enum" enum="d1e43786"
                id="RTC@RTC-WAR@TARW"
                offset="[2]"/>
         <field description="Time Compensation Register Write" format="enum" enum="d1e43832"
                id="RTC@RTC-WAR@TCRW"
                offset="[3]"/>
         <field description="Control Register Write" format="enum" enum="d1e43878"
                id="RTC@RTC-WAR@CRW"
                offset="[4]"/>
         <field description="Status Register Write" format="enum" enum="d1e43925"
                id="RTC@RTC-WAR@SRW"
                offset="[5]"/>
         <field description="Lock Register Write" format="enum" enum="d1e43971"
                id="RTC@RTC-WAR@LRW"
                offset="[6]"/>
         <field description="Interrupt Enable Register Write" format="enum" enum="d1e44017"
                id="RTC@RTC-WAR@IERW"
                offset="[7]"/>
      </register>
      <register description="RTC Read Access Register" format="hex0x" id="RTC@RTC-RAR"
                offset="0x804"
                size="4">
         <field description="Time Seconds Register Read" format="enum" enum="d1e44091"
                id="RTC@RTC-RAR@TSRR"
                offset="[0]"/>
         <field description="Time Prescaler Register Read" format="enum" enum="d1e44137"
                id="RTC@RTC-RAR@TPRR"
                offset="[1]"/>
         <field description="Time Alarm Register Read" format="enum" enum="d1e44183"
                id="RTC@RTC-RAR@TARR"
                offset="[2]"/>
         <field description="Time Compensation Register Read" format="enum" enum="d1e44229"
                id="RTC@RTC-RAR@TCRR"
                offset="[3]"/>
         <field description="Control Register Read" format="enum" enum="d1e44275"
                id="RTC@RTC-RAR@CRR"
                offset="[4]"/>
         <field description="Status Register Read" format="enum" enum="d1e44322"
                id="RTC@RTC-RAR@SRR"
                offset="[5]"/>
         <field description="Lock Register Read" format="enum" enum="d1e44368"
                id="RTC@RTC-RAR@LRR"
                offset="[6]"/>
         <field description="Interrupt Enable Register Read" format="enum" enum="d1e44414"
                id="RTC@RTC-RAR@IERR"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="12-Bit Digital-to-Analog Converter" id="DAC0"
               size="0x24">
      <register description="DAC Data Register" format="hex0x" id="DAC0@DAC0-DAT0" offset="0x0"
                size="4">
         <field description="DATA0" format="hex0x" id="DAC0@DAC0-DAT0@DATA0" offset="[11:0]"/>
         <field description="DATA1" format="hex0x" id="DAC0@DAC0-DAT0@DATA1" offset="[27:16]"/>
      </register>
      <register description="DAC Data Register" format="hex0x" id="DAC0@DAC0-DAT1" offset="0x4"
                size="4">
         <field description="DATA0" format="hex0x" id="DAC0@DAC0-DAT1@DATA0" offset="[11:0]"/>
         <field description="DATA1" format="hex0x" id="DAC0@DAC0-DAT1@DATA1" offset="[27:16]"/>
      </register>
      <register description="DAC Data Register" format="hex0x" id="DAC0@DAC0-DAT2" offset="0x8"
                size="4">
         <field description="DATA0" format="hex0x" id="DAC0@DAC0-DAT2@DATA0" offset="[11:0]"/>
         <field description="DATA1" format="hex0x" id="DAC0@DAC0-DAT2@DATA1" offset="[27:16]"/>
      </register>
      <register description="DAC Data Register" format="hex0x" id="DAC0@DAC0-DAT3" offset="0xc"
                size="4">
         <field description="DATA0" format="hex0x" id="DAC0@DAC0-DAT3@DATA0" offset="[11:0]"/>
         <field description="DATA1" format="hex0x" id="DAC0@DAC0-DAT3@DATA1" offset="[27:16]"/>
      </register>
      <register description="DAC Data Register" format="hex0x" id="DAC0@DAC0-DAT4"
                offset="0x10"
                size="4">
         <field description="DATA0" format="hex0x" id="DAC0@DAC0-DAT4@DATA0" offset="[11:0]"/>
         <field description="DATA1" format="hex0x" id="DAC0@DAC0-DAT4@DATA1" offset="[27:16]"/>
      </register>
      <register description="DAC Data Register" format="hex0x" id="DAC0@DAC0-DAT5"
                offset="0x14"
                size="4">
         <field description="DATA0" format="hex0x" id="DAC0@DAC0-DAT5@DATA0" offset="[11:0]"/>
         <field description="DATA1" format="hex0x" id="DAC0@DAC0-DAT5@DATA1" offset="[27:16]"/>
      </register>
      <register description="DAC Data Register" format="hex0x" id="DAC0@DAC0-DAT6"
                offset="0x18"
                size="4">
         <field description="DATA0" format="hex0x" id="DAC0@DAC0-DAT6@DATA0" offset="[11:0]"/>
         <field description="DATA1" format="hex0x" id="DAC0@DAC0-DAT6@DATA1" offset="[27:16]"/>
      </register>
      <register description="DAC Data Register" format="hex0x" id="DAC0@DAC0-DAT7"
                offset="0x1c"
                size="4">
         <field description="DATA0" format="hex0x" id="DAC0@DAC0-DAT7@DATA0" offset="[11:0]"/>
         <field description="DATA1" format="hex0x" id="DAC0@DAC0-DAT7@DATA1" offset="[27:16]"/>
      </register>
      <register description="DAC Status and Control Register" format="hex0x"
                id="DAC0@DAC0-STATCTRL"
                offset="0x20"
                size="4">
         <field description="DAC Buffer Read Pointer Bottom Position Flag" format="enum"
                enum="d1e44604"
                id="DAC0@DAC0-STATCTRL@DACBFRPBF"
                offset="[0]"/>
         <field description="DAC Buffer Read Pointer Top Position Flag" format="enum"
                enum="d1e44650"
                id="DAC0@DAC0-STATCTRL@DACBFRPTF"
                offset="[1]"/>
         <field description="DAC Buffer Watermark Flag" format="enum" enum="d1e44696"
                id="DAC0@DAC0-STATCTRL@DACBFWMF"
                offset="[2]"/>
         <field description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
                format="enum"
                enum="d1e44742"
                id="DAC0@DAC0-STATCTRL@DACBBIEN"
                offset="[8]"/>
         <field description="DAC Buffer Read Pointer Top Flag Interrupt Enable" format="enum"
                enum="d1e44788"
                id="DAC0@DAC0-STATCTRL@DACBTIEN"
                offset="[9]"/>
         <field description="DAC Buffer Watermark Interrupt Enable" format="enum"
                enum="d1e44835"
                id="DAC0@DAC0-STATCTRL@DACBWIEN"
                offset="[10]"/>
         <field description="DAC Low Power Control" format="enum" enum="d1e44881"
                id="DAC0@DAC0-STATCTRL@LPEN"
                offset="[11]"/>
         <field description="DAC Software Trigger" format="enum" enum="d1e44927"
                id="DAC0@DAC0-STATCTRL@DACSWTRG"
                offset="[12]"/>
         <field description="DAC Trigger Select" format="enum" enum="d1e44973"
                id="DAC0@DAC0-STATCTRL@DACTRGSEL"
                offset="[13]"/>
         <field description="DAC Reference Select" format="enum" enum="d1e45019"
                id="DAC0@DAC0-STATCTRL@DACRFS"
                offset="[14]"/>
         <field description="DAC Enable" format="enum" enum="d1e45065"
                id="DAC0@DAC0-STATCTRL@DACEN"
                offset="[15]"/>
         <field description="DAC Buffer Enable" format="enum" enum="d1e45112"
                id="DAC0@DAC0-STATCTRL@DACBFEN"
                offset="[16]"/>
         <field description="DAC Buffer Work Mode Select" format="enum" enum="d1e45158"
                id="DAC0@DAC0-STATCTRL@DACBFMD"
                offset="[18:17]"/>
         <field description="DAC Buffer Watermark Select" format="enum" enum="d1e45228"
                id="DAC0@DAC0-STATCTRL@DACBFWM"
                offset="[20:19]"/>
         <field description="DAC test output enable" format="enum" enum="d1e45298"
                id="DAC0@DAC0-STATCTRL@TESTOUTEN"
                offset="[21]"/>
         <field description="DAC output buffer enable" format="enum" enum="d1e45344"
                id="DAC0@DAC0-STATCTRL@BFOUTEN"
                offset="[22]"/>
         <field description="DMA Enable Select" format="enum" enum="d1e45390"
                id="DAC0@DAC0-STATCTRL@DMAEN"
                offset="[23]"/>
         <field description="DAC Buffer Upper Limit" format="hex0x"
                id="DAC0@DAC0-STATCTRL@DACBFUP"
                offset="[27:24]"/>
         <field description="DAC Buffer Read Pointer" format="hex0x"
                id="DAC0@DAC0-STATCTRL@DACBFRP"
                offset="[31:28]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Low Power Timer" id="LPTMR0" size="0x10">
      <register description="Low Power Timer Control Status Register" format="hex0x"
                id="LPTMR0@LPTMR0-CSR"
                offset="0x0"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e45545"
                id="LPTMR0@LPTMR0-CSR@TEN"
                offset="[0]"/>
         <field description="Timer Mode Select" format="enum" enum="d1e45591"
                id="LPTMR0@LPTMR0-CSR@TMS"
                offset="[1]"/>
         <field description="Timer Free-Running Counter" format="enum" enum="d1e45637"
                id="LPTMR0@LPTMR0-CSR@TFC"
                offset="[2]"/>
         <field description="Timer Pin Polarity" format="enum" enum="d1e45683"
                id="LPTMR0@LPTMR0-CSR@TPP"
                offset="[3]"/>
         <field description="Timer Pin Select" format="enum" enum="d1e45729"
                id="LPTMR0@LPTMR0-CSR@TPS"
                offset="[5:4]"/>
         <field description="Timer Interrupt Enable" format="enum" enum="d1e45800"
                id="LPTMR0@LPTMR0-CSR@TIE"
                offset="[6]"/>
         <field description="Timer Compare Flag" format="enum" enum="d1e45849"
                id="LPTMR0@LPTMR0-CSR@TCF"
                offset="[7]"/>
         <field description="Timer DMA Request Enable" format="enum" enum="d1e45895"
                id="LPTMR0@LPTMR0-CSR@TDRE"
                offset="[8]"/>
      </register>
      <register description="Low Power Timer Prescale Register" format="hex0x"
                id="LPTMR0@LPTMR0-PSR"
                offset="0x4"
                size="4">
         <field description="Prescaler Clock Select" format="enum" enum="d1e45969"
                id="LPTMR0@LPTMR0-PSR@PCS"
                offset="[1:0]"/>
         <field description="Prescaler Bypass" format="enum" enum="d1e46039"
                id="LPTMR0@LPTMR0-PSR@PBYP"
                offset="[2]"/>
         <field description="Prescale Value" format="enum" enum="d1e46085"
                id="LPTMR0@LPTMR0-PSR@PRESCALE"
                offset="[6:3]"/>
      </register>
      <register description="Low Power Timer Compare Register" format="hex0x"
                id="LPTMR0@LPTMR0-CMR"
                offset="0x8"
                size="4">
         <field description="Compare Value" format="hex0x" id="LPTMR0@LPTMR0-CMR@COMPARE"
                offset="[15:0]"/>
      </register>
      <register description="Low Power Timer Counter Register" format="hex0x"
                id="LPTMR0@LPTMR0-CNR"
                offset="0xc"
                size="4">
         <field description="Counter Value" format="hex0x" id="LPTMR0@LPTMR0-CNR@COUNTER"
                offset="[15:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System Integration Module" id="SIM" size="0x70">
      <register description="Chip Control register" format="hex0x" id="SIM@SIM-CHIPCTL"
                offset="0x4"
                size="4">
         <field description="ADC interleave channel enable" format="enum" enum="d1e46455"
                id="SIM@SIM-CHIPCTL@ADC-INTERLEAVE-EN"
                offset="[3:0]"/>
         <field description="CLKOUT divider" format="enum" enum="d1e46537"
                id="SIM@SIM-CHIPCTL@CLKOUTDIV"
                offset="[5:4]"/>
         <field description="CLKOUT Select" format="enum" enum="d1e46607"
                id="SIM@SIM-CHIPCTL@CLKOUTSEL"
                offset="[7:6]"/>
         <field description="Debug trace clock select" format="enum" enum="d1e46665"
                id="SIM@SIM-CHIPCTL@TRACECLK-SEL"
                offset="[12]"/>
         <field description="PDB back-to-back select" format="enum" enum="d1e46711"
                id="SIM@SIM-CHIPCTL@PDB-BB-SEL"
                offset="[13]"/>
         <field description="CAN filter clock select" format="enum" enum="d1e46758"
                id="SIM@SIM-CHIPCTL@CAN-FLT-CLK-SEL"
                offset="[15]"/>
         <field description="PWT clock select" format="enum" enum="d1e46804"
                id="SIM@SIM-CHIPCTL@PWT-CLKSEL"
                offset="[17:16]"/>
         <field description="RTC clock select" format="enum" enum="d1e46862"
                id="SIM@SIM-CHIPCTL@RTC-CLKSEL"
                offset="[19:18]"/>
      </register>
      <register description="FTM Option Register 0" format="hex0x" id="SIM@SIM-FTMOPT0"
                offset="0xc"
                size="4">
         <field description="FTM0 Fault X Select" format="hex0x"
                id="SIM@SIM-FTMOPT0@FTM0FLTxSEL"
                offset="[2:0]"/>
         <field description="FTM1 Fault X Select" format="hex0x"
                id="SIM@SIM-FTMOPT0@FTM1FLTxSEL"
                offset="[6:4]"/>
         <field description="FTM2 Fault X Select" format="hex0x"
                id="SIM@SIM-FTMOPT0@FTM2FLTxSEL"
                offset="[10:8]"/>
         <field description="FTM3 Fault X Select" format="hex0x"
                id="SIM@SIM-FTMOPT0@FTM3FLTxSEL"
                offset="[14:12]"/>
         <field description="FTM0 External Clock Pin Select" format="enum" enum="d1e47020"
                id="SIM@SIM-FTMOPT0@FTM0CLKSEL"
                offset="[25:24]"/>
         <field description="FTM1 External Clock Pin Select" format="enum" enum="d1e47091"
                id="SIM@SIM-FTMOPT0@FTM1CLKSEL"
                offset="[27:26]"/>
         <field description="FTM2 External Clock Pin Select" format="enum" enum="d1e47161"
                id="SIM@SIM-FTMOPT0@FTM2CLKSEL"
                offset="[29:28]"/>
         <field description="FTM3 External Clock Pin Select" format="enum" enum="d1e47231"
                id="SIM@SIM-FTMOPT0@FTM3CLKSEL"
                offset="[31:30]"/>
      </register>
      <register description="ADC Options Register" format="hex0x" id="SIM@SIM-ADCOPT"
                offset="0x18"
                size="4">
         <field description="ADC0 trigger source select" format="enum" enum="d1e47329"
                id="SIM@SIM-ADCOPT@ADC0TRGSEL"
                offset="[0]"/>
         <field description="ADC0 software pre-trigger sources" format="enum" enum="d1e47375"
                id="SIM@SIM-ADCOPT@ADC0SWPRETRG"
                offset="[3:1]"/>
         <field description="ADC0 pre-trigger source select" format="enum" enum="d1e47457"
                id="SIM@SIM-ADCOPT@ADC0PRETRGSEL"
                offset="[5:4]"/>
         <field description="ADC1 trigger source select" format="enum" enum="d1e47515"
                id="SIM@SIM-ADCOPT@ADC1TRGSEL"
                offset="[8]"/>
         <field description="ADC1 software pre-trigger sources" format="enum" enum="d1e47561"
                id="SIM@SIM-ADCOPT@ADC1SWPRETRG"
                offset="[11:9]"/>
         <field description="ADC1 pre-trigger source select" format="enum" enum="d1e47644"
                id="SIM@SIM-ADCOPT@ADC1PRETRGSEL"
                offset="[13:12]"/>
         <field description="ADC2 trigger source select" format="enum" enum="d1e47702"
                id="SIM@SIM-ADCOPT@ADC2TRGSEL"
                offset="[16]"/>
         <field description="ADC2 software pre-trigger sources" format="enum" enum="d1e47748"
                id="SIM@SIM-ADCOPT@ADC2SWPRETRG"
                offset="[19:17]"/>
         <field description="ADC2 pre-trigger source select" format="enum" enum="d1e47830"
                id="SIM@SIM-ADCOPT@ADC2PRETRGSEL"
                offset="[21:20]"/>
      </register>
      <register description="FTM Option Register 1" format="hex0x" id="SIM@SIM-FTMOPT1"
                offset="0x1c"
                size="4">
         <field description="FTM0 Sync Bit" format="enum" enum="d1e47916"
                id="SIM@SIM-FTMOPT1@FTM0SYNCBIT"
                offset="[0]"/>
         <field description="FTM1 Sync Bit" format="enum" enum="d1e47962"
                id="SIM@SIM-FTMOPT1@FTM1SYNCBIT"
                offset="[1]"/>
         <field description="FTM2 Sync Bit" format="enum" enum="d1e48008"
                id="SIM@SIM-FTMOPT1@FTM2SYNCBIT"
                offset="[2]"/>
         <field description="FTM3 Sync Bit" format="enum" enum="d1e48054"
                id="SIM@SIM-FTMOPT1@FTM3SYNCBIT"
                offset="[3]"/>
         <field description="FTM1 CH0 Select" format="enum" enum="d1e48100"
                id="SIM@SIM-FTMOPT1@FTM1CH0SEL"
                offset="[5:4]"/>
         <field description="FTM2 CH0 Select" format="enum" enum="d1e48171"
                id="SIM@SIM-FTMOPT1@FTM2CH0SEL"
                offset="[7:6]"/>
         <field description="FTM2 CH1 Select" format="enum" enum="d1e48241"
                id="SIM@SIM-FTMOPT1@FTM2CH1SEL"
                offset="[8]"/>
         <field description="FTM0 channel modulation select with FTM1_CH1" format="enum"
                enum="d1e48287"
                id="SIM@SIM-FTMOPT1@FTM0-OUTSEL"
                offset="[23:16]"/>
         <field description="FTM3 channel modulation select with FTM2_CH1" format="enum"
                enum="d1e48333"
                id="SIM@SIM-FTMOPT1@FTM3-OUTSEL"
                offset="[31:24]"/>
      </register>
      <register description="System Device Identification Register" format="hex0x"
                id="SIM@SIM-SDID"
                offset="0x24"
                readOnly="true"
                size="4">
         <field description="Pin identification" format="enum" enum="d1e48407"
                id="SIM@SIM-SDID@PINID"
                offset="[6:0]"/>
         <field description="Project ID" format="hex0x" id="SIM@SIM-SDID@PROJECTID"
                offset="[11:7]"/>
         <field description="Device revision number" format="hex0x" id="SIM@SIM-SDID@REVID"
                offset="[15:12]"/>
         <field description="RAM size" format="enum" enum="d1e48489" id="SIM@SIM-SDID@RAMSIZE"
                offset="[19:16]"/>
         <field description="Kinetis Series ID" format="enum" enum="d1e48535"
                id="SIM@SIM-SDID@SERIESID"
                offset="[23:20]"/>
         <field description="Kinetis E-series Sub-Family ID" format="hex0x"
                id="SIM@SIM-SDID@SUBFAMID"
                offset="[27:24]"/>
         <field description="Kinetis E-series Family ID" format="enum" enum="d1e48588"
                id="SIM@SIM-SDID@FAMILYID"
                offset="[31:28]"/>
      </register>
      <register description="Platform Clock Gating Control Register" format="hex0x"
                id="SIM@SIM-PLATCGC"
                offset="0x40"
                size="4">
         <field description="MSCM Clock Gating Control" format="enum" enum="d1e48651"
                id="SIM@SIM-PLATCGC@CGCMSCM"
                offset="[0]"/>
         <field description="MPU Clock Gating Control" format="enum" enum="d1e48697"
                id="SIM@SIM-PLATCGC@CGCMPU"
                offset="[1]"/>
         <field description="DMA Clock Gating Control" format="enum" enum="d1e48743"
                id="SIM@SIM-PLATCGC@CGCDMA"
                offset="[2]"/>
      </register>
      <register description="Flash Configuration Register 1" format="hex0x" id="SIM@SIM-FCFG1"
                offset="0x4c"
                size="4">
         <field description="Flash Disable" format="enum" enum="d1e48817"
                id="SIM@SIM-FCFG1@FLASHDIS"
                offset="[0]"/>
         <field description="Flash Doze" format="enum" enum="d1e48863"
                id="SIM@SIM-FCFG1@FLASHDOZE"
                offset="[1]"/>
         <field description="FlexNVM partition" format="hex0x" id="SIM@SIM-FCFG1@DEPART"
                offset="[15:12]"/>
         <field description="EEE SRAM SIZE" format="enum" enum="d1e48927"
                id="SIM@SIM-FCFG1@EEERAMSIZE"
                offset="[19:16]"/>
         <field description="Program flash size" format="enum" enum="d1e49046"
                id="SIM@SIM-FCFG1@PFSIZE"
                offset="[27:24]"/>
         <field description="FlexNVM size" format="enum" enum="d1e49142"
                id="SIM@SIM-FCFG1@NVMSIZE"
                offset="[31:28]"/>
      </register>
      <register description="Flash Configuration Register 2" format="hex0x" id="SIM@SIM-FCFG2"
                offset="0x50"
                readOnly="true"
                size="4">
         <field description="Max address block 1" format="hex0x" id="SIM@SIM-FCFG2@MAXADDR1"
                offset="[22:16]"/>
         <field description="Max address block 0" format="hex0x" id="SIM@SIM-FCFG2@MAXADDR0"
                offset="[30:24]"/>
      </register>
      <register description="Unique Identification Register High" format="hex0x"
                id="SIM@SIM-UIDH"
                offset="0x54"
                readOnly="true"
                size="4">
         <field description="Unique Identification" format="hex0x" id="SIM@SIM-UIDH@UID127-96"
                offset="[31:0]"/>
      </register>
      <register description="Unique Identification Register Mid-High" format="hex0x"
                id="SIM@SIM-UIDMH"
                offset="0x58"
                readOnly="true"
                size="4">
         <field description="Unique Identification" format="hex0x" id="SIM@SIM-UIDMH@UID95-64"
                offset="[31:0]"/>
      </register>
      <register description="Unique Identification Register Mid Low" format="hex0x"
                id="SIM@SIM-UIDML"
                offset="0x5c"
                readOnly="true"
                size="4">
         <field description="Unique Identification" format="hex0x" id="SIM@SIM-UIDML@UID63-32"
                offset="[31:0]"/>
      </register>
      <register description="Unique Identification Register Low" format="hex0x"
                id="SIM@SIM-UIDL"
                offset="0x60"
                readOnly="true"
                size="4">
         <field description="Unique Identification" format="hex0x" id="SIM@SIM-UIDL@UID31-0"
                offset="[31:0]"/>
      </register>
      <register description="System Clock Divider Register 4" format="hex0x"
                id="SIM@SIM-CLKDIV4"
                offset="0x68"
                size="4">
         <field description="Trace clock divider fraction To configure TRACEDIV and TRACEFRAC, the user must clear TRACEDIVEN at first to disable the trace clock divide function."
                format="hex0x"
                id="SIM@SIM-CLKDIV4@TRACEFRAC"
                offset="[0]"/>
         <field description="Trace clock divider divisor To configure TRACEDIV, the user must disable TRACEDIVEN at first, and then enable it after setting TRACEDIV."
                format="hex0x"
                id="SIM@SIM-CLKDIV4@TRACEDIV"
                offset="[3:1]"/>
         <field description="Debug Trace Divider Control" format="enum" enum="d1e49525"
                id="SIM@SIM-CLKDIV4@TRACEDIVEN"
                offset="[28]"/>
      </register>
      <register description="Miscellaneous Control register" format="hex0x"
                id="SIM@SIM-MISCTRL"
                offset="0x6c"
                size="4">
         <field description="Software Trigger bit to TRGMUX" format="hex0x"
                id="SIM@SIM-MISCTRL@SW-TRG"
                offset="[0]"/>
         <field description="Software Interrupt" format="enum" enum="d1e49617"
                id="SIM@SIM-MISCTRL@SW-INTERRUPT"
                offset="[16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTA" size="0xcc">
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR0@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR0@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR1@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR1@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR2@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR2@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR3@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR3@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR4@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR4@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR5@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR5@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR6@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR6@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR7@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR7@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR8@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR8@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR9@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR9@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR10@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR10@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR11@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR11@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR12@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR12@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR13@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR13@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR14@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR14@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR15@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR15@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR16@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR16@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR17@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR17@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR18@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR18@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR19@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR19@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR20@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR20@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR21@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR21@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR22@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR22@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR23@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR23@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR24@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR24@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR25@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR25@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR26@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR26@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR27@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR27@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR28@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR28@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR29@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR29@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR30@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR30@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR31@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR31@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTA@PORTA-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50322"
                id="PORTA@PORTA-GPCLR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50368"
                id="PORTA@PORTA-GPCLR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50414"
                id="PORTA@PORTA-GPCLR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50460"
                id="PORTA@PORTA-GPCLR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50507"
                id="PORTA@PORTA-GPCLR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50553"
                id="PORTA@PORTA-GPCLR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50599"
                id="PORTA@PORTA-GPCLR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50645"
                id="PORTA@PORTA-GPCLR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50691"
                id="PORTA@PORTA-GPCLR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50737"
                id="PORTA@PORTA-GPCLR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50784"
                id="PORTA@PORTA-GPCLR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50830"
                id="PORTA@PORTA-GPCLR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50876"
                id="PORTA@PORTA-GPCLR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50922"
                id="PORTA@PORTA-GPCLR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50968"
                id="PORTA@PORTA-GPCLR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51014"
                id="PORTA@PORTA-GPCLR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTA@PORTA-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51106"
                id="PORTA@PORTA-GPCHR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51152"
                id="PORTA@PORTA-GPCHR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51198"
                id="PORTA@PORTA-GPCHR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51244"
                id="PORTA@PORTA-GPCHR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51291"
                id="PORTA@PORTA-GPCHR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51337"
                id="PORTA@PORTA-GPCHR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51383"
                id="PORTA@PORTA-GPCHR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51429"
                id="PORTA@PORTA-GPCHR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51475"
                id="PORTA@PORTA-GPCHR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51521"
                id="PORTA@PORTA-GPCHR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51568"
                id="PORTA@PORTA-GPCHR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51614"
                id="PORTA@PORTA-GPCHR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51660"
                id="PORTA@PORTA-GPCHR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51706"
                id="PORTA@PORTA-GPCHR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51752"
                id="PORTA@PORTA-GPCHR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51798"
                id="PORTA@PORTA-GPCHR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTA@PORTA-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e51875"
                id="PORTA@PORTA-ISFR@ISF0"
                offset="[0]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51924"
                id="PORTA@PORTA-ISFR@ISF1"
                offset="[1]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51973"
                id="PORTA@PORTA-ISFR@ISF2"
                offset="[2]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52022"
                id="PORTA@PORTA-ISFR@ISF3"
                offset="[3]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52071"
                id="PORTA@PORTA-ISFR@ISF4"
                offset="[4]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52121"
                id="PORTA@PORTA-ISFR@ISF5"
                offset="[5]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52170"
                id="PORTA@PORTA-ISFR@ISF6"
                offset="[6]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52219"
                id="PORTA@PORTA-ISFR@ISF7"
                offset="[7]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52268"
                id="PORTA@PORTA-ISFR@ISF8"
                offset="[8]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52317"
                id="PORTA@PORTA-ISFR@ISF9"
                offset="[9]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52366"
                id="PORTA@PORTA-ISFR@ISF10"
                offset="[10]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52416"
                id="PORTA@PORTA-ISFR@ISF11"
                offset="[11]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52465"
                id="PORTA@PORTA-ISFR@ISF12"
                offset="[12]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52514"
                id="PORTA@PORTA-ISFR@ISF13"
                offset="[13]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52563"
                id="PORTA@PORTA-ISFR@ISF14"
                offset="[14]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52612"
                id="PORTA@PORTA-ISFR@ISF15"
                offset="[15]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52661"
                id="PORTA@PORTA-ISFR@ISF16"
                offset="[16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52711"
                id="PORTA@PORTA-ISFR@ISF17"
                offset="[17]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52760"
                id="PORTA@PORTA-ISFR@ISF18"
                offset="[18]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52809"
                id="PORTA@PORTA-ISFR@ISF19"
                offset="[19]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52858"
                id="PORTA@PORTA-ISFR@ISF20"
                offset="[20]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52907"
                id="PORTA@PORTA-ISFR@ISF21"
                offset="[21]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52956"
                id="PORTA@PORTA-ISFR@ISF22"
                offset="[22]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53006"
                id="PORTA@PORTA-ISFR@ISF23"
                offset="[23]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53055"
                id="PORTA@PORTA-ISFR@ISF24"
                offset="[24]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53104"
                id="PORTA@PORTA-ISFR@ISF25"
                offset="[25]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53153"
                id="PORTA@PORTA-ISFR@ISF26"
                offset="[26]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53202"
                id="PORTA@PORTA-ISFR@ISF27"
                offset="[27]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53251"
                id="PORTA@PORTA-ISFR@ISF28"
                offset="[28]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53301"
                id="PORTA@PORTA-ISFR@ISF29"
                offset="[29]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53350"
                id="PORTA@PORTA-ISFR@ISF30"
                offset="[30]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53399"
                id="PORTA@PORTA-ISFR@ISF31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Enable Register" format="hex0x"
                id="PORTA@PORTA-DFER"
                offset="0xc0"
                size="4">
         <field description="Digital Filter Enable" format="enum" enum="d1e53473"
                id="PORTA@PORTA-DFER@DFE0"
                offset="[0]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53519"
                id="PORTA@PORTA-DFER@DFE1"
                offset="[1]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53565"
                id="PORTA@PORTA-DFER@DFE2"
                offset="[2]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53611"
                id="PORTA@PORTA-DFER@DFE3"
                offset="[3]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53657"
                id="PORTA@PORTA-DFER@DFE4"
                offset="[4]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53704"
                id="PORTA@PORTA-DFER@DFE5"
                offset="[5]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53750"
                id="PORTA@PORTA-DFER@DFE6"
                offset="[6]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53796"
                id="PORTA@PORTA-DFER@DFE7"
                offset="[7]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53842"
                id="PORTA@PORTA-DFER@DFE8"
                offset="[8]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53888"
                id="PORTA@PORTA-DFER@DFE9"
                offset="[9]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53934"
                id="PORTA@PORTA-DFER@DFE10"
                offset="[10]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53981"
                id="PORTA@PORTA-DFER@DFE11"
                offset="[11]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54027"
                id="PORTA@PORTA-DFER@DFE12"
                offset="[12]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54073"
                id="PORTA@PORTA-DFER@DFE13"
                offset="[13]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54119"
                id="PORTA@PORTA-DFER@DFE14"
                offset="[14]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54165"
                id="PORTA@PORTA-DFER@DFE15"
                offset="[15]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54211"
                id="PORTA@PORTA-DFER@DFE16"
                offset="[16]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54258"
                id="PORTA@PORTA-DFER@DFE17"
                offset="[17]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54304"
                id="PORTA@PORTA-DFER@DFE18"
                offset="[18]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54350"
                id="PORTA@PORTA-DFER@DFE19"
                offset="[19]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54396"
                id="PORTA@PORTA-DFER@DFE20"
                offset="[20]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54442"
                id="PORTA@PORTA-DFER@DFE21"
                offset="[21]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54488"
                id="PORTA@PORTA-DFER@DFE22"
                offset="[22]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54535"
                id="PORTA@PORTA-DFER@DFE23"
                offset="[23]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54581"
                id="PORTA@PORTA-DFER@DFE24"
                offset="[24]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54627"
                id="PORTA@PORTA-DFER@DFE25"
                offset="[25]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54673"
                id="PORTA@PORTA-DFER@DFE26"
                offset="[26]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54719"
                id="PORTA@PORTA-DFER@DFE27"
                offset="[27]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54765"
                id="PORTA@PORTA-DFER@DFE28"
                offset="[28]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54812"
                id="PORTA@PORTA-DFER@DFE29"
                offset="[29]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54858"
                id="PORTA@PORTA-DFER@DFE30"
                offset="[30]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54904"
                id="PORTA@PORTA-DFER@DFE31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Clock Register" format="hex0x"
                id="PORTA@PORTA-DFCR"
                offset="0xc4"
                size="4">
         <field description="Clock Source" format="enum" enum="d1e54979"
                id="PORTA@PORTA-DFCR@CS"
                offset="[0]"/>
      </register>
      <register description="Digital Filter Width Register" format="hex0x"
                id="PORTA@PORTA-DFWR"
                offset="0xc8"
                size="4">
         <field description="Filter Length" format="hex0x" id="PORTA@PORTA-DFWR@FILT"
                offset="[4:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTB" size="0xcc">
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR0@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR0@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR1@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR1@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR2@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR2@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR3@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR3@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR4@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR4@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR5@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR5@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR6@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR6@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR7@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR7@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR8@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR8@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR9@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR9@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR10@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR10@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR11@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR11@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR12@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR12@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR13@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR13@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR14@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR14@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR15@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR15@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR16@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR16@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR17@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR17@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR18@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR18@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR19@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR19@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR20@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR20@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR21@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR21@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR22@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR22@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR23@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR23@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR24@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR24@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR25@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR25@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR26@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR26@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR27@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR27@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR28@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR28@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR29@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR29@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR30@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR30@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR31@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR31@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTA@PORTA-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50322"
                id="PORTA@PORTA-GPCLR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50368"
                id="PORTA@PORTA-GPCLR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50414"
                id="PORTA@PORTA-GPCLR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50460"
                id="PORTA@PORTA-GPCLR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50507"
                id="PORTA@PORTA-GPCLR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50553"
                id="PORTA@PORTA-GPCLR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50599"
                id="PORTA@PORTA-GPCLR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50645"
                id="PORTA@PORTA-GPCLR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50691"
                id="PORTA@PORTA-GPCLR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50737"
                id="PORTA@PORTA-GPCLR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50784"
                id="PORTA@PORTA-GPCLR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50830"
                id="PORTA@PORTA-GPCLR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50876"
                id="PORTA@PORTA-GPCLR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50922"
                id="PORTA@PORTA-GPCLR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50968"
                id="PORTA@PORTA-GPCLR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51014"
                id="PORTA@PORTA-GPCLR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTA@PORTA-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51106"
                id="PORTA@PORTA-GPCHR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51152"
                id="PORTA@PORTA-GPCHR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51198"
                id="PORTA@PORTA-GPCHR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51244"
                id="PORTA@PORTA-GPCHR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51291"
                id="PORTA@PORTA-GPCHR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51337"
                id="PORTA@PORTA-GPCHR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51383"
                id="PORTA@PORTA-GPCHR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51429"
                id="PORTA@PORTA-GPCHR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51475"
                id="PORTA@PORTA-GPCHR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51521"
                id="PORTA@PORTA-GPCHR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51568"
                id="PORTA@PORTA-GPCHR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51614"
                id="PORTA@PORTA-GPCHR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51660"
                id="PORTA@PORTA-GPCHR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51706"
                id="PORTA@PORTA-GPCHR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51752"
                id="PORTA@PORTA-GPCHR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51798"
                id="PORTA@PORTA-GPCHR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTA@PORTA-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e51875"
                id="PORTA@PORTA-ISFR@ISF0"
                offset="[0]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51924"
                id="PORTA@PORTA-ISFR@ISF1"
                offset="[1]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51973"
                id="PORTA@PORTA-ISFR@ISF2"
                offset="[2]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52022"
                id="PORTA@PORTA-ISFR@ISF3"
                offset="[3]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52071"
                id="PORTA@PORTA-ISFR@ISF4"
                offset="[4]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52121"
                id="PORTA@PORTA-ISFR@ISF5"
                offset="[5]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52170"
                id="PORTA@PORTA-ISFR@ISF6"
                offset="[6]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52219"
                id="PORTA@PORTA-ISFR@ISF7"
                offset="[7]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52268"
                id="PORTA@PORTA-ISFR@ISF8"
                offset="[8]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52317"
                id="PORTA@PORTA-ISFR@ISF9"
                offset="[9]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52366"
                id="PORTA@PORTA-ISFR@ISF10"
                offset="[10]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52416"
                id="PORTA@PORTA-ISFR@ISF11"
                offset="[11]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52465"
                id="PORTA@PORTA-ISFR@ISF12"
                offset="[12]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52514"
                id="PORTA@PORTA-ISFR@ISF13"
                offset="[13]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52563"
                id="PORTA@PORTA-ISFR@ISF14"
                offset="[14]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52612"
                id="PORTA@PORTA-ISFR@ISF15"
                offset="[15]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52661"
                id="PORTA@PORTA-ISFR@ISF16"
                offset="[16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52711"
                id="PORTA@PORTA-ISFR@ISF17"
                offset="[17]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52760"
                id="PORTA@PORTA-ISFR@ISF18"
                offset="[18]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52809"
                id="PORTA@PORTA-ISFR@ISF19"
                offset="[19]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52858"
                id="PORTA@PORTA-ISFR@ISF20"
                offset="[20]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52907"
                id="PORTA@PORTA-ISFR@ISF21"
                offset="[21]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52956"
                id="PORTA@PORTA-ISFR@ISF22"
                offset="[22]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53006"
                id="PORTA@PORTA-ISFR@ISF23"
                offset="[23]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53055"
                id="PORTA@PORTA-ISFR@ISF24"
                offset="[24]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53104"
                id="PORTA@PORTA-ISFR@ISF25"
                offset="[25]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53153"
                id="PORTA@PORTA-ISFR@ISF26"
                offset="[26]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53202"
                id="PORTA@PORTA-ISFR@ISF27"
                offset="[27]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53251"
                id="PORTA@PORTA-ISFR@ISF28"
                offset="[28]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53301"
                id="PORTA@PORTA-ISFR@ISF29"
                offset="[29]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53350"
                id="PORTA@PORTA-ISFR@ISF30"
                offset="[30]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53399"
                id="PORTA@PORTA-ISFR@ISF31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Enable Register" format="hex0x"
                id="PORTA@PORTA-DFER"
                offset="0xc0"
                size="4">
         <field description="Digital Filter Enable" format="enum" enum="d1e53473"
                id="PORTA@PORTA-DFER@DFE0"
                offset="[0]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53519"
                id="PORTA@PORTA-DFER@DFE1"
                offset="[1]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53565"
                id="PORTA@PORTA-DFER@DFE2"
                offset="[2]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53611"
                id="PORTA@PORTA-DFER@DFE3"
                offset="[3]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53657"
                id="PORTA@PORTA-DFER@DFE4"
                offset="[4]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53704"
                id="PORTA@PORTA-DFER@DFE5"
                offset="[5]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53750"
                id="PORTA@PORTA-DFER@DFE6"
                offset="[6]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53796"
                id="PORTA@PORTA-DFER@DFE7"
                offset="[7]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53842"
                id="PORTA@PORTA-DFER@DFE8"
                offset="[8]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53888"
                id="PORTA@PORTA-DFER@DFE9"
                offset="[9]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53934"
                id="PORTA@PORTA-DFER@DFE10"
                offset="[10]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53981"
                id="PORTA@PORTA-DFER@DFE11"
                offset="[11]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54027"
                id="PORTA@PORTA-DFER@DFE12"
                offset="[12]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54073"
                id="PORTA@PORTA-DFER@DFE13"
                offset="[13]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54119"
                id="PORTA@PORTA-DFER@DFE14"
                offset="[14]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54165"
                id="PORTA@PORTA-DFER@DFE15"
                offset="[15]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54211"
                id="PORTA@PORTA-DFER@DFE16"
                offset="[16]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54258"
                id="PORTA@PORTA-DFER@DFE17"
                offset="[17]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54304"
                id="PORTA@PORTA-DFER@DFE18"
                offset="[18]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54350"
                id="PORTA@PORTA-DFER@DFE19"
                offset="[19]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54396"
                id="PORTA@PORTA-DFER@DFE20"
                offset="[20]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54442"
                id="PORTA@PORTA-DFER@DFE21"
                offset="[21]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54488"
                id="PORTA@PORTA-DFER@DFE22"
                offset="[22]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54535"
                id="PORTA@PORTA-DFER@DFE23"
                offset="[23]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54581"
                id="PORTA@PORTA-DFER@DFE24"
                offset="[24]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54627"
                id="PORTA@PORTA-DFER@DFE25"
                offset="[25]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54673"
                id="PORTA@PORTA-DFER@DFE26"
                offset="[26]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54719"
                id="PORTA@PORTA-DFER@DFE27"
                offset="[27]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54765"
                id="PORTA@PORTA-DFER@DFE28"
                offset="[28]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54812"
                id="PORTA@PORTA-DFER@DFE29"
                offset="[29]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54858"
                id="PORTA@PORTA-DFER@DFE30"
                offset="[30]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54904"
                id="PORTA@PORTA-DFER@DFE31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Clock Register" format="hex0x"
                id="PORTA@PORTA-DFCR"
                offset="0xc4"
                size="4">
         <field description="Clock Source" format="enum" enum="d1e54979"
                id="PORTA@PORTA-DFCR@CS"
                offset="[0]"/>
      </register>
      <register description="Digital Filter Width Register" format="hex0x"
                id="PORTA@PORTA-DFWR"
                offset="0xc8"
                size="4">
         <field description="Filter Length" format="hex0x" id="PORTA@PORTA-DFWR@FILT"
                offset="[4:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTC" size="0xcc">
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR0@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR0@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR1@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR1@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR2@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR2@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR3@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR3@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR4@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR4@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR5@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR5@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR6@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR6@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR7@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR7@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR8@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR8@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR9@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR9@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR10@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR10@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR11@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR11@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR12@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR12@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR13@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR13@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR14@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR14@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR15@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR15@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR16@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR16@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR17@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR17@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR18@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR18@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR19@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR19@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR20@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR20@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR21@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR21@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR22@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR22@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR23@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR23@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR24@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR24@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR25@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR25@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR26@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR26@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR27@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR27@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR28@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR28@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR29@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR29@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR30@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR30@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR31@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR31@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTA@PORTA-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50322"
                id="PORTA@PORTA-GPCLR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50368"
                id="PORTA@PORTA-GPCLR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50414"
                id="PORTA@PORTA-GPCLR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50460"
                id="PORTA@PORTA-GPCLR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50507"
                id="PORTA@PORTA-GPCLR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50553"
                id="PORTA@PORTA-GPCLR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50599"
                id="PORTA@PORTA-GPCLR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50645"
                id="PORTA@PORTA-GPCLR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50691"
                id="PORTA@PORTA-GPCLR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50737"
                id="PORTA@PORTA-GPCLR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50784"
                id="PORTA@PORTA-GPCLR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50830"
                id="PORTA@PORTA-GPCLR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50876"
                id="PORTA@PORTA-GPCLR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50922"
                id="PORTA@PORTA-GPCLR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50968"
                id="PORTA@PORTA-GPCLR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51014"
                id="PORTA@PORTA-GPCLR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTA@PORTA-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51106"
                id="PORTA@PORTA-GPCHR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51152"
                id="PORTA@PORTA-GPCHR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51198"
                id="PORTA@PORTA-GPCHR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51244"
                id="PORTA@PORTA-GPCHR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51291"
                id="PORTA@PORTA-GPCHR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51337"
                id="PORTA@PORTA-GPCHR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51383"
                id="PORTA@PORTA-GPCHR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51429"
                id="PORTA@PORTA-GPCHR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51475"
                id="PORTA@PORTA-GPCHR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51521"
                id="PORTA@PORTA-GPCHR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51568"
                id="PORTA@PORTA-GPCHR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51614"
                id="PORTA@PORTA-GPCHR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51660"
                id="PORTA@PORTA-GPCHR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51706"
                id="PORTA@PORTA-GPCHR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51752"
                id="PORTA@PORTA-GPCHR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51798"
                id="PORTA@PORTA-GPCHR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTA@PORTA-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e51875"
                id="PORTA@PORTA-ISFR@ISF0"
                offset="[0]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51924"
                id="PORTA@PORTA-ISFR@ISF1"
                offset="[1]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51973"
                id="PORTA@PORTA-ISFR@ISF2"
                offset="[2]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52022"
                id="PORTA@PORTA-ISFR@ISF3"
                offset="[3]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52071"
                id="PORTA@PORTA-ISFR@ISF4"
                offset="[4]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52121"
                id="PORTA@PORTA-ISFR@ISF5"
                offset="[5]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52170"
                id="PORTA@PORTA-ISFR@ISF6"
                offset="[6]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52219"
                id="PORTA@PORTA-ISFR@ISF7"
                offset="[7]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52268"
                id="PORTA@PORTA-ISFR@ISF8"
                offset="[8]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52317"
                id="PORTA@PORTA-ISFR@ISF9"
                offset="[9]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52366"
                id="PORTA@PORTA-ISFR@ISF10"
                offset="[10]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52416"
                id="PORTA@PORTA-ISFR@ISF11"
                offset="[11]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52465"
                id="PORTA@PORTA-ISFR@ISF12"
                offset="[12]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52514"
                id="PORTA@PORTA-ISFR@ISF13"
                offset="[13]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52563"
                id="PORTA@PORTA-ISFR@ISF14"
                offset="[14]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52612"
                id="PORTA@PORTA-ISFR@ISF15"
                offset="[15]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52661"
                id="PORTA@PORTA-ISFR@ISF16"
                offset="[16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52711"
                id="PORTA@PORTA-ISFR@ISF17"
                offset="[17]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52760"
                id="PORTA@PORTA-ISFR@ISF18"
                offset="[18]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52809"
                id="PORTA@PORTA-ISFR@ISF19"
                offset="[19]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52858"
                id="PORTA@PORTA-ISFR@ISF20"
                offset="[20]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52907"
                id="PORTA@PORTA-ISFR@ISF21"
                offset="[21]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52956"
                id="PORTA@PORTA-ISFR@ISF22"
                offset="[22]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53006"
                id="PORTA@PORTA-ISFR@ISF23"
                offset="[23]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53055"
                id="PORTA@PORTA-ISFR@ISF24"
                offset="[24]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53104"
                id="PORTA@PORTA-ISFR@ISF25"
                offset="[25]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53153"
                id="PORTA@PORTA-ISFR@ISF26"
                offset="[26]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53202"
                id="PORTA@PORTA-ISFR@ISF27"
                offset="[27]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53251"
                id="PORTA@PORTA-ISFR@ISF28"
                offset="[28]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53301"
                id="PORTA@PORTA-ISFR@ISF29"
                offset="[29]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53350"
                id="PORTA@PORTA-ISFR@ISF30"
                offset="[30]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53399"
                id="PORTA@PORTA-ISFR@ISF31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Enable Register" format="hex0x"
                id="PORTA@PORTA-DFER"
                offset="0xc0"
                size="4">
         <field description="Digital Filter Enable" format="enum" enum="d1e53473"
                id="PORTA@PORTA-DFER@DFE0"
                offset="[0]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53519"
                id="PORTA@PORTA-DFER@DFE1"
                offset="[1]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53565"
                id="PORTA@PORTA-DFER@DFE2"
                offset="[2]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53611"
                id="PORTA@PORTA-DFER@DFE3"
                offset="[3]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53657"
                id="PORTA@PORTA-DFER@DFE4"
                offset="[4]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53704"
                id="PORTA@PORTA-DFER@DFE5"
                offset="[5]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53750"
                id="PORTA@PORTA-DFER@DFE6"
                offset="[6]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53796"
                id="PORTA@PORTA-DFER@DFE7"
                offset="[7]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53842"
                id="PORTA@PORTA-DFER@DFE8"
                offset="[8]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53888"
                id="PORTA@PORTA-DFER@DFE9"
                offset="[9]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53934"
                id="PORTA@PORTA-DFER@DFE10"
                offset="[10]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53981"
                id="PORTA@PORTA-DFER@DFE11"
                offset="[11]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54027"
                id="PORTA@PORTA-DFER@DFE12"
                offset="[12]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54073"
                id="PORTA@PORTA-DFER@DFE13"
                offset="[13]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54119"
                id="PORTA@PORTA-DFER@DFE14"
                offset="[14]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54165"
                id="PORTA@PORTA-DFER@DFE15"
                offset="[15]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54211"
                id="PORTA@PORTA-DFER@DFE16"
                offset="[16]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54258"
                id="PORTA@PORTA-DFER@DFE17"
                offset="[17]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54304"
                id="PORTA@PORTA-DFER@DFE18"
                offset="[18]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54350"
                id="PORTA@PORTA-DFER@DFE19"
                offset="[19]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54396"
                id="PORTA@PORTA-DFER@DFE20"
                offset="[20]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54442"
                id="PORTA@PORTA-DFER@DFE21"
                offset="[21]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54488"
                id="PORTA@PORTA-DFER@DFE22"
                offset="[22]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54535"
                id="PORTA@PORTA-DFER@DFE23"
                offset="[23]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54581"
                id="PORTA@PORTA-DFER@DFE24"
                offset="[24]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54627"
                id="PORTA@PORTA-DFER@DFE25"
                offset="[25]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54673"
                id="PORTA@PORTA-DFER@DFE26"
                offset="[26]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54719"
                id="PORTA@PORTA-DFER@DFE27"
                offset="[27]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54765"
                id="PORTA@PORTA-DFER@DFE28"
                offset="[28]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54812"
                id="PORTA@PORTA-DFER@DFE29"
                offset="[29]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54858"
                id="PORTA@PORTA-DFER@DFE30"
                offset="[30]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54904"
                id="PORTA@PORTA-DFER@DFE31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Clock Register" format="hex0x"
                id="PORTA@PORTA-DFCR"
                offset="0xc4"
                size="4">
         <field description="Clock Source" format="enum" enum="d1e54979"
                id="PORTA@PORTA-DFCR@CS"
                offset="[0]"/>
      </register>
      <register description="Digital Filter Width Register" format="hex0x"
                id="PORTA@PORTA-DFWR"
                offset="0xc8"
                size="4">
         <field description="Filter Length" format="hex0x" id="PORTA@PORTA-DFWR@FILT"
                offset="[4:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTD" size="0xcc">
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR0@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR0@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR1@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR1@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR2@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR2@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR3@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR3@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR4@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR4@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR5@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR5@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR6@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR6@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR7@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR7@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR8@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR8@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR9@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR9@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR10@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR10@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR11@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR11@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR12@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR12@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR13@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR13@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR14@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR14@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR15@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR15@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR16@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR16@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR17@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR17@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR18@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR18@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR19@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR19@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR20@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR20@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR21@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR21@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR22@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR22@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR23@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR23@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR24@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR24@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR25@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR25@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR26@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR26@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR27@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR27@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR28@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR28@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR29@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR29@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR30@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR30@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR31@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR31@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTA@PORTA-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50322"
                id="PORTA@PORTA-GPCLR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50368"
                id="PORTA@PORTA-GPCLR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50414"
                id="PORTA@PORTA-GPCLR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50460"
                id="PORTA@PORTA-GPCLR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50507"
                id="PORTA@PORTA-GPCLR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50553"
                id="PORTA@PORTA-GPCLR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50599"
                id="PORTA@PORTA-GPCLR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50645"
                id="PORTA@PORTA-GPCLR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50691"
                id="PORTA@PORTA-GPCLR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50737"
                id="PORTA@PORTA-GPCLR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50784"
                id="PORTA@PORTA-GPCLR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50830"
                id="PORTA@PORTA-GPCLR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50876"
                id="PORTA@PORTA-GPCLR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50922"
                id="PORTA@PORTA-GPCLR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50968"
                id="PORTA@PORTA-GPCLR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51014"
                id="PORTA@PORTA-GPCLR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTA@PORTA-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51106"
                id="PORTA@PORTA-GPCHR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51152"
                id="PORTA@PORTA-GPCHR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51198"
                id="PORTA@PORTA-GPCHR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51244"
                id="PORTA@PORTA-GPCHR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51291"
                id="PORTA@PORTA-GPCHR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51337"
                id="PORTA@PORTA-GPCHR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51383"
                id="PORTA@PORTA-GPCHR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51429"
                id="PORTA@PORTA-GPCHR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51475"
                id="PORTA@PORTA-GPCHR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51521"
                id="PORTA@PORTA-GPCHR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51568"
                id="PORTA@PORTA-GPCHR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51614"
                id="PORTA@PORTA-GPCHR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51660"
                id="PORTA@PORTA-GPCHR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51706"
                id="PORTA@PORTA-GPCHR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51752"
                id="PORTA@PORTA-GPCHR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51798"
                id="PORTA@PORTA-GPCHR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTA@PORTA-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e51875"
                id="PORTA@PORTA-ISFR@ISF0"
                offset="[0]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51924"
                id="PORTA@PORTA-ISFR@ISF1"
                offset="[1]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51973"
                id="PORTA@PORTA-ISFR@ISF2"
                offset="[2]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52022"
                id="PORTA@PORTA-ISFR@ISF3"
                offset="[3]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52071"
                id="PORTA@PORTA-ISFR@ISF4"
                offset="[4]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52121"
                id="PORTA@PORTA-ISFR@ISF5"
                offset="[5]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52170"
                id="PORTA@PORTA-ISFR@ISF6"
                offset="[6]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52219"
                id="PORTA@PORTA-ISFR@ISF7"
                offset="[7]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52268"
                id="PORTA@PORTA-ISFR@ISF8"
                offset="[8]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52317"
                id="PORTA@PORTA-ISFR@ISF9"
                offset="[9]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52366"
                id="PORTA@PORTA-ISFR@ISF10"
                offset="[10]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52416"
                id="PORTA@PORTA-ISFR@ISF11"
                offset="[11]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52465"
                id="PORTA@PORTA-ISFR@ISF12"
                offset="[12]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52514"
                id="PORTA@PORTA-ISFR@ISF13"
                offset="[13]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52563"
                id="PORTA@PORTA-ISFR@ISF14"
                offset="[14]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52612"
                id="PORTA@PORTA-ISFR@ISF15"
                offset="[15]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52661"
                id="PORTA@PORTA-ISFR@ISF16"
                offset="[16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52711"
                id="PORTA@PORTA-ISFR@ISF17"
                offset="[17]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52760"
                id="PORTA@PORTA-ISFR@ISF18"
                offset="[18]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52809"
                id="PORTA@PORTA-ISFR@ISF19"
                offset="[19]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52858"
                id="PORTA@PORTA-ISFR@ISF20"
                offset="[20]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52907"
                id="PORTA@PORTA-ISFR@ISF21"
                offset="[21]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52956"
                id="PORTA@PORTA-ISFR@ISF22"
                offset="[22]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53006"
                id="PORTA@PORTA-ISFR@ISF23"
                offset="[23]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53055"
                id="PORTA@PORTA-ISFR@ISF24"
                offset="[24]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53104"
                id="PORTA@PORTA-ISFR@ISF25"
                offset="[25]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53153"
                id="PORTA@PORTA-ISFR@ISF26"
                offset="[26]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53202"
                id="PORTA@PORTA-ISFR@ISF27"
                offset="[27]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53251"
                id="PORTA@PORTA-ISFR@ISF28"
                offset="[28]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53301"
                id="PORTA@PORTA-ISFR@ISF29"
                offset="[29]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53350"
                id="PORTA@PORTA-ISFR@ISF30"
                offset="[30]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53399"
                id="PORTA@PORTA-ISFR@ISF31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Enable Register" format="hex0x"
                id="PORTA@PORTA-DFER"
                offset="0xc0"
                size="4">
         <field description="Digital Filter Enable" format="enum" enum="d1e53473"
                id="PORTA@PORTA-DFER@DFE0"
                offset="[0]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53519"
                id="PORTA@PORTA-DFER@DFE1"
                offset="[1]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53565"
                id="PORTA@PORTA-DFER@DFE2"
                offset="[2]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53611"
                id="PORTA@PORTA-DFER@DFE3"
                offset="[3]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53657"
                id="PORTA@PORTA-DFER@DFE4"
                offset="[4]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53704"
                id="PORTA@PORTA-DFER@DFE5"
                offset="[5]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53750"
                id="PORTA@PORTA-DFER@DFE6"
                offset="[6]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53796"
                id="PORTA@PORTA-DFER@DFE7"
                offset="[7]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53842"
                id="PORTA@PORTA-DFER@DFE8"
                offset="[8]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53888"
                id="PORTA@PORTA-DFER@DFE9"
                offset="[9]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53934"
                id="PORTA@PORTA-DFER@DFE10"
                offset="[10]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53981"
                id="PORTA@PORTA-DFER@DFE11"
                offset="[11]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54027"
                id="PORTA@PORTA-DFER@DFE12"
                offset="[12]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54073"
                id="PORTA@PORTA-DFER@DFE13"
                offset="[13]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54119"
                id="PORTA@PORTA-DFER@DFE14"
                offset="[14]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54165"
                id="PORTA@PORTA-DFER@DFE15"
                offset="[15]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54211"
                id="PORTA@PORTA-DFER@DFE16"
                offset="[16]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54258"
                id="PORTA@PORTA-DFER@DFE17"
                offset="[17]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54304"
                id="PORTA@PORTA-DFER@DFE18"
                offset="[18]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54350"
                id="PORTA@PORTA-DFER@DFE19"
                offset="[19]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54396"
                id="PORTA@PORTA-DFER@DFE20"
                offset="[20]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54442"
                id="PORTA@PORTA-DFER@DFE21"
                offset="[21]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54488"
                id="PORTA@PORTA-DFER@DFE22"
                offset="[22]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54535"
                id="PORTA@PORTA-DFER@DFE23"
                offset="[23]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54581"
                id="PORTA@PORTA-DFER@DFE24"
                offset="[24]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54627"
                id="PORTA@PORTA-DFER@DFE25"
                offset="[25]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54673"
                id="PORTA@PORTA-DFER@DFE26"
                offset="[26]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54719"
                id="PORTA@PORTA-DFER@DFE27"
                offset="[27]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54765"
                id="PORTA@PORTA-DFER@DFE28"
                offset="[28]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54812"
                id="PORTA@PORTA-DFER@DFE29"
                offset="[29]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54858"
                id="PORTA@PORTA-DFER@DFE30"
                offset="[30]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54904"
                id="PORTA@PORTA-DFER@DFE31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Clock Register" format="hex0x"
                id="PORTA@PORTA-DFCR"
                offset="0xc4"
                size="4">
         <field description="Clock Source" format="enum" enum="d1e54979"
                id="PORTA@PORTA-DFCR@CS"
                offset="[0]"/>
      </register>
      <register description="Digital Filter Width Register" format="hex0x"
                id="PORTA@PORTA-DFWR"
                offset="0xc8"
                size="4">
         <field description="Filter Length" format="hex0x" id="PORTA@PORTA-DFWR@FILT"
                offset="[4:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTE" size="0xcc">
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR0@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR0@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR1@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR1@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR2@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR2@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR3@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR3@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR4@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR4@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR5@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR5@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR6@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR6@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR7@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR7@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR8@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR8@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR9@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR9@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR10@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR10@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR11@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR11@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR12@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR12@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR13@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR13@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR14@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR14@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR15@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR15@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR16@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR16@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR17@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR17@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR18@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR18@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR19@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR19@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR20@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR20@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR21@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR21@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR22@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR22@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR23@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR23@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR24@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR24@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR25@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR25@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR26@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR26@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR27@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR27@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR28@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR28@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR29@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR29@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR30@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR30@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49746"
                id="PORTA@PORTA-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49792"
                id="PORTA@PORTA-PCR31@PE"
                offset="[1]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49838"
                id="PORTA@PORTA-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49884"
                id="PORTA@PORTA-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49930"
                id="PORTA@PORTA-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Lock Register" format="enum" enum="d1e50050"
                id="PORTA@PORTA-PCR31@LK"
                offset="[15]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50096"
                id="PORTA@PORTA-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50230"
                id="PORTA@PORTA-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTA@PORTA-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50322"
                id="PORTA@PORTA-GPCLR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50368"
                id="PORTA@PORTA-GPCLR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50414"
                id="PORTA@PORTA-GPCLR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50460"
                id="PORTA@PORTA-GPCLR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50507"
                id="PORTA@PORTA-GPCLR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50553"
                id="PORTA@PORTA-GPCLR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50599"
                id="PORTA@PORTA-GPCLR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50645"
                id="PORTA@PORTA-GPCLR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50691"
                id="PORTA@PORTA-GPCLR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50737"
                id="PORTA@PORTA-GPCLR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50784"
                id="PORTA@PORTA-GPCLR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50830"
                id="PORTA@PORTA-GPCLR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50876"
                id="PORTA@PORTA-GPCLR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50922"
                id="PORTA@PORTA-GPCLR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e50968"
                id="PORTA@PORTA-GPCLR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51014"
                id="PORTA@PORTA-GPCLR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTA@PORTA-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51106"
                id="PORTA@PORTA-GPCHR@GPWE0"
                offset="[16]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51152"
                id="PORTA@PORTA-GPCHR@GPWE1"
                offset="[17]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51198"
                id="PORTA@PORTA-GPCHR@GPWE2"
                offset="[18]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51244"
                id="PORTA@PORTA-GPCHR@GPWE3"
                offset="[19]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51291"
                id="PORTA@PORTA-GPCHR@GPWE4"
                offset="[20]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51337"
                id="PORTA@PORTA-GPCHR@GPWE5"
                offset="[21]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51383"
                id="PORTA@PORTA-GPCHR@GPWE6"
                offset="[22]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51429"
                id="PORTA@PORTA-GPCHR@GPWE7"
                offset="[23]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51475"
                id="PORTA@PORTA-GPCHR@GPWE8"
                offset="[24]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51521"
                id="PORTA@PORTA-GPCHR@GPWE9"
                offset="[25]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51568"
                id="PORTA@PORTA-GPCHR@GPWE10"
                offset="[26]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51614"
                id="PORTA@PORTA-GPCHR@GPWE11"
                offset="[27]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51660"
                id="PORTA@PORTA-GPCHR@GPWE12"
                offset="[28]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51706"
                id="PORTA@PORTA-GPCHR@GPWE13"
                offset="[29]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51752"
                id="PORTA@PORTA-GPCHR@GPWE14"
                offset="[30]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e51798"
                id="PORTA@PORTA-GPCHR@GPWE15"
                offset="[31]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTA@PORTA-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e51875"
                id="PORTA@PORTA-ISFR@ISF0"
                offset="[0]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51924"
                id="PORTA@PORTA-ISFR@ISF1"
                offset="[1]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51973"
                id="PORTA@PORTA-ISFR@ISF2"
                offset="[2]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52022"
                id="PORTA@PORTA-ISFR@ISF3"
                offset="[3]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52071"
                id="PORTA@PORTA-ISFR@ISF4"
                offset="[4]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52121"
                id="PORTA@PORTA-ISFR@ISF5"
                offset="[5]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52170"
                id="PORTA@PORTA-ISFR@ISF6"
                offset="[6]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52219"
                id="PORTA@PORTA-ISFR@ISF7"
                offset="[7]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52268"
                id="PORTA@PORTA-ISFR@ISF8"
                offset="[8]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52317"
                id="PORTA@PORTA-ISFR@ISF9"
                offset="[9]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52366"
                id="PORTA@PORTA-ISFR@ISF10"
                offset="[10]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52416"
                id="PORTA@PORTA-ISFR@ISF11"
                offset="[11]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52465"
                id="PORTA@PORTA-ISFR@ISF12"
                offset="[12]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52514"
                id="PORTA@PORTA-ISFR@ISF13"
                offset="[13]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52563"
                id="PORTA@PORTA-ISFR@ISF14"
                offset="[14]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52612"
                id="PORTA@PORTA-ISFR@ISF15"
                offset="[15]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52661"
                id="PORTA@PORTA-ISFR@ISF16"
                offset="[16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52711"
                id="PORTA@PORTA-ISFR@ISF17"
                offset="[17]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52760"
                id="PORTA@PORTA-ISFR@ISF18"
                offset="[18]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52809"
                id="PORTA@PORTA-ISFR@ISF19"
                offset="[19]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52858"
                id="PORTA@PORTA-ISFR@ISF20"
                offset="[20]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52907"
                id="PORTA@PORTA-ISFR@ISF21"
                offset="[21]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52956"
                id="PORTA@PORTA-ISFR@ISF22"
                offset="[22]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53006"
                id="PORTA@PORTA-ISFR@ISF23"
                offset="[23]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53055"
                id="PORTA@PORTA-ISFR@ISF24"
                offset="[24]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53104"
                id="PORTA@PORTA-ISFR@ISF25"
                offset="[25]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53153"
                id="PORTA@PORTA-ISFR@ISF26"
                offset="[26]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53202"
                id="PORTA@PORTA-ISFR@ISF27"
                offset="[27]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53251"
                id="PORTA@PORTA-ISFR@ISF28"
                offset="[28]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53301"
                id="PORTA@PORTA-ISFR@ISF29"
                offset="[29]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53350"
                id="PORTA@PORTA-ISFR@ISF30"
                offset="[30]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53399"
                id="PORTA@PORTA-ISFR@ISF31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Enable Register" format="hex0x"
                id="PORTA@PORTA-DFER"
                offset="0xc0"
                size="4">
         <field description="Digital Filter Enable" format="enum" enum="d1e53473"
                id="PORTA@PORTA-DFER@DFE0"
                offset="[0]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53519"
                id="PORTA@PORTA-DFER@DFE1"
                offset="[1]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53565"
                id="PORTA@PORTA-DFER@DFE2"
                offset="[2]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53611"
                id="PORTA@PORTA-DFER@DFE3"
                offset="[3]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53657"
                id="PORTA@PORTA-DFER@DFE4"
                offset="[4]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53704"
                id="PORTA@PORTA-DFER@DFE5"
                offset="[5]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53750"
                id="PORTA@PORTA-DFER@DFE6"
                offset="[6]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53796"
                id="PORTA@PORTA-DFER@DFE7"
                offset="[7]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53842"
                id="PORTA@PORTA-DFER@DFE8"
                offset="[8]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53888"
                id="PORTA@PORTA-DFER@DFE9"
                offset="[9]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53934"
                id="PORTA@PORTA-DFER@DFE10"
                offset="[10]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e53981"
                id="PORTA@PORTA-DFER@DFE11"
                offset="[11]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54027"
                id="PORTA@PORTA-DFER@DFE12"
                offset="[12]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54073"
                id="PORTA@PORTA-DFER@DFE13"
                offset="[13]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54119"
                id="PORTA@PORTA-DFER@DFE14"
                offset="[14]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54165"
                id="PORTA@PORTA-DFER@DFE15"
                offset="[15]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54211"
                id="PORTA@PORTA-DFER@DFE16"
                offset="[16]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54258"
                id="PORTA@PORTA-DFER@DFE17"
                offset="[17]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54304"
                id="PORTA@PORTA-DFER@DFE18"
                offset="[18]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54350"
                id="PORTA@PORTA-DFER@DFE19"
                offset="[19]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54396"
                id="PORTA@PORTA-DFER@DFE20"
                offset="[20]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54442"
                id="PORTA@PORTA-DFER@DFE21"
                offset="[21]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54488"
                id="PORTA@PORTA-DFER@DFE22"
                offset="[22]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54535"
                id="PORTA@PORTA-DFER@DFE23"
                offset="[23]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54581"
                id="PORTA@PORTA-DFER@DFE24"
                offset="[24]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54627"
                id="PORTA@PORTA-DFER@DFE25"
                offset="[25]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54673"
                id="PORTA@PORTA-DFER@DFE26"
                offset="[26]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54719"
                id="PORTA@PORTA-DFER@DFE27"
                offset="[27]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54765"
                id="PORTA@PORTA-DFER@DFE28"
                offset="[28]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54812"
                id="PORTA@PORTA-DFER@DFE29"
                offset="[29]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54858"
                id="PORTA@PORTA-DFER@DFE30"
                offset="[30]"/>
         <field description="Digital Filter Enable" format="enum" enum="d1e54904"
                id="PORTA@PORTA-DFER@DFE31"
                offset="[31]"/>
      </register>
      <register description="Digital Filter Clock Register" format="hex0x"
                id="PORTA@PORTA-DFCR"
                offset="0xc4"
                size="4">
         <field description="Clock Source" format="enum" enum="d1e54979"
                id="PORTA@PORTA-DFCR@CS"
                offset="[0]"/>
      </register>
      <register description="Digital Filter Width Register" format="hex0x"
                id="PORTA@PORTA-DFWR"
                offset="0xc8"
                size="4">
         <field description="Filter Length" format="hex0x" id="PORTA@PORTA-DFWR@FILT"
                offset="[4:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Watchdog timer" id="WDOG" size="0x10">
      <register description="Watchdog Control and Status Register" format="hex0x"
                id="WDOG@WDOG-CS"
                offset="0x0"
                size="4">
         <field description="Stop Enable" format="enum" enum="d1e55303" id="WDOG@WDOG-CS@STOP"
                offset="[0]"/>
         <field description="Wait Enable" format="enum" enum="d1e55349" id="WDOG@WDOG-CS@WAIT"
                offset="[1]"/>
         <field description="Debug Enable" format="enum" enum="d1e55395" id="WDOG@WDOG-CS@DBG"
                offset="[2]"/>
         <field description="Watchdog Test" format="enum" enum="d1e55441" id="WDOG@WDOG-CS@TST"
                offset="[4:3]"/>
         <field description="Allow updates" format="enum" enum="d1e55511"
                id="WDOG@WDOG-CS@UPDATE"
                offset="[5]"/>
         <field description="Watchdog Interrupt" format="enum" enum="d1e55558"
                id="WDOG@WDOG-CS@INT"
                offset="[6]"/>
         <field description="Watchdog Enable" format="enum" enum="d1e55604"
                id="WDOG@WDOG-CS@EN"
                offset="[7]"/>
         <field description="Watchdog Clock" format="enum" enum="d1e55650"
                id="WDOG@WDOG-CS@CLK"
                offset="[9:8]"/>
         <field description="Reconfiguration Success" format="enum" enum="d1e55720"
                id="WDOG@WDOG-CS@RCS"
                offset="[10]"/>
         <field description="Unlock status" format="enum" enum="d1e55766" id="WDOG@WDOG-CS@ULK"
                offset="[11]"/>
         <field description="Watchdog prescaler" format="enum" enum="d1e55812"
                id="WDOG@WDOG-CS@PRES"
                offset="[12]"/>
         <field description="Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words"
                format="enum"
                enum="d1e55859"
                id="WDOG@WDOG-CS@CMD32EN"
                offset="[13]"/>
         <field description="Watchdog Interrupt Flag" format="enum" enum="d1e55908"
                id="WDOG@WDOG-CS@FLG"
                offset="[14]"/>
         <field description="Watchdog Window" format="enum" enum="d1e55954"
                id="WDOG@WDOG-CS@WIN"
                offset="[15]"/>
      </register>
      <register description="Watchdog Counter Register" format="hex0x" id="WDOG@WDOG-CNT"
                offset="0x4"
                size="4">
         <field description="Low byte of the Watchdog Counter" format="hex0x"
                id="WDOG@WDOG-CNT@CNTLOW"
                offset="[7:0]"/>
         <field description="High byte of the Watchdog Counter" format="hex0x"
                id="WDOG@WDOG-CNT@CNTHIGH"
                offset="[15:8]"/>
      </register>
      <register description="Watchdog Timeout Value Register" format="hex0x"
                id="WDOG@WDOG-TOVAL"
                offset="0x8"
                size="4">
         <field description="Low byte of the timeout value" format="hex0x"
                id="WDOG@WDOG-TOVAL@TOVALLOW"
                offset="[7:0]"/>
         <field description="High byte of the timeout value" format="hex0x"
                id="WDOG@WDOG-TOVAL@TOVALHIGH"
                offset="[15:8]"/>
      </register>
      <register description="Watchdog Window Register" format="hex0x" id="WDOG@WDOG-WIN"
                offset="0xc"
                size="4">
         <field description="Low byte of Watchdog Window" format="hex0x"
                id="WDOG@WDOG-WIN@WINLOW"
                offset="[7:0]"/>
         <field description="High byte of Watchdog Window" format="hex0x"
                id="WDOG@WDOG-WIN@WINHIGH"
                offset="[15:8]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pulse Width Timer" id="PWT" size="0xb">
      <register description="Pulse Width Timer Control and Status Register" format="hex0x"
                id="PWT@PWT-CS"
                offset="0x0"
                size="1">
         <field description="PWT Counter Overflow" format="enum" enum="d1e56263"
                id="PWT@PWT-CS@PWTOV"
                offset="[0]"/>
         <field description="PWT Pulse Width Valid" format="enum" enum="d1e56309"
                id="PWT@PWT-CS@PWTRDY"
                offset="[1]"/>
         <field description="First counter load enable after enable" format="enum"
                enum="d1e56355"
                id="PWT@PWT-CS@FCTLE"
                offset="[2]"/>
         <field description="PWT Soft Reset" format="enum" enum="d1e56401"
                id="PWT@PWT-CS@PWTSR"
                offset="[3]"/>
         <field description="PWT Counter Overflow Interrupt Enable" format="enum"
                enum="d1e56447"
                id="PWT@PWT-CS@POVIE"
                offset="[4]"/>
         <field description="PWT Pulse Width Data Ready Interrupt Enable" format="enum"
                enum="d1e56494"
                id="PWT@PWT-CS@PRDYIE"
                offset="[5]"/>
         <field description="PWT Module Interrupt Enable" format="enum" enum="d1e56540"
                id="PWT@PWT-CS@PWTIE"
                offset="[6]"/>
         <field description="PWT Module Enable" format="enum" enum="d1e56586"
                id="PWT@PWT-CS@PWTEN"
                offset="[7]"/>
      </register>
      <register description="Pulse Width Timer Control Register" format="hex0x" id="PWT@PWT-CR"
                offset="0x1"
                size="1">
         <field description="PWT Clock Prescaler (CLKPRE) Setting" format="enum"
                enum="d1e56660"
                id="PWT@PWT-CR@PRE"
                offset="[2:0]"/>
         <field description="PWTIN Level when Overflows" format="hex0x" id="PWT@PWT-CR@LVL"
                offset="[3]"/>
         <field description="PWTIN states Toggled from last state" format="enum"
                enum="d1e56800"
                id="PWT@PWT-CR@TGL"
                offset="[4]"/>
         <field description="PWT Pulse Inputs Selection" format="enum" enum="d1e56846"
                id="PWT@PWT-CR@PINSEL"
                offset="[6:5]"/>
         <field description="PWT Clock Source Selection" format="enum" enum="d1e56916"
                id="PWT@PWT-CR@PCLKS"
                offset="[7]"/>
      </register>
      <register description="Pulse Width Timer Positive Pulse Width Register: High"
                format="hex0x"
                id="PWT@PWT-PPH"
                offset="0x2"
                readOnly="true"
                size="1">
         <field description="Positive Pulse Width[15:8]" format="hex0x" id="PWT@PWT-PPH@PPWH"
                offset="[7:0]"/>
      </register>
      <register description="Pulse Width Timer Positive Pulse Width Register: Loq"
                format="hex0x"
                id="PWT@PWT-PPL"
                offset="0x3"
                readOnly="true"
                size="1">
         <field description="Positive Pulse Width[7:0]" format="hex0x" id="PWT@PWT-PPL@PPWL"
                offset="[7:0]"/>
      </register>
      <register description="Pulse Width Timer Negative Pulse Width Register: High"
                format="hex0x"
                id="PWT@PWT-NPH"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Negative Pulse Width[15:8]" format="hex0x" id="PWT@PWT-NPH@NPWH"
                offset="[7:0]"/>
      </register>
      <register description="Pulse Width Timer Negative Pulse Width Register: Low"
                format="hex0x"
                id="PWT@PWT-NPL"
                offset="0x5"
                readOnly="true"
                size="1">
         <field description="Negative Pulse Width[7:0]" format="hex0x" id="PWT@PWT-NPL@NPWL"
                offset="[7:0]"/>
      </register>
      <register description="Pulse Width Timer Counter Register: High" format="hex0x"
                id="PWT@PWT-CNTH"
                offset="0x6"
                readOnly="true"
                size="1">
         <field description="PWT counter[15:8]" format="hex0x" id="PWT@PWT-CNTH@PWTH"
                offset="[7:0]"/>
      </register>
      <register description="Pulse Width Timer Counter Register: Low" format="hex0x"
                id="PWT@PWT-CNTL"
                offset="0x7"
                readOnly="true"
                size="1">
         <field description="PWT counter[7:0]" format="hex0x" id="PWT@PWT-CNTL@PWTL"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4"
               description="Flexible I/O - universal I/O module for communication (UART, SPI, I2C, I2S) and PWM purposes."
               id="FLEXIO"
               size="0x510">
      <register description="Version ID Register" format="hex0x" id="FLEXIO@FLEXIO-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Specification Number" format="enum" enum="d1e57310"
                id="FLEXIO@FLEXIO-VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x"
                id="FLEXIO@FLEXIO-VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x"
                id="FLEXIO@FLEXIO-VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="FLEXIO@FLEXIO-PARAM"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Shifter Number" format="hex0x" id="FLEXIO@FLEXIO-PARAM@SHIFTER"
                offset="[7:0]"/>
         <field description="Timer Number" format="hex0x" id="FLEXIO@FLEXIO-PARAM@TIMER"
                offset="[15:8]"/>
         <field description="Pin Number" format="hex0x" id="FLEXIO@FLEXIO-PARAM@PIN"
                offset="[23:16]"/>
         <field description="Trigger Number" format="hex0x" id="FLEXIO@FLEXIO-PARAM@TRIGGER"
                offset="[31:24]"/>
      </register>
      <register description="FlexIO Control Register" format="hex0x" id="FLEXIO@FLEXIO-CTRL"
                offset="0x8"
                size="4">
         <field description="FlexIO Enable" format="enum" enum="d1e57520"
                id="FLEXIO@FLEXIO-CTRL@FLEXEN"
                offset="[0]"/>
         <field description="Software Reset" format="enum" enum="d1e57566"
                id="FLEXIO@FLEXIO-CTRL@SWRST"
                offset="[1]"/>
         <field description="Fast Access" format="enum" enum="d1e57612"
                id="FLEXIO@FLEXIO-CTRL@FASTACC"
                offset="[2]"/>
         <field description="Debug Enable" format="enum" enum="d1e57658"
                id="FLEXIO@FLEXIO-CTRL@DBGE"
                offset="[30]"/>
         <field description="Doze Enable" format="enum" enum="d1e57704"
                id="FLEXIO@FLEXIO-CTRL@DOZEN"
                offset="[31]"/>
      </register>
      <register description="Pin State Register" format="hex0x" id="FLEXIO@FLEXIO-PIN"
                offset="0xc"
                readOnly="true"
                size="4">
         <field description="Pin Data Input" format="hex0x" id="FLEXIO@FLEXIO-PIN@PDI"
                offset="[7:0]"/>
      </register>
      <register description="Shifter Status Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTSTAT"
                offset="0x10"
                size="4">
         <field description="Shifter Status Flag" format="enum" enum="d1e57827"
                id="FLEXIO@FLEXIO-SHIFTSTAT@SSF"
                offset="[3:0]"/>
      </register>
      <register description="Shifter Error Register" format="hex0x" id="FLEXIO@FLEXIO-SHIFTERR"
                offset="0x14"
                size="4">
         <field description="Shifter Error Flags" format="enum" enum="d1e57905"
                id="FLEXIO@FLEXIO-SHIFTERR@SEF"
                offset="[3:0]"/>
      </register>
      <register description="Timer Status Register" format="hex0x" id="FLEXIO@FLEXIO-TIMSTAT"
                offset="0x18"
                size="4">
         <field description="Timer Status Flags" format="enum" enum="d1e57982"
                id="FLEXIO@FLEXIO-TIMSTAT@TSF"
                offset="[3:0]"/>
      </register>
      <register description="Shifter Status Interrupt Enable" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTSIEN"
                offset="0x20"
                size="4">
         <field description="Shifter Status Interrupt Enable" format="enum" enum="d1e58056"
                id="FLEXIO@FLEXIO-SHIFTSIEN@SSIE"
                offset="[3:0]"/>
      </register>
      <register description="Shifter Error Interrupt Enable" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTEIEN"
                offset="0x24"
                size="4">
         <field description="Shifter Error Interrupt Enable" format="enum" enum="d1e58130"
                id="FLEXIO@FLEXIO-SHIFTEIEN@SEIE"
                offset="[3:0]"/>
      </register>
      <register description="Timer Interrupt Enable Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMIEN"
                offset="0x28"
                size="4">
         <field description="Timer Status Interrupt Enable" format="enum" enum="d1e58204"
                id="FLEXIO@FLEXIO-TIMIEN@TEIE"
                offset="[3:0]"/>
      </register>
      <register description="Shifter Status DMA Enable" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTSDEN"
                offset="0x30"
                size="4">
         <field description="Shifter Status DMA Enable" format="enum" enum="d1e58278"
                id="FLEXIO@FLEXIO-SHIFTSDEN@SSDE"
                offset="[3:0]"/>
      </register>
      <register description="Shifter Control N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCTL0"
                offset="0x80"
                size="4">
         <field description="Shifter Mode" format="enum" enum="d1e58362"
                id="FLEXIO@FLEXIO-SHIFTCTL0@SMOD"
                offset="[2:0]"/>
         <field description="Shifter Pin Polarity" format="enum" enum="d1e58444"
                id="FLEXIO@FLEXIO-SHIFTCTL0@PINPOL"
                offset="[7]"/>
         <field description="Shifter Pin Select" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCTL0@PINSEL"
                offset="[10:8]"/>
         <field description="Shifter Pin Configuration" format="enum" enum="d1e58508"
                id="FLEXIO@FLEXIO-SHIFTCTL0@PINCFG"
                offset="[17:16]"/>
         <field description="Timer Polarity" format="enum" enum="d1e58578"
                id="FLEXIO@FLEXIO-SHIFTCTL0@TIMPOL"
                offset="[23]"/>
         <field description="Timer Select" format="hex0x" id="FLEXIO@FLEXIO-SHIFTCTL0@TIMSEL"
                offset="[25:24]"/>
      </register>
      <register description="Shifter Control N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCTL1"
                offset="0x84"
                size="4">
         <field description="Shifter Mode" format="enum" enum="d1e58362"
                id="FLEXIO@FLEXIO-SHIFTCTL1@SMOD"
                offset="[2:0]"/>
         <field description="Shifter Pin Polarity" format="enum" enum="d1e58444"
                id="FLEXIO@FLEXIO-SHIFTCTL1@PINPOL"
                offset="[7]"/>
         <field description="Shifter Pin Select" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCTL1@PINSEL"
                offset="[10:8]"/>
         <field description="Shifter Pin Configuration" format="enum" enum="d1e58508"
                id="FLEXIO@FLEXIO-SHIFTCTL1@PINCFG"
                offset="[17:16]"/>
         <field description="Timer Polarity" format="enum" enum="d1e58578"
                id="FLEXIO@FLEXIO-SHIFTCTL1@TIMPOL"
                offset="[23]"/>
         <field description="Timer Select" format="hex0x" id="FLEXIO@FLEXIO-SHIFTCTL1@TIMSEL"
                offset="[25:24]"/>
      </register>
      <register description="Shifter Control N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCTL2"
                offset="0x88"
                size="4">
         <field description="Shifter Mode" format="enum" enum="d1e58362"
                id="FLEXIO@FLEXIO-SHIFTCTL2@SMOD"
                offset="[2:0]"/>
         <field description="Shifter Pin Polarity" format="enum" enum="d1e58444"
                id="FLEXIO@FLEXIO-SHIFTCTL2@PINPOL"
                offset="[7]"/>
         <field description="Shifter Pin Select" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCTL2@PINSEL"
                offset="[10:8]"/>
         <field description="Shifter Pin Configuration" format="enum" enum="d1e58508"
                id="FLEXIO@FLEXIO-SHIFTCTL2@PINCFG"
                offset="[17:16]"/>
         <field description="Timer Polarity" format="enum" enum="d1e58578"
                id="FLEXIO@FLEXIO-SHIFTCTL2@TIMPOL"
                offset="[23]"/>
         <field description="Timer Select" format="hex0x" id="FLEXIO@FLEXIO-SHIFTCTL2@TIMSEL"
                offset="[25:24]"/>
      </register>
      <register description="Shifter Control N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCTL3"
                offset="0x8c"
                size="4">
         <field description="Shifter Mode" format="enum" enum="d1e58362"
                id="FLEXIO@FLEXIO-SHIFTCTL3@SMOD"
                offset="[2:0]"/>
         <field description="Shifter Pin Polarity" format="enum" enum="d1e58444"
                id="FLEXIO@FLEXIO-SHIFTCTL3@PINPOL"
                offset="[7]"/>
         <field description="Shifter Pin Select" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCTL3@PINSEL"
                offset="[10:8]"/>
         <field description="Shifter Pin Configuration" format="enum" enum="d1e58508"
                id="FLEXIO@FLEXIO-SHIFTCTL3@PINCFG"
                offset="[17:16]"/>
         <field description="Timer Polarity" format="enum" enum="d1e58578"
                id="FLEXIO@FLEXIO-SHIFTCTL3@TIMPOL"
                offset="[23]"/>
         <field description="Timer Select" format="hex0x" id="FLEXIO@FLEXIO-SHIFTCTL3@TIMSEL"
                offset="[25:24]"/>
      </register>
      <register description="Shifter Configuration N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCFG0"
                offset="0x100"
                size="4">
         <field description="Shifter Start bit" format="enum" enum="d1e58680"
                id="FLEXIO@FLEXIO-SHIFTCFG0@SSTART"
                offset="[1:0]"/>
         <field description="Shifter Stop bit" format="enum" enum="d1e58750"
                id="FLEXIO@FLEXIO-SHIFTCFG0@SSTOP"
                offset="[5:4]"/>
         <field description="Input Source" format="enum" enum="d1e58808"
                id="FLEXIO@FLEXIO-SHIFTCFG0@INSRC"
                offset="[8]"/>
      </register>
      <register description="Shifter Configuration N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCFG1"
                offset="0x104"
                size="4">
         <field description="Shifter Start bit" format="enum" enum="d1e58680"
                id="FLEXIO@FLEXIO-SHIFTCFG1@SSTART"
                offset="[1:0]"/>
         <field description="Shifter Stop bit" format="enum" enum="d1e58750"
                id="FLEXIO@FLEXIO-SHIFTCFG1@SSTOP"
                offset="[5:4]"/>
         <field description="Input Source" format="enum" enum="d1e58808"
                id="FLEXIO@FLEXIO-SHIFTCFG1@INSRC"
                offset="[8]"/>
      </register>
      <register description="Shifter Configuration N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCFG2"
                offset="0x108"
                size="4">
         <field description="Shifter Start bit" format="enum" enum="d1e58680"
                id="FLEXIO@FLEXIO-SHIFTCFG2@SSTART"
                offset="[1:0]"/>
         <field description="Shifter Stop bit" format="enum" enum="d1e58750"
                id="FLEXIO@FLEXIO-SHIFTCFG2@SSTOP"
                offset="[5:4]"/>
         <field description="Input Source" format="enum" enum="d1e58808"
                id="FLEXIO@FLEXIO-SHIFTCFG2@INSRC"
                offset="[8]"/>
      </register>
      <register description="Shifter Configuration N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTCFG3"
                offset="0x10c"
                size="4">
         <field description="Shifter Start bit" format="enum" enum="d1e58680"
                id="FLEXIO@FLEXIO-SHIFTCFG3@SSTART"
                offset="[1:0]"/>
         <field description="Shifter Stop bit" format="enum" enum="d1e58750"
                id="FLEXIO@FLEXIO-SHIFTCFG3@SSTOP"
                offset="[5:4]"/>
         <field description="Input Source" format="enum" enum="d1e58808"
                id="FLEXIO@FLEXIO-SHIFTCFG3@INSRC"
                offset="[8]"/>
      </register>
      <register description="Shifter Buffer N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUF0"
                offset="0x200"
                size="4">
         <field description="Shift Buffer" format="hex0x" id="FLEXIO@FLEXIO-SHIFTBUF0@SHIFTBUF"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUF1"
                offset="0x204"
                size="4">
         <field description="Shift Buffer" format="hex0x" id="FLEXIO@FLEXIO-SHIFTBUF1@SHIFTBUF"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUF2"
                offset="0x208"
                size="4">
         <field description="Shift Buffer" format="hex0x" id="FLEXIO@FLEXIO-SHIFTBUF2@SHIFTBUF"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUF3"
                offset="0x20c"
                size="4">
         <field description="Shift Buffer" format="hex0x" id="FLEXIO@FLEXIO-SHIFTBUF3@SHIFTBUF"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Bit Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBIS0"
                offset="0x280"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBIS0@SHIFTBUFBIS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Bit Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBIS1"
                offset="0x284"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBIS1@SHIFTBUFBIS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Bit Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBIS2"
                offset="0x288"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBIS2@SHIFTBUFBIS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Bit Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBIS3"
                offset="0x28c"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBIS3@SHIFTBUFBIS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Byte Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBYS0"
                offset="0x300"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBYS0@SHIFTBUFBYS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Byte Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBYS1"
                offset="0x304"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBYS1@SHIFTBUFBYS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Byte Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBYS2"
                offset="0x308"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBYS2@SHIFTBUFBYS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Byte Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBYS3"
                offset="0x30c"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBYS3@SHIFTBUFBYS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Bit Byte Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBBS0"
                offset="0x380"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBBS0@SHIFTBUFBBS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Bit Byte Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBBS1"
                offset="0x384"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBBS1@SHIFTBUFBBS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Bit Byte Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBBS2"
                offset="0x388"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBBS2@SHIFTBUFBBS"
                offset="[31:0]"/>
      </register>
      <register description="Shifter Buffer N Bit Byte Swapped Register" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBBS3"
                offset="0x38c"
                size="4">
         <field description="Shift Buffer" format="hex0x"
                id="FLEXIO@FLEXIO-SHIFTBUFBBS3@SHIFTBUFBBS"
                offset="[31:0]"/>
      </register>
      <register description="Timer Control N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCTL0"
                offset="0x400"
                size="4">
         <field description="Timer Mode" format="enum" enum="d1e59112"
                id="FLEXIO@FLEXIO-TIMCTL0@TIMOD"
                offset="[1:0]"/>
         <field description="Timer Pin Polarity" format="enum" enum="d1e59182"
                id="FLEXIO@FLEXIO-TIMCTL0@PINPOL"
                offset="[7]"/>
         <field description="Timer Pin Select" format="hex0x" id="FLEXIO@FLEXIO-TIMCTL0@PINSEL"
                offset="[10:8]"/>
         <field description="Timer Pin Configuration" format="enum" enum="d1e59246"
                id="FLEXIO@FLEXIO-TIMCTL0@PINCFG"
                offset="[17:16]"/>
         <field description="Trigger Source" format="enum" enum="d1e59316"
                id="FLEXIO@FLEXIO-TIMCTL0@TRGSRC"
                offset="[22]"/>
         <field description="Trigger Polarity" format="enum" enum="d1e59363"
                id="FLEXIO@FLEXIO-TIMCTL0@TRGPOL"
                offset="[23]"/>
         <field description="Trigger Select" format="hex0x" id="FLEXIO@FLEXIO-TIMCTL0@TRGSEL"
                offset="[27:24]"/>
      </register>
      <register description="Timer Control N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCTL1"
                offset="0x404"
                size="4">
         <field description="Timer Mode" format="enum" enum="d1e59112"
                id="FLEXIO@FLEXIO-TIMCTL1@TIMOD"
                offset="[1:0]"/>
         <field description="Timer Pin Polarity" format="enum" enum="d1e59182"
                id="FLEXIO@FLEXIO-TIMCTL1@PINPOL"
                offset="[7]"/>
         <field description="Timer Pin Select" format="hex0x" id="FLEXIO@FLEXIO-TIMCTL1@PINSEL"
                offset="[10:8]"/>
         <field description="Timer Pin Configuration" format="enum" enum="d1e59246"
                id="FLEXIO@FLEXIO-TIMCTL1@PINCFG"
                offset="[17:16]"/>
         <field description="Trigger Source" format="enum" enum="d1e59316"
                id="FLEXIO@FLEXIO-TIMCTL1@TRGSRC"
                offset="[22]"/>
         <field description="Trigger Polarity" format="enum" enum="d1e59363"
                id="FLEXIO@FLEXIO-TIMCTL1@TRGPOL"
                offset="[23]"/>
         <field description="Trigger Select" format="hex0x" id="FLEXIO@FLEXIO-TIMCTL1@TRGSEL"
                offset="[27:24]"/>
      </register>
      <register description="Timer Control N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCTL2"
                offset="0x408"
                size="4">
         <field description="Timer Mode" format="enum" enum="d1e59112"
                id="FLEXIO@FLEXIO-TIMCTL2@TIMOD"
                offset="[1:0]"/>
         <field description="Timer Pin Polarity" format="enum" enum="d1e59182"
                id="FLEXIO@FLEXIO-TIMCTL2@PINPOL"
                offset="[7]"/>
         <field description="Timer Pin Select" format="hex0x" id="FLEXIO@FLEXIO-TIMCTL2@PINSEL"
                offset="[10:8]"/>
         <field description="Timer Pin Configuration" format="enum" enum="d1e59246"
                id="FLEXIO@FLEXIO-TIMCTL2@PINCFG"
                offset="[17:16]"/>
         <field description="Trigger Source" format="enum" enum="d1e59316"
                id="FLEXIO@FLEXIO-TIMCTL2@TRGSRC"
                offset="[22]"/>
         <field description="Trigger Polarity" format="enum" enum="d1e59363"
                id="FLEXIO@FLEXIO-TIMCTL2@TRGPOL"
                offset="[23]"/>
         <field description="Trigger Select" format="hex0x" id="FLEXIO@FLEXIO-TIMCTL2@TRGSEL"
                offset="[27:24]"/>
      </register>
      <register description="Timer Control N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCTL3"
                offset="0x40c"
                size="4">
         <field description="Timer Mode" format="enum" enum="d1e59112"
                id="FLEXIO@FLEXIO-TIMCTL3@TIMOD"
                offset="[1:0]"/>
         <field description="Timer Pin Polarity" format="enum" enum="d1e59182"
                id="FLEXIO@FLEXIO-TIMCTL3@PINPOL"
                offset="[7]"/>
         <field description="Timer Pin Select" format="hex0x" id="FLEXIO@FLEXIO-TIMCTL3@PINSEL"
                offset="[10:8]"/>
         <field description="Timer Pin Configuration" format="enum" enum="d1e59246"
                id="FLEXIO@FLEXIO-TIMCTL3@PINCFG"
                offset="[17:16]"/>
         <field description="Trigger Source" format="enum" enum="d1e59316"
                id="FLEXIO@FLEXIO-TIMCTL3@TRGSRC"
                offset="[22]"/>
         <field description="Trigger Polarity" format="enum" enum="d1e59363"
                id="FLEXIO@FLEXIO-TIMCTL3@TRGPOL"
                offset="[23]"/>
         <field description="Trigger Select" format="hex0x" id="FLEXIO@FLEXIO-TIMCTL3@TRGSEL"
                offset="[27:24]"/>
      </register>
      <register description="Timer Configuration N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCFG0"
                offset="0x480"
                size="4">
         <field description="Timer Start Bit" format="enum" enum="d1e59464"
                id="FLEXIO@FLEXIO-TIMCFG0@TSTART"
                offset="[1]"/>
         <field description="Timer Stop Bit" format="enum" enum="d1e59510"
                id="FLEXIO@FLEXIO-TIMCFG0@TSTOP"
                offset="[5:4]"/>
         <field description="Timer Enable" format="enum" enum="d1e59580"
                id="FLEXIO@FLEXIO-TIMCFG0@TIMENA"
                offset="[10:8]"/>
         <field description="Timer Disable" format="enum" enum="d1e59699"
                id="FLEXIO@FLEXIO-TIMCFG0@TIMDIS"
                offset="[14:12]"/>
         <field description="Timer Reset" format="enum" enum="d1e59806"
                id="FLEXIO@FLEXIO-TIMCFG0@TIMRST"
                offset="[18:16]"/>
         <field description="Timer Decrement" format="enum" enum="d1e59902"
                id="FLEXIO@FLEXIO-TIMCFG0@TIMDEC"
                offset="[21:20]"/>
         <field description="Timer Output" format="enum" enum="d1e59972"
                id="FLEXIO@FLEXIO-TIMCFG0@TIMOUT"
                offset="[25:24]"/>
      </register>
      <register description="Timer Configuration N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCFG1"
                offset="0x484"
                size="4">
         <field description="Timer Start Bit" format="enum" enum="d1e59464"
                id="FLEXIO@FLEXIO-TIMCFG1@TSTART"
                offset="[1]"/>
         <field description="Timer Stop Bit" format="enum" enum="d1e59510"
                id="FLEXIO@FLEXIO-TIMCFG1@TSTOP"
                offset="[5:4]"/>
         <field description="Timer Enable" format="enum" enum="d1e59580"
                id="FLEXIO@FLEXIO-TIMCFG1@TIMENA"
                offset="[10:8]"/>
         <field description="Timer Disable" format="enum" enum="d1e59699"
                id="FLEXIO@FLEXIO-TIMCFG1@TIMDIS"
                offset="[14:12]"/>
         <field description="Timer Reset" format="enum" enum="d1e59806"
                id="FLEXIO@FLEXIO-TIMCFG1@TIMRST"
                offset="[18:16]"/>
         <field description="Timer Decrement" format="enum" enum="d1e59902"
                id="FLEXIO@FLEXIO-TIMCFG1@TIMDEC"
                offset="[21:20]"/>
         <field description="Timer Output" format="enum" enum="d1e59972"
                id="FLEXIO@FLEXIO-TIMCFG1@TIMOUT"
                offset="[25:24]"/>
      </register>
      <register description="Timer Configuration N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCFG2"
                offset="0x488"
                size="4">
         <field description="Timer Start Bit" format="enum" enum="d1e59464"
                id="FLEXIO@FLEXIO-TIMCFG2@TSTART"
                offset="[1]"/>
         <field description="Timer Stop Bit" format="enum" enum="d1e59510"
                id="FLEXIO@FLEXIO-TIMCFG2@TSTOP"
                offset="[5:4]"/>
         <field description="Timer Enable" format="enum" enum="d1e59580"
                id="FLEXIO@FLEXIO-TIMCFG2@TIMENA"
                offset="[10:8]"/>
         <field description="Timer Disable" format="enum" enum="d1e59699"
                id="FLEXIO@FLEXIO-TIMCFG2@TIMDIS"
                offset="[14:12]"/>
         <field description="Timer Reset" format="enum" enum="d1e59806"
                id="FLEXIO@FLEXIO-TIMCFG2@TIMRST"
                offset="[18:16]"/>
         <field description="Timer Decrement" format="enum" enum="d1e59902"
                id="FLEXIO@FLEXIO-TIMCFG2@TIMDEC"
                offset="[21:20]"/>
         <field description="Timer Output" format="enum" enum="d1e59972"
                id="FLEXIO@FLEXIO-TIMCFG2@TIMOUT"
                offset="[25:24]"/>
      </register>
      <register description="Timer Configuration N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCFG3"
                offset="0x48c"
                size="4">
         <field description="Timer Start Bit" format="enum" enum="d1e59464"
                id="FLEXIO@FLEXIO-TIMCFG3@TSTART"
                offset="[1]"/>
         <field description="Timer Stop Bit" format="enum" enum="d1e59510"
                id="FLEXIO@FLEXIO-TIMCFG3@TSTOP"
                offset="[5:4]"/>
         <field description="Timer Enable" format="enum" enum="d1e59580"
                id="FLEXIO@FLEXIO-TIMCFG3@TIMENA"
                offset="[10:8]"/>
         <field description="Timer Disable" format="enum" enum="d1e59699"
                id="FLEXIO@FLEXIO-TIMCFG3@TIMDIS"
                offset="[14:12]"/>
         <field description="Timer Reset" format="enum" enum="d1e59806"
                id="FLEXIO@FLEXIO-TIMCFG3@TIMRST"
                offset="[18:16]"/>
         <field description="Timer Decrement" format="enum" enum="d1e59902"
                id="FLEXIO@FLEXIO-TIMCFG3@TIMDEC"
                offset="[21:20]"/>
         <field description="Timer Output" format="enum" enum="d1e59972"
                id="FLEXIO@FLEXIO-TIMCFG3@TIMOUT"
                offset="[25:24]"/>
      </register>
      <register description="Timer Compare N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCMP0"
                offset="0x500"
                size="4">
         <field description="Timer Compare Value" format="hex0x" id="FLEXIO@FLEXIO-TIMCMP0@CMP"
                offset="[15:0]"/>
      </register>
      <register description="Timer Compare N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCMP1"
                offset="0x504"
                size="4">
         <field description="Timer Compare Value" format="hex0x" id="FLEXIO@FLEXIO-TIMCMP1@CMP"
                offset="[15:0]"/>
      </register>
      <register description="Timer Compare N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCMP2"
                offset="0x508"
                size="4">
         <field description="Timer Compare Value" format="hex0x" id="FLEXIO@FLEXIO-TIMCMP2@CMP"
                offset="[15:0]"/>
      </register>
      <register description="Timer Compare N Register" format="hex0x"
                id="FLEXIO@FLEXIO-TIMCMP3"
                offset="0x50c"
                size="4">
         <field description="Timer Compare Value" format="hex0x" id="FLEXIO@FLEXIO-TIMCMP3@CMP"
                offset="[15:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="RTC Oscillator" id="OSC32" size="0x4">
      <register description="RTC Oscillator Control Register" format="hex0x"
                id="OSC32@OSC32-CR"
                offset="0x0"
                size="1">
         <field description="RTC 32k Oscillator external reference clcok selection"
                format="enum"
                enum="d1e60159"
                id="OSC32@OSC32-CR@ROSCEREFS"
                offset="[4]"/>
         <field description="RTC 32k Oscillator stable flag" format="enum" enum="d1e60205"
                id="OSC32@OSC32-CR@ROSCSTB"
                offset="[5]"/>
         <field description="RTC 32k Oscillator stop mode enable" format="enum" enum="d1e60251"
                id="OSC32@OSC32-CR@ROSCSTPEN"
                offset="[6]"/>
         <field description="RTC 32k Oscillator enable" format="enum" enum="d1e60297"
                id="OSC32@OSC32-CR@ROSCEN"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="External Watchdog Monitor" id="EWM" size="0x9">
      <register description="Control Register" format="hex0x" id="EWM@EWM-CTRL" offset="0x0"
                size="1">
         <field description="EWM enable." format="hex0x" id="EWM@EWM-CTRL@EWMEN" offset="[0]"/>
         <field description="EWM_in's Assertion State Select." format="hex0x"
                id="EWM@EWM-CTRL@ASSIN"
                offset="[1]"/>
         <field description="Input Enable." format="hex0x" id="EWM@EWM-CTRL@INEN" offset="[2]"/>
         <field description="Interrupt Enable." format="hex0x" id="EWM@EWM-CTRL@INTEN"
                offset="[3]"/>
      </register>
      <register description="Service Register" format="hex0x" id="EWM@EWM-SERV" offset="0x1"
                writeOnly="true"
                size="1">
         <field description="The EWM refresh mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C"
                format="hex0x"
                id="EWM@EWM-SERV@SERVICE"
                offset="[7:0]"/>
      </register>
      <register description="Compare Low Register" format="hex0x" id="EWM@EWM-CMPL"
                offset="0x2"
                size="1">
         <field description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum refresh time is required"
                format="hex0x"
                id="EWM@EWM-CMPL@COMPAREL"
                offset="[7:0]"/>
      </register>
      <register description="Compare High Register" format="hex0x" id="EWM@EWM-CMPH"
                offset="0x3"
                size="1">
         <field description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum refresh time is required"
                format="hex0x"
                id="EWM@EWM-CMPH@COMPAREH"
                offset="[7:0]"/>
      </register>
      <register description="Clock Prescaler Register" format="hex0x" id="EWM@EWM-CLKPRESCALER"
                offset="0x5"
                size="1">
         <field description="Selected low power clock source for running the EWM counter can be prescaled as below"
                format="hex0x"
                id="EWM@EWM-CLKPRESCALER@CLK-DIV"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Trigger MUX Control" id="TRGMUX0" size="0x70">
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-DMAMUX0"
                offset="0x0"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-DMAMUX0@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-DMAMUX0@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-DMAMUX0@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-DMAMUX0@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e60802"
                id="TRGMUX0@TRGMUX-DMAMUX0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-EXTOUT0"
                offset="0x4"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-EXTOUT0@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-EXTOUT0@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-EXTOUT0@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-EXTOUT0@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e60948"
                id="TRGMUX0@TRGMUX-EXTOUT0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-EXTOUT1"
                offset="0x8"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-EXTOUT1@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-EXTOUT1@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-EXTOUT1@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-EXTOUT1@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e61094"
                id="TRGMUX0@TRGMUX-EXTOUT1@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-ADC0"
                offset="0xc"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC0@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC0@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC0@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC0@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e61240" id="TRGMUX0@TRGMUX-ADC0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-ADC1"
                offset="0x10"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC1@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC1@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC1@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC1@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e61386" id="TRGMUX0@TRGMUX-ADC1@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-ADC2"
                offset="0x14"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC2@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC2@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC2@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-ADC2@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e61533" id="TRGMUX0@TRGMUX-ADC2@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-DAC0"
                offset="0x18"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-DAC0@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e61625" id="TRGMUX0@TRGMUX-DAC0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-CMP0"
                offset="0x1c"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-CMP0@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e61717" id="TRGMUX0@TRGMUX-CMP0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-CMP1"
                offset="0x20"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-CMP1@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e61809" id="TRGMUX0@TRGMUX-CMP1@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-CMP2"
                offset="0x24"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-CMP2@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e61901" id="TRGMUX0@TRGMUX-CMP2@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-FTM0"
                offset="0x28"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM0@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM0@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM0@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM0@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e62047" id="TRGMUX0@TRGMUX-FTM0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-FTM1"
                offset="0x2c"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM1@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM1@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM1@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM1@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e62194" id="TRGMUX0@TRGMUX-FTM1@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-FTM2"
                offset="0x30"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM2@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM2@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM2@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM2@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e62340" id="TRGMUX0@TRGMUX-FTM2@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-FTM3"
                offset="0x34"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM3@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM3@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM3@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FTM3@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e62486" id="TRGMUX0@TRGMUX-FTM3@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-PDB0"
                offset="0x38"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-PDB0@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e62578" id="TRGMUX0@TRGMUX-PDB0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-PDB1"
                offset="0x3c"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-PDB1@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e62670" id="TRGMUX0@TRGMUX-PDB1@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-PDB2"
                offset="0x40"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-PDB2@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e62762" id="TRGMUX0@TRGMUX-PDB2@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-FLEXIO"
                offset="0x44"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FLEXIO@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FLEXIO@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FLEXIO@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-FLEXIO@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e62909"
                id="TRGMUX0@TRGMUX-FLEXIO@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-LPIT0"
                offset="0x48"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPIT0@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPIT0@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPIT0@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPIT0@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e63055" id="TRGMUX0@TRGMUX-LPIT0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-LPUART0"
                offset="0x4c"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPUART0@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e63147"
                id="TRGMUX0@TRGMUX-LPUART0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-LPUART1"
                offset="0x50"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPUART1@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e63239"
                id="TRGMUX0@TRGMUX-LPUART1@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-LPI2C0"
                offset="0x54"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPI2C0@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e63331"
                id="TRGMUX0@TRGMUX-LPI2C0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-LPI2C1"
                offset="0x58"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPI2C1@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e63423"
                id="TRGMUX0@TRGMUX-LPI2C1@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-LPSPI0"
                offset="0x5c"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPSPI0@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e63516"
                id="TRGMUX0@TRGMUX-LPSPI0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-LPSPI1"
                offset="0x60"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPSPI1@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e63608"
                id="TRGMUX0@TRGMUX-LPSPI1@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-LPTMR0"
                offset="0x64"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-LPTMR0@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e63700"
                id="TRGMUX0@TRGMUX-LPTMR0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX0@TRGMUX-PWT"
                offset="0x6c"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX0@TRGMUX-PWT@SEL0"
                offset="[5:0]"/>
         <field description="Enable" format="enum" enum="d1e63792" id="TRGMUX0@TRGMUX-PWT@LK"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Trigger MUX Control" id="TRGMUX1" size="0x8">
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX1@TRGMUX-CTRL0"
                offset="0x0"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX1@TRGMUX-CTRL0@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX1@TRGMUX-CTRL0@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX1@TRGMUX-CTRL0@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX1@TRGMUX-CTRL0@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e63969" id="TRGMUX1@TRGMUX-CTRL0@LK"
                offset="[31]"/>
      </register>
      <register description="TRGMUX Register" format="hex0x" id="TRGMUX1@TRGMUX-CTRL1"
                offset="0x4"
                size="4">
         <field description="Trigger MUX Input 0 Source Select" format="hex0x"
                id="TRGMUX1@TRGMUX-CTRL1@SEL0"
                offset="[5:0]"/>
         <field description="Trigger MUX Input 1 Source Select" format="hex0x"
                id="TRGMUX1@TRGMUX-CTRL1@SEL1"
                offset="[13:8]"/>
         <field description="Trigger MUX Input 2 Source Select" format="hex0x"
                id="TRGMUX1@TRGMUX-CTRL1@SEL2"
                offset="[21:16]"/>
         <field description="Trigger MUX Input 3 Source Select" format="hex0x"
                id="TRGMUX1@TRGMUX-CTRL1@SEL3"
                offset="[29:24]"/>
         <field description="Enable" format="enum" enum="d1e64115" id="TRGMUX1@TRGMUX-CTRL1@LK"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System Clock Generator" id="SCG" size="0x60c">
      <register description="Version ID Register" format="hex0x" id="SCG@SCG-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="SCG Version Number" format="hex0x" id="SCG@SCG-VERID@VERSION"
                offset="[31:0]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="SCG@SCG-PARAM" offset="0x4"
                readOnly="true"
                size="4">
         <field description="Clock Present" format="hex0x" id="SCG@SCG-PARAM@CLKPRES"
                offset="[7:0]"/>
         <field description="Divider Present" format="hex0x" id="SCG@SCG-PARAM@DIVPRES"
                offset="[31:27]"/>
      </register>
      <register description="Clock Status Register" format="hex0x" id="SCG@SCG-CSR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Slow Clock Divide Ratio" format="enum" enum="d1e64342"
                id="SCG@SCG-CSR@DIVSLOW"
                offset="[3:0]"/>
         <field description="Bus Clock Divide Ratio" format="enum" enum="d1e64449"
                id="SCG@SCG-CSR@DIVBUS"
                offset="[7:4]"/>
         <field description="Core Clock Divide Ratio" format="enum" enum="d1e64665"
                id="SCG@SCG-CSR@DIVCORE"
                offset="[19:16]"/>
         <field description="System Clock Source" format="enum" enum="d1e64881"
                id="SCG@SCG-CSR@SCS"
                offset="[27:24]"/>
      </register>
      <register description="Run Clock Control Register" format="hex0x" id="SCG@SCG-RCCR"
                offset="0x14"
                size="4">
         <field description="Slow Clock Divide Ratio" format="enum" enum="d1e64979"
                id="SCG@SCG-RCCR@DIVSLOW"
                offset="[3:0]"/>
         <field description="Bus Clock Divide Ratio" format="enum" enum="d1e65086"
                id="SCG@SCG-RCCR@DIVBUS"
                offset="[7:4]"/>
         <field description="Core Clock Divide Ratio" format="enum" enum="d1e65302"
                id="SCG@SCG-RCCR@DIVCORE"
                offset="[19:16]"/>
         <field description="System Clock Source" format="enum" enum="d1e65518"
                id="SCG@SCG-RCCR@SCS"
                offset="[27:24]"/>
      </register>
      <register description="VLPR Clock Control Register" format="hex0x" id="SCG@SCG-VCCR"
                offset="0x18"
                size="4">
         <field description="Slow Clock Divide Ratio" format="enum" enum="d1e65616"
                id="SCG@SCG-VCCR@DIVSLOW"
                offset="[3:0]"/>
         <field description="Bus Clock Divide Ratio" format="enum" enum="d1e65723"
                id="SCG@SCG-VCCR@DIVBUS"
                offset="[7:4]"/>
         <field description="Core Clock Divide Ratio" format="enum" enum="d1e65939"
                id="SCG@SCG-VCCR@DIVCORE"
                offset="[19:16]"/>
         <field description="System Clock Source" format="enum" enum="d1e66155"
                id="SCG@SCG-VCCR@SCS"
                offset="[27:24]"/>
      </register>
      <register description="HSRUN Clock Control Register" format="hex0x" id="SCG@SCG-HCCR"
                offset="0x1c"
                size="4">
         <field description="Slow Clock Divide Ratio" format="enum" enum="d1e66230"
                id="SCG@SCG-HCCR@DIVSLOW"
                offset="[3:0]"/>
         <field description="Bus Clock Divide Ratio" format="enum" enum="d1e66337"
                id="SCG@SCG-HCCR@DIVBUS"
                offset="[7:4]"/>
         <field description="Core Clock Divide Ratio" format="enum" enum="d1e66553"
                id="SCG@SCG-HCCR@DIVCORE"
                offset="[19:16]"/>
         <field description="System Clock Source" format="enum" enum="d1e66769"
                id="SCG@SCG-HCCR@SCS"
                offset="[27:24]"/>
      </register>
      <register description="SCG CLKOUT Configuration Register" format="hex0x"
                id="SCG@SCG-CLKOUTCNFG"
                offset="0x20"
                size="4">
         <field description="SCG Clkout Select" format="enum" enum="d1e66867"
                id="SCG@SCG-CLKOUTCNFG@CLKOUTSEL"
                offset="[27:24]"/>
      </register>
      <register description="System OSC Control Status Register" format="hex0x"
                id="SCG@SCG-SOSCCSR"
                offset="0x100"
                size="4">
         <field description="System OSC Enable" format="enum" enum="d1e66977"
                id="SCG@SCG-SOSCCSR@SOSCEN"
                offset="[0]"/>
         <field description="System OSC Stop Enable" format="enum" enum="d1e67023"
                id="SCG@SCG-SOSCCSR@SOSCSTEN"
                offset="[1]"/>
         <field description="System OSC Low Power Enable" format="enum" enum="d1e67069"
                id="SCG@SCG-SOSCCSR@SOSCLPEN"
                offset="[2]"/>
         <field description="System OSC 3V ERCLK Enable" format="enum" enum="d1e67115"
                id="SCG@SCG-SOSCCSR@SOSCERCLKEN"
                offset="[3]"/>
         <field description="System OSC Clock Monitor" format="enum" enum="d1e67161"
                id="SCG@SCG-SOSCCSR@SOSCCM"
                offset="[16]"/>
         <field description="System OSC Clock Monitor Reset Enable" format="enum"
                enum="d1e67208"
                id="SCG@SCG-SOSCCSR@SOSCCMRE"
                offset="[17]"/>
         <field description="Lock Register" format="enum" enum="d1e67254"
                id="SCG@SCG-SOSCCSR@LK"
                offset="[23]"/>
         <field description="System OSC Valid" format="enum" enum="d1e67300"
                id="SCG@SCG-SOSCCSR@SOSCVLD"
                offset="[24]"/>
         <field description="System OSC Selected" format="enum" enum="d1e67346"
                id="SCG@SCG-SOSCCSR@SOSCSEL"
                offset="[25]"/>
         <field description="System OSC Clock Error" format="enum" enum="d1e67395"
                id="SCG@SCG-SOSCCSR@SOSCERR"
                offset="[26]"/>
      </register>
      <register description="System OSC Divide Register" format="hex0x" id="SCG@SCG-SOSCDIV"
                offset="0x104"
                size="4">
         <field description="System OSC Clock Divide 1" format="enum" enum="d1e67469"
                id="SCG@SCG-SOSCDIV@SOSCDIV1"
                offset="[2:0]"/>
         <field description="System OSC Clock Divide 2" format="enum" enum="d1e67588"
                id="SCG@SCG-SOSCDIV@SOSCDIV2"
                offset="[10:8]"/>
      </register>
      <register description="System Oscillator Configuration Register" format="hex0x"
                id="SCG@SCG-SOSCCFG"
                offset="0x108"
                size="4">
         <field description="External Reference Select" format="enum" enum="d1e67735"
                id="SCG@SCG-SOSCCFG@EREFS"
                offset="[2]"/>
         <field description="High Gain Oscillator Select" format="enum" enum="d1e67781"
                id="SCG@SCG-SOSCCFG@HGO"
                offset="[3]"/>
         <field description="System OSC Range Select" format="enum" enum="d1e67827"
                id="SCG@SCG-SOSCCFG@RANGE"
                offset="[5:4]"/>
      </register>
      <register description="Slow IRC Control Status Register" format="hex0x"
                id="SCG@SCG-SIRCCSR"
                offset="0x200"
                size="4">
         <field description="Slow IRC Enable" format="enum" enum="d1e67913"
                id="SCG@SCG-SIRCCSR@SIRCEN"
                offset="[0]"/>
         <field description="Slow IRC Stop Enable" format="enum" enum="d1e67959"
                id="SCG@SCG-SIRCCSR@SIRCSTEN"
                offset="[1]"/>
         <field description="Slow IRC Low Power Enable" format="enum" enum="d1e68005"
                id="SCG@SCG-SIRCCSR@SIRCLPEN"
                offset="[2]"/>
         <field description="Lock Register" format="enum" enum="d1e68051"
                id="SCG@SCG-SIRCCSR@LK"
                offset="[23]"/>
         <field description="Slow IRC Valid" format="enum" enum="d1e68097"
                id="SCG@SCG-SIRCCSR@SIRCVLD"
                offset="[24]"/>
         <field description="Slow IRC Selected" format="enum" enum="d1e68144"
                id="SCG@SCG-SIRCCSR@SIRCSEL"
                offset="[25]"/>
      </register>
      <register description="Slow IRC Divide Register" format="hex0x" id="SCG@SCG-SIRCDIV"
                offset="0x204"
                size="4">
         <field description="Slow IRC Clock Divide 1" format="enum" enum="d1e68219"
                id="SCG@SCG-SIRCDIV@SIRCDIV1"
                offset="[2:0]"/>
         <field description="Slow IRC Clock Divide 2" format="enum" enum="d1e68338"
                id="SCG@SCG-SIRCDIV@SIRCDIV2"
                offset="[10:8]"/>
      </register>
      <register description="Slow IRC Configuration Register" format="hex0x"
                id="SCG@SCG-SIRCCFG"
                offset="0x208"
                size="4">
         <field description="Frequency Range" format="enum" enum="d1e68485"
                id="SCG@SCG-SIRCCFG@RANGE"
                offset="[0]"/>
      </register>
      <register description="Fast IRC Control Status Register" format="hex0x"
                id="SCG@SCG-FIRCCSR"
                offset="0x300"
                size="4">
         <field description="Fast IRC Enable" format="enum" enum="d1e68559"
                id="SCG@SCG-FIRCCSR@FIRCEN"
                offset="[0]"/>
         <field description="Fast IRC Stop Enable" format="enum" enum="d1e68605"
                id="SCG@SCG-FIRCCSR@FIRCSTEN"
                offset="[1]"/>
         <field description="Fast IRC Low Power Enable" format="enum" enum="d1e68651"
                id="SCG@SCG-FIRCCSR@FIRCLPEN"
                offset="[2]"/>
         <field description="Fast IRC Regulator Enable" format="enum" enum="d1e68697"
                id="SCG@SCG-FIRCCSR@FIRCREGOFF"
                offset="[3]"/>
         <field description="Fast IRC Trim Enable" format="enum" enum="d1e68743"
                id="SCG@SCG-FIRCCSR@FIRCTREN"
                offset="[8]"/>
         <field description="Fast IRC Trim Update" format="enum" enum="d1e68790"
                id="SCG@SCG-FIRCCSR@FIRCTRUP"
                offset="[9]"/>
         <field description="Lock Register" format="enum" enum="d1e68836"
                id="SCG@SCG-FIRCCSR@LK"
                offset="[23]"/>
         <field description="Fast IRC Valid status" format="enum" enum="d1e68882"
                id="SCG@SCG-FIRCCSR@FIRCVLD"
                offset="[24]"/>
         <field description="Fast IRC Selected status" format="enum" enum="d1e68928"
                id="SCG@SCG-FIRCCSR@FIRCSEL"
                offset="[25]"/>
         <field description="Fast IRC Clock Error" format="enum" enum="d1e68977"
                id="SCG@SCG-FIRCCSR@FIRCERR"
                offset="[26]"/>
      </register>
      <register description="Fast IRC Divide Register" format="hex0x" id="SCG@SCG-FIRCDIV"
                offset="0x304"
                size="4">
         <field description="Fast IRC Clock Divide 1" format="enum" enum="d1e69051"
                id="SCG@SCG-FIRCDIV@FIRCDIV1"
                offset="[2:0]"/>
         <field description="Fast IRC Clock Divide 2" format="enum" enum="d1e69170"
                id="SCG@SCG-FIRCDIV@FIRCDIV2"
                offset="[10:8]"/>
      </register>
      <register description="Fast IRC Configuration Register" format="hex0x"
                id="SCG@SCG-FIRCCFG"
                offset="0x308"
                size="4">
         <field description="Frequency Range" format="enum" enum="d1e69317"
                id="SCG@SCG-FIRCCFG@RANGE"
                offset="[1:0]"/>
      </register>
      <register description="Fast IRC Trim Configuration Register" format="hex0x"
                id="SCG@SCG-FIRCTCFG"
                offset="0x30c"
                size="4">
         <field description="Trim Source" format="enum" enum="d1e69415"
                id="SCG@SCG-FIRCTCFG@TRIMSRC"
                offset="[1:0]"/>
         <field description="Fast IRC Trim Predivide" format="enum" enum="d1e69449"
                id="SCG@SCG-FIRCTCFG@TRIMDIV"
                offset="[10:8]"/>
      </register>
      <register description="Fast IRC Status Register" format="hex0x" id="SCG@SCG-FIRCSTAT"
                offset="0x318"
                size="4">
         <field description="Trim Fine Status" format="hex0x" id="SCG@SCG-FIRCSTAT@TRIMFINE"
                offset="[6:0]"/>
         <field description="Trim Coarse" format="hex0x" id="SCG@SCG-FIRCSTAT@TRIMCOAR"
                offset="[13:8]"/>
      </register>
      <register description="System PLL Control Status Register" format="hex0x"
                id="SCG@SCG-SPLLCSR"
                offset="0x600"
                size="4">
         <field description="System PLL Enable" format="enum" enum="d1e69637"
                id="SCG@SCG-SPLLCSR@SPLLEN"
                offset="[0]"/>
         <field description="System PLL Stop Enable" format="enum" enum="d1e69683"
                id="SCG@SCG-SPLLCSR@SPLLSTEN"
                offset="[1]"/>
         <field description="System PLL Clock Monitor" format="enum" enum="d1e69729"
                id="SCG@SCG-SPLLCSR@SPLLCM"
                offset="[16]"/>
         <field description="System PLL Clock Monitor Reset Enable" format="enum"
                enum="d1e69775"
                id="SCG@SCG-SPLLCSR@SPLLCMRE"
                offset="[17]"/>
         <field description="Lock Register" format="enum" enum="d1e69821"
                id="SCG@SCG-SPLLCSR@LK"
                offset="[23]"/>
         <field description="System PLL Valid" format="enum" enum="d1e69868"
                id="SCG@SCG-SPLLCSR@SPLLVLD"
                offset="[24]"/>
         <field description="System PLL Selected" format="enum" enum="d1e69914"
                id="SCG@SCG-SPLLCSR@SPLLSEL"
                offset="[25]"/>
         <field description="System PLL Clock Error" format="enum" enum="d1e69963"
                id="SCG@SCG-SPLLCSR@SPLLERR"
                offset="[26]"/>
      </register>
      <register description="System PLL Divide Register" format="hex0x" id="SCG@SCG-SPLLDIV"
                offset="0x604"
                size="4">
         <field description="System PLL Clock Divide 1" format="enum" enum="d1e70037"
                id="SCG@SCG-SPLLDIV@SPLLDIV1"
                offset="[2:0]"/>
         <field description="System PLL Clock Divide 2" format="enum" enum="d1e70156"
                id="SCG@SCG-SPLLDIV@SPLLDIV2"
                offset="[10:8]"/>
      </register>
      <register description="System PLL Configuration Register" format="hex0x"
                id="SCG@SCG-SPLLCFG"
                offset="0x608"
                size="4">
         <field description="Clock Source" format="enum" enum="d1e70303"
                id="SCG@SCG-SPLLCFG@SOURCE"
                offset="[0]"/>
         <field description="PLL Reference Clock Divider" format="hex0x"
                id="SCG@SCG-SPLLCFG@PREDIV"
                offset="[10:8]"/>
         <field description="System PLL Multiplier" format="hex0x" id="SCG@SCG-SPLLCFG@MULT"
                offset="[20:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="PCC" id="PCC" size="0x1d8">
      <register description="PCC Register" format="hex0x" id="PCC@PCC-DMA0" offset="0x20"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e70444"
                id="PCC@PCC-DMA0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e70490" id="PCC@PCC-DMA0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e70536" id="PCC@PCC-DMA0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-MPU" offset="0x34"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e70610"
                id="PCC@PCC-MPU@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e70656" id="PCC@PCC-MPU@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e70702" id="PCC@PCC-MPU@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-FLASH" offset="0x80"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e70776"
                id="PCC@PCC-FLASH@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e70822"
                id="PCC@PCC-FLASH@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e70868" id="PCC@PCC-FLASH@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-DMAMUX0" offset="0x84"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e70942"
                id="PCC@PCC-DMAMUX0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e70988"
                id="PCC@PCC-DMAMUX0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e71034" id="PCC@PCC-DMAMUX0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-CAN0" offset="0x90"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e71108"
                id="PCC@PCC-CAN0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e71154" id="PCC@PCC-CAN0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e71200" id="PCC@PCC-CAN0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-CAN1" offset="0x94"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e71275"
                id="PCC@PCC-CAN1@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e71321" id="PCC@PCC-CAN1@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e71367" id="PCC@PCC-CAN1@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-FLEXTMR3" offset="0x98"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e71441"
                id="PCC@PCC-FLEXTMR3@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e71523"
                id="PCC@PCC-FLEXTMR3@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e71569"
                id="PCC@PCC-FLEXTMR3@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e71615" id="PCC@PCC-FLEXTMR3@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-ADC1" offset="0x9c"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e71689"
                id="PCC@PCC-ADC1@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e71771"
                id="PCC@PCC-ADC1@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e71817" id="PCC@PCC-ADC1@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e71863" id="PCC@PCC-ADC1@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPSPI0" offset="0xb0"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e71937"
                id="PCC@PCC-LPSPI0@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e72019"
                id="PCC@PCC-LPSPI0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e72065"
                id="PCC@PCC-LPSPI0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e72111" id="PCC@PCC-LPSPI0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPSPI1" offset="0xb4"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e72185"
                id="PCC@PCC-LPSPI1@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e72267"
                id="PCC@PCC-LPSPI1@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e72313"
                id="PCC@PCC-LPSPI1@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e72359" id="PCC@PCC-LPSPI1@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PDB1" offset="0xc4"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e72433"
                id="PCC@PCC-PDB1@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e72479" id="PCC@PCC-PDB1@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e72525" id="PCC@PCC-PDB1@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-CRC" offset="0xc8"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e72600"
                id="PCC@PCC-CRC@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e72646" id="PCC@PCC-CRC@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e72692" id="PCC@PCC-CRC@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PDB2" offset="0xcc"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e72766"
                id="PCC@PCC-PDB2@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e72812" id="PCC@PCC-PDB2@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e72858" id="PCC@PCC-PDB2@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PDB0" offset="0xd8"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e72932"
                id="PCC@PCC-PDB0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e72978" id="PCC@PCC-PDB0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e73024" id="PCC@PCC-PDB0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPIT0" offset="0xdc"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e73098"
                id="PCC@PCC-LPIT0@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e73180"
                id="PCC@PCC-LPIT0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e73226"
                id="PCC@PCC-LPIT0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e73272" id="PCC@PCC-LPIT0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-FLEXTMR0" offset="0xe0"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e73346"
                id="PCC@PCC-FLEXTMR0@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e73428"
                id="PCC@PCC-FLEXTMR0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e73474"
                id="PCC@PCC-FLEXTMR0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e73520" id="PCC@PCC-FLEXTMR0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-FLEXTMR1" offset="0xe4"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e73594"
                id="PCC@PCC-FLEXTMR1@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e73676"
                id="PCC@PCC-FLEXTMR1@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e73722"
                id="PCC@PCC-FLEXTMR1@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e73768" id="PCC@PCC-FLEXTMR1@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-FLEXTMR2" offset="0xe8"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e73843"
                id="PCC@PCC-FLEXTMR2@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e73925"
                id="PCC@PCC-FLEXTMR2@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e73971"
                id="PCC@PCC-FLEXTMR2@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e74017" id="PCC@PCC-FLEXTMR2@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-ADC0" offset="0xec"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e74091"
                id="PCC@PCC-ADC0@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e74173"
                id="PCC@PCC-ADC0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e74219" id="PCC@PCC-ADC0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e74265" id="PCC@PCC-ADC0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-ADC2" offset="0xf0"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e74339"
                id="PCC@PCC-ADC2@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e74421"
                id="PCC@PCC-ADC2@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e74467" id="PCC@PCC-ADC2@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e74513" id="PCC@PCC-ADC2@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-RTC" offset="0xf4"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e74587"
                id="PCC@PCC-RTC@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e74633" id="PCC@PCC-RTC@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e74679" id="PCC@PCC-RTC@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-DAC0" offset="0xfc"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e74753"
                id="PCC@PCC-DAC0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e74799" id="PCC@PCC-DAC0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e74845" id="PCC@PCC-DAC0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPTMR0" offset="0x100"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e74919"
                id="PCC@PCC-LPTMR0@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e75001"
                id="PCC@PCC-LPTMR0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e75047"
                id="PCC@PCC-LPTMR0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e75093" id="PCC@PCC-LPTMR0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PORTA" offset="0x124"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e75168"
                id="PCC@PCC-PORTA@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e75214"
                id="PCC@PCC-PORTA@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e75260" id="PCC@PCC-PORTA@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PORTB" offset="0x128"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e75334"
                id="PCC@PCC-PORTB@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e75380"
                id="PCC@PCC-PORTB@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e75426" id="PCC@PCC-PORTB@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PORTC" offset="0x12c"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e75500"
                id="PCC@PCC-PORTC@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e75546"
                id="PCC@PCC-PORTC@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e75592" id="PCC@PCC-PORTC@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PORTD" offset="0x130"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e75666"
                id="PCC@PCC-PORTD@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e75712"
                id="PCC@PCC-PORTD@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e75758" id="PCC@PCC-PORTD@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PORTE" offset="0x134"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e75832"
                id="PCC@PCC-PORTE@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e75878"
                id="PCC@PCC-PORTE@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e75924" id="PCC@PCC-PORTE@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-PWT" offset="0x158"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e75998"
                id="PCC@PCC-PWT@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e76044" id="PCC@PCC-PWT@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e76090" id="PCC@PCC-PWT@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-FLEXIO" offset="0x168"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e76165"
                id="PCC@PCC-FLEXIO@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e76247"
                id="PCC@PCC-FLEXIO@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e76293"
                id="PCC@PCC-FLEXIO@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e76339" id="PCC@PCC-FLEXIO@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-OSC32" offset="0x180"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e76413"
                id="PCC@PCC-OSC32@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e76459"
                id="PCC@PCC-OSC32@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e76505" id="PCC@PCC-OSC32@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-EWM" offset="0x184"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e76579"
                id="PCC@PCC-EWM@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e76625" id="PCC@PCC-EWM@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e76671" id="PCC@PCC-EWM@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPI2C0" offset="0x198"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e76745"
                id="PCC@PCC-LPI2C0@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e76827"
                id="PCC@PCC-LPI2C0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e76873"
                id="PCC@PCC-LPI2C0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e76919" id="PCC@PCC-LPI2C0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPI2C1" offset="0x19c"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e76993"
                id="PCC@PCC-LPI2C1@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e77075"
                id="PCC@PCC-LPI2C1@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e77121"
                id="PCC@PCC-LPI2C1@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e77167" id="PCC@PCC-LPI2C1@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPUART0" offset="0x1a8"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e77241"
                id="PCC@PCC-LPUART0@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e77323"
                id="PCC@PCC-LPUART0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e77369"
                id="PCC@PCC-LPUART0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e77415" id="PCC@PCC-LPUART0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPUART1" offset="0x1ac"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e77490"
                id="PCC@PCC-LPUART1@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e77572"
                id="PCC@PCC-LPUART1@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e77618"
                id="PCC@PCC-LPUART1@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e77664" id="PCC@PCC-LPUART1@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-LPUART2" offset="0x1b0"
                size="4">
         <field description="Peripheral Clock Source Select" format="enum" enum="d1e77738"
                id="PCC@PCC-LPUART2@PCS"
                offset="[26:24]"/>
         <field description="Clock Gate Control" format="enum" enum="d1e77820"
                id="PCC@PCC-LPUART2@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e77866"
                id="PCC@PCC-LPUART2@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e77912" id="PCC@PCC-LPUART2@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-CMP0" offset="0x1cc"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e77986"
                id="PCC@PCC-CMP0@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e78032" id="PCC@PCC-CMP0@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e78078" id="PCC@PCC-CMP0@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-CMP1" offset="0x1d0"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e78152"
                id="PCC@PCC-CMP1@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e78198" id="PCC@PCC-CMP1@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e78244" id="PCC@PCC-CMP1@PR"
                offset="[31]"/>
      </register>
      <register description="PCC Register" format="hex0x" id="PCC@PCC-CMP2" offset="0x1d4"
                size="4">
         <field description="Clock Gate Control" format="enum" enum="d1e78318"
                id="PCC@PCC-CMP2@INUSE"
                offset="[29]"/>
         <field description="Clock Control" format="enum" enum="d1e78364" id="PCC@PCC-CMP2@CGC"
                offset="[30]"/>
         <field description="Enable" format="enum" enum="d1e78410" id="PCC@PCC-CMP2@PR"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Low Power Inter-Integrated Circuit" id="LPI2C0"
               size="0x174">
      <register description="Version ID Register" format="hex0x" id="LPI2C0@LPI2C0-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Specification Number" format="enum" enum="d1e78530"
                id="LPI2C0@LPI2C0-VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x"
                id="LPI2C0@LPI2C0-VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x"
                id="LPI2C0@LPI2C0-VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="LPI2C0@LPI2C0-PARAM"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Master Transmit FIFO Size" format="hex0x"
                id="LPI2C0@LPI2C0-PARAM@MTXFIFO"
                offset="[3:0]"/>
         <field description="Master Receive FIFO Size" format="hex0x"
                id="LPI2C0@LPI2C0-PARAM@MRXFIFO"
                offset="[11:8]"/>
      </register>
      <register description="Master Control Register" format="hex0x" id="LPI2C0@LPI2C0-MCR"
                offset="0x10"
                size="4">
         <field description="Master Enable" format="enum" enum="d1e78704"
                id="LPI2C0@LPI2C0-MCR@MEN"
                offset="[0]"/>
         <field description="Software Reset" format="enum" enum="d1e78750"
                id="LPI2C0@LPI2C0-MCR@RST"
                offset="[1]"/>
         <field description="Doze mode enable" format="enum" enum="d1e78796"
                id="LPI2C0@LPI2C0-MCR@DOZEN"
                offset="[2]"/>
         <field description="Debug Enable" format="enum" enum="d1e78842"
                id="LPI2C0@LPI2C0-MCR@DBGEN"
                offset="[3]"/>
         <field description="Reset Transmit FIFO" format="enum" enum="d1e78888"
                id="LPI2C0@LPI2C0-MCR@RTF"
                offset="[8]"/>
         <field description="Reset Receive FIFO" format="enum" enum="d1e78935"
                id="LPI2C0@LPI2C0-MCR@RRF"
                offset="[9]"/>
      </register>
      <register description="Master Status Register" format="hex0x" id="LPI2C0@LPI2C0-MSR"
                offset="0x14"
                size="4">
         <field description="Transmit Data Flag" format="enum" enum="d1e79009"
                id="LPI2C0@LPI2C0-MSR@TDF"
                offset="[0]"/>
         <field description="Receive Data Flag" format="enum" enum="d1e79055"
                id="LPI2C0@LPI2C0-MSR@RDF"
                offset="[1]"/>
         <field description="End Packet Flag" format="enum" enum="d1e79104"
                id="LPI2C0@LPI2C0-MSR@EPF"
                offset="[8]"/>
         <field description="STOP Detect Flag" format="enum" enum="d1e79153"
                id="LPI2C0@LPI2C0-MSR@SDF"
                offset="[9]"/>
         <field description="NACK Detect Flag" format="enum" enum="d1e79202"
                id="LPI2C0@LPI2C0-MSR@NDF"
                offset="[10]"/>
         <field description="Arbitration Lost Flag" format="enum" enum="d1e79252"
                id="LPI2C0@LPI2C0-MSR@ALF"
                offset="[11]"/>
         <field description="FIFO Error Flag" format="enum" enum="d1e79301"
                id="LPI2C0@LPI2C0-MSR@FEF"
                offset="[12]"/>
         <field description="Pin Low Timeout Flag" format="enum" enum="d1e79350"
                id="LPI2C0@LPI2C0-MSR@PLTF"
                offset="[13]"/>
         <field description="Data Match Flag" format="enum" enum="d1e79399"
                id="LPI2C0@LPI2C0-MSR@DMF"
                offset="[14]"/>
         <field description="Master Busy Flag" format="enum" enum="d1e79445"
                id="LPI2C0@LPI2C0-MSR@MBF"
                offset="[24]"/>
         <field description="Bus Busy Flag" format="enum" enum="d1e79491"
                id="LPI2C0@LPI2C0-MSR@BBF"
                offset="[25]"/>
      </register>
      <register description="Master Interrupt Enable Register" format="hex0x"
                id="LPI2C0@LPI2C0-MIER"
                offset="0x18"
                size="4">
         <field description="Transmit Data Interrupt Enable" format="enum" enum="d1e79565"
                id="LPI2C0@LPI2C0-MIER@TDIE"
                offset="[0]"/>
         <field description="Receive Data Interrupt Enable" format="enum" enum="d1e79611"
                id="LPI2C0@LPI2C0-MIER@RDIE"
                offset="[1]"/>
         <field description="End Packet Interrupt Enable" format="enum" enum="d1e79657"
                id="LPI2C0@LPI2C0-MIER@EPIE"
                offset="[8]"/>
         <field description="STOP Detect Interrupt Enable" format="enum" enum="d1e79703"
                id="LPI2C0@LPI2C0-MIER@SDIE"
                offset="[9]"/>
         <field description="NACK Detect Interrupt Enable" format="enum" enum="d1e79749"
                id="LPI2C0@LPI2C0-MIER@NDIE"
                offset="[10]"/>
         <field description="Arbitration Lost Interrupt Enable" format="enum" enum="d1e79796"
                id="LPI2C0@LPI2C0-MIER@ALIE"
                offset="[11]"/>
         <field description="FIFO Error Interrupt Enable" format="enum" enum="d1e79842"
                id="LPI2C0@LPI2C0-MIER@FEIE"
                offset="[12]"/>
         <field description="Pin Low Timeout Interrupt Enable" format="enum" enum="d1e79888"
                id="LPI2C0@LPI2C0-MIER@PLTIE"
                offset="[13]"/>
         <field description="Data Match Interrupt Enable" format="enum" enum="d1e79934"
                id="LPI2C0@LPI2C0-MIER@DMIE"
                offset="[14]"/>
      </register>
      <register description="Master DMA Enable Register" format="hex0x" id="LPI2C0@LPI2C0-MDER"
                offset="0x1c"
                size="4">
         <field description="Transmit Data DMA Enable" format="enum" enum="d1e80009"
                id="LPI2C0@LPI2C0-MDER@TDDE"
                offset="[0]"/>
         <field description="Receive Data DMA Enable" format="enum" enum="d1e80055"
                id="LPI2C0@LPI2C0-MDER@RDDE"
                offset="[1]"/>
      </register>
      <register description="Master Configuration Register 0" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR0"
                offset="0x20"
                size="4">
         <field description="Host Request Enable" format="enum" enum="d1e80129"
                id="LPI2C0@LPI2C0-MCFGR0@HREN"
                offset="[0]"/>
         <field description="Host Request Polarity" format="enum" enum="d1e80175"
                id="LPI2C0@LPI2C0-MCFGR0@HRPOL"
                offset="[1]"/>
         <field description="Host Request Select" format="enum" enum="d1e80221"
                id="LPI2C0@LPI2C0-MCFGR0@HRSEL"
                offset="[2]"/>
         <field description="Circular FIFO Enable" format="enum" enum="d1e80267"
                id="LPI2C0@LPI2C0-MCFGR0@CIRFIFO"
                offset="[8]"/>
         <field description="Receive Data Match Only" format="enum" enum="d1e80313"
                id="LPI2C0@LPI2C0-MCFGR0@RDMO"
                offset="[9]"/>
      </register>
      <register description="Master Configuration Register 1" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR1"
                offset="0x24"
                size="4">
         <field description="Prescaler" format="enum" enum="d1e80387"
                id="LPI2C0@LPI2C0-MCFGR1@PRESCALE"
                offset="[2:0]"/>
         <field description="Automatic STOP Generation" format="enum" enum="d1e80506"
                id="LPI2C0@LPI2C0-MCFGR1@AUTOSTOP"
                offset="[8]"/>
         <field description="When set, the received NACK field is ignored and assumed to be ACK"
                format="enum"
                enum="d1e80552"
                id="LPI2C0@LPI2C0-MCFGR1@IGNACK"
                offset="[9]"/>
         <field description="Timeout Configuration" format="enum" enum="d1e80598"
                id="LPI2C0@LPI2C0-MCFGR1@TIMECFG"
                offset="[10]"/>
         <field description="Match Configuration" format="enum" enum="d1e80644"
                id="LPI2C0@LPI2C0-MCFGR1@MATCFG"
                offset="[18:16]"/>
         <field description="Pin Configuration" format="enum" enum="d1e80752"
                id="LPI2C0@LPI2C0-MCFGR1@PINCFG"
                offset="[26:24]"/>
      </register>
      <register description="Master Configuration Register 2" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR2"
                offset="0x28"
                size="4">
         <field description="Bus Idle Timeout" format="hex0x" id="LPI2C0@LPI2C0-MCFGR2@BUSIDLE"
                offset="[11:0]"/>
         <field description="Glitch Filter SCL" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR2@FILTSCL"
                offset="[19:16]"/>
         <field description="Glitch Filter SDA" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR2@FILTSDA"
                offset="[27:24]"/>
      </register>
      <register description="Master Configuration Register 3" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR3"
                offset="0x2c"
                size="4">
         <field description="Pin Low Timeout" format="hex0x" id="LPI2C0@LPI2C0-MCFGR3@PINLOW"
                offset="[19:8]"/>
      </register>
      <register description="Master Data Match Register" format="hex0x" id="LPI2C0@LPI2C0-MDMR"
                offset="0x40"
                size="4">
         <field description="Match 0 Value" format="hex0x" id="LPI2C0@LPI2C0-MDMR@MATCH0"
                offset="[7:0]"/>
         <field description="Match 1 Value" format="hex0x" id="LPI2C0@LPI2C0-MDMR@MATCH1"
                offset="[23:16]"/>
      </register>
      <register description="Master Clock Configuration Register 0" format="hex0x"
                id="LPI2C0@LPI2C0-MCCR0"
                offset="0x48"
                size="4">
         <field description="Clock Low Period" format="hex0x" id="LPI2C0@LPI2C0-MCCR0@CLKLO"
                offset="[5:0]"/>
         <field description="Clock High Period" format="hex0x" id="LPI2C0@LPI2C0-MCCR0@CLKHI"
                offset="[13:8]"/>
         <field description="Setup Hold Delay" format="hex0x" id="LPI2C0@LPI2C0-MCCR0@SETHOLD"
                offset="[21:16]"/>
         <field description="Data Valid Delay" format="hex0x" id="LPI2C0@LPI2C0-MCCR0@DATAVD"
                offset="[29:24]"/>
      </register>
      <register description="Master Clock Configuration Register 1" format="hex0x"
                id="LPI2C0@LPI2C0-MCCR1"
                offset="0x50"
                size="4">
         <field description="Clock Low Period" format="hex0x" id="LPI2C0@LPI2C0-MCCR1@CLKLO"
                offset="[5:0]"/>
         <field description="Clock High Period" format="hex0x" id="LPI2C0@LPI2C0-MCCR1@CLKHI"
                offset="[13:8]"/>
         <field description="Setup Hold Delay" format="hex0x" id="LPI2C0@LPI2C0-MCCR1@SETHOLD"
                offset="[21:16]"/>
         <field description="Data Valid Delay" format="hex0x" id="LPI2C0@LPI2C0-MCCR1@DATAVD"
                offset="[29:24]"/>
      </register>
      <register description="Master FIFO Control Register" format="hex0x"
                id="LPI2C0@LPI2C0-MFCR"
                offset="0x58"
                size="4">
         <field description="Transmit FIFO Watermark" format="hex0x"
                id="LPI2C0@LPI2C0-MFCR@TXWATER"
                offset="[7:0]"/>
         <field description="Receive FIFO Watermark" format="hex0x"
                id="LPI2C0@LPI2C0-MFCR@RXWATER"
                offset="[23:16]"/>
      </register>
      <register description="Master FIFO Status Register" format="hex0x"
                id="LPI2C0@LPI2C0-MFSR"
                offset="0x5c"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Count" format="hex0x"
                id="LPI2C0@LPI2C0-MFSR@TXCOUNT"
                offset="[7:0]"/>
         <field description="Receive FIFO Count" format="hex0x" id="LPI2C0@LPI2C0-MFSR@RXCOUNT"
                offset="[23:16]"/>
      </register>
      <register description="Master Transmit Data Register" format="hex0x"
                id="LPI2C0@LPI2C0-MTDR"
                offset="0x60"
                writeOnly="true"
                size="4">
         <field description="Transmit Data" format="hex0x" id="LPI2C0@LPI2C0-MTDR@DATA"
                offset="[7:0]"/>
         <field description="Command Data" format="enum" enum="d1e81438"
                id="LPI2C0@LPI2C0-MTDR@CMD"
                offset="[10:8]"/>
      </register>
      <register description="Master Receive Data Register" format="hex0x"
                id="LPI2C0@LPI2C0-MRDR"
                offset="0x70"
                readOnly="true"
                size="4">
         <field description="Receive Data" format="hex0x" id="LPI2C0@LPI2C0-MRDR@DATA"
                offset="[7:0]"/>
         <field description="RX Empty" format="enum" enum="d1e81603"
                id="LPI2C0@LPI2C0-MRDR@RXEMPTY"
                offset="[14]"/>
      </register>
      <register description="Slave Control Register" format="hex0x" id="LPI2C0@LPI2C0-SCR"
                offset="0x110"
                size="4">
         <field description="Slave Enable" format="enum" enum="d1e81678"
                id="LPI2C0@LPI2C0-SCR@SEN"
                offset="[0]"/>
         <field description="Software Reset" format="enum" enum="d1e81724"
                id="LPI2C0@LPI2C0-SCR@RST"
                offset="[1]"/>
         <field description="Filter Enable" format="enum" enum="d1e81770"
                id="LPI2C0@LPI2C0-SCR@FILTEN"
                offset="[4]"/>
         <field description="Filter Doze Enable" format="enum" enum="d1e81816"
                id="LPI2C0@LPI2C0-SCR@FILTDZ"
                offset="[5]"/>
         <field description="Reset Transmit FIFO" format="enum" enum="d1e81862"
                id="LPI2C0@LPI2C0-SCR@RTF"
                offset="[8]"/>
         <field description="Reset Receive FIFO" format="enum" enum="d1e81909"
                id="LPI2C0@LPI2C0-SCR@RRF"
                offset="[9]"/>
      </register>
      <register description="Slave Status Register" format="hex0x" id="LPI2C0@LPI2C0-SSR"
                offset="0x114"
                size="4">
         <field description="Transmit Data Flag" format="enum" enum="d1e81983"
                id="LPI2C0@LPI2C0-SSR@TDF"
                offset="[0]"/>
         <field description="Receive Data Flag" format="enum" enum="d1e82029"
                id="LPI2C0@LPI2C0-SSR@RDF"
                offset="[1]"/>
         <field description="Address Valid Flag" format="enum" enum="d1e82075"
                id="LPI2C0@LPI2C0-SSR@AVF"
                offset="[2]"/>
         <field description="Transmit ACK Flag" format="enum" enum="d1e82121"
                id="LPI2C0@LPI2C0-SSR@TAF"
                offset="[3]"/>
         <field description="Repeated Start Flag" format="enum" enum="d1e82170"
                id="LPI2C0@LPI2C0-SSR@RSF"
                offset="[8]"/>
         <field description="STOP Detect Flag" format="enum" enum="d1e82220"
                id="LPI2C0@LPI2C0-SSR@SDF"
                offset="[9]"/>
         <field description="Bit Error Flag" format="enum" enum="d1e82269"
                id="LPI2C0@LPI2C0-SSR@BEF"
                offset="[10]"/>
         <field description="FIFO Error Flag" format="enum" enum="d1e82318"
                id="LPI2C0@LPI2C0-SSR@FEF"
                offset="[11]"/>
         <field description="Address Match 0 Flag" format="enum" enum="d1e82364"
                id="LPI2C0@LPI2C0-SSR@AM0F"
                offset="[12]"/>
         <field description="Address Match 1 Flag" format="enum" enum="d1e82410"
                id="LPI2C0@LPI2C0-SSR@AM1F"
                offset="[13]"/>
         <field description="General Call Flag" format="enum" enum="d1e82456"
                id="LPI2C0@LPI2C0-SSR@GCF"
                offset="[14]"/>
         <field description="SMBus Alert Response Flag" format="enum" enum="d1e82503"
                id="LPI2C0@LPI2C0-SSR@SARF"
                offset="[15]"/>
         <field description="Slave Busy Flag" format="enum" enum="d1e82549"
                id="LPI2C0@LPI2C0-SSR@SBF"
                offset="[24]"/>
         <field description="Bus Busy Flag" format="enum" enum="d1e82595"
                id="LPI2C0@LPI2C0-SSR@BBF"
                offset="[25]"/>
      </register>
      <register description="Slave Interrupt Enable Register" format="hex0x"
                id="LPI2C0@LPI2C0-SIER"
                offset="0x118"
                size="4">
         <field description="Transmit Data Interrupt Enable" format="enum" enum="d1e82669"
                id="LPI2C0@LPI2C0-SIER@TDIE"
                offset="[0]"/>
         <field description="Receive Data Interrupt Enable" format="enum" enum="d1e82715"
                id="LPI2C0@LPI2C0-SIER@RDIE"
                offset="[1]"/>
         <field description="Address Valid Interrupt Enable" format="enum" enum="d1e82761"
                id="LPI2C0@LPI2C0-SIER@AVIE"
                offset="[2]"/>
         <field description="Transmit ACK Interrupt Enable" format="enum" enum="d1e82807"
                id="LPI2C0@LPI2C0-SIER@TAIE"
                offset="[3]"/>
         <field description="Repeated Start Interrupt Enable" format="enum" enum="d1e82853"
                id="LPI2C0@LPI2C0-SIER@RSIE"
                offset="[8]"/>
         <field description="STOP Detect Interrupt Enable" format="enum" enum="d1e82900"
                id="LPI2C0@LPI2C0-SIER@SDIE"
                offset="[9]"/>
         <field description="Bit Error Interrupt Enable" format="enum" enum="d1e82946"
                id="LPI2C0@LPI2C0-SIER@BEIE"
                offset="[10]"/>
         <field description="FIFO Error Interrupt Enable" format="enum" enum="d1e82992"
                id="LPI2C0@LPI2C0-SIER@FEIE"
                offset="[11]"/>
         <field description="Address Match 0 Interrupt Enable" format="enum" enum="d1e83038"
                id="LPI2C0@LPI2C0-SIER@AM0IE"
                offset="[12]"/>
         <field description="Address Match 1 Interrupt Enable" format="enum" enum="d1e83084"
                id="LPI2C0@LPI2C0-SIER@AM1F"
                offset="[13]"/>
         <field description="General Call Interrupt Enable" format="enum" enum="d1e83130"
                id="LPI2C0@LPI2C0-SIER@GCIE"
                offset="[14]"/>
         <field description="SMBus Alert Response Interrupt Enable" format="enum"
                enum="d1e83177"
                id="LPI2C0@LPI2C0-SIER@SARIE"
                offset="[15]"/>
      </register>
      <register description="Slave DMA Enable Register" format="hex0x" id="LPI2C0@LPI2C0-SDER"
                offset="0x11c"
                size="4">
         <field description="Transmit Data DMA Enable" format="enum" enum="d1e83251"
                id="LPI2C0@LPI2C0-SDER@TDDE"
                offset="[0]"/>
         <field description="Receive Data DMA Enable" format="enum" enum="d1e83297"
                id="LPI2C0@LPI2C0-SDER@RDDE"
                offset="[1]"/>
         <field description="Address Valid DMA Enable" format="enum" enum="d1e83343"
                id="LPI2C0@LPI2C0-SDER@AVDE"
                offset="[2]"/>
      </register>
      <register description="Slave Configuration Register 1" format="hex0x"
                id="LPI2C0@LPI2C0-SCFGR1"
                offset="0x124"
                size="4">
         <field description="Address SCL Stall" format="enum" enum="d1e83417"
                id="LPI2C0@LPI2C0-SCFGR1@ADRSTALL"
                offset="[0]"/>
         <field description="RX SCL Stall" format="enum" enum="d1e83463"
                id="LPI2C0@LPI2C0-SCFGR1@RXSTALL"
                offset="[1]"/>
         <field description="TX Data SCL Stall" format="enum" enum="d1e83509"
                id="LPI2C0@LPI2C0-SCFGR1@TXDSTALL"
                offset="[2]"/>
         <field description="ACK SCL Stall" format="enum" enum="d1e83555"
                id="LPI2C0@LPI2C0-SCFGR1@ACKSTALL"
                offset="[3]"/>
         <field description="General Call Enable" format="enum" enum="d1e83601"
                id="LPI2C0@LPI2C0-SCFGR1@GCEN"
                offset="[8]"/>
         <field description="SMBus Alert Enable" format="enum" enum="d1e83648"
                id="LPI2C0@LPI2C0-SCFGR1@SAEN"
                offset="[9]"/>
         <field description="Transmit Flag Configuration" format="enum" enum="d1e83694"
                id="LPI2C0@LPI2C0-SCFGR1@TXCFG"
                offset="[10]"/>
         <field description="Receive Data Configuration" format="enum" enum="d1e83740"
                id="LPI2C0@LPI2C0-SCFGR1@RXCFG"
                offset="[11]"/>
         <field description="Ignore NACK" format="enum" enum="d1e83786"
                id="LPI2C0@LPI2C0-SCFGR1@IGNACK"
                offset="[12]"/>
         <field description="High Speed Mode Enable" format="enum" enum="d1e83832"
                id="LPI2C0@LPI2C0-SCFGR1@HSMEN"
                offset="[13]"/>
         <field description="Address Configuration" format="enum" enum="d1e83878"
                id="LPI2C0@LPI2C0-SCFGR1@ADDRCFG"
                offset="[18:16]"/>
      </register>
      <register description="Slave Configuration Register 2" format="hex0x"
                id="LPI2C0@LPI2C0-SCFGR2"
                offset="0x128"
                size="4">
         <field description="Clock Hold Time" format="hex0x" id="LPI2C0@LPI2C0-SCFGR2@CLKHOLD"
                offset="[3:0]"/>
         <field description="Data Valid Delay" format="hex0x" id="LPI2C0@LPI2C0-SCFGR2@DATAVD"
                offset="[13:8]"/>
         <field description="Glitch Filter SCL" format="hex0x"
                id="LPI2C0@LPI2C0-SCFGR2@FILTSCL"
                offset="[19:16]"/>
         <field description="Glitch Filter SDA" format="hex0x"
                id="LPI2C0@LPI2C0-SCFGR2@FILTSDA"
                offset="[27:24]"/>
      </register>
      <register description="Slave Address Match Register" format="hex0x"
                id="LPI2C0@LPI2C0-SAMR"
                offset="0x140"
                size="4">
         <field description="Address 0 Value" format="hex0x" id="LPI2C0@LPI2C0-SAMR@ADDR0"
                offset="[10:1]"/>
         <field description="Address 1 Value" format="hex0x" id="LPI2C0@LPI2C0-SAMR@ADDR1"
                offset="[26:17]"/>
      </register>
      <register description="Slave Address Status Register" format="hex0x"
                id="LPI2C0@LPI2C0-SASR"
                offset="0x150"
                readOnly="true"
                size="4">
         <field description="Received Address" format="hex0x" id="LPI2C0@LPI2C0-SASR@RADDR"
                offset="[10:0]"/>
         <field description="Address Not Valid" format="enum" enum="d1e84208"
                id="LPI2C0@LPI2C0-SASR@ANV"
                offset="[14]"/>
      </register>
      <register description="Slave Transmit ACK Register" format="hex0x"
                id="LPI2C0@LPI2C0-STAR"
                offset="0x154"
                size="4">
         <field description="Transmit NACK" format="enum" enum="d1e84282"
                id="LPI2C0@LPI2C0-STAR@TXNACK"
                offset="[0]"/>
      </register>
      <register description="Slave Transmit Data Register" format="hex0x"
                id="LPI2C0@LPI2C0-STDR"
                offset="0x160"
                writeOnly="true"
                size="4">
         <field description="Transmit Data" format="hex0x" id="LPI2C0@LPI2C0-STDR@DATA"
                offset="[7:0]"/>
      </register>
      <register description="Slave Receive Data Register" format="hex0x"
                id="LPI2C0@LPI2C0-SRDR"
                offset="0x170"
                readOnly="true"
                size="4">
         <field description="Receive Data" format="hex0x" id="LPI2C0@LPI2C0-SRDR@DATA"
                offset="[7:0]"/>
         <field description="RX Empty" format="enum" enum="d1e84420"
                id="LPI2C0@LPI2C0-SRDR@RXEMPTY"
                offset="[14]"/>
         <field description="Start Of Frame" format="enum" enum="d1e84466"
                id="LPI2C0@LPI2C0-SRDR@SOF"
                offset="[15]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Low Power Inter-Integrated Circuit" id="LPI2C1"
               size="0x174">
      <register description="Version ID Register" format="hex0x" id="LPI2C0@LPI2C0-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Specification Number" format="enum" enum="d1e78530"
                id="LPI2C0@LPI2C0-VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x"
                id="LPI2C0@LPI2C0-VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x"
                id="LPI2C0@LPI2C0-VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="LPI2C0@LPI2C0-PARAM"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Master Transmit FIFO Size" format="hex0x"
                id="LPI2C0@LPI2C0-PARAM@MTXFIFO"
                offset="[3:0]"/>
         <field description="Master Receive FIFO Size" format="hex0x"
                id="LPI2C0@LPI2C0-PARAM@MRXFIFO"
                offset="[11:8]"/>
      </register>
      <register description="Master Control Register" format="hex0x" id="LPI2C0@LPI2C0-MCR"
                offset="0x10"
                size="4">
         <field description="Master Enable" format="enum" enum="d1e78704"
                id="LPI2C0@LPI2C0-MCR@MEN"
                offset="[0]"/>
         <field description="Software Reset" format="enum" enum="d1e78750"
                id="LPI2C0@LPI2C0-MCR@RST"
                offset="[1]"/>
         <field description="Doze mode enable" format="enum" enum="d1e78796"
                id="LPI2C0@LPI2C0-MCR@DOZEN"
                offset="[2]"/>
         <field description="Debug Enable" format="enum" enum="d1e78842"
                id="LPI2C0@LPI2C0-MCR@DBGEN"
                offset="[3]"/>
         <field description="Reset Transmit FIFO" format="enum" enum="d1e78888"
                id="LPI2C0@LPI2C0-MCR@RTF"
                offset="[8]"/>
         <field description="Reset Receive FIFO" format="enum" enum="d1e78935"
                id="LPI2C0@LPI2C0-MCR@RRF"
                offset="[9]"/>
      </register>
      <register description="Master Status Register" format="hex0x" id="LPI2C0@LPI2C0-MSR"
                offset="0x14"
                size="4">
         <field description="Transmit Data Flag" format="enum" enum="d1e79009"
                id="LPI2C0@LPI2C0-MSR@TDF"
                offset="[0]"/>
         <field description="Receive Data Flag" format="enum" enum="d1e79055"
                id="LPI2C0@LPI2C0-MSR@RDF"
                offset="[1]"/>
         <field description="End Packet Flag" format="enum" enum="d1e79104"
                id="LPI2C0@LPI2C0-MSR@EPF"
                offset="[8]"/>
         <field description="STOP Detect Flag" format="enum" enum="d1e79153"
                id="LPI2C0@LPI2C0-MSR@SDF"
                offset="[9]"/>
         <field description="NACK Detect Flag" format="enum" enum="d1e79202"
                id="LPI2C0@LPI2C0-MSR@NDF"
                offset="[10]"/>
         <field description="Arbitration Lost Flag" format="enum" enum="d1e79252"
                id="LPI2C0@LPI2C0-MSR@ALF"
                offset="[11]"/>
         <field description="FIFO Error Flag" format="enum" enum="d1e79301"
                id="LPI2C0@LPI2C0-MSR@FEF"
                offset="[12]"/>
         <field description="Pin Low Timeout Flag" format="enum" enum="d1e79350"
                id="LPI2C0@LPI2C0-MSR@PLTF"
                offset="[13]"/>
         <field description="Data Match Flag" format="enum" enum="d1e79399"
                id="LPI2C0@LPI2C0-MSR@DMF"
                offset="[14]"/>
         <field description="Master Busy Flag" format="enum" enum="d1e79445"
                id="LPI2C0@LPI2C0-MSR@MBF"
                offset="[24]"/>
         <field description="Bus Busy Flag" format="enum" enum="d1e79491"
                id="LPI2C0@LPI2C0-MSR@BBF"
                offset="[25]"/>
      </register>
      <register description="Master Interrupt Enable Register" format="hex0x"
                id="LPI2C0@LPI2C0-MIER"
                offset="0x18"
                size="4">
         <field description="Transmit Data Interrupt Enable" format="enum" enum="d1e79565"
                id="LPI2C0@LPI2C0-MIER@TDIE"
                offset="[0]"/>
         <field description="Receive Data Interrupt Enable" format="enum" enum="d1e79611"
                id="LPI2C0@LPI2C0-MIER@RDIE"
                offset="[1]"/>
         <field description="End Packet Interrupt Enable" format="enum" enum="d1e79657"
                id="LPI2C0@LPI2C0-MIER@EPIE"
                offset="[8]"/>
         <field description="STOP Detect Interrupt Enable" format="enum" enum="d1e79703"
                id="LPI2C0@LPI2C0-MIER@SDIE"
                offset="[9]"/>
         <field description="NACK Detect Interrupt Enable" format="enum" enum="d1e79749"
                id="LPI2C0@LPI2C0-MIER@NDIE"
                offset="[10]"/>
         <field description="Arbitration Lost Interrupt Enable" format="enum" enum="d1e79796"
                id="LPI2C0@LPI2C0-MIER@ALIE"
                offset="[11]"/>
         <field description="FIFO Error Interrupt Enable" format="enum" enum="d1e79842"
                id="LPI2C0@LPI2C0-MIER@FEIE"
                offset="[12]"/>
         <field description="Pin Low Timeout Interrupt Enable" format="enum" enum="d1e79888"
                id="LPI2C0@LPI2C0-MIER@PLTIE"
                offset="[13]"/>
         <field description="Data Match Interrupt Enable" format="enum" enum="d1e79934"
                id="LPI2C0@LPI2C0-MIER@DMIE"
                offset="[14]"/>
      </register>
      <register description="Master DMA Enable Register" format="hex0x" id="LPI2C0@LPI2C0-MDER"
                offset="0x1c"
                size="4">
         <field description="Transmit Data DMA Enable" format="enum" enum="d1e80009"
                id="LPI2C0@LPI2C0-MDER@TDDE"
                offset="[0]"/>
         <field description="Receive Data DMA Enable" format="enum" enum="d1e80055"
                id="LPI2C0@LPI2C0-MDER@RDDE"
                offset="[1]"/>
      </register>
      <register description="Master Configuration Register 0" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR0"
                offset="0x20"
                size="4">
         <field description="Host Request Enable" format="enum" enum="d1e80129"
                id="LPI2C0@LPI2C0-MCFGR0@HREN"
                offset="[0]"/>
         <field description="Host Request Polarity" format="enum" enum="d1e80175"
                id="LPI2C0@LPI2C0-MCFGR0@HRPOL"
                offset="[1]"/>
         <field description="Host Request Select" format="enum" enum="d1e80221"
                id="LPI2C0@LPI2C0-MCFGR0@HRSEL"
                offset="[2]"/>
         <field description="Circular FIFO Enable" format="enum" enum="d1e80267"
                id="LPI2C0@LPI2C0-MCFGR0@CIRFIFO"
                offset="[8]"/>
         <field description="Receive Data Match Only" format="enum" enum="d1e80313"
                id="LPI2C0@LPI2C0-MCFGR0@RDMO"
                offset="[9]"/>
      </register>
      <register description="Master Configuration Register 1" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR1"
                offset="0x24"
                size="4">
         <field description="Prescaler" format="enum" enum="d1e80387"
                id="LPI2C0@LPI2C0-MCFGR1@PRESCALE"
                offset="[2:0]"/>
         <field description="Automatic STOP Generation" format="enum" enum="d1e80506"
                id="LPI2C0@LPI2C0-MCFGR1@AUTOSTOP"
                offset="[8]"/>
         <field description="When set, the received NACK field is ignored and assumed to be ACK"
                format="enum"
                enum="d1e80552"
                id="LPI2C0@LPI2C0-MCFGR1@IGNACK"
                offset="[9]"/>
         <field description="Timeout Configuration" format="enum" enum="d1e80598"
                id="LPI2C0@LPI2C0-MCFGR1@TIMECFG"
                offset="[10]"/>
         <field description="Match Configuration" format="enum" enum="d1e80644"
                id="LPI2C0@LPI2C0-MCFGR1@MATCFG"
                offset="[18:16]"/>
         <field description="Pin Configuration" format="enum" enum="d1e80752"
                id="LPI2C0@LPI2C0-MCFGR1@PINCFG"
                offset="[26:24]"/>
      </register>
      <register description="Master Configuration Register 2" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR2"
                offset="0x28"
                size="4">
         <field description="Bus Idle Timeout" format="hex0x" id="LPI2C0@LPI2C0-MCFGR2@BUSIDLE"
                offset="[11:0]"/>
         <field description="Glitch Filter SCL" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR2@FILTSCL"
                offset="[19:16]"/>
         <field description="Glitch Filter SDA" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR2@FILTSDA"
                offset="[27:24]"/>
      </register>
      <register description="Master Configuration Register 3" format="hex0x"
                id="LPI2C0@LPI2C0-MCFGR3"
                offset="0x2c"
                size="4">
         <field description="Pin Low Timeout" format="hex0x" id="LPI2C0@LPI2C0-MCFGR3@PINLOW"
                offset="[19:8]"/>
      </register>
      <register description="Master Data Match Register" format="hex0x" id="LPI2C0@LPI2C0-MDMR"
                offset="0x40"
                size="4">
         <field description="Match 0 Value" format="hex0x" id="LPI2C0@LPI2C0-MDMR@MATCH0"
                offset="[7:0]"/>
         <field description="Match 1 Value" format="hex0x" id="LPI2C0@LPI2C0-MDMR@MATCH1"
                offset="[23:16]"/>
      </register>
      <register description="Master Clock Configuration Register 0" format="hex0x"
                id="LPI2C0@LPI2C0-MCCR0"
                offset="0x48"
                size="4">
         <field description="Clock Low Period" format="hex0x" id="LPI2C0@LPI2C0-MCCR0@CLKLO"
                offset="[5:0]"/>
         <field description="Clock High Period" format="hex0x" id="LPI2C0@LPI2C0-MCCR0@CLKHI"
                offset="[13:8]"/>
         <field description="Setup Hold Delay" format="hex0x" id="LPI2C0@LPI2C0-MCCR0@SETHOLD"
                offset="[21:16]"/>
         <field description="Data Valid Delay" format="hex0x" id="LPI2C0@LPI2C0-MCCR0@DATAVD"
                offset="[29:24]"/>
      </register>
      <register description="Master Clock Configuration Register 1" format="hex0x"
                id="LPI2C0@LPI2C0-MCCR1"
                offset="0x50"
                size="4">
         <field description="Clock Low Period" format="hex0x" id="LPI2C0@LPI2C0-MCCR1@CLKLO"
                offset="[5:0]"/>
         <field description="Clock High Period" format="hex0x" id="LPI2C0@LPI2C0-MCCR1@CLKHI"
                offset="[13:8]"/>
         <field description="Setup Hold Delay" format="hex0x" id="LPI2C0@LPI2C0-MCCR1@SETHOLD"
                offset="[21:16]"/>
         <field description="Data Valid Delay" format="hex0x" id="LPI2C0@LPI2C0-MCCR1@DATAVD"
                offset="[29:24]"/>
      </register>
      <register description="Master FIFO Control Register" format="hex0x"
                id="LPI2C0@LPI2C0-MFCR"
                offset="0x58"
                size="4">
         <field description="Transmit FIFO Watermark" format="hex0x"
                id="LPI2C0@LPI2C0-MFCR@TXWATER"
                offset="[7:0]"/>
         <field description="Receive FIFO Watermark" format="hex0x"
                id="LPI2C0@LPI2C0-MFCR@RXWATER"
                offset="[23:16]"/>
      </register>
      <register description="Master FIFO Status Register" format="hex0x"
                id="LPI2C0@LPI2C0-MFSR"
                offset="0x5c"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Count" format="hex0x"
                id="LPI2C0@LPI2C0-MFSR@TXCOUNT"
                offset="[7:0]"/>
         <field description="Receive FIFO Count" format="hex0x" id="LPI2C0@LPI2C0-MFSR@RXCOUNT"
                offset="[23:16]"/>
      </register>
      <register description="Master Transmit Data Register" format="hex0x"
                id="LPI2C0@LPI2C0-MTDR"
                offset="0x60"
                writeOnly="true"
                size="4">
         <field description="Transmit Data" format="hex0x" id="LPI2C0@LPI2C0-MTDR@DATA"
                offset="[7:0]"/>
         <field description="Command Data" format="enum" enum="d1e81438"
                id="LPI2C0@LPI2C0-MTDR@CMD"
                offset="[10:8]"/>
      </register>
      <register description="Master Receive Data Register" format="hex0x"
                id="LPI2C0@LPI2C0-MRDR"
                offset="0x70"
                readOnly="true"
                size="4">
         <field description="Receive Data" format="hex0x" id="LPI2C0@LPI2C0-MRDR@DATA"
                offset="[7:0]"/>
         <field description="RX Empty" format="enum" enum="d1e81603"
                id="LPI2C0@LPI2C0-MRDR@RXEMPTY"
                offset="[14]"/>
      </register>
      <register description="Slave Control Register" format="hex0x" id="LPI2C0@LPI2C0-SCR"
                offset="0x110"
                size="4">
         <field description="Slave Enable" format="enum" enum="d1e81678"
                id="LPI2C0@LPI2C0-SCR@SEN"
                offset="[0]"/>
         <field description="Software Reset" format="enum" enum="d1e81724"
                id="LPI2C0@LPI2C0-SCR@RST"
                offset="[1]"/>
         <field description="Filter Enable" format="enum" enum="d1e81770"
                id="LPI2C0@LPI2C0-SCR@FILTEN"
                offset="[4]"/>
         <field description="Filter Doze Enable" format="enum" enum="d1e81816"
                id="LPI2C0@LPI2C0-SCR@FILTDZ"
                offset="[5]"/>
         <field description="Reset Transmit FIFO" format="enum" enum="d1e81862"
                id="LPI2C0@LPI2C0-SCR@RTF"
                offset="[8]"/>
         <field description="Reset Receive FIFO" format="enum" enum="d1e81909"
                id="LPI2C0@LPI2C0-SCR@RRF"
                offset="[9]"/>
      </register>
      <register description="Slave Status Register" format="hex0x" id="LPI2C0@LPI2C0-SSR"
                offset="0x114"
                size="4">
         <field description="Transmit Data Flag" format="enum" enum="d1e81983"
                id="LPI2C0@LPI2C0-SSR@TDF"
                offset="[0]"/>
         <field description="Receive Data Flag" format="enum" enum="d1e82029"
                id="LPI2C0@LPI2C0-SSR@RDF"
                offset="[1]"/>
         <field description="Address Valid Flag" format="enum" enum="d1e82075"
                id="LPI2C0@LPI2C0-SSR@AVF"
                offset="[2]"/>
         <field description="Transmit ACK Flag" format="enum" enum="d1e82121"
                id="LPI2C0@LPI2C0-SSR@TAF"
                offset="[3]"/>
         <field description="Repeated Start Flag" format="enum" enum="d1e82170"
                id="LPI2C0@LPI2C0-SSR@RSF"
                offset="[8]"/>
         <field description="STOP Detect Flag" format="enum" enum="d1e82220"
                id="LPI2C0@LPI2C0-SSR@SDF"
                offset="[9]"/>
         <field description="Bit Error Flag" format="enum" enum="d1e82269"
                id="LPI2C0@LPI2C0-SSR@BEF"
                offset="[10]"/>
         <field description="FIFO Error Flag" format="enum" enum="d1e82318"
                id="LPI2C0@LPI2C0-SSR@FEF"
                offset="[11]"/>
         <field description="Address Match 0 Flag" format="enum" enum="d1e82364"
                id="LPI2C0@LPI2C0-SSR@AM0F"
                offset="[12]"/>
         <field description="Address Match 1 Flag" format="enum" enum="d1e82410"
                id="LPI2C0@LPI2C0-SSR@AM1F"
                offset="[13]"/>
         <field description="General Call Flag" format="enum" enum="d1e82456"
                id="LPI2C0@LPI2C0-SSR@GCF"
                offset="[14]"/>
         <field description="SMBus Alert Response Flag" format="enum" enum="d1e82503"
                id="LPI2C0@LPI2C0-SSR@SARF"
                offset="[15]"/>
         <field description="Slave Busy Flag" format="enum" enum="d1e82549"
                id="LPI2C0@LPI2C0-SSR@SBF"
                offset="[24]"/>
         <field description="Bus Busy Flag" format="enum" enum="d1e82595"
                id="LPI2C0@LPI2C0-SSR@BBF"
                offset="[25]"/>
      </register>
      <register description="Slave Interrupt Enable Register" format="hex0x"
                id="LPI2C0@LPI2C0-SIER"
                offset="0x118"
                size="4">
         <field description="Transmit Data Interrupt Enable" format="enum" enum="d1e82669"
                id="LPI2C0@LPI2C0-SIER@TDIE"
                offset="[0]"/>
         <field description="Receive Data Interrupt Enable" format="enum" enum="d1e82715"
                id="LPI2C0@LPI2C0-SIER@RDIE"
                offset="[1]"/>
         <field description="Address Valid Interrupt Enable" format="enum" enum="d1e82761"
                id="LPI2C0@LPI2C0-SIER@AVIE"
                offset="[2]"/>
         <field description="Transmit ACK Interrupt Enable" format="enum" enum="d1e82807"
                id="LPI2C0@LPI2C0-SIER@TAIE"
                offset="[3]"/>
         <field description="Repeated Start Interrupt Enable" format="enum" enum="d1e82853"
                id="LPI2C0@LPI2C0-SIER@RSIE"
                offset="[8]"/>
         <field description="STOP Detect Interrupt Enable" format="enum" enum="d1e82900"
                id="LPI2C0@LPI2C0-SIER@SDIE"
                offset="[9]"/>
         <field description="Bit Error Interrupt Enable" format="enum" enum="d1e82946"
                id="LPI2C0@LPI2C0-SIER@BEIE"
                offset="[10]"/>
         <field description="FIFO Error Interrupt Enable" format="enum" enum="d1e82992"
                id="LPI2C0@LPI2C0-SIER@FEIE"
                offset="[11]"/>
         <field description="Address Match 0 Interrupt Enable" format="enum" enum="d1e83038"
                id="LPI2C0@LPI2C0-SIER@AM0IE"
                offset="[12]"/>
         <field description="Address Match 1 Interrupt Enable" format="enum" enum="d1e83084"
                id="LPI2C0@LPI2C0-SIER@AM1F"
                offset="[13]"/>
         <field description="General Call Interrupt Enable" format="enum" enum="d1e83130"
                id="LPI2C0@LPI2C0-SIER@GCIE"
                offset="[14]"/>
         <field description="SMBus Alert Response Interrupt Enable" format="enum"
                enum="d1e83177"
                id="LPI2C0@LPI2C0-SIER@SARIE"
                offset="[15]"/>
      </register>
      <register description="Slave DMA Enable Register" format="hex0x" id="LPI2C0@LPI2C0-SDER"
                offset="0x11c"
                size="4">
         <field description="Transmit Data DMA Enable" format="enum" enum="d1e83251"
                id="LPI2C0@LPI2C0-SDER@TDDE"
                offset="[0]"/>
         <field description="Receive Data DMA Enable" format="enum" enum="d1e83297"
                id="LPI2C0@LPI2C0-SDER@RDDE"
                offset="[1]"/>
         <field description="Address Valid DMA Enable" format="enum" enum="d1e83343"
                id="LPI2C0@LPI2C0-SDER@AVDE"
                offset="[2]"/>
      </register>
      <register description="Slave Configuration Register 1" format="hex0x"
                id="LPI2C0@LPI2C0-SCFGR1"
                offset="0x124"
                size="4">
         <field description="Address SCL Stall" format="enum" enum="d1e83417"
                id="LPI2C0@LPI2C0-SCFGR1@ADRSTALL"
                offset="[0]"/>
         <field description="RX SCL Stall" format="enum" enum="d1e83463"
                id="LPI2C0@LPI2C0-SCFGR1@RXSTALL"
                offset="[1]"/>
         <field description="TX Data SCL Stall" format="enum" enum="d1e83509"
                id="LPI2C0@LPI2C0-SCFGR1@TXDSTALL"
                offset="[2]"/>
         <field description="ACK SCL Stall" format="enum" enum="d1e83555"
                id="LPI2C0@LPI2C0-SCFGR1@ACKSTALL"
                offset="[3]"/>
         <field description="General Call Enable" format="enum" enum="d1e83601"
                id="LPI2C0@LPI2C0-SCFGR1@GCEN"
                offset="[8]"/>
         <field description="SMBus Alert Enable" format="enum" enum="d1e83648"
                id="LPI2C0@LPI2C0-SCFGR1@SAEN"
                offset="[9]"/>
         <field description="Transmit Flag Configuration" format="enum" enum="d1e83694"
                id="LPI2C0@LPI2C0-SCFGR1@TXCFG"
                offset="[10]"/>
         <field description="Receive Data Configuration" format="enum" enum="d1e83740"
                id="LPI2C0@LPI2C0-SCFGR1@RXCFG"
                offset="[11]"/>
         <field description="Ignore NACK" format="enum" enum="d1e83786"
                id="LPI2C0@LPI2C0-SCFGR1@IGNACK"
                offset="[12]"/>
         <field description="High Speed Mode Enable" format="enum" enum="d1e83832"
                id="LPI2C0@LPI2C0-SCFGR1@HSMEN"
                offset="[13]"/>
         <field description="Address Configuration" format="enum" enum="d1e83878"
                id="LPI2C0@LPI2C0-SCFGR1@ADDRCFG"
                offset="[18:16]"/>
      </register>
      <register description="Slave Configuration Register 2" format="hex0x"
                id="LPI2C0@LPI2C0-SCFGR2"
                offset="0x128"
                size="4">
         <field description="Clock Hold Time" format="hex0x" id="LPI2C0@LPI2C0-SCFGR2@CLKHOLD"
                offset="[3:0]"/>
         <field description="Data Valid Delay" format="hex0x" id="LPI2C0@LPI2C0-SCFGR2@DATAVD"
                offset="[13:8]"/>
         <field description="Glitch Filter SCL" format="hex0x"
                id="LPI2C0@LPI2C0-SCFGR2@FILTSCL"
                offset="[19:16]"/>
         <field description="Glitch Filter SDA" format="hex0x"
                id="LPI2C0@LPI2C0-SCFGR2@FILTSDA"
                offset="[27:24]"/>
      </register>
      <register description="Slave Address Match Register" format="hex0x"
                id="LPI2C0@LPI2C0-SAMR"
                offset="0x140"
                size="4">
         <field description="Address 0 Value" format="hex0x" id="LPI2C0@LPI2C0-SAMR@ADDR0"
                offset="[10:1]"/>
         <field description="Address 1 Value" format="hex0x" id="LPI2C0@LPI2C0-SAMR@ADDR1"
                offset="[26:17]"/>
      </register>
      <register description="Slave Address Status Register" format="hex0x"
                id="LPI2C0@LPI2C0-SASR"
                offset="0x150"
                readOnly="true"
                size="4">
         <field description="Received Address" format="hex0x" id="LPI2C0@LPI2C0-SASR@RADDR"
                offset="[10:0]"/>
         <field description="Address Not Valid" format="enum" enum="d1e84208"
                id="LPI2C0@LPI2C0-SASR@ANV"
                offset="[14]"/>
      </register>
      <register description="Slave Transmit ACK Register" format="hex0x"
                id="LPI2C0@LPI2C0-STAR"
                offset="0x154"
                size="4">
         <field description="Transmit NACK" format="enum" enum="d1e84282"
                id="LPI2C0@LPI2C0-STAR@TXNACK"
                offset="[0]"/>
      </register>
      <register description="Slave Transmit Data Register" format="hex0x"
                id="LPI2C0@LPI2C0-STDR"
                offset="0x160"
                writeOnly="true"
                size="4">
         <field description="Transmit Data" format="hex0x" id="LPI2C0@LPI2C0-STDR@DATA"
                offset="[7:0]"/>
      </register>
      <register description="Slave Receive Data Register" format="hex0x"
                id="LPI2C0@LPI2C0-SRDR"
                offset="0x170"
                readOnly="true"
                size="4">
         <field description="Receive Data" format="hex0x" id="LPI2C0@LPI2C0-SRDR@DATA"
                offset="[7:0]"/>
         <field description="RX Empty" format="enum" enum="d1e84420"
                id="LPI2C0@LPI2C0-SRDR@RXEMPTY"
                offset="[14]"/>
         <field description="Start Of Frame" format="enum" enum="d1e84466"
                id="LPI2C0@LPI2C0-SRDR@SOF"
                offset="[15]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4"
               description="Low Power Universal Asynchronous Receiver/Transmitter"
               id="LPUART0"
               size="0x30">
      <register description="Version ID Register" format="hex0x" id="LPUART0@VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Identification Number" format="enum" enum="d1e84633"
                id="LPUART0@VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x" id="LPUART0@VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x" id="LPUART0@VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="LPUART0@PARAM" offset="0x4"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Size" format="hex0x" id="LPUART0@PARAM@TXFIFO"
                offset="[7:0]"/>
         <field description="Receive FIFO Size" format="hex0x" id="LPUART0@PARAM@RXFIFO"
                offset="[15:8]"/>
      </register>
      <register description="LPUART Global Register" format="hex0x" id="LPUART0@GLOBAL"
                offset="0x8"
                size="4">
         <field description="Software Reset" format="enum" enum="d1e84807"
                id="LPUART0@GLOBAL@RST"
                offset="[1]"/>
      </register>
      <register description="LPUART Pin Configuration Register" format="hex0x"
                id="LPUART0@PINCFG"
                offset="0xc"
                size="4">
         <field description="Trigger Select" format="enum" enum="d1e84881"
                id="LPUART0@PINCFG@TRGSEL"
                offset="[1:0]"/>
      </register>
      <register description="LPUART Baud Rate Register" format="hex0x" id="LPUART0@BAUD"
                offset="0x10"
                size="4">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="LPUART0@BAUD@SBR"
                offset="[12:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e84997"
                id="LPUART0@BAUD@SBNS"
                offset="[13]"/>
         <field description="RX Input Active Edge Interrupt Enable" format="enum"
                enum="d1e85043"
                id="LPUART0@BAUD@RXEDGIE"
                offset="[14]"/>
         <field description="LIN Break Detect Interrupt Enable" format="enum" enum="d1e85089"
                id="LPUART0@BAUD@LBKDIE"
                offset="[15]"/>
         <field description="Resynchronization Disable" format="enum" enum="d1e85135"
                id="LPUART0@BAUD@RESYNCDIS"
                offset="[16]"/>
         <field description="Both Edge Sampling" format="enum" enum="d1e85182"
                id="LPUART0@BAUD@BOTHEDGE"
                offset="[17]"/>
         <field description="Match Configuration" format="enum" enum="d1e85228"
                id="LPUART0@BAUD@MATCFG"
                offset="[19:18]"/>
         <field description="Receiver Idle DMA Enable" format="enum" enum="d1e85298"
                id="LPUART0@BAUD@RIDMAE"
                offset="[20]"/>
         <field description="Receiver Full DMA Enable" format="enum" enum="d1e85344"
                id="LPUART0@BAUD@RDMAE"
                offset="[21]"/>
         <field description="Transmitter DMA Enable" format="enum" enum="d1e85390"
                id="LPUART0@BAUD@TDMAE"
                offset="[23]"/>
         <field description="Oversampling Ratio" format="hex0x" id="LPUART0@BAUD@OSR"
                offset="[28:24]"/>
         <field description="10-bit Mode select" format="enum" enum="d1e85455"
                id="LPUART0@BAUD@M10"
                offset="[29]"/>
         <field description="Match Address Mode Enable 2" format="enum" enum="d1e85501"
                id="LPUART0@BAUD@MAEN2"
                offset="[30]"/>
         <field description="Match Address Mode Enable 1" format="enum" enum="d1e85547"
                id="LPUART0@BAUD@MAEN1"
                offset="[31]"/>
      </register>
      <register description="LPUART Status Register" format="hex0x" id="LPUART0@STAT"
                offset="0x14"
                size="4">
         <field description="Match 2 Flag" format="enum" enum="d1e85625" id="LPUART0@STAT@MA2F"
                offset="[14]"/>
         <field description="Match 1 Flag" format="enum" enum="d1e85674" id="LPUART0@STAT@MA1F"
                offset="[15]"/>
         <field description="Parity Error Flag" format="enum" enum="d1e85723"
                id="LPUART0@STAT@PF"
                offset="[16]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e85772"
                id="LPUART0@STAT@FE"
                offset="[17]"/>
         <field description="Noise Flag" format="enum" enum="d1e85821" id="LPUART0@STAT@NF"
                offset="[18]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e85871"
                id="LPUART0@STAT@OR"
                offset="[19]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e85920"
                id="LPUART0@STAT@IDLE"
                offset="[20]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e85966"
                id="LPUART0@STAT@RDRF"
                offset="[21]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e86012"
                id="LPUART0@STAT@TC"
                offset="[22]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e86058"
                id="LPUART0@STAT@TDRE"
                offset="[23]"/>
         <field description="Receiver Active Flag" format="enum" enum="d1e86104"
                id="LPUART0@STAT@RAF"
                offset="[24]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e86151"
                id="LPUART0@STAT@LBKDE"
                offset="[25]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e86197"
                id="LPUART0@STAT@BRK13"
                offset="[26]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e86243"
                id="LPUART0@STAT@RWUID"
                offset="[27]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e86289"
                id="LPUART0@STAT@RXINV"
                offset="[28]"/>
         <field description="MSB First" format="enum" enum="d1e86335" id="LPUART0@STAT@MSBF"
                offset="[29]"/>
         <field description="RXD Pin Active Edge Interrupt Flag" format="enum" enum="d1e86384"
                id="LPUART0@STAT@RXEDGIF"
                offset="[30]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e86434"
                id="LPUART0@STAT@LBKDIF"
                offset="[31]"/>
      </register>
      <register description="LPUART Control Register" format="hex0x" id="LPUART0@CTRL"
                offset="0x18"
                size="4">
         <field description="Parity Type" format="enum" enum="d1e86508" id="LPUART0@CTRL@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e86554" id="LPUART0@CTRL@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e86600"
                id="LPUART0@CTRL@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e86646"
                id="LPUART0@CTRL@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e86692"
                id="LPUART0@CTRL@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e86739"
                id="LPUART0@CTRL@RSRC"
                offset="[5]"/>
         <field description="Doze Enable" format="enum" enum="d1e86785"
                id="LPUART0@CTRL@DOZEEN"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e86831"
                id="LPUART0@CTRL@LOOPS"
                offset="[7]"/>
         <field description="Idle Configuration" format="enum" enum="d1e86877"
                id="LPUART0@CTRL@IDLECFG"
                offset="[10:8]"/>
         <field description="7-Bit Mode Select" format="enum" enum="d1e86996"
                id="LPUART0@CTRL@M7"
                offset="[11]"/>
         <field description="Match 2 Interrupt Enable" format="enum" enum="d1e87042"
                id="LPUART0@CTRL@MA2IE"
                offset="[14]"/>
         <field description="Match 1 Interrupt Enable" format="enum" enum="d1e87089"
                id="LPUART0@CTRL@MA1IE"
                offset="[15]"/>
         <field description="Send Break" format="enum" enum="d1e87135" id="LPUART0@CTRL@SBK"
                offset="[16]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e87181"
                id="LPUART0@CTRL@RWU"
                offset="[17]"/>
         <field description="Receiver Enable" format="enum" enum="d1e87227"
                id="LPUART0@CTRL@RE"
                offset="[18]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e87273"
                id="LPUART0@CTRL@TE"
                offset="[19]"/>
         <field description="Idle Line Interrupt Enable" format="enum" enum="d1e87319"
                id="LPUART0@CTRL@ILIE"
                offset="[20]"/>
         <field description="Receiver Interrupt Enable" format="enum" enum="d1e87366"
                id="LPUART0@CTRL@RIE"
                offset="[21]"/>
         <field description="Transmission Complete Interrupt Enable for" format="enum"
                enum="d1e87412"
                id="LPUART0@CTRL@TCIE"
                offset="[22]"/>
         <field description="Transmit Interrupt Enable" format="enum" enum="d1e87458"
                id="LPUART0@CTRL@TIE"
                offset="[23]"/>
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e87504"
                id="LPUART0@CTRL@PEIE"
                offset="[24]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e87550"
                id="LPUART0@CTRL@FEIE"
                offset="[25]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e87596"
                id="LPUART0@CTRL@NEIE"
                offset="[26]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e87643"
                id="LPUART0@CTRL@ORIE"
                offset="[27]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e87689"
                id="LPUART0@CTRL@TXINV"
                offset="[28]"/>
         <field description="TXD Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e87735"
                id="LPUART0@CTRL@TXDIR"
                offset="[29]"/>
         <field description="Receive Bit 9 / Transmit Bit 8" format="hex0x"
                id="LPUART0@CTRL@R9T8"
                offset="[30]"/>
         <field description="Receive Bit 8 / Transmit Bit 9" format="hex0x"
                id="LPUART0@CTRL@R8T9"
                offset="[31]"/>
      </register>
      <register description="LPUART Data Register" format="hex0x" id="LPUART0@DATA"
                offset="0x1c"
                size="4">
         <field description="R0T0" format="hex0x" id="LPUART0@DATA@R0T0" offset="[0]"/>
         <field description="R1T1" format="hex0x" id="LPUART0@DATA@R1T1" offset="[1]"/>
         <field description="R2T2" format="hex0x" id="LPUART0@DATA@R2T2" offset="[2]"/>
         <field description="R3T3" format="hex0x" id="LPUART0@DATA@R3T3" offset="[3]"/>
         <field description="R4T4" format="hex0x" id="LPUART0@DATA@R4T4" offset="[4]"/>
         <field description="R5T5" format="hex0x" id="LPUART0@DATA@R5T5" offset="[5]"/>
         <field description="R6T6" format="hex0x" id="LPUART0@DATA@R6T6" offset="[6]"/>
         <field description="R7T7" format="hex0x" id="LPUART0@DATA@R7T7" offset="[7]"/>
         <field description="R8T8" format="hex0x" id="LPUART0@DATA@R8T8" offset="[8]"/>
         <field description="R9T9" format="hex0x" id="LPUART0@DATA@R9T9" offset="[9]"/>
         <field description="Idle Line" format="enum" enum="d1e88026" id="LPUART0@DATA@IDLINE"
                offset="[11]"/>
         <field description="Receive Buffer Empty" format="enum" enum="d1e88073"
                id="LPUART0@DATA@RXEMPT"
                offset="[12]"/>
         <field description="Frame Error / Transmit Special Character" format="enum"
                enum="d1e88119"
                id="LPUART0@DATA@FRETSC"
                offset="[13]"/>
         <field description="PARITYE" format="enum" enum="d1e88165" id="LPUART0@DATA@PARITYE"
                offset="[14]"/>
         <field description="NOISY" format="enum" enum="d1e88211" id="LPUART0@DATA@NOISY"
                offset="[15]"/>
      </register>
      <register description="LPUART Match Address Register" format="hex0x" id="LPUART0@MATCH"
                offset="0x20"
                size="4">
         <field description="Match Address 1" format="hex0x" id="LPUART0@MATCH@MA1"
                offset="[9:0]"/>
         <field description="Match Address 2" format="hex0x" id="LPUART0@MATCH@MA2"
                offset="[25:16]"/>
      </register>
      <register description="LPUART Modem IrDA Register" format="hex0x" id="LPUART0@MODIR"
                offset="0x24"
                size="4">
         <field description="Transmitter clear-to-send enable" format="enum" enum="d1e88349"
                id="LPUART0@MODIR@TXCTSE"
                offset="[0]"/>
         <field description="Transmitter request-to-send enable" format="enum" enum="d1e88395"
                id="LPUART0@MODIR@TXRTSE"
                offset="[1]"/>
         <field description="Transmitter request-to-send polarity" format="enum"
                enum="d1e88441"
                id="LPUART0@MODIR@TXRTSPOL"
                offset="[2]"/>
         <field description="Receiver request-to-send enable" format="enum" enum="d1e88487"
                id="LPUART0@MODIR@RXRTSE"
                offset="[3]"/>
         <field description="Transmit CTS Configuration" format="enum" enum="d1e88533"
                id="LPUART0@MODIR@TXCTSC"
                offset="[4]"/>
         <field description="Transmit CTS Source" format="enum" enum="d1e88580"
                id="LPUART0@MODIR@TXCTSSRC"
                offset="[5]"/>
         <field description="Receive RTS Configuration" format="hex0x"
                id="LPUART0@MODIR@RTSWATER"
                offset="[15:8]"/>
         <field description="Transmitter narrow pulse" format="enum" enum="d1e88644"
                id="LPUART0@MODIR@TNP"
                offset="[17:16]"/>
         <field description="Infrared enable" format="enum" enum="d1e88714"
                id="LPUART0@MODIR@IREN"
                offset="[18]"/>
      </register>
      <register description="LPUART FIFO Register" format="hex0x" id="LPUART0@FIFO"
                offset="0x28"
                size="4">
         <field description="Receive FIFO. Buffer Depth" format="enum" enum="d1e88788"
                id="LPUART0@FIFO@RXFIFOSIZE"
                offset="[2:0]"/>
         <field description="Receive FIFO Enable" format="enum" enum="d1e88907"
                id="LPUART0@FIFO@RXFE"
                offset="[3]"/>
         <field description="Transmit FIFO. Buffer Depth" format="enum" enum="d1e88953"
                id="LPUART0@FIFO@TXFIFOSIZE"
                offset="[6:4]"/>
         <field description="Transmit FIFO Enable" format="enum" enum="d1e89072"
                id="LPUART0@FIFO@TXFE"
                offset="[7]"/>
         <field description="Receive FIFO Underflow Interrupt Enable" format="enum"
                enum="d1e89118"
                id="LPUART0@FIFO@RXUFE"
                offset="[8]"/>
         <field description="Transmit FIFO Overflow Interrupt Enable" format="enum"
                enum="d1e89165"
                id="LPUART0@FIFO@TXOFE"
                offset="[9]"/>
         <field description="Receiver Idle Empty Enable" format="enum" enum="d1e89211"
                id="LPUART0@FIFO@RXIDEN"
                offset="[12:10]"/>
         <field description="Receive FIFO/Buffer Flush" format="enum" enum="d1e89330"
                id="LPUART0@FIFO@RXFLUSH"
                offset="[14]"/>
         <field description="Transmit FIFO/Buffer Flush" format="enum" enum="d1e89376"
                id="LPUART0@FIFO@TXFLUSH"
                offset="[15]"/>
         <field description="Receiver Buffer Underflow Flag" format="enum" enum="d1e89425"
                id="LPUART0@FIFO@RXUF"
                offset="[16]"/>
         <field description="Transmitter Buffer Overflow Flag" format="enum" enum="d1e89474"
                id="LPUART0@FIFO@TXOF"
                offset="[17]"/>
         <field description="Receive Buffer/FIFO Empty" format="enum" enum="d1e89521"
                id="LPUART0@FIFO@RXEMPT"
                offset="[22]"/>
         <field description="Transmit Buffer/FIFO Empty" format="enum" enum="d1e89567"
                id="LPUART0@FIFO@TXEMPT"
                offset="[23]"/>
      </register>
      <register description="LPUART Watermark Register" format="hex0x" id="LPUART0@WATER"
                offset="0x2c"
                size="4">
         <field description="Transmit Watermark" format="hex0x" id="LPUART0@WATER@TXWATER"
                offset="[7:0]"/>
         <field description="Transmit Counter" format="hex0x" id="LPUART0@WATER@TXCOUNT"
                offset="[15:8]"/>
         <field description="Receive Watermark" format="hex0x" id="LPUART0@WATER@RXWATER"
                offset="[23:16]"/>
         <field description="Receive Counter" format="hex0x" id="LPUART0@WATER@RXCOUNT"
                offset="[31:24]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4"
               description="Low Power Universal Asynchronous Receiver/Transmitter"
               id="LPUART1"
               size="0x30">
      <register description="Version ID Register" format="hex0x" id="LPUART0@VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Identification Number" format="enum" enum="d1e84633"
                id="LPUART0@VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x" id="LPUART0@VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x" id="LPUART0@VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="LPUART0@PARAM" offset="0x4"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Size" format="hex0x" id="LPUART0@PARAM@TXFIFO"
                offset="[7:0]"/>
         <field description="Receive FIFO Size" format="hex0x" id="LPUART0@PARAM@RXFIFO"
                offset="[15:8]"/>
      </register>
      <register description="LPUART Global Register" format="hex0x" id="LPUART0@GLOBAL"
                offset="0x8"
                size="4">
         <field description="Software Reset" format="enum" enum="d1e84807"
                id="LPUART0@GLOBAL@RST"
                offset="[1]"/>
      </register>
      <register description="LPUART Pin Configuration Register" format="hex0x"
                id="LPUART0@PINCFG"
                offset="0xc"
                size="4">
         <field description="Trigger Select" format="enum" enum="d1e84881"
                id="LPUART0@PINCFG@TRGSEL"
                offset="[1:0]"/>
      </register>
      <register description="LPUART Baud Rate Register" format="hex0x" id="LPUART0@BAUD"
                offset="0x10"
                size="4">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="LPUART0@BAUD@SBR"
                offset="[12:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e84997"
                id="LPUART0@BAUD@SBNS"
                offset="[13]"/>
         <field description="RX Input Active Edge Interrupt Enable" format="enum"
                enum="d1e85043"
                id="LPUART0@BAUD@RXEDGIE"
                offset="[14]"/>
         <field description="LIN Break Detect Interrupt Enable" format="enum" enum="d1e85089"
                id="LPUART0@BAUD@LBKDIE"
                offset="[15]"/>
         <field description="Resynchronization Disable" format="enum" enum="d1e85135"
                id="LPUART0@BAUD@RESYNCDIS"
                offset="[16]"/>
         <field description="Both Edge Sampling" format="enum" enum="d1e85182"
                id="LPUART0@BAUD@BOTHEDGE"
                offset="[17]"/>
         <field description="Match Configuration" format="enum" enum="d1e85228"
                id="LPUART0@BAUD@MATCFG"
                offset="[19:18]"/>
         <field description="Receiver Idle DMA Enable" format="enum" enum="d1e85298"
                id="LPUART0@BAUD@RIDMAE"
                offset="[20]"/>
         <field description="Receiver Full DMA Enable" format="enum" enum="d1e85344"
                id="LPUART0@BAUD@RDMAE"
                offset="[21]"/>
         <field description="Transmitter DMA Enable" format="enum" enum="d1e85390"
                id="LPUART0@BAUD@TDMAE"
                offset="[23]"/>
         <field description="Oversampling Ratio" format="hex0x" id="LPUART0@BAUD@OSR"
                offset="[28:24]"/>
         <field description="10-bit Mode select" format="enum" enum="d1e85455"
                id="LPUART0@BAUD@M10"
                offset="[29]"/>
         <field description="Match Address Mode Enable 2" format="enum" enum="d1e85501"
                id="LPUART0@BAUD@MAEN2"
                offset="[30]"/>
         <field description="Match Address Mode Enable 1" format="enum" enum="d1e85547"
                id="LPUART0@BAUD@MAEN1"
                offset="[31]"/>
      </register>
      <register description="LPUART Status Register" format="hex0x" id="LPUART0@STAT"
                offset="0x14"
                size="4">
         <field description="Match 2 Flag" format="enum" enum="d1e85625" id="LPUART0@STAT@MA2F"
                offset="[14]"/>
         <field description="Match 1 Flag" format="enum" enum="d1e85674" id="LPUART0@STAT@MA1F"
                offset="[15]"/>
         <field description="Parity Error Flag" format="enum" enum="d1e85723"
                id="LPUART0@STAT@PF"
                offset="[16]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e85772"
                id="LPUART0@STAT@FE"
                offset="[17]"/>
         <field description="Noise Flag" format="enum" enum="d1e85821" id="LPUART0@STAT@NF"
                offset="[18]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e85871"
                id="LPUART0@STAT@OR"
                offset="[19]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e85920"
                id="LPUART0@STAT@IDLE"
                offset="[20]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e85966"
                id="LPUART0@STAT@RDRF"
                offset="[21]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e86012"
                id="LPUART0@STAT@TC"
                offset="[22]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e86058"
                id="LPUART0@STAT@TDRE"
                offset="[23]"/>
         <field description="Receiver Active Flag" format="enum" enum="d1e86104"
                id="LPUART0@STAT@RAF"
                offset="[24]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e86151"
                id="LPUART0@STAT@LBKDE"
                offset="[25]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e86197"
                id="LPUART0@STAT@BRK13"
                offset="[26]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e86243"
                id="LPUART0@STAT@RWUID"
                offset="[27]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e86289"
                id="LPUART0@STAT@RXINV"
                offset="[28]"/>
         <field description="MSB First" format="enum" enum="d1e86335" id="LPUART0@STAT@MSBF"
                offset="[29]"/>
         <field description="RXD Pin Active Edge Interrupt Flag" format="enum" enum="d1e86384"
                id="LPUART0@STAT@RXEDGIF"
                offset="[30]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e86434"
                id="LPUART0@STAT@LBKDIF"
                offset="[31]"/>
      </register>
      <register description="LPUART Control Register" format="hex0x" id="LPUART0@CTRL"
                offset="0x18"
                size="4">
         <field description="Parity Type" format="enum" enum="d1e86508" id="LPUART0@CTRL@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e86554" id="LPUART0@CTRL@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e86600"
                id="LPUART0@CTRL@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e86646"
                id="LPUART0@CTRL@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e86692"
                id="LPUART0@CTRL@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e86739"
                id="LPUART0@CTRL@RSRC"
                offset="[5]"/>
         <field description="Doze Enable" format="enum" enum="d1e86785"
                id="LPUART0@CTRL@DOZEEN"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e86831"
                id="LPUART0@CTRL@LOOPS"
                offset="[7]"/>
         <field description="Idle Configuration" format="enum" enum="d1e86877"
                id="LPUART0@CTRL@IDLECFG"
                offset="[10:8]"/>
         <field description="7-Bit Mode Select" format="enum" enum="d1e86996"
                id="LPUART0@CTRL@M7"
                offset="[11]"/>
         <field description="Match 2 Interrupt Enable" format="enum" enum="d1e87042"
                id="LPUART0@CTRL@MA2IE"
                offset="[14]"/>
         <field description="Match 1 Interrupt Enable" format="enum" enum="d1e87089"
                id="LPUART0@CTRL@MA1IE"
                offset="[15]"/>
         <field description="Send Break" format="enum" enum="d1e87135" id="LPUART0@CTRL@SBK"
                offset="[16]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e87181"
                id="LPUART0@CTRL@RWU"
                offset="[17]"/>
         <field description="Receiver Enable" format="enum" enum="d1e87227"
                id="LPUART0@CTRL@RE"
                offset="[18]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e87273"
                id="LPUART0@CTRL@TE"
                offset="[19]"/>
         <field description="Idle Line Interrupt Enable" format="enum" enum="d1e87319"
                id="LPUART0@CTRL@ILIE"
                offset="[20]"/>
         <field description="Receiver Interrupt Enable" format="enum" enum="d1e87366"
                id="LPUART0@CTRL@RIE"
                offset="[21]"/>
         <field description="Transmission Complete Interrupt Enable for" format="enum"
                enum="d1e87412"
                id="LPUART0@CTRL@TCIE"
                offset="[22]"/>
         <field description="Transmit Interrupt Enable" format="enum" enum="d1e87458"
                id="LPUART0@CTRL@TIE"
                offset="[23]"/>
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e87504"
                id="LPUART0@CTRL@PEIE"
                offset="[24]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e87550"
                id="LPUART0@CTRL@FEIE"
                offset="[25]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e87596"
                id="LPUART0@CTRL@NEIE"
                offset="[26]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e87643"
                id="LPUART0@CTRL@ORIE"
                offset="[27]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e87689"
                id="LPUART0@CTRL@TXINV"
                offset="[28]"/>
         <field description="TXD Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e87735"
                id="LPUART0@CTRL@TXDIR"
                offset="[29]"/>
         <field description="Receive Bit 9 / Transmit Bit 8" format="hex0x"
                id="LPUART0@CTRL@R9T8"
                offset="[30]"/>
         <field description="Receive Bit 8 / Transmit Bit 9" format="hex0x"
                id="LPUART0@CTRL@R8T9"
                offset="[31]"/>
      </register>
      <register description="LPUART Data Register" format="hex0x" id="LPUART0@DATA"
                offset="0x1c"
                size="4">
         <field description="R0T0" format="hex0x" id="LPUART0@DATA@R0T0" offset="[0]"/>
         <field description="R1T1" format="hex0x" id="LPUART0@DATA@R1T1" offset="[1]"/>
         <field description="R2T2" format="hex0x" id="LPUART0@DATA@R2T2" offset="[2]"/>
         <field description="R3T3" format="hex0x" id="LPUART0@DATA@R3T3" offset="[3]"/>
         <field description="R4T4" format="hex0x" id="LPUART0@DATA@R4T4" offset="[4]"/>
         <field description="R5T5" format="hex0x" id="LPUART0@DATA@R5T5" offset="[5]"/>
         <field description="R6T6" format="hex0x" id="LPUART0@DATA@R6T6" offset="[6]"/>
         <field description="R7T7" format="hex0x" id="LPUART0@DATA@R7T7" offset="[7]"/>
         <field description="R8T8" format="hex0x" id="LPUART0@DATA@R8T8" offset="[8]"/>
         <field description="R9T9" format="hex0x" id="LPUART0@DATA@R9T9" offset="[9]"/>
         <field description="Idle Line" format="enum" enum="d1e88026" id="LPUART0@DATA@IDLINE"
                offset="[11]"/>
         <field description="Receive Buffer Empty" format="enum" enum="d1e88073"
                id="LPUART0@DATA@RXEMPT"
                offset="[12]"/>
         <field description="Frame Error / Transmit Special Character" format="enum"
                enum="d1e88119"
                id="LPUART0@DATA@FRETSC"
                offset="[13]"/>
         <field description="PARITYE" format="enum" enum="d1e88165" id="LPUART0@DATA@PARITYE"
                offset="[14]"/>
         <field description="NOISY" format="enum" enum="d1e88211" id="LPUART0@DATA@NOISY"
                offset="[15]"/>
      </register>
      <register description="LPUART Match Address Register" format="hex0x" id="LPUART0@MATCH"
                offset="0x20"
                size="4">
         <field description="Match Address 1" format="hex0x" id="LPUART0@MATCH@MA1"
                offset="[9:0]"/>
         <field description="Match Address 2" format="hex0x" id="LPUART0@MATCH@MA2"
                offset="[25:16]"/>
      </register>
      <register description="LPUART Modem IrDA Register" format="hex0x" id="LPUART0@MODIR"
                offset="0x24"
                size="4">
         <field description="Transmitter clear-to-send enable" format="enum" enum="d1e88349"
                id="LPUART0@MODIR@TXCTSE"
                offset="[0]"/>
         <field description="Transmitter request-to-send enable" format="enum" enum="d1e88395"
                id="LPUART0@MODIR@TXRTSE"
                offset="[1]"/>
         <field description="Transmitter request-to-send polarity" format="enum"
                enum="d1e88441"
                id="LPUART0@MODIR@TXRTSPOL"
                offset="[2]"/>
         <field description="Receiver request-to-send enable" format="enum" enum="d1e88487"
                id="LPUART0@MODIR@RXRTSE"
                offset="[3]"/>
         <field description="Transmit CTS Configuration" format="enum" enum="d1e88533"
                id="LPUART0@MODIR@TXCTSC"
                offset="[4]"/>
         <field description="Transmit CTS Source" format="enum" enum="d1e88580"
                id="LPUART0@MODIR@TXCTSSRC"
                offset="[5]"/>
         <field description="Receive RTS Configuration" format="hex0x"
                id="LPUART0@MODIR@RTSWATER"
                offset="[15:8]"/>
         <field description="Transmitter narrow pulse" format="enum" enum="d1e88644"
                id="LPUART0@MODIR@TNP"
                offset="[17:16]"/>
         <field description="Infrared enable" format="enum" enum="d1e88714"
                id="LPUART0@MODIR@IREN"
                offset="[18]"/>
      </register>
      <register description="LPUART FIFO Register" format="hex0x" id="LPUART0@FIFO"
                offset="0x28"
                size="4">
         <field description="Receive FIFO. Buffer Depth" format="enum" enum="d1e88788"
                id="LPUART0@FIFO@RXFIFOSIZE"
                offset="[2:0]"/>
         <field description="Receive FIFO Enable" format="enum" enum="d1e88907"
                id="LPUART0@FIFO@RXFE"
                offset="[3]"/>
         <field description="Transmit FIFO. Buffer Depth" format="enum" enum="d1e88953"
                id="LPUART0@FIFO@TXFIFOSIZE"
                offset="[6:4]"/>
         <field description="Transmit FIFO Enable" format="enum" enum="d1e89072"
                id="LPUART0@FIFO@TXFE"
                offset="[7]"/>
         <field description="Receive FIFO Underflow Interrupt Enable" format="enum"
                enum="d1e89118"
                id="LPUART0@FIFO@RXUFE"
                offset="[8]"/>
         <field description="Transmit FIFO Overflow Interrupt Enable" format="enum"
                enum="d1e89165"
                id="LPUART0@FIFO@TXOFE"
                offset="[9]"/>
         <field description="Receiver Idle Empty Enable" format="enum" enum="d1e89211"
                id="LPUART0@FIFO@RXIDEN"
                offset="[12:10]"/>
         <field description="Receive FIFO/Buffer Flush" format="enum" enum="d1e89330"
                id="LPUART0@FIFO@RXFLUSH"
                offset="[14]"/>
         <field description="Transmit FIFO/Buffer Flush" format="enum" enum="d1e89376"
                id="LPUART0@FIFO@TXFLUSH"
                offset="[15]"/>
         <field description="Receiver Buffer Underflow Flag" format="enum" enum="d1e89425"
                id="LPUART0@FIFO@RXUF"
                offset="[16]"/>
         <field description="Transmitter Buffer Overflow Flag" format="enum" enum="d1e89474"
                id="LPUART0@FIFO@TXOF"
                offset="[17]"/>
         <field description="Receive Buffer/FIFO Empty" format="enum" enum="d1e89521"
                id="LPUART0@FIFO@RXEMPT"
                offset="[22]"/>
         <field description="Transmit Buffer/FIFO Empty" format="enum" enum="d1e89567"
                id="LPUART0@FIFO@TXEMPT"
                offset="[23]"/>
      </register>
      <register description="LPUART Watermark Register" format="hex0x" id="LPUART0@WATER"
                offset="0x2c"
                size="4">
         <field description="Transmit Watermark" format="hex0x" id="LPUART0@WATER@TXWATER"
                offset="[7:0]"/>
         <field description="Transmit Counter" format="hex0x" id="LPUART0@WATER@TXCOUNT"
                offset="[15:8]"/>
         <field description="Receive Watermark" format="hex0x" id="LPUART0@WATER@RXWATER"
                offset="[23:16]"/>
         <field description="Receive Counter" format="hex0x" id="LPUART0@WATER@RXCOUNT"
                offset="[31:24]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4"
               description="Low Power Universal Asynchronous Receiver/Transmitter"
               id="LPUART2"
               size="0x30">
      <register description="Version ID Register" format="hex0x" id="LPUART0@VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Identification Number" format="enum" enum="d1e84633"
                id="LPUART0@VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x" id="LPUART0@VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x" id="LPUART0@VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="LPUART0@PARAM" offset="0x4"
                readOnly="true"
                size="4">
         <field description="Transmit FIFO Size" format="hex0x" id="LPUART0@PARAM@TXFIFO"
                offset="[7:0]"/>
         <field description="Receive FIFO Size" format="hex0x" id="LPUART0@PARAM@RXFIFO"
                offset="[15:8]"/>
      </register>
      <register description="LPUART Global Register" format="hex0x" id="LPUART0@GLOBAL"
                offset="0x8"
                size="4">
         <field description="Software Reset" format="enum" enum="d1e84807"
                id="LPUART0@GLOBAL@RST"
                offset="[1]"/>
      </register>
      <register description="LPUART Pin Configuration Register" format="hex0x"
                id="LPUART0@PINCFG"
                offset="0xc"
                size="4">
         <field description="Trigger Select" format="enum" enum="d1e84881"
                id="LPUART0@PINCFG@TRGSEL"
                offset="[1:0]"/>
      </register>
      <register description="LPUART Baud Rate Register" format="hex0x" id="LPUART0@BAUD"
                offset="0x10"
                size="4">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="LPUART0@BAUD@SBR"
                offset="[12:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e84997"
                id="LPUART0@BAUD@SBNS"
                offset="[13]"/>
         <field description="RX Input Active Edge Interrupt Enable" format="enum"
                enum="d1e85043"
                id="LPUART0@BAUD@RXEDGIE"
                offset="[14]"/>
         <field description="LIN Break Detect Interrupt Enable" format="enum" enum="d1e85089"
                id="LPUART0@BAUD@LBKDIE"
                offset="[15]"/>
         <field description="Resynchronization Disable" format="enum" enum="d1e85135"
                id="LPUART0@BAUD@RESYNCDIS"
                offset="[16]"/>
         <field description="Both Edge Sampling" format="enum" enum="d1e85182"
                id="LPUART0@BAUD@BOTHEDGE"
                offset="[17]"/>
         <field description="Match Configuration" format="enum" enum="d1e85228"
                id="LPUART0@BAUD@MATCFG"
                offset="[19:18]"/>
         <field description="Receiver Idle DMA Enable" format="enum" enum="d1e85298"
                id="LPUART0@BAUD@RIDMAE"
                offset="[20]"/>
         <field description="Receiver Full DMA Enable" format="enum" enum="d1e85344"
                id="LPUART0@BAUD@RDMAE"
                offset="[21]"/>
         <field description="Transmitter DMA Enable" format="enum" enum="d1e85390"
                id="LPUART0@BAUD@TDMAE"
                offset="[23]"/>
         <field description="Oversampling Ratio" format="hex0x" id="LPUART0@BAUD@OSR"
                offset="[28:24]"/>
         <field description="10-bit Mode select" format="enum" enum="d1e85455"
                id="LPUART0@BAUD@M10"
                offset="[29]"/>
         <field description="Match Address Mode Enable 2" format="enum" enum="d1e85501"
                id="LPUART0@BAUD@MAEN2"
                offset="[30]"/>
         <field description="Match Address Mode Enable 1" format="enum" enum="d1e85547"
                id="LPUART0@BAUD@MAEN1"
                offset="[31]"/>
      </register>
      <register description="LPUART Status Register" format="hex0x" id="LPUART0@STAT"
                offset="0x14"
                size="4">
         <field description="Match 2 Flag" format="enum" enum="d1e85625" id="LPUART0@STAT@MA2F"
                offset="[14]"/>
         <field description="Match 1 Flag" format="enum" enum="d1e85674" id="LPUART0@STAT@MA1F"
                offset="[15]"/>
         <field description="Parity Error Flag" format="enum" enum="d1e85723"
                id="LPUART0@STAT@PF"
                offset="[16]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e85772"
                id="LPUART0@STAT@FE"
                offset="[17]"/>
         <field description="Noise Flag" format="enum" enum="d1e85821" id="LPUART0@STAT@NF"
                offset="[18]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e85871"
                id="LPUART0@STAT@OR"
                offset="[19]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e85920"
                id="LPUART0@STAT@IDLE"
                offset="[20]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e85966"
                id="LPUART0@STAT@RDRF"
                offset="[21]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e86012"
                id="LPUART0@STAT@TC"
                offset="[22]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e86058"
                id="LPUART0@STAT@TDRE"
                offset="[23]"/>
         <field description="Receiver Active Flag" format="enum" enum="d1e86104"
                id="LPUART0@STAT@RAF"
                offset="[24]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e86151"
                id="LPUART0@STAT@LBKDE"
                offset="[25]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e86197"
                id="LPUART0@STAT@BRK13"
                offset="[26]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e86243"
                id="LPUART0@STAT@RWUID"
                offset="[27]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e86289"
                id="LPUART0@STAT@RXINV"
                offset="[28]"/>
         <field description="MSB First" format="enum" enum="d1e86335" id="LPUART0@STAT@MSBF"
                offset="[29]"/>
         <field description="RXD Pin Active Edge Interrupt Flag" format="enum" enum="d1e86384"
                id="LPUART0@STAT@RXEDGIF"
                offset="[30]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e86434"
                id="LPUART0@STAT@LBKDIF"
                offset="[31]"/>
      </register>
      <register description="LPUART Control Register" format="hex0x" id="LPUART0@CTRL"
                offset="0x18"
                size="4">
         <field description="Parity Type" format="enum" enum="d1e86508" id="LPUART0@CTRL@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e86554" id="LPUART0@CTRL@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e86600"
                id="LPUART0@CTRL@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e86646"
                id="LPUART0@CTRL@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e86692"
                id="LPUART0@CTRL@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e86739"
                id="LPUART0@CTRL@RSRC"
                offset="[5]"/>
         <field description="Doze Enable" format="enum" enum="d1e86785"
                id="LPUART0@CTRL@DOZEEN"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e86831"
                id="LPUART0@CTRL@LOOPS"
                offset="[7]"/>
         <field description="Idle Configuration" format="enum" enum="d1e86877"
                id="LPUART0@CTRL@IDLECFG"
                offset="[10:8]"/>
         <field description="7-Bit Mode Select" format="enum" enum="d1e86996"
                id="LPUART0@CTRL@M7"
                offset="[11]"/>
         <field description="Match 2 Interrupt Enable" format="enum" enum="d1e87042"
                id="LPUART0@CTRL@MA2IE"
                offset="[14]"/>
         <field description="Match 1 Interrupt Enable" format="enum" enum="d1e87089"
                id="LPUART0@CTRL@MA1IE"
                offset="[15]"/>
         <field description="Send Break" format="enum" enum="d1e87135" id="LPUART0@CTRL@SBK"
                offset="[16]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e87181"
                id="LPUART0@CTRL@RWU"
                offset="[17]"/>
         <field description="Receiver Enable" format="enum" enum="d1e87227"
                id="LPUART0@CTRL@RE"
                offset="[18]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e87273"
                id="LPUART0@CTRL@TE"
                offset="[19]"/>
         <field description="Idle Line Interrupt Enable" format="enum" enum="d1e87319"
                id="LPUART0@CTRL@ILIE"
                offset="[20]"/>
         <field description="Receiver Interrupt Enable" format="enum" enum="d1e87366"
                id="LPUART0@CTRL@RIE"
                offset="[21]"/>
         <field description="Transmission Complete Interrupt Enable for" format="enum"
                enum="d1e87412"
                id="LPUART0@CTRL@TCIE"
                offset="[22]"/>
         <field description="Transmit Interrupt Enable" format="enum" enum="d1e87458"
                id="LPUART0@CTRL@TIE"
                offset="[23]"/>
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e87504"
                id="LPUART0@CTRL@PEIE"
                offset="[24]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e87550"
                id="LPUART0@CTRL@FEIE"
                offset="[25]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e87596"
                id="LPUART0@CTRL@NEIE"
                offset="[26]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e87643"
                id="LPUART0@CTRL@ORIE"
                offset="[27]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e87689"
                id="LPUART0@CTRL@TXINV"
                offset="[28]"/>
         <field description="TXD Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e87735"
                id="LPUART0@CTRL@TXDIR"
                offset="[29]"/>
         <field description="Receive Bit 9 / Transmit Bit 8" format="hex0x"
                id="LPUART0@CTRL@R9T8"
                offset="[30]"/>
         <field description="Receive Bit 8 / Transmit Bit 9" format="hex0x"
                id="LPUART0@CTRL@R8T9"
                offset="[31]"/>
      </register>
      <register description="LPUART Data Register" format="hex0x" id="LPUART0@DATA"
                offset="0x1c"
                size="4">
         <field description="R0T0" format="hex0x" id="LPUART0@DATA@R0T0" offset="[0]"/>
         <field description="R1T1" format="hex0x" id="LPUART0@DATA@R1T1" offset="[1]"/>
         <field description="R2T2" format="hex0x" id="LPUART0@DATA@R2T2" offset="[2]"/>
         <field description="R3T3" format="hex0x" id="LPUART0@DATA@R3T3" offset="[3]"/>
         <field description="R4T4" format="hex0x" id="LPUART0@DATA@R4T4" offset="[4]"/>
         <field description="R5T5" format="hex0x" id="LPUART0@DATA@R5T5" offset="[5]"/>
         <field description="R6T6" format="hex0x" id="LPUART0@DATA@R6T6" offset="[6]"/>
         <field description="R7T7" format="hex0x" id="LPUART0@DATA@R7T7" offset="[7]"/>
         <field description="R8T8" format="hex0x" id="LPUART0@DATA@R8T8" offset="[8]"/>
         <field description="R9T9" format="hex0x" id="LPUART0@DATA@R9T9" offset="[9]"/>
         <field description="Idle Line" format="enum" enum="d1e88026" id="LPUART0@DATA@IDLINE"
                offset="[11]"/>
         <field description="Receive Buffer Empty" format="enum" enum="d1e88073"
                id="LPUART0@DATA@RXEMPT"
                offset="[12]"/>
         <field description="Frame Error / Transmit Special Character" format="enum"
                enum="d1e88119"
                id="LPUART0@DATA@FRETSC"
                offset="[13]"/>
         <field description="PARITYE" format="enum" enum="d1e88165" id="LPUART0@DATA@PARITYE"
                offset="[14]"/>
         <field description="NOISY" format="enum" enum="d1e88211" id="LPUART0@DATA@NOISY"
                offset="[15]"/>
      </register>
      <register description="LPUART Match Address Register" format="hex0x" id="LPUART0@MATCH"
                offset="0x20"
                size="4">
         <field description="Match Address 1" format="hex0x" id="LPUART0@MATCH@MA1"
                offset="[9:0]"/>
         <field description="Match Address 2" format="hex0x" id="LPUART0@MATCH@MA2"
                offset="[25:16]"/>
      </register>
      <register description="LPUART Modem IrDA Register" format="hex0x" id="LPUART0@MODIR"
                offset="0x24"
                size="4">
         <field description="Transmitter clear-to-send enable" format="enum" enum="d1e88349"
                id="LPUART0@MODIR@TXCTSE"
                offset="[0]"/>
         <field description="Transmitter request-to-send enable" format="enum" enum="d1e88395"
                id="LPUART0@MODIR@TXRTSE"
                offset="[1]"/>
         <field description="Transmitter request-to-send polarity" format="enum"
                enum="d1e88441"
                id="LPUART0@MODIR@TXRTSPOL"
                offset="[2]"/>
         <field description="Receiver request-to-send enable" format="enum" enum="d1e88487"
                id="LPUART0@MODIR@RXRTSE"
                offset="[3]"/>
         <field description="Transmit CTS Configuration" format="enum" enum="d1e88533"
                id="LPUART0@MODIR@TXCTSC"
                offset="[4]"/>
         <field description="Transmit CTS Source" format="enum" enum="d1e88580"
                id="LPUART0@MODIR@TXCTSSRC"
                offset="[5]"/>
         <field description="Receive RTS Configuration" format="hex0x"
                id="LPUART0@MODIR@RTSWATER"
                offset="[15:8]"/>
         <field description="Transmitter narrow pulse" format="enum" enum="d1e88644"
                id="LPUART0@MODIR@TNP"
                offset="[17:16]"/>
         <field description="Infrared enable" format="enum" enum="d1e88714"
                id="LPUART0@MODIR@IREN"
                offset="[18]"/>
      </register>
      <register description="LPUART FIFO Register" format="hex0x" id="LPUART0@FIFO"
                offset="0x28"
                size="4">
         <field description="Receive FIFO. Buffer Depth" format="enum" enum="d1e88788"
                id="LPUART0@FIFO@RXFIFOSIZE"
                offset="[2:0]"/>
         <field description="Receive FIFO Enable" format="enum" enum="d1e88907"
                id="LPUART0@FIFO@RXFE"
                offset="[3]"/>
         <field description="Transmit FIFO. Buffer Depth" format="enum" enum="d1e88953"
                id="LPUART0@FIFO@TXFIFOSIZE"
                offset="[6:4]"/>
         <field description="Transmit FIFO Enable" format="enum" enum="d1e89072"
                id="LPUART0@FIFO@TXFE"
                offset="[7]"/>
         <field description="Receive FIFO Underflow Interrupt Enable" format="enum"
                enum="d1e89118"
                id="LPUART0@FIFO@RXUFE"
                offset="[8]"/>
         <field description="Transmit FIFO Overflow Interrupt Enable" format="enum"
                enum="d1e89165"
                id="LPUART0@FIFO@TXOFE"
                offset="[9]"/>
         <field description="Receiver Idle Empty Enable" format="enum" enum="d1e89211"
                id="LPUART0@FIFO@RXIDEN"
                offset="[12:10]"/>
         <field description="Receive FIFO/Buffer Flush" format="enum" enum="d1e89330"
                id="LPUART0@FIFO@RXFLUSH"
                offset="[14]"/>
         <field description="Transmit FIFO/Buffer Flush" format="enum" enum="d1e89376"
                id="LPUART0@FIFO@TXFLUSH"
                offset="[15]"/>
         <field description="Receiver Buffer Underflow Flag" format="enum" enum="d1e89425"
                id="LPUART0@FIFO@RXUF"
                offset="[16]"/>
         <field description="Transmitter Buffer Overflow Flag" format="enum" enum="d1e89474"
                id="LPUART0@FIFO@TXOF"
                offset="[17]"/>
         <field description="Receive Buffer/FIFO Empty" format="enum" enum="d1e89521"
                id="LPUART0@FIFO@RXEMPT"
                offset="[22]"/>
         <field description="Transmit Buffer/FIFO Empty" format="enum" enum="d1e89567"
                id="LPUART0@FIFO@TXEMPT"
                offset="[23]"/>
      </register>
      <register description="LPUART Watermark Register" format="hex0x" id="LPUART0@WATER"
                offset="0x2c"
                size="4">
         <field description="Transmit Watermark" format="hex0x" id="LPUART0@WATER@TXWATER"
                offset="[7:0]"/>
         <field description="Transmit Counter" format="hex0x" id="LPUART0@WATER@TXCOUNT"
                offset="[15:8]"/>
         <field description="Receive Watermark" format="hex0x" id="LPUART0@WATER@RXWATER"
                offset="[23:16]"/>
         <field description="Receive Counter" format="hex0x" id="LPUART0@WATER@RXCOUNT"
                offset="[31:24]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4"
               description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)"
               id="CMP0"
               size="0xc">
      <register description="CMP Control Register 0" format="hex0x" id="CMP0@CMP0-C0"
                offset="0x0"
                size="4">
         <field description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level"
                format="enum"
                enum="d1e89880"
                id="CMP0@CMP0-C0@HYSTCTR"
                offset="[1:0]"/>
         <field description="Comparator hard block offset control. See chip data sheet to get the actual offset value with each level"
                format="enum"
                enum="d1e89950"
                id="CMP0@CMP0-C0@OFFSET"
                offset="[2]"/>
         <field description="Filter Sample Count" format="enum" enum="d1e89996"
                id="CMP0@CMP0-C0@FILTER-CNT"
                offset="[6:4]"/>
         <field description="Comparator Module Enable" format="enum" enum="d1e90115"
                id="CMP0@CMP0-C0@EN"
                offset="[8]"/>
         <field description="Comparator Output Pin Enable" format="enum" enum="d1e90161"
                id="CMP0@CMP0-C0@OPE"
                offset="[9]"/>
         <field description="Comparator Output Select" format="enum" enum="d1e90208"
                id="CMP0@CMP0-C0@COS"
                offset="[10]"/>
         <field description="Comparator invert" format="enum" enum="d1e90254"
                id="CMP0@CMP0-C0@INVT"
                offset="[11]"/>
         <field description="Power Mode Select" format="enum" enum="d1e90300"
                id="CMP0@CMP0-C0@PMODE"
                offset="[12]"/>
         <field description="Windowing Enable" format="enum" enum="d1e90346"
                id="CMP0@CMP0-C0@WE"
                offset="[14]"/>
         <field description="Sample Enable" format="enum" enum="d1e90392" id="CMP0@CMP0-C0@SE"
                offset="[15]"/>
         <field description="Filter Sample Period" format="hex0x" id="CMP0@CMP0-C0@FPR"
                offset="[23:16]"/>
         <field description="Analog Comparator Output" format="hex0x" id="CMP0@CMP0-C0@COUT"
                offset="[24]"/>
         <field description="Analog Comparator Flag Falling" format="enum" enum="d1e90478"
                id="CMP0@CMP0-C0@CFF"
                offset="[25]"/>
         <field description="Analog Comparator Flag Rising" format="enum" enum="d1e90527"
                id="CMP0@CMP0-C0@CFR"
                offset="[26]"/>
         <field description="Comparator Interrupt Enable Falling" format="enum" enum="d1e90573"
                id="CMP0@CMP0-C0@IEF"
                offset="[27]"/>
         <field description="Comparator Interrupt Enable Rising" format="enum" enum="d1e90619"
                id="CMP0@CMP0-C0@IER"
                offset="[28]"/>
         <field description="DMA Enable" format="enum" enum="d1e90665" id="CMP0@CMP0-C0@DMAEN"
                offset="[30]"/>
      </register>
      <register description="CMP Control Register 1" format="hex0x" id="CMP0@CMP0-C1"
                offset="0x4"
                size="4">
         <field description="DAC Output Voltage Select" format="hex0x" id="CMP0@CMP0-C1@VOSEL"
                offset="[7:0]"/>
         <field description="Minus Input MUX Control" format="enum" enum="d1e90757"
                id="CMP0@CMP0-C1@MSEL"
                offset="[10:8]"/>
         <field description="Plus Input MUX Control" format="enum" enum="d1e90876"
                id="CMP0@CMP0-C1@PSEL"
                offset="[13:11]"/>
         <field description="Supply Voltage Reference Source Select" format="enum"
                enum="d1e90995"
                id="CMP0@CMP0-C1@VRSEL"
                offset="[14]"/>
         <field description="DAC Enable" format="enum" enum="d1e91041" id="CMP0@CMP0-C1@DACEN"
                offset="[15]"/>
         <field description="Channel 0 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN0"
                offset="[16]"/>
         <field description="Channel 1 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN1"
                offset="[17]"/>
         <field description="Channel 2 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN2"
                offset="[18]"/>
         <field description="Channel 3 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN3"
                offset="[19]"/>
         <field description="Channel 4 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN4"
                offset="[20]"/>
         <field description="Channel 5 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN5"
                offset="[21]"/>
         <field description="Channel 6 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN6"
                offset="[22]"/>
         <field description="Channel 7 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN7"
                offset="[23]"/>
         <field description="Selection of the input to the negative port of the comparator"
                format="enum"
                enum="d1e91233"
                id="CMP0@CMP0-C1@INNSEL"
                offset="[25:24]"/>
         <field description="Selection of the input to the positive port of the comparator"
                format="enum"
                enum="d1e91279"
                id="CMP0@CMP0-C1@INPSEL"
                offset="[28:27]"/>
      </register>
      <register description="CMP Control Register 2" format="hex0x" id="CMP0@CMP0-C2"
                offset="0x8"
                size="4">
         <field description="The result of the input comparison for channel n" format="hex0x"
                id="CMP0@CMP0-C2@ACOn"
                offset="[7:0]"/>
         <field description="Comparator and DAC initialization delay modulus." format="enum"
                enum="d1e91371"
                id="CMP0@CMP0-C2@INITMOD"
                offset="[13:8]"/>
         <field description="Number of sample clocks" format="enum" enum="d1e91405"
                id="CMP0@CMP0-C2@NSAM"
                offset="[15:14]"/>
         <field description="Channel 0 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH0F"
                offset="[16]"/>
         <field description="Channel 1 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH1F"
                offset="[17]"/>
         <field description="Channel 2 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH2F"
                offset="[18]"/>
         <field description="Channel 3 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH3F"
                offset="[19]"/>
         <field description="Channel 4 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH4F"
                offset="[20]"/>
         <field description="Channel 5 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH5F"
                offset="[21]"/>
         <field description="Channel 6 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH6F"
                offset="[22]"/>
         <field description="Channel 7 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH7F"
                offset="[23]"/>
         <field description="Fixed channel selection" format="enum" enum="d1e91653"
                id="CMP0@CMP0-C2@FXMXCH"
                offset="[27:25]"/>
         <field description="Fixed MUX Port" format="enum" enum="d1e91772"
                id="CMP0@CMP0-C2@FXMP"
                offset="[29]"/>
         <field description="Round-Robin interrupt enable" format="enum" enum="d1e91818"
                id="CMP0@CMP0-C2@RRIE"
                offset="[30]"/>
         <field description="Round-Robin Enable" format="enum" enum="d1e91864"
                id="CMP0@CMP0-C2@RRE"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4"
               description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)"
               id="CMP1"
               size="0xc">
      <register description="CMP Control Register 0" format="hex0x" id="CMP0@CMP0-C0"
                offset="0x0"
                size="4">
         <field description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level"
                format="enum"
                enum="d1e89880"
                id="CMP0@CMP0-C0@HYSTCTR"
                offset="[1:0]"/>
         <field description="Comparator hard block offset control. See chip data sheet to get the actual offset value with each level"
                format="enum"
                enum="d1e89950"
                id="CMP0@CMP0-C0@OFFSET"
                offset="[2]"/>
         <field description="Filter Sample Count" format="enum" enum="d1e89996"
                id="CMP0@CMP0-C0@FILTER-CNT"
                offset="[6:4]"/>
         <field description="Comparator Module Enable" format="enum" enum="d1e90115"
                id="CMP0@CMP0-C0@EN"
                offset="[8]"/>
         <field description="Comparator Output Pin Enable" format="enum" enum="d1e90161"
                id="CMP0@CMP0-C0@OPE"
                offset="[9]"/>
         <field description="Comparator Output Select" format="enum" enum="d1e90208"
                id="CMP0@CMP0-C0@COS"
                offset="[10]"/>
         <field description="Comparator invert" format="enum" enum="d1e90254"
                id="CMP0@CMP0-C0@INVT"
                offset="[11]"/>
         <field description="Power Mode Select" format="enum" enum="d1e90300"
                id="CMP0@CMP0-C0@PMODE"
                offset="[12]"/>
         <field description="Windowing Enable" format="enum" enum="d1e90346"
                id="CMP0@CMP0-C0@WE"
                offset="[14]"/>
         <field description="Sample Enable" format="enum" enum="d1e90392" id="CMP0@CMP0-C0@SE"
                offset="[15]"/>
         <field description="Filter Sample Period" format="hex0x" id="CMP0@CMP0-C0@FPR"
                offset="[23:16]"/>
         <field description="Analog Comparator Output" format="hex0x" id="CMP0@CMP0-C0@COUT"
                offset="[24]"/>
         <field description="Analog Comparator Flag Falling" format="enum" enum="d1e90478"
                id="CMP0@CMP0-C0@CFF"
                offset="[25]"/>
         <field description="Analog Comparator Flag Rising" format="enum" enum="d1e90527"
                id="CMP0@CMP0-C0@CFR"
                offset="[26]"/>
         <field description="Comparator Interrupt Enable Falling" format="enum" enum="d1e90573"
                id="CMP0@CMP0-C0@IEF"
                offset="[27]"/>
         <field description="Comparator Interrupt Enable Rising" format="enum" enum="d1e90619"
                id="CMP0@CMP0-C0@IER"
                offset="[28]"/>
         <field description="DMA Enable" format="enum" enum="d1e90665" id="CMP0@CMP0-C0@DMAEN"
                offset="[30]"/>
      </register>
      <register description="CMP Control Register 1" format="hex0x" id="CMP0@CMP0-C1"
                offset="0x4"
                size="4">
         <field description="DAC Output Voltage Select" format="hex0x" id="CMP0@CMP0-C1@VOSEL"
                offset="[7:0]"/>
         <field description="Minus Input MUX Control" format="enum" enum="d1e90757"
                id="CMP0@CMP0-C1@MSEL"
                offset="[10:8]"/>
         <field description="Plus Input MUX Control" format="enum" enum="d1e90876"
                id="CMP0@CMP0-C1@PSEL"
                offset="[13:11]"/>
         <field description="Supply Voltage Reference Source Select" format="enum"
                enum="d1e90995"
                id="CMP0@CMP0-C1@VRSEL"
                offset="[14]"/>
         <field description="DAC Enable" format="enum" enum="d1e91041" id="CMP0@CMP0-C1@DACEN"
                offset="[15]"/>
         <field description="Channel 0 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN0"
                offset="[16]"/>
         <field description="Channel 1 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN1"
                offset="[17]"/>
         <field description="Channel 2 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN2"
                offset="[18]"/>
         <field description="Channel 3 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN3"
                offset="[19]"/>
         <field description="Channel 4 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN4"
                offset="[20]"/>
         <field description="Channel 5 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN5"
                offset="[21]"/>
         <field description="Channel 6 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN6"
                offset="[22]"/>
         <field description="Channel 7 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN7"
                offset="[23]"/>
         <field description="Selection of the input to the negative port of the comparator"
                format="enum"
                enum="d1e91233"
                id="CMP0@CMP0-C1@INNSEL"
                offset="[25:24]"/>
         <field description="Selection of the input to the positive port of the comparator"
                format="enum"
                enum="d1e91279"
                id="CMP0@CMP0-C1@INPSEL"
                offset="[28:27]"/>
      </register>
      <register description="CMP Control Register 2" format="hex0x" id="CMP0@CMP0-C2"
                offset="0x8"
                size="4">
         <field description="The result of the input comparison for channel n" format="hex0x"
                id="CMP0@CMP0-C2@ACOn"
                offset="[7:0]"/>
         <field description="Comparator and DAC initialization delay modulus." format="enum"
                enum="d1e91371"
                id="CMP0@CMP0-C2@INITMOD"
                offset="[13:8]"/>
         <field description="Number of sample clocks" format="enum" enum="d1e91405"
                id="CMP0@CMP0-C2@NSAM"
                offset="[15:14]"/>
         <field description="Channel 0 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH0F"
                offset="[16]"/>
         <field description="Channel 1 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH1F"
                offset="[17]"/>
         <field description="Channel 2 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH2F"
                offset="[18]"/>
         <field description="Channel 3 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH3F"
                offset="[19]"/>
         <field description="Channel 4 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH4F"
                offset="[20]"/>
         <field description="Channel 5 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH5F"
                offset="[21]"/>
         <field description="Channel 6 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH6F"
                offset="[22]"/>
         <field description="Channel 7 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH7F"
                offset="[23]"/>
         <field description="Fixed channel selection" format="enum" enum="d1e91653"
                id="CMP0@CMP0-C2@FXMXCH"
                offset="[27:25]"/>
         <field description="Fixed MUX Port" format="enum" enum="d1e91772"
                id="CMP0@CMP0-C2@FXMP"
                offset="[29]"/>
         <field description="Round-Robin interrupt enable" format="enum" enum="d1e91818"
                id="CMP0@CMP0-C2@RRIE"
                offset="[30]"/>
         <field description="Round-Robin Enable" format="enum" enum="d1e91864"
                id="CMP0@CMP0-C2@RRE"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4"
               description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)"
               id="CMP2"
               size="0xc">
      <register description="CMP Control Register 0" format="hex0x" id="CMP0@CMP0-C0"
                offset="0x0"
                size="4">
         <field description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level"
                format="enum"
                enum="d1e89880"
                id="CMP0@CMP0-C0@HYSTCTR"
                offset="[1:0]"/>
         <field description="Comparator hard block offset control. See chip data sheet to get the actual offset value with each level"
                format="enum"
                enum="d1e89950"
                id="CMP0@CMP0-C0@OFFSET"
                offset="[2]"/>
         <field description="Filter Sample Count" format="enum" enum="d1e89996"
                id="CMP0@CMP0-C0@FILTER-CNT"
                offset="[6:4]"/>
         <field description="Comparator Module Enable" format="enum" enum="d1e90115"
                id="CMP0@CMP0-C0@EN"
                offset="[8]"/>
         <field description="Comparator Output Pin Enable" format="enum" enum="d1e90161"
                id="CMP0@CMP0-C0@OPE"
                offset="[9]"/>
         <field description="Comparator Output Select" format="enum" enum="d1e90208"
                id="CMP0@CMP0-C0@COS"
                offset="[10]"/>
         <field description="Comparator invert" format="enum" enum="d1e90254"
                id="CMP0@CMP0-C0@INVT"
                offset="[11]"/>
         <field description="Power Mode Select" format="enum" enum="d1e90300"
                id="CMP0@CMP0-C0@PMODE"
                offset="[12]"/>
         <field description="Windowing Enable" format="enum" enum="d1e90346"
                id="CMP0@CMP0-C0@WE"
                offset="[14]"/>
         <field description="Sample Enable" format="enum" enum="d1e90392" id="CMP0@CMP0-C0@SE"
                offset="[15]"/>
         <field description="Filter Sample Period" format="hex0x" id="CMP0@CMP0-C0@FPR"
                offset="[23:16]"/>
         <field description="Analog Comparator Output" format="hex0x" id="CMP0@CMP0-C0@COUT"
                offset="[24]"/>
         <field description="Analog Comparator Flag Falling" format="enum" enum="d1e90478"
                id="CMP0@CMP0-C0@CFF"
                offset="[25]"/>
         <field description="Analog Comparator Flag Rising" format="enum" enum="d1e90527"
                id="CMP0@CMP0-C0@CFR"
                offset="[26]"/>
         <field description="Comparator Interrupt Enable Falling" format="enum" enum="d1e90573"
                id="CMP0@CMP0-C0@IEF"
                offset="[27]"/>
         <field description="Comparator Interrupt Enable Rising" format="enum" enum="d1e90619"
                id="CMP0@CMP0-C0@IER"
                offset="[28]"/>
         <field description="DMA Enable" format="enum" enum="d1e90665" id="CMP0@CMP0-C0@DMAEN"
                offset="[30]"/>
      </register>
      <register description="CMP Control Register 1" format="hex0x" id="CMP0@CMP0-C1"
                offset="0x4"
                size="4">
         <field description="DAC Output Voltage Select" format="hex0x" id="CMP0@CMP0-C1@VOSEL"
                offset="[7:0]"/>
         <field description="Minus Input MUX Control" format="enum" enum="d1e90757"
                id="CMP0@CMP0-C1@MSEL"
                offset="[10:8]"/>
         <field description="Plus Input MUX Control" format="enum" enum="d1e90876"
                id="CMP0@CMP0-C1@PSEL"
                offset="[13:11]"/>
         <field description="Supply Voltage Reference Source Select" format="enum"
                enum="d1e90995"
                id="CMP0@CMP0-C1@VRSEL"
                offset="[14]"/>
         <field description="DAC Enable" format="enum" enum="d1e91041" id="CMP0@CMP0-C1@DACEN"
                offset="[15]"/>
         <field description="Channel 0 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN0"
                offset="[16]"/>
         <field description="Channel 1 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN1"
                offset="[17]"/>
         <field description="Channel 2 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN2"
                offset="[18]"/>
         <field description="Channel 3 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN3"
                offset="[19]"/>
         <field description="Channel 4 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN4"
                offset="[20]"/>
         <field description="Channel 5 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN5"
                offset="[21]"/>
         <field description="Channel 6 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN6"
                offset="[22]"/>
         <field description="Channel 7 input enable" format="hex0x" id="CMP0@CMP0-C1@CHN7"
                offset="[23]"/>
         <field description="Selection of the input to the negative port of the comparator"
                format="enum"
                enum="d1e91233"
                id="CMP0@CMP0-C1@INNSEL"
                offset="[25:24]"/>
         <field description="Selection of the input to the positive port of the comparator"
                format="enum"
                enum="d1e91279"
                id="CMP0@CMP0-C1@INPSEL"
                offset="[28:27]"/>
      </register>
      <register description="CMP Control Register 2" format="hex0x" id="CMP0@CMP0-C2"
                offset="0x8"
                size="4">
         <field description="The result of the input comparison for channel n" format="hex0x"
                id="CMP0@CMP0-C2@ACOn"
                offset="[7:0]"/>
         <field description="Comparator and DAC initialization delay modulus." format="enum"
                enum="d1e91371"
                id="CMP0@CMP0-C2@INITMOD"
                offset="[13:8]"/>
         <field description="Number of sample clocks" format="enum" enum="d1e91405"
                id="CMP0@CMP0-C2@NSAM"
                offset="[15:14]"/>
         <field description="Channel 0 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH0F"
                offset="[16]"/>
         <field description="Channel 1 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH1F"
                offset="[17]"/>
         <field description="Channel 2 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH2F"
                offset="[18]"/>
         <field description="Channel 3 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH3F"
                offset="[19]"/>
         <field description="Channel 4 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH4F"
                offset="[20]"/>
         <field description="Channel 5 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH5F"
                offset="[21]"/>
         <field description="Channel 6 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH6F"
                offset="[22]"/>
         <field description="Channel 7 input changed flag" format="hex0x"
                id="CMP0@CMP0-C2@CH7F"
                offset="[23]"/>
         <field description="Fixed channel selection" format="enum" enum="d1e91653"
                id="CMP0@CMP0-C2@FXMXCH"
                offset="[27:25]"/>
         <field description="Fixed MUX Port" format="enum" enum="d1e91772"
                id="CMP0@CMP0-C2@FXMP"
                offset="[29]"/>
         <field description="Round-Robin interrupt enable" format="enum" enum="d1e91818"
                id="CMP0@CMP0-C2@RRIE"
                offset="[30]"/>
         <field description="Round-Robin Enable" format="enum" enum="d1e91864"
                id="CMP0@CMP0-C2@RRE"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="PMC" id="PMC" size="0x8">
      <register description="Low Voltage Detect Status and Control 1 Register" format="hex0x"
                id="PMC@PMC-LVDSC1"
                offset="0x0"
                size="1">
         <field description="Low Voltage Detect Reset Enable" format="enum" enum="d1e92062"
                id="PMC@PMC-LVDSC1@LVDRE"
                offset="[4]"/>
         <field description="Low Voltage Detect Interrupt Enable" format="enum" enum="d1e92108"
                id="PMC@PMC-LVDSC1@LVDIE"
                offset="[5]"/>
         <field description="Low Voltage Detect Acknowledge" format="hex0x"
                id="PMC@PMC-LVDSC1@LVDACK"
                offset="[6]"/>
         <field description="Low Voltage Detect Flag" format="enum" enum="d1e92172"
                id="PMC@PMC-LVDSC1@LVDF"
                offset="[7]"/>
      </register>
      <register description="Low Voltage Detect Status and Control 2 Register" format="hex0x"
                id="PMC@PMC-LVDSC2"
                offset="0x1"
                size="1">
         <field description="Low-Voltage Warning Interrupt Enable" format="enum"
                enum="d1e92246"
                id="PMC@PMC-LVDSC2@LVWIE"
                offset="[5]"/>
         <field description="Low-Voltage Warning Acknowledge" format="hex0x"
                id="PMC@PMC-LVDSC2@LVWACK"
                offset="[6]"/>
         <field description="Low-Voltage Warning Flag" format="enum" enum="d1e92310"
                id="PMC@PMC-LVDSC2@LVWF"
                offset="[7]"/>
      </register>
      <register description="Regulator Status and Control Register" format="hex0x"
                id="PMC@PMC-REGSC"
                offset="0x2"
                size="1">
         <field description="Bias Enable Bit" format="enum" enum="d1e92384"
                id="PMC@PMC-REGSC@BIASEN"
                offset="[0]"/>
         <field description="Clock Bias Disable Bit" format="enum" enum="d1e92430"
                id="PMC@PMC-REGSC@CLKBIASDIS"
                offset="[1]"/>
         <field description="Regulator in Full Performance Mode Status Bit" format="enum"
                enum="d1e92476"
                id="PMC@PMC-REGSC@REGFPM"
                offset="[2]"/>
         <field description="LPO Status Bit" format="enum" enum="d1e92522"
                id="PMC@PMC-REGSC@LPOSTAT"
                offset="[6]"/>
         <field description="LPO Disable Bit" format="enum" enum="d1e92568"
                id="PMC@PMC-REGSC@LPODIS"
                offset="[7]"/>
      </register>
      <register description="Low Power Oscillator Trim Register" format="hex0x"
                id="PMC@PMC-LPOTRIM"
                offset="0x4"
                size="1">
         <field description="LPO trimming bits" format="hex0x" id="PMC@PMC-LPOTRIM@LPOTRIM"
                offset="[4:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System Mode Controller" id="SMC" size="0x18">
      <register description="SMC Version ID Register" format="hex0x" id="SMC@SMC-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Specification Number" format="enum" enum="d1e92722"
                id="SMC@SMC-VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x" id="SMC@SMC-VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x" id="SMC@SMC-VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="SMC Parameter Register" format="hex0x" id="SMC@SMC-PARAM"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Existence of HSRUN feature" format="enum" enum="d1e92820"
                id="SMC@SMC-PARAM@EHSRUN"
                offset="[0]"/>
         <field description="Existence of LLS feature" format="enum" enum="d1e92866"
                id="SMC@SMC-PARAM@ELLS"
                offset="[3]"/>
         <field description="Existence of LLS2 feature" format="enum" enum="d1e92912"
                id="SMC@SMC-PARAM@ELLS2"
                offset="[5]"/>
         <field description="Existence of VLLS0 feature" format="enum" enum="d1e92958"
                id="SMC@SMC-PARAM@EVLLS0"
                offset="[6]"/>
      </register>
      <register description="Power Mode Protection register" format="hex0x" id="SMC@SMC-PMPROT"
                offset="0x8"
                size="4">
         <field description="Allow Very-Low-Power Modes" format="enum" enum="d1e93032"
                id="SMC@SMC-PMPROT@AVLP"
                offset="[5]"/>
         <field description="Allow High Speed Run mode" format="enum" enum="d1e93078"
                id="SMC@SMC-PMPROT@AHSRUN"
                offset="[7]"/>
      </register>
      <register description="Power Mode Control register" format="hex0x" id="SMC@SMC-PMCTRL"
                offset="0xc"
                size="4">
         <field description="Stop Mode Control" format="enum" enum="d1e93152"
                id="SMC@SMC-PMCTRL@STOPM"
                offset="[2:0]"/>
         <field description="Stop Aborted" format="enum" enum="d1e93210"
                id="SMC@SMC-PMCTRL@STOPA"
                offset="[3]"/>
         <field description="Run Mode Control" format="enum" enum="d1e93256"
                id="SMC@SMC-PMCTRL@RUNM"
                offset="[6:5]"/>
      </register>
      <register description="Stop Control Register" format="hex0x" id="SMC@SMC-STOPCTRL"
                offset="0x10"
                size="4">
         <field description="Partial Stop Option" format="enum" enum="d1e93342"
                id="SMC@SMC-STOPCTRL@PSTOPO"
                offset="[7:6]"/>
      </register>
      <register description="Power Mode Status register" format="hex0x" id="SMC@SMC-PMSTAT"
                offset="0x14"
                readOnly="true"
                size="4">
         <field description="Power Mode Status" format="hex0x" id="SMC@SMC-PMSTAT@PMSTAT"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Reset Control Module" id="RCM" size="0x20">
      <register description="Version ID Register" format="hex0x" id="RCM@RCM-VERID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Feature Specification Number" format="enum" enum="d1e93518"
                id="RCM@RCM-VERID@FEATURE"
                offset="[15:0]"/>
         <field description="Minor Version Number" format="hex0x" id="RCM@RCM-VERID@MINOR"
                offset="[23:16]"/>
         <field description="Major Version Number" format="hex0x" id="RCM@RCM-VERID@MAJOR"
                offset="[31:24]"/>
      </register>
      <register description="Parameter Register" format="hex0x" id="RCM@RCM-PARAM" offset="0x4"
                readOnly="true"
                size="4">
         <field description="Existence of SRS[LVD] status indication feature" format="enum"
                enum="d1e93616"
                id="RCM@RCM-PARAM@ELVD"
                offset="[1]"/>
         <field description="Existence of SRS[LOC] status indication feature" format="enum"
                enum="d1e93662"
                id="RCM@RCM-PARAM@ELOC"
                offset="[2]"/>
         <field description="Existence of SRS[LOL] status indication feature" format="enum"
                enum="d1e93708"
                id="RCM@RCM-PARAM@ELOL"
                offset="[3]"/>
         <field description="Existence of SRS[WDOG] status indication feature" format="enum"
                enum="d1e93754"
                id="RCM@RCM-PARAM@EWDOG"
                offset="[5]"/>
         <field description="Existence of SRS[PIN] status indication feature" format="enum"
                enum="d1e93800"
                id="RCM@RCM-PARAM@EPIN"
                offset="[6]"/>
         <field description="Existence of SRS[POR] status indication feature" format="enum"
                enum="d1e93847"
                id="RCM@RCM-PARAM@EPOR"
                offset="[7]"/>
         <field description="Existence of SRS[LOCKUP] status indication feature" format="enum"
                enum="d1e93893"
                id="RCM@RCM-PARAM@ELOCKUP"
                offset="[9]"/>
         <field description="Existence of SRS[SW] status indication feature" format="enum"
                enum="d1e93939"
                id="RCM@RCM-PARAM@ESW"
                offset="[10]"/>
         <field description="Existence of SRS[SACKERR] status indication feature" format="enum"
                enum="d1e93985"
                id="RCM@RCM-PARAM@ESACKERR"
                offset="[13]"/>
         <field description="Existence of SRS[CORE1] status indication feature" format="enum"
                enum="d1e94031"
                id="RCM@RCM-PARAM@ECORE1"
                offset="[16]"/>
      </register>
      <register description="System Reset Status Register" format="hex0x" id="RCM@RCM-SRS"
                offset="0x8"
                readOnly="true"
                size="4">
         <field description="Low-Voltage Detect Reset or High-Voltage Detect Reset"
                format="enum"
                enum="d1e94105"
                id="RCM@RCM-SRS@LVD"
                offset="[1]"/>
         <field description="Loss-of-Clock Reset" format="enum" enum="d1e94151"
                id="RCM@RCM-SRS@LOC"
                offset="[2]"/>
         <field description="Loss-of-Lock Reset" format="enum" enum="d1e94197"
                id="RCM@RCM-SRS@LOL"
                offset="[3]"/>
         <field description="Watchdog" format="enum" enum="d1e94243" id="RCM@RCM-SRS@WDOG"
                offset="[5]"/>
         <field description="External Reset Pin" format="enum" enum="d1e94289"
                id="RCM@RCM-SRS@PIN"
                offset="[6]"/>
         <field description="Power-On Reset" format="enum" enum="d1e94336" id="RCM@RCM-SRS@POR"
                offset="[7]"/>
         <field description="JTAG generated reset" format="enum" enum="d1e94382"
                id="RCM@RCM-SRS@JTAG"
                offset="[8]"/>
         <field description="Core Lockup" format="enum" enum="d1e94428" id="RCM@RCM-SRS@LOCKUP"
                offset="[9]"/>
         <field description="Software" format="enum" enum="d1e94474" id="RCM@RCM-SRS@SW"
                offset="[10]"/>
         <field description="MDM-AP System Reset Request" format="enum" enum="d1e94520"
                id="RCM@RCM-SRS@MDM-AP"
                offset="[11]"/>
         <field description="Stop Acknowledge Error" format="enum" enum="d1e94566"
                id="RCM@RCM-SRS@SACKERR"
                offset="[13]"/>
      </register>
      <register description="Reset Pin Control register" format="hex0x" id="RCM@RCM-RPC"
                offset="0xc"
                size="4">
         <field description="Reset Pin Filter Select in Run and Wait Modes" format="enum"
                enum="d1e94640"
                id="RCM@RCM-RPC@RSTFLTSRW"
                offset="[1:0]"/>
         <field description="Reset Pin Filter Select in Stop Mode" format="enum"
                enum="d1e94698"
                id="RCM@RCM-RPC@RSTFLTSS"
                offset="[2]"/>
         <field description="Reset Pin Filter Bus Clock Select" format="hex0x"
                id="RCM@RCM-RPC@RSTFLTSEL"
                offset="[12:8]"/>
      </register>
      <register description="Mode Register" format="hex0x" id="RCM@RCM-MR" offset="0x10"
                size="4">
         <field description="Boot ROM Configuration" format="enum" enum="d1e94793"
                id="RCM@RCM-MR@BOOTROM"
                offset="[2:1]"/>
      </register>
      <register description="Force Mode Register" format="hex0x" id="RCM@RCM-FM" offset="0x14"
                size="4">
         <field description="Force ROM Boot" format="enum" enum="d1e94892"
                id="RCM@RCM-FM@FORCEROM"
                offset="[2:1]"/>
      </register>
      <register description="Sticky System Reset Status Register" format="hex0x"
                id="RCM@RCM-SSRS"
                offset="0x18"
                size="4">
         <field description="Sticky Low-Voltage Detect Reset" format="enum" enum="d1e94993"
                id="RCM@RCM-SSRS@SLVD"
                offset="[1]"/>
         <field description="Sticky Loss-of-Clock Reset" format="enum" enum="d1e95042"
                id="RCM@RCM-SSRS@SLOC"
                offset="[2]"/>
         <field description="Sticky Loss-of-Lock Reset" format="enum" enum="d1e95091"
                id="RCM@RCM-SSRS@SLOL"
                offset="[3]"/>
         <field description="Sticky Watchdog" format="enum" enum="d1e95140"
                id="RCM@RCM-SSRS@SWDOG"
                offset="[5]"/>
         <field description="Sticky External Reset Pin" format="enum" enum="d1e95189"
                id="RCM@RCM-SSRS@SPIN"
                offset="[6]"/>
         <field description="Sticky Power-On Reset" format="enum" enum="d1e95239"
                id="RCM@RCM-SSRS@SPOR"
                offset="[7]"/>
         <field description="Sticky JTAG generated reset" format="enum" enum="d1e95288"
                id="RCM@RCM-SSRS@SJTAG"
                offset="[8]"/>
         <field description="Sticky Core Lockup" format="enum" enum="d1e95337"
                id="RCM@RCM-SSRS@SLOCKUP"
                offset="[9]"/>
         <field description="Sticky Software" format="enum" enum="d1e95386"
                id="RCM@RCM-SSRS@SSW"
                offset="[10]"/>
         <field description="Sticky MDM-AP System Reset Request" format="enum" enum="d1e95435"
                id="RCM@RCM-SSRS@SMDM-AP"
                offset="[11]"/>
         <field description="Sticky Stop Acknowledge Error" format="enum" enum="d1e95484"
                id="RCM@RCM-SSRS@SSACKERR"
                offset="[13]"/>
      </register>
      <register description="System Reset Interrupt Enable Register" format="hex0x"
                id="RCM@RCM-SRIE"
                offset="0x1c"
                size="4">
         <field description="Reset Delay Time" format="enum" enum="d1e95558"
                id="RCM@RCM-SRIE@DELAY"
                offset="[1:0]"/>
         <field description="Loss-of-Clock Interrupt" format="enum" enum="d1e95628"
                id="RCM@RCM-SRIE@LOC"
                offset="[2]"/>
         <field description="Loss-of-Lock Interrupt" format="enum" enum="d1e95674"
                id="RCM@RCM-SRIE@LOL"
                offset="[3]"/>
         <field description="Watchdog Interrupt" format="enum" enum="d1e95720"
                id="RCM@RCM-SRIE@WDOG"
                offset="[5]"/>
         <field description="External Reset Pin Interrupt" format="enum" enum="d1e95766"
                id="RCM@RCM-SRIE@PIN"
                offset="[6]"/>
         <field description="Global Interrupt Enable" format="enum" enum="d1e95813"
                id="RCM@RCM-SRIE@GIE"
                offset="[7]"/>
         <field description="JTAG generated reset" format="enum" enum="d1e95859"
                id="RCM@RCM-SRIE@JTAG"
                offset="[8]"/>
         <field description="Core Lockup Interrupt" format="enum" enum="d1e95905"
                id="RCM@RCM-SRIE@LOCKUP"
                offset="[9]"/>
         <field description="Software Interrupt" format="enum" enum="d1e95951"
                id="RCM@RCM-SRIE@SW"
                offset="[10]"/>
         <field description="MDM-AP System Reset Request" format="enum" enum="d1e95997"
                id="RCM@RCM-SRIE@MDM-AP"
                offset="[11]"/>
         <field description="Stop Acknowledge Error Interrupt" format="enum" enum="d1e96043"
                id="RCM@RCM-SRIE@SACKERR"
                offset="[13]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOA"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOA@GPIOA-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e96160"
                id="GPIOA@GPIOA-PDOR@PDO0"
                offset="[0]"/>
         <field description="Port Data Output" format="enum" enum="d1e96206"
                id="GPIOA@GPIOA-PDOR@PDO1"
                offset="[1]"/>
         <field description="Port Data Output" format="enum" enum="d1e96252"
                id="GPIOA@GPIOA-PDOR@PDO2"
                offset="[2]"/>
         <field description="Port Data Output" format="enum" enum="d1e96298"
                id="GPIOA@GPIOA-PDOR@PDO3"
                offset="[3]"/>
         <field description="Port Data Output" format="enum" enum="d1e96344"
                id="GPIOA@GPIOA-PDOR@PDO4"
                offset="[4]"/>
         <field description="Port Data Output" format="enum" enum="d1e96391"
                id="GPIOA@GPIOA-PDOR@PDO5"
                offset="[5]"/>
         <field description="Port Data Output" format="enum" enum="d1e96437"
                id="GPIOA@GPIOA-PDOR@PDO6"
                offset="[6]"/>
         <field description="Port Data Output" format="enum" enum="d1e96483"
                id="GPIOA@GPIOA-PDOR@PDO7"
                offset="[7]"/>
         <field description="Port Data Output" format="enum" enum="d1e96529"
                id="GPIOA@GPIOA-PDOR@PDO8"
                offset="[8]"/>
         <field description="Port Data Output" format="enum" enum="d1e96575"
                id="GPIOA@GPIOA-PDOR@PDO9"
                offset="[9]"/>
         <field description="Port Data Output" format="enum" enum="d1e96621"
                id="GPIOA@GPIOA-PDOR@PDO10"
                offset="[10]"/>
         <field description="Port Data Output" format="enum" enum="d1e96668"
                id="GPIOA@GPIOA-PDOR@PDO11"
                offset="[11]"/>
         <field description="Port Data Output" format="enum" enum="d1e96714"
                id="GPIOA@GPIOA-PDOR@PDO12"
                offset="[12]"/>
         <field description="Port Data Output" format="enum" enum="d1e96760"
                id="GPIOA@GPIOA-PDOR@PDO13"
                offset="[13]"/>
         <field description="Port Data Output" format="enum" enum="d1e96806"
                id="GPIOA@GPIOA-PDOR@PDO14"
                offset="[14]"/>
         <field description="Port Data Output" format="enum" enum="d1e96852"
                id="GPIOA@GPIOA-PDOR@PDO15"
                offset="[15]"/>
         <field description="Port Data Output" format="enum" enum="d1e96898"
                id="GPIOA@GPIOA-PDOR@PDO16"
                offset="[16]"/>
         <field description="Port Data Output" format="enum" enum="d1e96945"
                id="GPIOA@GPIOA-PDOR@PDO17"
                offset="[17]"/>
         <field description="Port Data Output" format="enum" enum="d1e96991"
                id="GPIOA@GPIOA-PDOR@PDO18"
                offset="[18]"/>
         <field description="Port Data Output" format="enum" enum="d1e97037"
                id="GPIOA@GPIOA-PDOR@PDO19"
                offset="[19]"/>
         <field description="Port Data Output" format="enum" enum="d1e97083"
                id="GPIOA@GPIOA-PDOR@PDO20"
                offset="[20]"/>
         <field description="Port Data Output" format="enum" enum="d1e97129"
                id="GPIOA@GPIOA-PDOR@PDO21"
                offset="[21]"/>
         <field description="Port Data Output" format="enum" enum="d1e97175"
                id="GPIOA@GPIOA-PDOR@PDO22"
                offset="[22]"/>
         <field description="Port Data Output" format="enum" enum="d1e97222"
                id="GPIOA@GPIOA-PDOR@PDO23"
                offset="[23]"/>
         <field description="Port Data Output" format="enum" enum="d1e97268"
                id="GPIOA@GPIOA-PDOR@PDO24"
                offset="[24]"/>
         <field description="Port Data Output" format="enum" enum="d1e97314"
                id="GPIOA@GPIOA-PDOR@PDO25"
                offset="[25]"/>
         <field description="Port Data Output" format="enum" enum="d1e97360"
                id="GPIOA@GPIOA-PDOR@PDO26"
                offset="[26]"/>
         <field description="Port Data Output" format="enum" enum="d1e97406"
                id="GPIOA@GPIOA-PDOR@PDO27"
                offset="[27]"/>
         <field description="Port Data Output" format="enum" enum="d1e97452"
                id="GPIOA@GPIOA-PDOR@PDO28"
                offset="[28]"/>
         <field description="Port Data Output" format="enum" enum="d1e97499"
                id="GPIOA@GPIOA-PDOR@PDO29"
                offset="[29]"/>
         <field description="Port Data Output" format="enum" enum="d1e97545"
                id="GPIOA@GPIOA-PDOR@PDO30"
                offset="[30]"/>
         <field description="Port Data Output" format="enum" enum="d1e97591"
                id="GPIOA@GPIOA-PDOR@PDO31"
                offset="[31]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOA@GPIOA-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e97665"
                id="GPIOA@GPIOA-PSOR@PTSO0"
                offset="[0]"/>
         <field description="Port Set Output" format="enum" enum="d1e97711"
                id="GPIOA@GPIOA-PSOR@PTSO1"
                offset="[1]"/>
         <field description="Port Set Output" format="enum" enum="d1e97757"
                id="GPIOA@GPIOA-PSOR@PTSO2"
                offset="[2]"/>
         <field description="Port Set Output" format="enum" enum="d1e97803"
                id="GPIOA@GPIOA-PSOR@PTSO3"
                offset="[3]"/>
         <field description="Port Set Output" format="enum" enum="d1e97849"
                id="GPIOA@GPIOA-PSOR@PTSO4"
                offset="[4]"/>
         <field description="Port Set Output" format="enum" enum="d1e97896"
                id="GPIOA@GPIOA-PSOR@PTSO5"
                offset="[5]"/>
         <field description="Port Set Output" format="enum" enum="d1e97942"
                id="GPIOA@GPIOA-PSOR@PTSO6"
                offset="[6]"/>
         <field description="Port Set Output" format="enum" enum="d1e97988"
                id="GPIOA@GPIOA-PSOR@PTSO7"
                offset="[7]"/>
         <field description="Port Set Output" format="enum" enum="d1e98034"
                id="GPIOA@GPIOA-PSOR@PTSO8"
                offset="[8]"/>
         <field description="Port Set Output" format="enum" enum="d1e98080"
                id="GPIOA@GPIOA-PSOR@PTSO9"
                offset="[9]"/>
         <field description="Port Set Output" format="enum" enum="d1e98126"
                id="GPIOA@GPIOA-PSOR@PTSO10"
                offset="[10]"/>
         <field description="Port Set Output" format="enum" enum="d1e98173"
                id="GPIOA@GPIOA-PSOR@PTSO11"
                offset="[11]"/>
         <field description="Port Set Output" format="enum" enum="d1e98219"
                id="GPIOA@GPIOA-PSOR@PTSO12"
                offset="[12]"/>
         <field description="Port Set Output" format="enum" enum="d1e98265"
                id="GPIOA@GPIOA-PSOR@PTSO13"
                offset="[13]"/>
         <field description="Port Set Output" format="enum" enum="d1e98311"
                id="GPIOA@GPIOA-PSOR@PTSO14"
                offset="[14]"/>
         <field description="Port Set Output" format="enum" enum="d1e98357"
                id="GPIOA@GPIOA-PSOR@PTSO15"
                offset="[15]"/>
         <field description="Port Set Output" format="enum" enum="d1e98403"
                id="GPIOA@GPIOA-PSOR@PTSO16"
                offset="[16]"/>
         <field description="Port Set Output" format="enum" enum="d1e98450"
                id="GPIOA@GPIOA-PSOR@PTSO17"
                offset="[17]"/>
         <field description="Port Set Output" format="enum" enum="d1e98496"
                id="GPIOA@GPIOA-PSOR@PTSO18"
                offset="[18]"/>
         <field description="Port Set Output" format="enum" enum="d1e98542"
                id="GPIOA@GPIOA-PSOR@PTSO19"
                offset="[19]"/>
         <field description="Port Set Output" format="enum" enum="d1e98588"
                id="GPIOA@GPIOA-PSOR@PTSO20"
                offset="[20]"/>
         <field description="Port Set Output" format="enum" enum="d1e98634"
                id="GPIOA@GPIOA-PSOR@PTSO21"
                offset="[21]"/>
         <field description="Port Set Output" format="enum" enum="d1e98680"
                id="GPIOA@GPIOA-PSOR@PTSO22"
                offset="[22]"/>
         <field description="Port Set Output" format="enum" enum="d1e98727"
                id="GPIOA@GPIOA-PSOR@PTSO23"
                offset="[23]"/>
         <field description="Port Set Output" format="enum" enum="d1e98773"
                id="GPIOA@GPIOA-PSOR@PTSO24"
                offset="[24]"/>
         <field description="Port Set Output" format="enum" enum="d1e98819"
                id="GPIOA@GPIOA-PSOR@PTSO25"
                offset="[25]"/>
         <field description="Port Set Output" format="enum" enum="d1e98865"
                id="GPIOA@GPIOA-PSOR@PTSO26"
                offset="[26]"/>
         <field description="Port Set Output" format="enum" enum="d1e98911"
                id="GPIOA@GPIOA-PSOR@PTSO27"
                offset="[27]"/>
         <field description="Port Set Output" format="enum" enum="d1e98957"
                id="GPIOA@GPIOA-PSOR@PTSO28"
                offset="[28]"/>
         <field description="Port Set Output" format="enum" enum="d1e99004"
                id="GPIOA@GPIOA-PSOR@PTSO29"
                offset="[29]"/>
         <field description="Port Set Output" format="enum" enum="d1e99050"
                id="GPIOA@GPIOA-PSOR@PTSO30"
                offset="[30]"/>
         <field description="Port Set Output" format="enum" enum="d1e99096"
                id="GPIOA@GPIOA-PSOR@PTSO31"
                offset="[31]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOA@GPIOA-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e99170"
                id="GPIOA@GPIOA-PCOR@PTCO0"
                offset="[0]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99216"
                id="GPIOA@GPIOA-PCOR@PTCO1"
                offset="[1]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99262"
                id="GPIOA@GPIOA-PCOR@PTCO2"
                offset="[2]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99308"
                id="GPIOA@GPIOA-PCOR@PTCO3"
                offset="[3]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99354"
                id="GPIOA@GPIOA-PCOR@PTCO4"
                offset="[4]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99401"
                id="GPIOA@GPIOA-PCOR@PTCO5"
                offset="[5]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99447"
                id="GPIOA@GPIOA-PCOR@PTCO6"
                offset="[6]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99493"
                id="GPIOA@GPIOA-PCOR@PTCO7"
                offset="[7]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99539"
                id="GPIOA@GPIOA-PCOR@PTCO8"
                offset="[8]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99585"
                id="GPIOA@GPIOA-PCOR@PTCO9"
                offset="[9]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99631"
                id="GPIOA@GPIOA-PCOR@PTCO10"
                offset="[10]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99678"
                id="GPIOA@GPIOA-PCOR@PTCO11"
                offset="[11]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99724"
                id="GPIOA@GPIOA-PCOR@PTCO12"
                offset="[12]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99770"
                id="GPIOA@GPIOA-PCOR@PTCO13"
                offset="[13]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99816"
                id="GPIOA@GPIOA-PCOR@PTCO14"
                offset="[14]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99862"
                id="GPIOA@GPIOA-PCOR@PTCO15"
                offset="[15]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99908"
                id="GPIOA@GPIOA-PCOR@PTCO16"
                offset="[16]"/>
         <field description="Port Clear Output" format="enum" enum="d1e99955"
                id="GPIOA@GPIOA-PCOR@PTCO17"
                offset="[17]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100001"
                id="GPIOA@GPIOA-PCOR@PTCO18"
                offset="[18]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100047"
                id="GPIOA@GPIOA-PCOR@PTCO19"
                offset="[19]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100093"
                id="GPIOA@GPIOA-PCOR@PTCO20"
                offset="[20]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100139"
                id="GPIOA@GPIOA-PCOR@PTCO21"
                offset="[21]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100185"
                id="GPIOA@GPIOA-PCOR@PTCO22"
                offset="[22]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100232"
                id="GPIOA@GPIOA-PCOR@PTCO23"
                offset="[23]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100278"
                id="GPIOA@GPIOA-PCOR@PTCO24"
                offset="[24]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100324"
                id="GPIOA@GPIOA-PCOR@PTCO25"
                offset="[25]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100370"
                id="GPIOA@GPIOA-PCOR@PTCO26"
                offset="[26]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100416"
                id="GPIOA@GPIOA-PCOR@PTCO27"
                offset="[27]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100462"
                id="GPIOA@GPIOA-PCOR@PTCO28"
                offset="[28]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100509"
                id="GPIOA@GPIOA-PCOR@PTCO29"
                offset="[29]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100555"
                id="GPIOA@GPIOA-PCOR@PTCO30"
                offset="[30]"/>
         <field description="Port Clear Output" format="enum" enum="d1e100601"
                id="GPIOA@GPIOA-PCOR@PTCO31"
                offset="[31]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOA@GPIOA-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e100675"
                id="GPIOA@GPIOA-PTOR@PTTO0"
                offset="[0]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e100721"
                id="GPIOA@GPIOA-PTOR@PTTO1"
                offset="[1]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e100767"
                id="GPIOA@GPIOA-PTOR@PTTO2"
                offset="[2]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e100813"
                id="GPIOA@GPIOA-PTOR@PTTO3"
                offset="[3]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e100859"
                id="GPIOA@GPIOA-PTOR@PTTO4"
                offset="[4]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e100906"
                id="GPIOA@GPIOA-PTOR@PTTO5"
                offset="[5]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e100952"
                id="GPIOA@GPIOA-PTOR@PTTO6"
                offset="[6]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e100998"
                id="GPIOA@GPIOA-PTOR@PTTO7"
                offset="[7]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101044"
                id="GPIOA@GPIOA-PTOR@PTTO8"
                offset="[8]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101090"
                id="GPIOA@GPIOA-PTOR@PTTO9"
                offset="[9]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101136"
                id="GPIOA@GPIOA-PTOR@PTTO10"
                offset="[10]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101183"
                id="GPIOA@GPIOA-PTOR@PTTO11"
                offset="[11]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101229"
                id="GPIOA@GPIOA-PTOR@PTTO12"
                offset="[12]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101275"
                id="GPIOA@GPIOA-PTOR@PTTO13"
                offset="[13]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101321"
                id="GPIOA@GPIOA-PTOR@PTTO14"
                offset="[14]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101367"
                id="GPIOA@GPIOA-PTOR@PTTO15"
                offset="[15]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101413"
                id="GPIOA@GPIOA-PTOR@PTTO16"
                offset="[16]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101460"
                id="GPIOA@GPIOA-PTOR@PTTO17"
                offset="[17]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101506"
                id="GPIOA@GPIOA-PTOR@PTTO18"
                offset="[18]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101552"
                id="GPIOA@GPIOA-PTOR@PTTO19"
                offset="[19]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101598"
                id="GPIOA@GPIOA-PTOR@PTTO20"
                offset="[20]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101644"
                id="GPIOA@GPIOA-PTOR@PTTO21"
                offset="[21]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101690"
                id="GPIOA@GPIOA-PTOR@PTTO22"
                offset="[22]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101737"
                id="GPIOA@GPIOA-PTOR@PTTO23"
                offset="[23]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101783"
                id="GPIOA@GPIOA-PTOR@PTTO24"
                offset="[24]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101829"
                id="GPIOA@GPIOA-PTOR@PTTO25"
                offset="[25]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101875"
                id="GPIOA@GPIOA-PTOR@PTTO26"
                offset="[26]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101921"
                id="GPIOA@GPIOA-PTOR@PTTO27"
                offset="[27]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e101967"
                id="GPIOA@GPIOA-PTOR@PTTO28"
                offset="[28]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e102014"
                id="GPIOA@GPIOA-PTOR@PTTO29"
                offset="[29]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e102060"
                id="GPIOA@GPIOA-PTOR@PTTO30"
                offset="[30]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e102106"
                id="GPIOA@GPIOA-PTOR@PTTO31"
                offset="[31]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOA@GPIOA-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e102180"
                id="GPIOA@GPIOA-PDIR@PDI0"
                offset="[0]"/>
         <field description="Port Data Input" format="enum" enum="d1e102226"
                id="GPIOA@GPIOA-PDIR@PDI1"
                offset="[1]"/>
         <field description="Port Data Input" format="enum" enum="d1e102272"
                id="GPIOA@GPIOA-PDIR@PDI2"
                offset="[2]"/>
         <field description="Port Data Input" format="enum" enum="d1e102318"
                id="GPIOA@GPIOA-PDIR@PDI3"
                offset="[3]"/>
         <field description="Port Data Input" format="enum" enum="d1e102364"
                id="GPIOA@GPIOA-PDIR@PDI4"
                offset="[4]"/>
         <field description="Port Data Input" format="enum" enum="d1e102411"
                id="GPIOA@GPIOA-PDIR@PDI5"
                offset="[5]"/>
         <field description="Port Data Input" format="enum" enum="d1e102457"
                id="GPIOA@GPIOA-PDIR@PDI6"
                offset="[6]"/>
         <field description="Port Data Input" format="enum" enum="d1e102503"
                id="GPIOA@GPIOA-PDIR@PDI7"
                offset="[7]"/>
         <field description="Port Data Input" format="enum" enum="d1e102549"
                id="GPIOA@GPIOA-PDIR@PDI8"
                offset="[8]"/>
         <field description="Port Data Input" format="enum" enum="d1e102595"
                id="GPIOA@GPIOA-PDIR@PDI9"
                offset="[9]"/>
         <field description="Port Data Input" format="enum" enum="d1e102641"
                id="GPIOA@GPIOA-PDIR@PDI10"
                offset="[10]"/>
         <field description="Port Data Input" format="enum" enum="d1e102688"
                id="GPIOA@GPIOA-PDIR@PDI11"
                offset="[11]"/>
         <field description="Port Data Input" format="enum" enum="d1e102734"
                id="GPIOA@GPIOA-PDIR@PDI12"
                offset="[12]"/>
         <field description="Port Data Input" format="enum" enum="d1e102780"
                id="GPIOA@GPIOA-PDIR@PDI13"
                offset="[13]"/>
         <field description="Port Data Input" format="enum" enum="d1e102826"
                id="GPIOA@GPIOA-PDIR@PDI14"
                offset="[14]"/>
         <field description="Port Data Input" format="enum" enum="d1e102872"
                id="GPIOA@GPIOA-PDIR@PDI15"
                offset="[15]"/>
         <field description="Port Data Input" format="enum" enum="d1e102918"
                id="GPIOA@GPIOA-PDIR@PDI16"
                offset="[16]"/>
         <field description="Port Data Input" format="enum" enum="d1e102965"
                id="GPIOA@GPIOA-PDIR@PDI17"
                offset="[17]"/>
         <field description="Port Data Input" format="enum" enum="d1e103011"
                id="GPIOA@GPIOA-PDIR@PDI18"
                offset="[18]"/>
         <field description="Port Data Input" format="enum" enum="d1e103057"
                id="GPIOA@GPIOA-PDIR@PDI19"
                offset="[19]"/>
         <field description="Port Data Input" format="enum" enum="d1e103103"
                id="GPIOA@GPIOA-PDIR@PDI20"
                offset="[20]"/>
         <field description="Port Data Input" format="enum" enum="d1e103149"
                id="GPIOA@GPIOA-PDIR@PDI21"
                offset="[21]"/>
         <field description="Port Data Input" format="enum" enum="d1e103195"
                id="GPIOA@GPIOA-PDIR@PDI22"
                offset="[22]"/>
         <field description="Port Data Input" format="enum" enum="d1e103242"
                id="GPIOA@GPIOA-PDIR@PDI23"
                offset="[23]"/>
         <field description="Port Data Input" format="enum" enum="d1e103288"
                id="GPIOA@GPIOA-PDIR@PDI24"
                offset="[24]"/>
         <field description="Port Data Input" format="enum" enum="d1e103334"
                id="GPIOA@GPIOA-PDIR@PDI25"
                offset="[25]"/>
         <field description="Port Data Input" format="enum" enum="d1e103380"
                id="GPIOA@GPIOA-PDIR@PDI26"
                offset="[26]"/>
         <field description="Port Data Input" format="enum" enum="d1e103426"
                id="GPIOA@GPIOA-PDIR@PDI27"
                offset="[27]"/>
         <field description="Port Data Input" format="enum" enum="d1e103472"
                id="GPIOA@GPIOA-PDIR@PDI28"
                offset="[28]"/>
         <field description="Port Data Input" format="enum" enum="d1e103519"
                id="GPIOA@GPIOA-PDIR@PDI29"
                offset="[29]"/>
         <field description="Port Data Input" format="enum" enum="d1e103565"
                id="GPIOA@GPIOA-PDIR@PDI30"
                offset="[30]"/>
         <field description="Port Data Input" format="enum" enum="d1e103611"
                id="GPIOA@GPIOA-PDIR@PDI31"
                offset="[31]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOA@GPIOA-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e103686"
                id="GPIOA@GPIOA-PDDR@PDD0"
                offset="[0]"/>
         <field description="Port Data Direction" format="enum" enum="d1e103732"
                id="GPIOA@GPIOA-PDDR@PDD1"
                offset="[1]"/>
         <field description="Port Data Direction" format="enum" enum="d1e103778"
                id="GPIOA@GPIOA-PDDR@PDD2"
                offset="[2]"/>
         <field description="Port Data Direction" format="enum" enum="d1e103824"
                id="GPIOA@GPIOA-PDDR@PDD3"
                offset="[3]"/>
         <field description="Port Data Direction" format="enum" enum="d1e103870"
                id="GPIOA@GPIOA-PDDR@PDD4"
                offset="[4]"/>
         <field description="Port Data Direction" format="enum" enum="d1e103917"
                id="GPIOA@GPIOA-PDDR@PDD5"
                offset="[5]"/>
         <field description="Port Data Direction" format="enum" enum="d1e103963"
                id="GPIOA@GPIOA-PDDR@PDD6"
                offset="[6]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104009"
                id="GPIOA@GPIOA-PDDR@PDD7"
                offset="[7]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104055"
                id="GPIOA@GPIOA-PDDR@PDD8"
                offset="[8]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104101"
                id="GPIOA@GPIOA-PDDR@PDD9"
                offset="[9]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104147"
                id="GPIOA@GPIOA-PDDR@PDD10"
                offset="[10]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104194"
                id="GPIOA@GPIOA-PDDR@PDD11"
                offset="[11]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104240"
                id="GPIOA@GPIOA-PDDR@PDD12"
                offset="[12]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104286"
                id="GPIOA@GPIOA-PDDR@PDD13"
                offset="[13]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104332"
                id="GPIOA@GPIOA-PDDR@PDD14"
                offset="[14]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104378"
                id="GPIOA@GPIOA-PDDR@PDD15"
                offset="[15]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104424"
                id="GPIOA@GPIOA-PDDR@PDD16"
                offset="[16]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104471"
                id="GPIOA@GPIOA-PDDR@PDD17"
                offset="[17]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104517"
                id="GPIOA@GPIOA-PDDR@PDD18"
                offset="[18]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104563"
                id="GPIOA@GPIOA-PDDR@PDD19"
                offset="[19]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104609"
                id="GPIOA@GPIOA-PDDR@PDD20"
                offset="[20]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104655"
                id="GPIOA@GPIOA-PDDR@PDD21"
                offset="[21]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104701"
                id="GPIOA@GPIOA-PDDR@PDD22"
                offset="[22]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104748"
                id="GPIOA@GPIOA-PDDR@PDD23"
                offset="[23]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104794"
                id="GPIOA@GPIOA-PDDR@PDD24"
                offset="[24]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104840"
                id="GPIOA@GPIOA-PDDR@PDD25"
                offset="[25]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104886"
                id="GPIOA@GPIOA-PDDR@PDD26"
                offset="[26]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104932"
                id="GPIOA@GPIOA-PDDR@PDD27"
                offset="[27]"/>
         <field description="Port Data Direction" format="enum" enum="d1e104978"
                id="GPIOA@GPIOA-PDDR@PDD28"
                offset="[28]"/>
         <field description="Port Data Direction" format="enum" enum="d1e105025"
                id="GPIOA@GPIOA-PDDR@PDD29"
                offset="[29]"/>
         <field description="Port Data Direction" format="enum" enum="d1e105071"
                id="GPIOA@GPIOA-PDDR@PDD30"
                offset="[30]"/>
         <field description="Port Data Direction" format="enum" enum="d1e105117"
                id="GPIOA@GPIOA-PDDR@PDD31"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOB"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOB@GPIOB-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e105234"
                id="GPIOB@GPIOB-PDOR@PDO0"
                offset="[0]"/>
         <field description="Port Data Output" format="enum" enum="d1e105280"
                id="GPIOB@GPIOB-PDOR@PDO1"
                offset="[1]"/>
         <field description="Port Data Output" format="enum" enum="d1e105326"
                id="GPIOB@GPIOB-PDOR@PDO2"
                offset="[2]"/>
         <field description="Port Data Output" format="enum" enum="d1e105372"
                id="GPIOB@GPIOB-PDOR@PDO3"
                offset="[3]"/>
         <field description="Port Data Output" format="enum" enum="d1e105418"
                id="GPIOB@GPIOB-PDOR@PDO4"
                offset="[4]"/>
         <field description="Port Data Output" format="enum" enum="d1e105465"
                id="GPIOB@GPIOB-PDOR@PDO5"
                offset="[5]"/>
         <field description="Port Data Output" format="enum" enum="d1e105511"
                id="GPIOB@GPIOB-PDOR@PDO6"
                offset="[6]"/>
         <field description="Port Data Output" format="enum" enum="d1e105557"
                id="GPIOB@GPIOB-PDOR@PDO7"
                offset="[7]"/>
         <field description="Port Data Output" format="enum" enum="d1e105603"
                id="GPIOB@GPIOB-PDOR@PDO8"
                offset="[8]"/>
         <field description="Port Data Output" format="enum" enum="d1e105649"
                id="GPIOB@GPIOB-PDOR@PDO9"
                offset="[9]"/>
         <field description="Port Data Output" format="enum" enum="d1e105695"
                id="GPIOB@GPIOB-PDOR@PDO10"
                offset="[10]"/>
         <field description="Port Data Output" format="enum" enum="d1e105742"
                id="GPIOB@GPIOB-PDOR@PDO11"
                offset="[11]"/>
         <field description="Port Data Output" format="enum" enum="d1e105788"
                id="GPIOB@GPIOB-PDOR@PDO12"
                offset="[12]"/>
         <field description="Port Data Output" format="enum" enum="d1e105834"
                id="GPIOB@GPIOB-PDOR@PDO13"
                offset="[13]"/>
         <field description="Port Data Output" format="enum" enum="d1e105880"
                id="GPIOB@GPIOB-PDOR@PDO14"
                offset="[14]"/>
         <field description="Port Data Output" format="enum" enum="d1e105926"
                id="GPIOB@GPIOB-PDOR@PDO15"
                offset="[15]"/>
         <field description="Port Data Output" format="enum" enum="d1e105972"
                id="GPIOB@GPIOB-PDOR@PDO16"
                offset="[16]"/>
         <field description="Port Data Output" format="enum" enum="d1e106019"
                id="GPIOB@GPIOB-PDOR@PDO17"
                offset="[17]"/>
         <field description="Port Data Output" format="enum" enum="d1e106065"
                id="GPIOB@GPIOB-PDOR@PDO18"
                offset="[18]"/>
         <field description="Port Data Output" format="enum" enum="d1e106111"
                id="GPIOB@GPIOB-PDOR@PDO19"
                offset="[19]"/>
         <field description="Port Data Output" format="enum" enum="d1e106157"
                id="GPIOB@GPIOB-PDOR@PDO20"
                offset="[20]"/>
         <field description="Port Data Output" format="enum" enum="d1e106203"
                id="GPIOB@GPIOB-PDOR@PDO21"
                offset="[21]"/>
         <field description="Port Data Output" format="enum" enum="d1e106249"
                id="GPIOB@GPIOB-PDOR@PDO22"
                offset="[22]"/>
         <field description="Port Data Output" format="enum" enum="d1e106296"
                id="GPIOB@GPIOB-PDOR@PDO23"
                offset="[23]"/>
         <field description="Port Data Output" format="enum" enum="d1e106342"
                id="GPIOB@GPIOB-PDOR@PDO24"
                offset="[24]"/>
         <field description="Port Data Output" format="enum" enum="d1e106388"
                id="GPIOB@GPIOB-PDOR@PDO25"
                offset="[25]"/>
         <field description="Port Data Output" format="enum" enum="d1e106434"
                id="GPIOB@GPIOB-PDOR@PDO26"
                offset="[26]"/>
         <field description="Port Data Output" format="enum" enum="d1e106480"
                id="GPIOB@GPIOB-PDOR@PDO27"
                offset="[27]"/>
         <field description="Port Data Output" format="enum" enum="d1e106526"
                id="GPIOB@GPIOB-PDOR@PDO28"
                offset="[28]"/>
         <field description="Port Data Output" format="enum" enum="d1e106573"
                id="GPIOB@GPIOB-PDOR@PDO29"
                offset="[29]"/>
         <field description="Port Data Output" format="enum" enum="d1e106619"
                id="GPIOB@GPIOB-PDOR@PDO30"
                offset="[30]"/>
         <field description="Port Data Output" format="enum" enum="d1e106665"
                id="GPIOB@GPIOB-PDOR@PDO31"
                offset="[31]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOB@GPIOB-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e106739"
                id="GPIOB@GPIOB-PSOR@PTSO0"
                offset="[0]"/>
         <field description="Port Set Output" format="enum" enum="d1e106785"
                id="GPIOB@GPIOB-PSOR@PTSO1"
                offset="[1]"/>
         <field description="Port Set Output" format="enum" enum="d1e106831"
                id="GPIOB@GPIOB-PSOR@PTSO2"
                offset="[2]"/>
         <field description="Port Set Output" format="enum" enum="d1e106877"
                id="GPIOB@GPIOB-PSOR@PTSO3"
                offset="[3]"/>
         <field description="Port Set Output" format="enum" enum="d1e106923"
                id="GPIOB@GPIOB-PSOR@PTSO4"
                offset="[4]"/>
         <field description="Port Set Output" format="enum" enum="d1e106970"
                id="GPIOB@GPIOB-PSOR@PTSO5"
                offset="[5]"/>
         <field description="Port Set Output" format="enum" enum="d1e107016"
                id="GPIOB@GPIOB-PSOR@PTSO6"
                offset="[6]"/>
         <field description="Port Set Output" format="enum" enum="d1e107062"
                id="GPIOB@GPIOB-PSOR@PTSO7"
                offset="[7]"/>
         <field description="Port Set Output" format="enum" enum="d1e107108"
                id="GPIOB@GPIOB-PSOR@PTSO8"
                offset="[8]"/>
         <field description="Port Set Output" format="enum" enum="d1e107154"
                id="GPIOB@GPIOB-PSOR@PTSO9"
                offset="[9]"/>
         <field description="Port Set Output" format="enum" enum="d1e107200"
                id="GPIOB@GPIOB-PSOR@PTSO10"
                offset="[10]"/>
         <field description="Port Set Output" format="enum" enum="d1e107247"
                id="GPIOB@GPIOB-PSOR@PTSO11"
                offset="[11]"/>
         <field description="Port Set Output" format="enum" enum="d1e107293"
                id="GPIOB@GPIOB-PSOR@PTSO12"
                offset="[12]"/>
         <field description="Port Set Output" format="enum" enum="d1e107339"
                id="GPIOB@GPIOB-PSOR@PTSO13"
                offset="[13]"/>
         <field description="Port Set Output" format="enum" enum="d1e107385"
                id="GPIOB@GPIOB-PSOR@PTSO14"
                offset="[14]"/>
         <field description="Port Set Output" format="enum" enum="d1e107431"
                id="GPIOB@GPIOB-PSOR@PTSO15"
                offset="[15]"/>
         <field description="Port Set Output" format="enum" enum="d1e107477"
                id="GPIOB@GPIOB-PSOR@PTSO16"
                offset="[16]"/>
         <field description="Port Set Output" format="enum" enum="d1e107524"
                id="GPIOB@GPIOB-PSOR@PTSO17"
                offset="[17]"/>
         <field description="Port Set Output" format="enum" enum="d1e107570"
                id="GPIOB@GPIOB-PSOR@PTSO18"
                offset="[18]"/>
         <field description="Port Set Output" format="enum" enum="d1e107616"
                id="GPIOB@GPIOB-PSOR@PTSO19"
                offset="[19]"/>
         <field description="Port Set Output" format="enum" enum="d1e107662"
                id="GPIOB@GPIOB-PSOR@PTSO20"
                offset="[20]"/>
         <field description="Port Set Output" format="enum" enum="d1e107708"
                id="GPIOB@GPIOB-PSOR@PTSO21"
                offset="[21]"/>
         <field description="Port Set Output" format="enum" enum="d1e107754"
                id="GPIOB@GPIOB-PSOR@PTSO22"
                offset="[22]"/>
         <field description="Port Set Output" format="enum" enum="d1e107801"
                id="GPIOB@GPIOB-PSOR@PTSO23"
                offset="[23]"/>
         <field description="Port Set Output" format="enum" enum="d1e107847"
                id="GPIOB@GPIOB-PSOR@PTSO24"
                offset="[24]"/>
         <field description="Port Set Output" format="enum" enum="d1e107893"
                id="GPIOB@GPIOB-PSOR@PTSO25"
                offset="[25]"/>
         <field description="Port Set Output" format="enum" enum="d1e107939"
                id="GPIOB@GPIOB-PSOR@PTSO26"
                offset="[26]"/>
         <field description="Port Set Output" format="enum" enum="d1e107985"
                id="GPIOB@GPIOB-PSOR@PTSO27"
                offset="[27]"/>
         <field description="Port Set Output" format="enum" enum="d1e108031"
                id="GPIOB@GPIOB-PSOR@PTSO28"
                offset="[28]"/>
         <field description="Port Set Output" format="enum" enum="d1e108078"
                id="GPIOB@GPIOB-PSOR@PTSO29"
                offset="[29]"/>
         <field description="Port Set Output" format="enum" enum="d1e108124"
                id="GPIOB@GPIOB-PSOR@PTSO30"
                offset="[30]"/>
         <field description="Port Set Output" format="enum" enum="d1e108170"
                id="GPIOB@GPIOB-PSOR@PTSO31"
                offset="[31]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOB@GPIOB-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e108244"
                id="GPIOB@GPIOB-PCOR@PTCO0"
                offset="[0]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108290"
                id="GPIOB@GPIOB-PCOR@PTCO1"
                offset="[1]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108336"
                id="GPIOB@GPIOB-PCOR@PTCO2"
                offset="[2]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108382"
                id="GPIOB@GPIOB-PCOR@PTCO3"
                offset="[3]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108428"
                id="GPIOB@GPIOB-PCOR@PTCO4"
                offset="[4]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108475"
                id="GPIOB@GPIOB-PCOR@PTCO5"
                offset="[5]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108521"
                id="GPIOB@GPIOB-PCOR@PTCO6"
                offset="[6]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108567"
                id="GPIOB@GPIOB-PCOR@PTCO7"
                offset="[7]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108613"
                id="GPIOB@GPIOB-PCOR@PTCO8"
                offset="[8]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108659"
                id="GPIOB@GPIOB-PCOR@PTCO9"
                offset="[9]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108705"
                id="GPIOB@GPIOB-PCOR@PTCO10"
                offset="[10]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108752"
                id="GPIOB@GPIOB-PCOR@PTCO11"
                offset="[11]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108798"
                id="GPIOB@GPIOB-PCOR@PTCO12"
                offset="[12]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108844"
                id="GPIOB@GPIOB-PCOR@PTCO13"
                offset="[13]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108890"
                id="GPIOB@GPIOB-PCOR@PTCO14"
                offset="[14]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108936"
                id="GPIOB@GPIOB-PCOR@PTCO15"
                offset="[15]"/>
         <field description="Port Clear Output" format="enum" enum="d1e108982"
                id="GPIOB@GPIOB-PCOR@PTCO16"
                offset="[16]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109029"
                id="GPIOB@GPIOB-PCOR@PTCO17"
                offset="[17]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109075"
                id="GPIOB@GPIOB-PCOR@PTCO18"
                offset="[18]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109121"
                id="GPIOB@GPIOB-PCOR@PTCO19"
                offset="[19]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109167"
                id="GPIOB@GPIOB-PCOR@PTCO20"
                offset="[20]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109213"
                id="GPIOB@GPIOB-PCOR@PTCO21"
                offset="[21]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109259"
                id="GPIOB@GPIOB-PCOR@PTCO22"
                offset="[22]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109306"
                id="GPIOB@GPIOB-PCOR@PTCO23"
                offset="[23]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109352"
                id="GPIOB@GPIOB-PCOR@PTCO24"
                offset="[24]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109398"
                id="GPIOB@GPIOB-PCOR@PTCO25"
                offset="[25]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109444"
                id="GPIOB@GPIOB-PCOR@PTCO26"
                offset="[26]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109490"
                id="GPIOB@GPIOB-PCOR@PTCO27"
                offset="[27]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109536"
                id="GPIOB@GPIOB-PCOR@PTCO28"
                offset="[28]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109583"
                id="GPIOB@GPIOB-PCOR@PTCO29"
                offset="[29]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109629"
                id="GPIOB@GPIOB-PCOR@PTCO30"
                offset="[30]"/>
         <field description="Port Clear Output" format="enum" enum="d1e109675"
                id="GPIOB@GPIOB-PCOR@PTCO31"
                offset="[31]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOB@GPIOB-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e109749"
                id="GPIOB@GPIOB-PTOR@PTTO0"
                offset="[0]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e109795"
                id="GPIOB@GPIOB-PTOR@PTTO1"
                offset="[1]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e109841"
                id="GPIOB@GPIOB-PTOR@PTTO2"
                offset="[2]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e109887"
                id="GPIOB@GPIOB-PTOR@PTTO3"
                offset="[3]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e109933"
                id="GPIOB@GPIOB-PTOR@PTTO4"
                offset="[4]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e109980"
                id="GPIOB@GPIOB-PTOR@PTTO5"
                offset="[5]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110026"
                id="GPIOB@GPIOB-PTOR@PTTO6"
                offset="[6]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110072"
                id="GPIOB@GPIOB-PTOR@PTTO7"
                offset="[7]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110118"
                id="GPIOB@GPIOB-PTOR@PTTO8"
                offset="[8]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110164"
                id="GPIOB@GPIOB-PTOR@PTTO9"
                offset="[9]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110210"
                id="GPIOB@GPIOB-PTOR@PTTO10"
                offset="[10]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110257"
                id="GPIOB@GPIOB-PTOR@PTTO11"
                offset="[11]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110303"
                id="GPIOB@GPIOB-PTOR@PTTO12"
                offset="[12]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110349"
                id="GPIOB@GPIOB-PTOR@PTTO13"
                offset="[13]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110395"
                id="GPIOB@GPIOB-PTOR@PTTO14"
                offset="[14]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110441"
                id="GPIOB@GPIOB-PTOR@PTTO15"
                offset="[15]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110487"
                id="GPIOB@GPIOB-PTOR@PTTO16"
                offset="[16]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110534"
                id="GPIOB@GPIOB-PTOR@PTTO17"
                offset="[17]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110580"
                id="GPIOB@GPIOB-PTOR@PTTO18"
                offset="[18]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110626"
                id="GPIOB@GPIOB-PTOR@PTTO19"
                offset="[19]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110672"
                id="GPIOB@GPIOB-PTOR@PTTO20"
                offset="[20]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110718"
                id="GPIOB@GPIOB-PTOR@PTTO21"
                offset="[21]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110764"
                id="GPIOB@GPIOB-PTOR@PTTO22"
                offset="[22]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110811"
                id="GPIOB@GPIOB-PTOR@PTTO23"
                offset="[23]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110857"
                id="GPIOB@GPIOB-PTOR@PTTO24"
                offset="[24]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110903"
                id="GPIOB@GPIOB-PTOR@PTTO25"
                offset="[25]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110949"
                id="GPIOB@GPIOB-PTOR@PTTO26"
                offset="[26]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e110995"
                id="GPIOB@GPIOB-PTOR@PTTO27"
                offset="[27]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e111041"
                id="GPIOB@GPIOB-PTOR@PTTO28"
                offset="[28]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e111088"
                id="GPIOB@GPIOB-PTOR@PTTO29"
                offset="[29]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e111134"
                id="GPIOB@GPIOB-PTOR@PTTO30"
                offset="[30]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e111180"
                id="GPIOB@GPIOB-PTOR@PTTO31"
                offset="[31]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOB@GPIOB-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e111254"
                id="GPIOB@GPIOB-PDIR@PDI0"
                offset="[0]"/>
         <field description="Port Data Input" format="enum" enum="d1e111300"
                id="GPIOB@GPIOB-PDIR@PDI1"
                offset="[1]"/>
         <field description="Port Data Input" format="enum" enum="d1e111346"
                id="GPIOB@GPIOB-PDIR@PDI2"
                offset="[2]"/>
         <field description="Port Data Input" format="enum" enum="d1e111392"
                id="GPIOB@GPIOB-PDIR@PDI3"
                offset="[3]"/>
         <field description="Port Data Input" format="enum" enum="d1e111438"
                id="GPIOB@GPIOB-PDIR@PDI4"
                offset="[4]"/>
         <field description="Port Data Input" format="enum" enum="d1e111485"
                id="GPIOB@GPIOB-PDIR@PDI5"
                offset="[5]"/>
         <field description="Port Data Input" format="enum" enum="d1e111531"
                id="GPIOB@GPIOB-PDIR@PDI6"
                offset="[6]"/>
         <field description="Port Data Input" format="enum" enum="d1e111577"
                id="GPIOB@GPIOB-PDIR@PDI7"
                offset="[7]"/>
         <field description="Port Data Input" format="enum" enum="d1e111623"
                id="GPIOB@GPIOB-PDIR@PDI8"
                offset="[8]"/>
         <field description="Port Data Input" format="enum" enum="d1e111669"
                id="GPIOB@GPIOB-PDIR@PDI9"
                offset="[9]"/>
         <field description="Port Data Input" format="enum" enum="d1e111715"
                id="GPIOB@GPIOB-PDIR@PDI10"
                offset="[10]"/>
         <field description="Port Data Input" format="enum" enum="d1e111762"
                id="GPIOB@GPIOB-PDIR@PDI11"
                offset="[11]"/>
         <field description="Port Data Input" format="enum" enum="d1e111808"
                id="GPIOB@GPIOB-PDIR@PDI12"
                offset="[12]"/>
         <field description="Port Data Input" format="enum" enum="d1e111854"
                id="GPIOB@GPIOB-PDIR@PDI13"
                offset="[13]"/>
         <field description="Port Data Input" format="enum" enum="d1e111900"
                id="GPIOB@GPIOB-PDIR@PDI14"
                offset="[14]"/>
         <field description="Port Data Input" format="enum" enum="d1e111946"
                id="GPIOB@GPIOB-PDIR@PDI15"
                offset="[15]"/>
         <field description="Port Data Input" format="enum" enum="d1e111992"
                id="GPIOB@GPIOB-PDIR@PDI16"
                offset="[16]"/>
         <field description="Port Data Input" format="enum" enum="d1e112039"
                id="GPIOB@GPIOB-PDIR@PDI17"
                offset="[17]"/>
         <field description="Port Data Input" format="enum" enum="d1e112085"
                id="GPIOB@GPIOB-PDIR@PDI18"
                offset="[18]"/>
         <field description="Port Data Input" format="enum" enum="d1e112131"
                id="GPIOB@GPIOB-PDIR@PDI19"
                offset="[19]"/>
         <field description="Port Data Input" format="enum" enum="d1e112177"
                id="GPIOB@GPIOB-PDIR@PDI20"
                offset="[20]"/>
         <field description="Port Data Input" format="enum" enum="d1e112223"
                id="GPIOB@GPIOB-PDIR@PDI21"
                offset="[21]"/>
         <field description="Port Data Input" format="enum" enum="d1e112269"
                id="GPIOB@GPIOB-PDIR@PDI22"
                offset="[22]"/>
         <field description="Port Data Input" format="enum" enum="d1e112316"
                id="GPIOB@GPIOB-PDIR@PDI23"
                offset="[23]"/>
         <field description="Port Data Input" format="enum" enum="d1e112362"
                id="GPIOB@GPIOB-PDIR@PDI24"
                offset="[24]"/>
         <field description="Port Data Input" format="enum" enum="d1e112408"
                id="GPIOB@GPIOB-PDIR@PDI25"
                offset="[25]"/>
         <field description="Port Data Input" format="enum" enum="d1e112454"
                id="GPIOB@GPIOB-PDIR@PDI26"
                offset="[26]"/>
         <field description="Port Data Input" format="enum" enum="d1e112500"
                id="GPIOB@GPIOB-PDIR@PDI27"
                offset="[27]"/>
         <field description="Port Data Input" format="enum" enum="d1e112546"
                id="GPIOB@GPIOB-PDIR@PDI28"
                offset="[28]"/>
         <field description="Port Data Input" format="enum" enum="d1e112593"
                id="GPIOB@GPIOB-PDIR@PDI29"
                offset="[29]"/>
         <field description="Port Data Input" format="enum" enum="d1e112639"
                id="GPIOB@GPIOB-PDIR@PDI30"
                offset="[30]"/>
         <field description="Port Data Input" format="enum" enum="d1e112685"
                id="GPIOB@GPIOB-PDIR@PDI31"
                offset="[31]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOB@GPIOB-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e112760"
                id="GPIOB@GPIOB-PDDR@PDD0"
                offset="[0]"/>
         <field description="Port Data Direction" format="enum" enum="d1e112806"
                id="GPIOB@GPIOB-PDDR@PDD1"
                offset="[1]"/>
         <field description="Port Data Direction" format="enum" enum="d1e112852"
                id="GPIOB@GPIOB-PDDR@PDD2"
                offset="[2]"/>
         <field description="Port Data Direction" format="enum" enum="d1e112898"
                id="GPIOB@GPIOB-PDDR@PDD3"
                offset="[3]"/>
         <field description="Port Data Direction" format="enum" enum="d1e112944"
                id="GPIOB@GPIOB-PDDR@PDD4"
                offset="[4]"/>
         <field description="Port Data Direction" format="enum" enum="d1e112991"
                id="GPIOB@GPIOB-PDDR@PDD5"
                offset="[5]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113037"
                id="GPIOB@GPIOB-PDDR@PDD6"
                offset="[6]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113083"
                id="GPIOB@GPIOB-PDDR@PDD7"
                offset="[7]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113129"
                id="GPIOB@GPIOB-PDDR@PDD8"
                offset="[8]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113175"
                id="GPIOB@GPIOB-PDDR@PDD9"
                offset="[9]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113221"
                id="GPIOB@GPIOB-PDDR@PDD10"
                offset="[10]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113268"
                id="GPIOB@GPIOB-PDDR@PDD11"
                offset="[11]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113314"
                id="GPIOB@GPIOB-PDDR@PDD12"
                offset="[12]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113360"
                id="GPIOB@GPIOB-PDDR@PDD13"
                offset="[13]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113406"
                id="GPIOB@GPIOB-PDDR@PDD14"
                offset="[14]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113452"
                id="GPIOB@GPIOB-PDDR@PDD15"
                offset="[15]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113498"
                id="GPIOB@GPIOB-PDDR@PDD16"
                offset="[16]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113545"
                id="GPIOB@GPIOB-PDDR@PDD17"
                offset="[17]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113591"
                id="GPIOB@GPIOB-PDDR@PDD18"
                offset="[18]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113637"
                id="GPIOB@GPIOB-PDDR@PDD19"
                offset="[19]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113683"
                id="GPIOB@GPIOB-PDDR@PDD20"
                offset="[20]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113729"
                id="GPIOB@GPIOB-PDDR@PDD21"
                offset="[21]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113775"
                id="GPIOB@GPIOB-PDDR@PDD22"
                offset="[22]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113822"
                id="GPIOB@GPIOB-PDDR@PDD23"
                offset="[23]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113868"
                id="GPIOB@GPIOB-PDDR@PDD24"
                offset="[24]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113914"
                id="GPIOB@GPIOB-PDDR@PDD25"
                offset="[25]"/>
         <field description="Port Data Direction" format="enum" enum="d1e113960"
                id="GPIOB@GPIOB-PDDR@PDD26"
                offset="[26]"/>
         <field description="Port Data Direction" format="enum" enum="d1e114006"
                id="GPIOB@GPIOB-PDDR@PDD27"
                offset="[27]"/>
         <field description="Port Data Direction" format="enum" enum="d1e114052"
                id="GPIOB@GPIOB-PDDR@PDD28"
                offset="[28]"/>
         <field description="Port Data Direction" format="enum" enum="d1e114099"
                id="GPIOB@GPIOB-PDDR@PDD29"
                offset="[29]"/>
         <field description="Port Data Direction" format="enum" enum="d1e114145"
                id="GPIOB@GPIOB-PDDR@PDD30"
                offset="[30]"/>
         <field description="Port Data Direction" format="enum" enum="d1e114191"
                id="GPIOB@GPIOB-PDDR@PDD31"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOC"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOC@GPIOC-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e114308"
                id="GPIOC@GPIOC-PDOR@PDO0"
                offset="[0]"/>
         <field description="Port Data Output" format="enum" enum="d1e114354"
                id="GPIOC@GPIOC-PDOR@PDO1"
                offset="[1]"/>
         <field description="Port Data Output" format="enum" enum="d1e114400"
                id="GPIOC@GPIOC-PDOR@PDO2"
                offset="[2]"/>
         <field description="Port Data Output" format="enum" enum="d1e114446"
                id="GPIOC@GPIOC-PDOR@PDO3"
                offset="[3]"/>
         <field description="Port Data Output" format="enum" enum="d1e114492"
                id="GPIOC@GPIOC-PDOR@PDO4"
                offset="[4]"/>
         <field description="Port Data Output" format="enum" enum="d1e114539"
                id="GPIOC@GPIOC-PDOR@PDO5"
                offset="[5]"/>
         <field description="Port Data Output" format="enum" enum="d1e114585"
                id="GPIOC@GPIOC-PDOR@PDO6"
                offset="[6]"/>
         <field description="Port Data Output" format="enum" enum="d1e114631"
                id="GPIOC@GPIOC-PDOR@PDO7"
                offset="[7]"/>
         <field description="Port Data Output" format="enum" enum="d1e114677"
                id="GPIOC@GPIOC-PDOR@PDO8"
                offset="[8]"/>
         <field description="Port Data Output" format="enum" enum="d1e114723"
                id="GPIOC@GPIOC-PDOR@PDO9"
                offset="[9]"/>
         <field description="Port Data Output" format="enum" enum="d1e114769"
                id="GPIOC@GPIOC-PDOR@PDO10"
                offset="[10]"/>
         <field description="Port Data Output" format="enum" enum="d1e114816"
                id="GPIOC@GPIOC-PDOR@PDO11"
                offset="[11]"/>
         <field description="Port Data Output" format="enum" enum="d1e114862"
                id="GPIOC@GPIOC-PDOR@PDO12"
                offset="[12]"/>
         <field description="Port Data Output" format="enum" enum="d1e114908"
                id="GPIOC@GPIOC-PDOR@PDO13"
                offset="[13]"/>
         <field description="Port Data Output" format="enum" enum="d1e114954"
                id="GPIOC@GPIOC-PDOR@PDO14"
                offset="[14]"/>
         <field description="Port Data Output" format="enum" enum="d1e115000"
                id="GPIOC@GPIOC-PDOR@PDO15"
                offset="[15]"/>
         <field description="Port Data Output" format="enum" enum="d1e115046"
                id="GPIOC@GPIOC-PDOR@PDO16"
                offset="[16]"/>
         <field description="Port Data Output" format="enum" enum="d1e115093"
                id="GPIOC@GPIOC-PDOR@PDO17"
                offset="[17]"/>
         <field description="Port Data Output" format="enum" enum="d1e115139"
                id="GPIOC@GPIOC-PDOR@PDO18"
                offset="[18]"/>
         <field description="Port Data Output" format="enum" enum="d1e115185"
                id="GPIOC@GPIOC-PDOR@PDO19"
                offset="[19]"/>
         <field description="Port Data Output" format="enum" enum="d1e115231"
                id="GPIOC@GPIOC-PDOR@PDO20"
                offset="[20]"/>
         <field description="Port Data Output" format="enum" enum="d1e115277"
                id="GPIOC@GPIOC-PDOR@PDO21"
                offset="[21]"/>
         <field description="Port Data Output" format="enum" enum="d1e115323"
                id="GPIOC@GPIOC-PDOR@PDO22"
                offset="[22]"/>
         <field description="Port Data Output" format="enum" enum="d1e115370"
                id="GPIOC@GPIOC-PDOR@PDO23"
                offset="[23]"/>
         <field description="Port Data Output" format="enum" enum="d1e115416"
                id="GPIOC@GPIOC-PDOR@PDO24"
                offset="[24]"/>
         <field description="Port Data Output" format="enum" enum="d1e115462"
                id="GPIOC@GPIOC-PDOR@PDO25"
                offset="[25]"/>
         <field description="Port Data Output" format="enum" enum="d1e115508"
                id="GPIOC@GPIOC-PDOR@PDO26"
                offset="[26]"/>
         <field description="Port Data Output" format="enum" enum="d1e115554"
                id="GPIOC@GPIOC-PDOR@PDO27"
                offset="[27]"/>
         <field description="Port Data Output" format="enum" enum="d1e115600"
                id="GPIOC@GPIOC-PDOR@PDO28"
                offset="[28]"/>
         <field description="Port Data Output" format="enum" enum="d1e115647"
                id="GPIOC@GPIOC-PDOR@PDO29"
                offset="[29]"/>
         <field description="Port Data Output" format="enum" enum="d1e115693"
                id="GPIOC@GPIOC-PDOR@PDO30"
                offset="[30]"/>
         <field description="Port Data Output" format="enum" enum="d1e115739"
                id="GPIOC@GPIOC-PDOR@PDO31"
                offset="[31]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOC@GPIOC-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e115813"
                id="GPIOC@GPIOC-PSOR@PTSO0"
                offset="[0]"/>
         <field description="Port Set Output" format="enum" enum="d1e115859"
                id="GPIOC@GPIOC-PSOR@PTSO1"
                offset="[1]"/>
         <field description="Port Set Output" format="enum" enum="d1e115905"
                id="GPIOC@GPIOC-PSOR@PTSO2"
                offset="[2]"/>
         <field description="Port Set Output" format="enum" enum="d1e115951"
                id="GPIOC@GPIOC-PSOR@PTSO3"
                offset="[3]"/>
         <field description="Port Set Output" format="enum" enum="d1e115997"
                id="GPIOC@GPIOC-PSOR@PTSO4"
                offset="[4]"/>
         <field description="Port Set Output" format="enum" enum="d1e116044"
                id="GPIOC@GPIOC-PSOR@PTSO5"
                offset="[5]"/>
         <field description="Port Set Output" format="enum" enum="d1e116090"
                id="GPIOC@GPIOC-PSOR@PTSO6"
                offset="[6]"/>
         <field description="Port Set Output" format="enum" enum="d1e116136"
                id="GPIOC@GPIOC-PSOR@PTSO7"
                offset="[7]"/>
         <field description="Port Set Output" format="enum" enum="d1e116182"
                id="GPIOC@GPIOC-PSOR@PTSO8"
                offset="[8]"/>
         <field description="Port Set Output" format="enum" enum="d1e116228"
                id="GPIOC@GPIOC-PSOR@PTSO9"
                offset="[9]"/>
         <field description="Port Set Output" format="enum" enum="d1e116274"
                id="GPIOC@GPIOC-PSOR@PTSO10"
                offset="[10]"/>
         <field description="Port Set Output" format="enum" enum="d1e116321"
                id="GPIOC@GPIOC-PSOR@PTSO11"
                offset="[11]"/>
         <field description="Port Set Output" format="enum" enum="d1e116367"
                id="GPIOC@GPIOC-PSOR@PTSO12"
                offset="[12]"/>
         <field description="Port Set Output" format="enum" enum="d1e116413"
                id="GPIOC@GPIOC-PSOR@PTSO13"
                offset="[13]"/>
         <field description="Port Set Output" format="enum" enum="d1e116459"
                id="GPIOC@GPIOC-PSOR@PTSO14"
                offset="[14]"/>
         <field description="Port Set Output" format="enum" enum="d1e116505"
                id="GPIOC@GPIOC-PSOR@PTSO15"
                offset="[15]"/>
         <field description="Port Set Output" format="enum" enum="d1e116551"
                id="GPIOC@GPIOC-PSOR@PTSO16"
                offset="[16]"/>
         <field description="Port Set Output" format="enum" enum="d1e116598"
                id="GPIOC@GPIOC-PSOR@PTSO17"
                offset="[17]"/>
         <field description="Port Set Output" format="enum" enum="d1e116644"
                id="GPIOC@GPIOC-PSOR@PTSO18"
                offset="[18]"/>
         <field description="Port Set Output" format="enum" enum="d1e116690"
                id="GPIOC@GPIOC-PSOR@PTSO19"
                offset="[19]"/>
         <field description="Port Set Output" format="enum" enum="d1e116736"
                id="GPIOC@GPIOC-PSOR@PTSO20"
                offset="[20]"/>
         <field description="Port Set Output" format="enum" enum="d1e116782"
                id="GPIOC@GPIOC-PSOR@PTSO21"
                offset="[21]"/>
         <field description="Port Set Output" format="enum" enum="d1e116828"
                id="GPIOC@GPIOC-PSOR@PTSO22"
                offset="[22]"/>
         <field description="Port Set Output" format="enum" enum="d1e116875"
                id="GPIOC@GPIOC-PSOR@PTSO23"
                offset="[23]"/>
         <field description="Port Set Output" format="enum" enum="d1e116921"
                id="GPIOC@GPIOC-PSOR@PTSO24"
                offset="[24]"/>
         <field description="Port Set Output" format="enum" enum="d1e116967"
                id="GPIOC@GPIOC-PSOR@PTSO25"
                offset="[25]"/>
         <field description="Port Set Output" format="enum" enum="d1e117013"
                id="GPIOC@GPIOC-PSOR@PTSO26"
                offset="[26]"/>
         <field description="Port Set Output" format="enum" enum="d1e117059"
                id="GPIOC@GPIOC-PSOR@PTSO27"
                offset="[27]"/>
         <field description="Port Set Output" format="enum" enum="d1e117105"
                id="GPIOC@GPIOC-PSOR@PTSO28"
                offset="[28]"/>
         <field description="Port Set Output" format="enum" enum="d1e117152"
                id="GPIOC@GPIOC-PSOR@PTSO29"
                offset="[29]"/>
         <field description="Port Set Output" format="enum" enum="d1e117198"
                id="GPIOC@GPIOC-PSOR@PTSO30"
                offset="[30]"/>
         <field description="Port Set Output" format="enum" enum="d1e117244"
                id="GPIOC@GPIOC-PSOR@PTSO31"
                offset="[31]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOC@GPIOC-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e117318"
                id="GPIOC@GPIOC-PCOR@PTCO0"
                offset="[0]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117364"
                id="GPIOC@GPIOC-PCOR@PTCO1"
                offset="[1]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117410"
                id="GPIOC@GPIOC-PCOR@PTCO2"
                offset="[2]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117456"
                id="GPIOC@GPIOC-PCOR@PTCO3"
                offset="[3]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117502"
                id="GPIOC@GPIOC-PCOR@PTCO4"
                offset="[4]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117549"
                id="GPIOC@GPIOC-PCOR@PTCO5"
                offset="[5]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117595"
                id="GPIOC@GPIOC-PCOR@PTCO6"
                offset="[6]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117641"
                id="GPIOC@GPIOC-PCOR@PTCO7"
                offset="[7]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117687"
                id="GPIOC@GPIOC-PCOR@PTCO8"
                offset="[8]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117733"
                id="GPIOC@GPIOC-PCOR@PTCO9"
                offset="[9]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117779"
                id="GPIOC@GPIOC-PCOR@PTCO10"
                offset="[10]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117826"
                id="GPIOC@GPIOC-PCOR@PTCO11"
                offset="[11]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117872"
                id="GPIOC@GPIOC-PCOR@PTCO12"
                offset="[12]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117918"
                id="GPIOC@GPIOC-PCOR@PTCO13"
                offset="[13]"/>
         <field description="Port Clear Output" format="enum" enum="d1e117964"
                id="GPIOC@GPIOC-PCOR@PTCO14"
                offset="[14]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118010"
                id="GPIOC@GPIOC-PCOR@PTCO15"
                offset="[15]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118056"
                id="GPIOC@GPIOC-PCOR@PTCO16"
                offset="[16]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118103"
                id="GPIOC@GPIOC-PCOR@PTCO17"
                offset="[17]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118149"
                id="GPIOC@GPIOC-PCOR@PTCO18"
                offset="[18]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118195"
                id="GPIOC@GPIOC-PCOR@PTCO19"
                offset="[19]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118241"
                id="GPIOC@GPIOC-PCOR@PTCO20"
                offset="[20]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118287"
                id="GPIOC@GPIOC-PCOR@PTCO21"
                offset="[21]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118333"
                id="GPIOC@GPIOC-PCOR@PTCO22"
                offset="[22]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118380"
                id="GPIOC@GPIOC-PCOR@PTCO23"
                offset="[23]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118426"
                id="GPIOC@GPIOC-PCOR@PTCO24"
                offset="[24]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118472"
                id="GPIOC@GPIOC-PCOR@PTCO25"
                offset="[25]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118518"
                id="GPIOC@GPIOC-PCOR@PTCO26"
                offset="[26]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118564"
                id="GPIOC@GPIOC-PCOR@PTCO27"
                offset="[27]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118610"
                id="GPIOC@GPIOC-PCOR@PTCO28"
                offset="[28]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118657"
                id="GPIOC@GPIOC-PCOR@PTCO29"
                offset="[29]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118703"
                id="GPIOC@GPIOC-PCOR@PTCO30"
                offset="[30]"/>
         <field description="Port Clear Output" format="enum" enum="d1e118749"
                id="GPIOC@GPIOC-PCOR@PTCO31"
                offset="[31]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOC@GPIOC-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e118823"
                id="GPIOC@GPIOC-PTOR@PTTO0"
                offset="[0]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e118869"
                id="GPIOC@GPIOC-PTOR@PTTO1"
                offset="[1]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e118915"
                id="GPIOC@GPIOC-PTOR@PTTO2"
                offset="[2]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e118961"
                id="GPIOC@GPIOC-PTOR@PTTO3"
                offset="[3]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119007"
                id="GPIOC@GPIOC-PTOR@PTTO4"
                offset="[4]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119054"
                id="GPIOC@GPIOC-PTOR@PTTO5"
                offset="[5]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119100"
                id="GPIOC@GPIOC-PTOR@PTTO6"
                offset="[6]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119146"
                id="GPIOC@GPIOC-PTOR@PTTO7"
                offset="[7]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119192"
                id="GPIOC@GPIOC-PTOR@PTTO8"
                offset="[8]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119238"
                id="GPIOC@GPIOC-PTOR@PTTO9"
                offset="[9]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119284"
                id="GPIOC@GPIOC-PTOR@PTTO10"
                offset="[10]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119331"
                id="GPIOC@GPIOC-PTOR@PTTO11"
                offset="[11]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119377"
                id="GPIOC@GPIOC-PTOR@PTTO12"
                offset="[12]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119423"
                id="GPIOC@GPIOC-PTOR@PTTO13"
                offset="[13]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119469"
                id="GPIOC@GPIOC-PTOR@PTTO14"
                offset="[14]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119515"
                id="GPIOC@GPIOC-PTOR@PTTO15"
                offset="[15]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119561"
                id="GPIOC@GPIOC-PTOR@PTTO16"
                offset="[16]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119608"
                id="GPIOC@GPIOC-PTOR@PTTO17"
                offset="[17]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119654"
                id="GPIOC@GPIOC-PTOR@PTTO18"
                offset="[18]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119700"
                id="GPIOC@GPIOC-PTOR@PTTO19"
                offset="[19]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119746"
                id="GPIOC@GPIOC-PTOR@PTTO20"
                offset="[20]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119792"
                id="GPIOC@GPIOC-PTOR@PTTO21"
                offset="[21]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119838"
                id="GPIOC@GPIOC-PTOR@PTTO22"
                offset="[22]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119885"
                id="GPIOC@GPIOC-PTOR@PTTO23"
                offset="[23]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119931"
                id="GPIOC@GPIOC-PTOR@PTTO24"
                offset="[24]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e119977"
                id="GPIOC@GPIOC-PTOR@PTTO25"
                offset="[25]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e120023"
                id="GPIOC@GPIOC-PTOR@PTTO26"
                offset="[26]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e120069"
                id="GPIOC@GPIOC-PTOR@PTTO27"
                offset="[27]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e120115"
                id="GPIOC@GPIOC-PTOR@PTTO28"
                offset="[28]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e120162"
                id="GPIOC@GPIOC-PTOR@PTTO29"
                offset="[29]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e120208"
                id="GPIOC@GPIOC-PTOR@PTTO30"
                offset="[30]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e120254"
                id="GPIOC@GPIOC-PTOR@PTTO31"
                offset="[31]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOC@GPIOC-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e120328"
                id="GPIOC@GPIOC-PDIR@PDI0"
                offset="[0]"/>
         <field description="Port Data Input" format="enum" enum="d1e120374"
                id="GPIOC@GPIOC-PDIR@PDI1"
                offset="[1]"/>
         <field description="Port Data Input" format="enum" enum="d1e120420"
                id="GPIOC@GPIOC-PDIR@PDI2"
                offset="[2]"/>
         <field description="Port Data Input" format="enum" enum="d1e120466"
                id="GPIOC@GPIOC-PDIR@PDI3"
                offset="[3]"/>
         <field description="Port Data Input" format="enum" enum="d1e120512"
                id="GPIOC@GPIOC-PDIR@PDI4"
                offset="[4]"/>
         <field description="Port Data Input" format="enum" enum="d1e120559"
                id="GPIOC@GPIOC-PDIR@PDI5"
                offset="[5]"/>
         <field description="Port Data Input" format="enum" enum="d1e120605"
                id="GPIOC@GPIOC-PDIR@PDI6"
                offset="[6]"/>
         <field description="Port Data Input" format="enum" enum="d1e120651"
                id="GPIOC@GPIOC-PDIR@PDI7"
                offset="[7]"/>
         <field description="Port Data Input" format="enum" enum="d1e120697"
                id="GPIOC@GPIOC-PDIR@PDI8"
                offset="[8]"/>
         <field description="Port Data Input" format="enum" enum="d1e120743"
                id="GPIOC@GPIOC-PDIR@PDI9"
                offset="[9]"/>
         <field description="Port Data Input" format="enum" enum="d1e120789"
                id="GPIOC@GPIOC-PDIR@PDI10"
                offset="[10]"/>
         <field description="Port Data Input" format="enum" enum="d1e120836"
                id="GPIOC@GPIOC-PDIR@PDI11"
                offset="[11]"/>
         <field description="Port Data Input" format="enum" enum="d1e120882"
                id="GPIOC@GPIOC-PDIR@PDI12"
                offset="[12]"/>
         <field description="Port Data Input" format="enum" enum="d1e120928"
                id="GPIOC@GPIOC-PDIR@PDI13"
                offset="[13]"/>
         <field description="Port Data Input" format="enum" enum="d1e120974"
                id="GPIOC@GPIOC-PDIR@PDI14"
                offset="[14]"/>
         <field description="Port Data Input" format="enum" enum="d1e121020"
                id="GPIOC@GPIOC-PDIR@PDI15"
                offset="[15]"/>
         <field description="Port Data Input" format="enum" enum="d1e121066"
                id="GPIOC@GPIOC-PDIR@PDI16"
                offset="[16]"/>
         <field description="Port Data Input" format="enum" enum="d1e121113"
                id="GPIOC@GPIOC-PDIR@PDI17"
                offset="[17]"/>
         <field description="Port Data Input" format="enum" enum="d1e121159"
                id="GPIOC@GPIOC-PDIR@PDI18"
                offset="[18]"/>
         <field description="Port Data Input" format="enum" enum="d1e121205"
                id="GPIOC@GPIOC-PDIR@PDI19"
                offset="[19]"/>
         <field description="Port Data Input" format="enum" enum="d1e121251"
                id="GPIOC@GPIOC-PDIR@PDI20"
                offset="[20]"/>
         <field description="Port Data Input" format="enum" enum="d1e121297"
                id="GPIOC@GPIOC-PDIR@PDI21"
                offset="[21]"/>
         <field description="Port Data Input" format="enum" enum="d1e121343"
                id="GPIOC@GPIOC-PDIR@PDI22"
                offset="[22]"/>
         <field description="Port Data Input" format="enum" enum="d1e121390"
                id="GPIOC@GPIOC-PDIR@PDI23"
                offset="[23]"/>
         <field description="Port Data Input" format="enum" enum="d1e121436"
                id="GPIOC@GPIOC-PDIR@PDI24"
                offset="[24]"/>
         <field description="Port Data Input" format="enum" enum="d1e121482"
                id="GPIOC@GPIOC-PDIR@PDI25"
                offset="[25]"/>
         <field description="Port Data Input" format="enum" enum="d1e121528"
                id="GPIOC@GPIOC-PDIR@PDI26"
                offset="[26]"/>
         <field description="Port Data Input" format="enum" enum="d1e121574"
                id="GPIOC@GPIOC-PDIR@PDI27"
                offset="[27]"/>
         <field description="Port Data Input" format="enum" enum="d1e121620"
                id="GPIOC@GPIOC-PDIR@PDI28"
                offset="[28]"/>
         <field description="Port Data Input" format="enum" enum="d1e121667"
                id="GPIOC@GPIOC-PDIR@PDI29"
                offset="[29]"/>
         <field description="Port Data Input" format="enum" enum="d1e121713"
                id="GPIOC@GPIOC-PDIR@PDI30"
                offset="[30]"/>
         <field description="Port Data Input" format="enum" enum="d1e121759"
                id="GPIOC@GPIOC-PDIR@PDI31"
                offset="[31]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOC@GPIOC-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e121834"
                id="GPIOC@GPIOC-PDDR@PDD0"
                offset="[0]"/>
         <field description="Port Data Direction" format="enum" enum="d1e121880"
                id="GPIOC@GPIOC-PDDR@PDD1"
                offset="[1]"/>
         <field description="Port Data Direction" format="enum" enum="d1e121926"
                id="GPIOC@GPIOC-PDDR@PDD2"
                offset="[2]"/>
         <field description="Port Data Direction" format="enum" enum="d1e121972"
                id="GPIOC@GPIOC-PDDR@PDD3"
                offset="[3]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122018"
                id="GPIOC@GPIOC-PDDR@PDD4"
                offset="[4]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122065"
                id="GPIOC@GPIOC-PDDR@PDD5"
                offset="[5]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122111"
                id="GPIOC@GPIOC-PDDR@PDD6"
                offset="[6]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122157"
                id="GPIOC@GPIOC-PDDR@PDD7"
                offset="[7]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122203"
                id="GPIOC@GPIOC-PDDR@PDD8"
                offset="[8]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122249"
                id="GPIOC@GPIOC-PDDR@PDD9"
                offset="[9]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122295"
                id="GPIOC@GPIOC-PDDR@PDD10"
                offset="[10]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122342"
                id="GPIOC@GPIOC-PDDR@PDD11"
                offset="[11]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122388"
                id="GPIOC@GPIOC-PDDR@PDD12"
                offset="[12]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122434"
                id="GPIOC@GPIOC-PDDR@PDD13"
                offset="[13]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122480"
                id="GPIOC@GPIOC-PDDR@PDD14"
                offset="[14]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122526"
                id="GPIOC@GPIOC-PDDR@PDD15"
                offset="[15]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122572"
                id="GPIOC@GPIOC-PDDR@PDD16"
                offset="[16]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122619"
                id="GPIOC@GPIOC-PDDR@PDD17"
                offset="[17]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122665"
                id="GPIOC@GPIOC-PDDR@PDD18"
                offset="[18]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122711"
                id="GPIOC@GPIOC-PDDR@PDD19"
                offset="[19]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122757"
                id="GPIOC@GPIOC-PDDR@PDD20"
                offset="[20]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122803"
                id="GPIOC@GPIOC-PDDR@PDD21"
                offset="[21]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122849"
                id="GPIOC@GPIOC-PDDR@PDD22"
                offset="[22]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122896"
                id="GPIOC@GPIOC-PDDR@PDD23"
                offset="[23]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122942"
                id="GPIOC@GPIOC-PDDR@PDD24"
                offset="[24]"/>
         <field description="Port Data Direction" format="enum" enum="d1e122988"
                id="GPIOC@GPIOC-PDDR@PDD25"
                offset="[25]"/>
         <field description="Port Data Direction" format="enum" enum="d1e123034"
                id="GPIOC@GPIOC-PDDR@PDD26"
                offset="[26]"/>
         <field description="Port Data Direction" format="enum" enum="d1e123080"
                id="GPIOC@GPIOC-PDDR@PDD27"
                offset="[27]"/>
         <field description="Port Data Direction" format="enum" enum="d1e123126"
                id="GPIOC@GPIOC-PDDR@PDD28"
                offset="[28]"/>
         <field description="Port Data Direction" format="enum" enum="d1e123173"
                id="GPIOC@GPIOC-PDDR@PDD29"
                offset="[29]"/>
         <field description="Port Data Direction" format="enum" enum="d1e123219"
                id="GPIOC@GPIOC-PDDR@PDD30"
                offset="[30]"/>
         <field description="Port Data Direction" format="enum" enum="d1e123265"
                id="GPIOC@GPIOC-PDDR@PDD31"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOD"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOD@GPIOD-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e123383"
                id="GPIOD@GPIOD-PDOR@PDO0"
                offset="[0]"/>
         <field description="Port Data Output" format="enum" enum="d1e123429"
                id="GPIOD@GPIOD-PDOR@PDO1"
                offset="[1]"/>
         <field description="Port Data Output" format="enum" enum="d1e123475"
                id="GPIOD@GPIOD-PDOR@PDO2"
                offset="[2]"/>
         <field description="Port Data Output" format="enum" enum="d1e123521"
                id="GPIOD@GPIOD-PDOR@PDO3"
                offset="[3]"/>
         <field description="Port Data Output" format="enum" enum="d1e123567"
                id="GPIOD@GPIOD-PDOR@PDO4"
                offset="[4]"/>
         <field description="Port Data Output" format="enum" enum="d1e123614"
                id="GPIOD@GPIOD-PDOR@PDO5"
                offset="[5]"/>
         <field description="Port Data Output" format="enum" enum="d1e123660"
                id="GPIOD@GPIOD-PDOR@PDO6"
                offset="[6]"/>
         <field description="Port Data Output" format="enum" enum="d1e123706"
                id="GPIOD@GPIOD-PDOR@PDO7"
                offset="[7]"/>
         <field description="Port Data Output" format="enum" enum="d1e123752"
                id="GPIOD@GPIOD-PDOR@PDO8"
                offset="[8]"/>
         <field description="Port Data Output" format="enum" enum="d1e123798"
                id="GPIOD@GPIOD-PDOR@PDO9"
                offset="[9]"/>
         <field description="Port Data Output" format="enum" enum="d1e123844"
                id="GPIOD@GPIOD-PDOR@PDO10"
                offset="[10]"/>
         <field description="Port Data Output" format="enum" enum="d1e123891"
                id="GPIOD@GPIOD-PDOR@PDO11"
                offset="[11]"/>
         <field description="Port Data Output" format="enum" enum="d1e123937"
                id="GPIOD@GPIOD-PDOR@PDO12"
                offset="[12]"/>
         <field description="Port Data Output" format="enum" enum="d1e123983"
                id="GPIOD@GPIOD-PDOR@PDO13"
                offset="[13]"/>
         <field description="Port Data Output" format="enum" enum="d1e124029"
                id="GPIOD@GPIOD-PDOR@PDO14"
                offset="[14]"/>
         <field description="Port Data Output" format="enum" enum="d1e124075"
                id="GPIOD@GPIOD-PDOR@PDO15"
                offset="[15]"/>
         <field description="Port Data Output" format="enum" enum="d1e124121"
                id="GPIOD@GPIOD-PDOR@PDO16"
                offset="[16]"/>
         <field description="Port Data Output" format="enum" enum="d1e124168"
                id="GPIOD@GPIOD-PDOR@PDO17"
                offset="[17]"/>
         <field description="Port Data Output" format="enum" enum="d1e124214"
                id="GPIOD@GPIOD-PDOR@PDO18"
                offset="[18]"/>
         <field description="Port Data Output" format="enum" enum="d1e124260"
                id="GPIOD@GPIOD-PDOR@PDO19"
                offset="[19]"/>
         <field description="Port Data Output" format="enum" enum="d1e124306"
                id="GPIOD@GPIOD-PDOR@PDO20"
                offset="[20]"/>
         <field description="Port Data Output" format="enum" enum="d1e124352"
                id="GPIOD@GPIOD-PDOR@PDO21"
                offset="[21]"/>
         <field description="Port Data Output" format="enum" enum="d1e124398"
                id="GPIOD@GPIOD-PDOR@PDO22"
                offset="[22]"/>
         <field description="Port Data Output" format="enum" enum="d1e124445"
                id="GPIOD@GPIOD-PDOR@PDO23"
                offset="[23]"/>
         <field description="Port Data Output" format="enum" enum="d1e124491"
                id="GPIOD@GPIOD-PDOR@PDO24"
                offset="[24]"/>
         <field description="Port Data Output" format="enum" enum="d1e124537"
                id="GPIOD@GPIOD-PDOR@PDO25"
                offset="[25]"/>
         <field description="Port Data Output" format="enum" enum="d1e124583"
                id="GPIOD@GPIOD-PDOR@PDO26"
                offset="[26]"/>
         <field description="Port Data Output" format="enum" enum="d1e124629"
                id="GPIOD@GPIOD-PDOR@PDO27"
                offset="[27]"/>
         <field description="Port Data Output" format="enum" enum="d1e124675"
                id="GPIOD@GPIOD-PDOR@PDO28"
                offset="[28]"/>
         <field description="Port Data Output" format="enum" enum="d1e124722"
                id="GPIOD@GPIOD-PDOR@PDO29"
                offset="[29]"/>
         <field description="Port Data Output" format="enum" enum="d1e124768"
                id="GPIOD@GPIOD-PDOR@PDO30"
                offset="[30]"/>
         <field description="Port Data Output" format="enum" enum="d1e124814"
                id="GPIOD@GPIOD-PDOR@PDO31"
                offset="[31]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOD@GPIOD-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e124888"
                id="GPIOD@GPIOD-PSOR@PTSO0"
                offset="[0]"/>
         <field description="Port Set Output" format="enum" enum="d1e124934"
                id="GPIOD@GPIOD-PSOR@PTSO1"
                offset="[1]"/>
         <field description="Port Set Output" format="enum" enum="d1e124980"
                id="GPIOD@GPIOD-PSOR@PTSO2"
                offset="[2]"/>
         <field description="Port Set Output" format="enum" enum="d1e125026"
                id="GPIOD@GPIOD-PSOR@PTSO3"
                offset="[3]"/>
         <field description="Port Set Output" format="enum" enum="d1e125072"
                id="GPIOD@GPIOD-PSOR@PTSO4"
                offset="[4]"/>
         <field description="Port Set Output" format="enum" enum="d1e125119"
                id="GPIOD@GPIOD-PSOR@PTSO5"
                offset="[5]"/>
         <field description="Port Set Output" format="enum" enum="d1e125165"
                id="GPIOD@GPIOD-PSOR@PTSO6"
                offset="[6]"/>
         <field description="Port Set Output" format="enum" enum="d1e125211"
                id="GPIOD@GPIOD-PSOR@PTSO7"
                offset="[7]"/>
         <field description="Port Set Output" format="enum" enum="d1e125257"
                id="GPIOD@GPIOD-PSOR@PTSO8"
                offset="[8]"/>
         <field description="Port Set Output" format="enum" enum="d1e125303"
                id="GPIOD@GPIOD-PSOR@PTSO9"
                offset="[9]"/>
         <field description="Port Set Output" format="enum" enum="d1e125349"
                id="GPIOD@GPIOD-PSOR@PTSO10"
                offset="[10]"/>
         <field description="Port Set Output" format="enum" enum="d1e125396"
                id="GPIOD@GPIOD-PSOR@PTSO11"
                offset="[11]"/>
         <field description="Port Set Output" format="enum" enum="d1e125442"
                id="GPIOD@GPIOD-PSOR@PTSO12"
                offset="[12]"/>
         <field description="Port Set Output" format="enum" enum="d1e125488"
                id="GPIOD@GPIOD-PSOR@PTSO13"
                offset="[13]"/>
         <field description="Port Set Output" format="enum" enum="d1e125534"
                id="GPIOD@GPIOD-PSOR@PTSO14"
                offset="[14]"/>
         <field description="Port Set Output" format="enum" enum="d1e125580"
                id="GPIOD@GPIOD-PSOR@PTSO15"
                offset="[15]"/>
         <field description="Port Set Output" format="enum" enum="d1e125626"
                id="GPIOD@GPIOD-PSOR@PTSO16"
                offset="[16]"/>
         <field description="Port Set Output" format="enum" enum="d1e125673"
                id="GPIOD@GPIOD-PSOR@PTSO17"
                offset="[17]"/>
         <field description="Port Set Output" format="enum" enum="d1e125719"
                id="GPIOD@GPIOD-PSOR@PTSO18"
                offset="[18]"/>
         <field description="Port Set Output" format="enum" enum="d1e125765"
                id="GPIOD@GPIOD-PSOR@PTSO19"
                offset="[19]"/>
         <field description="Port Set Output" format="enum" enum="d1e125811"
                id="GPIOD@GPIOD-PSOR@PTSO20"
                offset="[20]"/>
         <field description="Port Set Output" format="enum" enum="d1e125857"
                id="GPIOD@GPIOD-PSOR@PTSO21"
                offset="[21]"/>
         <field description="Port Set Output" format="enum" enum="d1e125903"
                id="GPIOD@GPIOD-PSOR@PTSO22"
                offset="[22]"/>
         <field description="Port Set Output" format="enum" enum="d1e125950"
                id="GPIOD@GPIOD-PSOR@PTSO23"
                offset="[23]"/>
         <field description="Port Set Output" format="enum" enum="d1e125996"
                id="GPIOD@GPIOD-PSOR@PTSO24"
                offset="[24]"/>
         <field description="Port Set Output" format="enum" enum="d1e126042"
                id="GPIOD@GPIOD-PSOR@PTSO25"
                offset="[25]"/>
         <field description="Port Set Output" format="enum" enum="d1e126088"
                id="GPIOD@GPIOD-PSOR@PTSO26"
                offset="[26]"/>
         <field description="Port Set Output" format="enum" enum="d1e126134"
                id="GPIOD@GPIOD-PSOR@PTSO27"
                offset="[27]"/>
         <field description="Port Set Output" format="enum" enum="d1e126180"
                id="GPIOD@GPIOD-PSOR@PTSO28"
                offset="[28]"/>
         <field description="Port Set Output" format="enum" enum="d1e126227"
                id="GPIOD@GPIOD-PSOR@PTSO29"
                offset="[29]"/>
         <field description="Port Set Output" format="enum" enum="d1e126273"
                id="GPIOD@GPIOD-PSOR@PTSO30"
                offset="[30]"/>
         <field description="Port Set Output" format="enum" enum="d1e126319"
                id="GPIOD@GPIOD-PSOR@PTSO31"
                offset="[31]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOD@GPIOD-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e126393"
                id="GPIOD@GPIOD-PCOR@PTCO0"
                offset="[0]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126439"
                id="GPIOD@GPIOD-PCOR@PTCO1"
                offset="[1]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126485"
                id="GPIOD@GPIOD-PCOR@PTCO2"
                offset="[2]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126531"
                id="GPIOD@GPIOD-PCOR@PTCO3"
                offset="[3]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126577"
                id="GPIOD@GPIOD-PCOR@PTCO4"
                offset="[4]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126624"
                id="GPIOD@GPIOD-PCOR@PTCO5"
                offset="[5]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126670"
                id="GPIOD@GPIOD-PCOR@PTCO6"
                offset="[6]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126716"
                id="GPIOD@GPIOD-PCOR@PTCO7"
                offset="[7]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126762"
                id="GPIOD@GPIOD-PCOR@PTCO8"
                offset="[8]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126808"
                id="GPIOD@GPIOD-PCOR@PTCO9"
                offset="[9]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126854"
                id="GPIOD@GPIOD-PCOR@PTCO10"
                offset="[10]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126901"
                id="GPIOD@GPIOD-PCOR@PTCO11"
                offset="[11]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126947"
                id="GPIOD@GPIOD-PCOR@PTCO12"
                offset="[12]"/>
         <field description="Port Clear Output" format="enum" enum="d1e126993"
                id="GPIOD@GPIOD-PCOR@PTCO13"
                offset="[13]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127039"
                id="GPIOD@GPIOD-PCOR@PTCO14"
                offset="[14]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127085"
                id="GPIOD@GPIOD-PCOR@PTCO15"
                offset="[15]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127131"
                id="GPIOD@GPIOD-PCOR@PTCO16"
                offset="[16]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127178"
                id="GPIOD@GPIOD-PCOR@PTCO17"
                offset="[17]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127224"
                id="GPIOD@GPIOD-PCOR@PTCO18"
                offset="[18]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127270"
                id="GPIOD@GPIOD-PCOR@PTCO19"
                offset="[19]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127316"
                id="GPIOD@GPIOD-PCOR@PTCO20"
                offset="[20]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127362"
                id="GPIOD@GPIOD-PCOR@PTCO21"
                offset="[21]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127408"
                id="GPIOD@GPIOD-PCOR@PTCO22"
                offset="[22]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127455"
                id="GPIOD@GPIOD-PCOR@PTCO23"
                offset="[23]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127501"
                id="GPIOD@GPIOD-PCOR@PTCO24"
                offset="[24]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127547"
                id="GPIOD@GPIOD-PCOR@PTCO25"
                offset="[25]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127593"
                id="GPIOD@GPIOD-PCOR@PTCO26"
                offset="[26]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127639"
                id="GPIOD@GPIOD-PCOR@PTCO27"
                offset="[27]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127685"
                id="GPIOD@GPIOD-PCOR@PTCO28"
                offset="[28]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127732"
                id="GPIOD@GPIOD-PCOR@PTCO29"
                offset="[29]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127778"
                id="GPIOD@GPIOD-PCOR@PTCO30"
                offset="[30]"/>
         <field description="Port Clear Output" format="enum" enum="d1e127824"
                id="GPIOD@GPIOD-PCOR@PTCO31"
                offset="[31]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOD@GPIOD-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e127898"
                id="GPIOD@GPIOD-PTOR@PTTO0"
                offset="[0]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e127944"
                id="GPIOD@GPIOD-PTOR@PTTO1"
                offset="[1]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e127990"
                id="GPIOD@GPIOD-PTOR@PTTO2"
                offset="[2]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128036"
                id="GPIOD@GPIOD-PTOR@PTTO3"
                offset="[3]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128082"
                id="GPIOD@GPIOD-PTOR@PTTO4"
                offset="[4]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128129"
                id="GPIOD@GPIOD-PTOR@PTTO5"
                offset="[5]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128175"
                id="GPIOD@GPIOD-PTOR@PTTO6"
                offset="[6]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128221"
                id="GPIOD@GPIOD-PTOR@PTTO7"
                offset="[7]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128267"
                id="GPIOD@GPIOD-PTOR@PTTO8"
                offset="[8]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128313"
                id="GPIOD@GPIOD-PTOR@PTTO9"
                offset="[9]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128359"
                id="GPIOD@GPIOD-PTOR@PTTO10"
                offset="[10]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128406"
                id="GPIOD@GPIOD-PTOR@PTTO11"
                offset="[11]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128452"
                id="GPIOD@GPIOD-PTOR@PTTO12"
                offset="[12]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128498"
                id="GPIOD@GPIOD-PTOR@PTTO13"
                offset="[13]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128544"
                id="GPIOD@GPIOD-PTOR@PTTO14"
                offset="[14]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128590"
                id="GPIOD@GPIOD-PTOR@PTTO15"
                offset="[15]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128636"
                id="GPIOD@GPIOD-PTOR@PTTO16"
                offset="[16]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128683"
                id="GPIOD@GPIOD-PTOR@PTTO17"
                offset="[17]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128729"
                id="GPIOD@GPIOD-PTOR@PTTO18"
                offset="[18]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128775"
                id="GPIOD@GPIOD-PTOR@PTTO19"
                offset="[19]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128821"
                id="GPIOD@GPIOD-PTOR@PTTO20"
                offset="[20]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128867"
                id="GPIOD@GPIOD-PTOR@PTTO21"
                offset="[21]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128913"
                id="GPIOD@GPIOD-PTOR@PTTO22"
                offset="[22]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e128960"
                id="GPIOD@GPIOD-PTOR@PTTO23"
                offset="[23]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e129006"
                id="GPIOD@GPIOD-PTOR@PTTO24"
                offset="[24]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e129052"
                id="GPIOD@GPIOD-PTOR@PTTO25"
                offset="[25]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e129098"
                id="GPIOD@GPIOD-PTOR@PTTO26"
                offset="[26]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e129144"
                id="GPIOD@GPIOD-PTOR@PTTO27"
                offset="[27]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e129190"
                id="GPIOD@GPIOD-PTOR@PTTO28"
                offset="[28]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e129237"
                id="GPIOD@GPIOD-PTOR@PTTO29"
                offset="[29]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e129283"
                id="GPIOD@GPIOD-PTOR@PTTO30"
                offset="[30]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e129329"
                id="GPIOD@GPIOD-PTOR@PTTO31"
                offset="[31]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOD@GPIOD-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e129403"
                id="GPIOD@GPIOD-PDIR@PDI0"
                offset="[0]"/>
         <field description="Port Data Input" format="enum" enum="d1e129449"
                id="GPIOD@GPIOD-PDIR@PDI1"
                offset="[1]"/>
         <field description="Port Data Input" format="enum" enum="d1e129495"
                id="GPIOD@GPIOD-PDIR@PDI2"
                offset="[2]"/>
         <field description="Port Data Input" format="enum" enum="d1e129541"
                id="GPIOD@GPIOD-PDIR@PDI3"
                offset="[3]"/>
         <field description="Port Data Input" format="enum" enum="d1e129587"
                id="GPIOD@GPIOD-PDIR@PDI4"
                offset="[4]"/>
         <field description="Port Data Input" format="enum" enum="d1e129634"
                id="GPIOD@GPIOD-PDIR@PDI5"
                offset="[5]"/>
         <field description="Port Data Input" format="enum" enum="d1e129680"
                id="GPIOD@GPIOD-PDIR@PDI6"
                offset="[6]"/>
         <field description="Port Data Input" format="enum" enum="d1e129726"
                id="GPIOD@GPIOD-PDIR@PDI7"
                offset="[7]"/>
         <field description="Port Data Input" format="enum" enum="d1e129772"
                id="GPIOD@GPIOD-PDIR@PDI8"
                offset="[8]"/>
         <field description="Port Data Input" format="enum" enum="d1e129818"
                id="GPIOD@GPIOD-PDIR@PDI9"
                offset="[9]"/>
         <field description="Port Data Input" format="enum" enum="d1e129864"
                id="GPIOD@GPIOD-PDIR@PDI10"
                offset="[10]"/>
         <field description="Port Data Input" format="enum" enum="d1e129911"
                id="GPIOD@GPIOD-PDIR@PDI11"
                offset="[11]"/>
         <field description="Port Data Input" format="enum" enum="d1e129957"
                id="GPIOD@GPIOD-PDIR@PDI12"
                offset="[12]"/>
         <field description="Port Data Input" format="enum" enum="d1e130003"
                id="GPIOD@GPIOD-PDIR@PDI13"
                offset="[13]"/>
         <field description="Port Data Input" format="enum" enum="d1e130049"
                id="GPIOD@GPIOD-PDIR@PDI14"
                offset="[14]"/>
         <field description="Port Data Input" format="enum" enum="d1e130095"
                id="GPIOD@GPIOD-PDIR@PDI15"
                offset="[15]"/>
         <field description="Port Data Input" format="enum" enum="d1e130141"
                id="GPIOD@GPIOD-PDIR@PDI16"
                offset="[16]"/>
         <field description="Port Data Input" format="enum" enum="d1e130188"
                id="GPIOD@GPIOD-PDIR@PDI17"
                offset="[17]"/>
         <field description="Port Data Input" format="enum" enum="d1e130234"
                id="GPIOD@GPIOD-PDIR@PDI18"
                offset="[18]"/>
         <field description="Port Data Input" format="enum" enum="d1e130280"
                id="GPIOD@GPIOD-PDIR@PDI19"
                offset="[19]"/>
         <field description="Port Data Input" format="enum" enum="d1e130326"
                id="GPIOD@GPIOD-PDIR@PDI20"
                offset="[20]"/>
         <field description="Port Data Input" format="enum" enum="d1e130372"
                id="GPIOD@GPIOD-PDIR@PDI21"
                offset="[21]"/>
         <field description="Port Data Input" format="enum" enum="d1e130418"
                id="GPIOD@GPIOD-PDIR@PDI22"
                offset="[22]"/>
         <field description="Port Data Input" format="enum" enum="d1e130465"
                id="GPIOD@GPIOD-PDIR@PDI23"
                offset="[23]"/>
         <field description="Port Data Input" format="enum" enum="d1e130511"
                id="GPIOD@GPIOD-PDIR@PDI24"
                offset="[24]"/>
         <field description="Port Data Input" format="enum" enum="d1e130557"
                id="GPIOD@GPIOD-PDIR@PDI25"
                offset="[25]"/>
         <field description="Port Data Input" format="enum" enum="d1e130603"
                id="GPIOD@GPIOD-PDIR@PDI26"
                offset="[26]"/>
         <field description="Port Data Input" format="enum" enum="d1e130649"
                id="GPIOD@GPIOD-PDIR@PDI27"
                offset="[27]"/>
         <field description="Port Data Input" format="enum" enum="d1e130695"
                id="GPIOD@GPIOD-PDIR@PDI28"
                offset="[28]"/>
         <field description="Port Data Input" format="enum" enum="d1e130742"
                id="GPIOD@GPIOD-PDIR@PDI29"
                offset="[29]"/>
         <field description="Port Data Input" format="enum" enum="d1e130788"
                id="GPIOD@GPIOD-PDIR@PDI30"
                offset="[30]"/>
         <field description="Port Data Input" format="enum" enum="d1e130834"
                id="GPIOD@GPIOD-PDIR@PDI31"
                offset="[31]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOD@GPIOD-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e130909"
                id="GPIOD@GPIOD-PDDR@PDD0"
                offset="[0]"/>
         <field description="Port Data Direction" format="enum" enum="d1e130955"
                id="GPIOD@GPIOD-PDDR@PDD1"
                offset="[1]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131001"
                id="GPIOD@GPIOD-PDDR@PDD2"
                offset="[2]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131047"
                id="GPIOD@GPIOD-PDDR@PDD3"
                offset="[3]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131093"
                id="GPIOD@GPIOD-PDDR@PDD4"
                offset="[4]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131140"
                id="GPIOD@GPIOD-PDDR@PDD5"
                offset="[5]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131186"
                id="GPIOD@GPIOD-PDDR@PDD6"
                offset="[6]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131232"
                id="GPIOD@GPIOD-PDDR@PDD7"
                offset="[7]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131278"
                id="GPIOD@GPIOD-PDDR@PDD8"
                offset="[8]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131324"
                id="GPIOD@GPIOD-PDDR@PDD9"
                offset="[9]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131370"
                id="GPIOD@GPIOD-PDDR@PDD10"
                offset="[10]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131417"
                id="GPIOD@GPIOD-PDDR@PDD11"
                offset="[11]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131463"
                id="GPIOD@GPIOD-PDDR@PDD12"
                offset="[12]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131509"
                id="GPIOD@GPIOD-PDDR@PDD13"
                offset="[13]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131555"
                id="GPIOD@GPIOD-PDDR@PDD14"
                offset="[14]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131601"
                id="GPIOD@GPIOD-PDDR@PDD15"
                offset="[15]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131647"
                id="GPIOD@GPIOD-PDDR@PDD16"
                offset="[16]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131694"
                id="GPIOD@GPIOD-PDDR@PDD17"
                offset="[17]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131740"
                id="GPIOD@GPIOD-PDDR@PDD18"
                offset="[18]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131786"
                id="GPIOD@GPIOD-PDDR@PDD19"
                offset="[19]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131832"
                id="GPIOD@GPIOD-PDDR@PDD20"
                offset="[20]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131878"
                id="GPIOD@GPIOD-PDDR@PDD21"
                offset="[21]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131924"
                id="GPIOD@GPIOD-PDDR@PDD22"
                offset="[22]"/>
         <field description="Port Data Direction" format="enum" enum="d1e131971"
                id="GPIOD@GPIOD-PDDR@PDD23"
                offset="[23]"/>
         <field description="Port Data Direction" format="enum" enum="d1e132017"
                id="GPIOD@GPIOD-PDDR@PDD24"
                offset="[24]"/>
         <field description="Port Data Direction" format="enum" enum="d1e132063"
                id="GPIOD@GPIOD-PDDR@PDD25"
                offset="[25]"/>
         <field description="Port Data Direction" format="enum" enum="d1e132109"
                id="GPIOD@GPIOD-PDDR@PDD26"
                offset="[26]"/>
         <field description="Port Data Direction" format="enum" enum="d1e132155"
                id="GPIOD@GPIOD-PDDR@PDD27"
                offset="[27]"/>
         <field description="Port Data Direction" format="enum" enum="d1e132201"
                id="GPIOD@GPIOD-PDDR@PDD28"
                offset="[28]"/>
         <field description="Port Data Direction" format="enum" enum="d1e132248"
                id="GPIOD@GPIOD-PDDR@PDD29"
                offset="[29]"/>
         <field description="Port Data Direction" format="enum" enum="d1e132294"
                id="GPIOD@GPIOD-PDDR@PDD30"
                offset="[30]"/>
         <field description="Port Data Direction" format="enum" enum="d1e132340"
                id="GPIOD@GPIOD-PDDR@PDD31"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOE"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOE@GPIOE-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e132457"
                id="GPIOE@GPIOE-PDOR@PDO0"
                offset="[0]"/>
         <field description="Port Data Output" format="enum" enum="d1e132503"
                id="GPIOE@GPIOE-PDOR@PDO1"
                offset="[1]"/>
         <field description="Port Data Output" format="enum" enum="d1e132549"
                id="GPIOE@GPIOE-PDOR@PDO2"
                offset="[2]"/>
         <field description="Port Data Output" format="enum" enum="d1e132595"
                id="GPIOE@GPIOE-PDOR@PDO3"
                offset="[3]"/>
         <field description="Port Data Output" format="enum" enum="d1e132641"
                id="GPIOE@GPIOE-PDOR@PDO4"
                offset="[4]"/>
         <field description="Port Data Output" format="enum" enum="d1e132688"
                id="GPIOE@GPIOE-PDOR@PDO5"
                offset="[5]"/>
         <field description="Port Data Output" format="enum" enum="d1e132734"
                id="GPIOE@GPIOE-PDOR@PDO6"
                offset="[6]"/>
         <field description="Port Data Output" format="enum" enum="d1e132780"
                id="GPIOE@GPIOE-PDOR@PDO7"
                offset="[7]"/>
         <field description="Port Data Output" format="enum" enum="d1e132826"
                id="GPIOE@GPIOE-PDOR@PDO8"
                offset="[8]"/>
         <field description="Port Data Output" format="enum" enum="d1e132872"
                id="GPIOE@GPIOE-PDOR@PDO9"
                offset="[9]"/>
         <field description="Port Data Output" format="enum" enum="d1e132918"
                id="GPIOE@GPIOE-PDOR@PDO10"
                offset="[10]"/>
         <field description="Port Data Output" format="enum" enum="d1e132965"
                id="GPIOE@GPIOE-PDOR@PDO11"
                offset="[11]"/>
         <field description="Port Data Output" format="enum" enum="d1e133011"
                id="GPIOE@GPIOE-PDOR@PDO12"
                offset="[12]"/>
         <field description="Port Data Output" format="enum" enum="d1e133057"
                id="GPIOE@GPIOE-PDOR@PDO13"
                offset="[13]"/>
         <field description="Port Data Output" format="enum" enum="d1e133103"
                id="GPIOE@GPIOE-PDOR@PDO14"
                offset="[14]"/>
         <field description="Port Data Output" format="enum" enum="d1e133149"
                id="GPIOE@GPIOE-PDOR@PDO15"
                offset="[15]"/>
         <field description="Port Data Output" format="enum" enum="d1e133195"
                id="GPIOE@GPIOE-PDOR@PDO16"
                offset="[16]"/>
         <field description="Port Data Output" format="enum" enum="d1e133242"
                id="GPIOE@GPIOE-PDOR@PDO17"
                offset="[17]"/>
         <field description="Port Data Output" format="enum" enum="d1e133288"
                id="GPIOE@GPIOE-PDOR@PDO18"
                offset="[18]"/>
         <field description="Port Data Output" format="enum" enum="d1e133334"
                id="GPIOE@GPIOE-PDOR@PDO19"
                offset="[19]"/>
         <field description="Port Data Output" format="enum" enum="d1e133380"
                id="GPIOE@GPIOE-PDOR@PDO20"
                offset="[20]"/>
         <field description="Port Data Output" format="enum" enum="d1e133426"
                id="GPIOE@GPIOE-PDOR@PDO21"
                offset="[21]"/>
         <field description="Port Data Output" format="enum" enum="d1e133472"
                id="GPIOE@GPIOE-PDOR@PDO22"
                offset="[22]"/>
         <field description="Port Data Output" format="enum" enum="d1e133519"
                id="GPIOE@GPIOE-PDOR@PDO23"
                offset="[23]"/>
         <field description="Port Data Output" format="enum" enum="d1e133565"
                id="GPIOE@GPIOE-PDOR@PDO24"
                offset="[24]"/>
         <field description="Port Data Output" format="enum" enum="d1e133611"
                id="GPIOE@GPIOE-PDOR@PDO25"
                offset="[25]"/>
         <field description="Port Data Output" format="enum" enum="d1e133657"
                id="GPIOE@GPIOE-PDOR@PDO26"
                offset="[26]"/>
         <field description="Port Data Output" format="enum" enum="d1e133703"
                id="GPIOE@GPIOE-PDOR@PDO27"
                offset="[27]"/>
         <field description="Port Data Output" format="enum" enum="d1e133749"
                id="GPIOE@GPIOE-PDOR@PDO28"
                offset="[28]"/>
         <field description="Port Data Output" format="enum" enum="d1e133796"
                id="GPIOE@GPIOE-PDOR@PDO29"
                offset="[29]"/>
         <field description="Port Data Output" format="enum" enum="d1e133842"
                id="GPIOE@GPIOE-PDOR@PDO30"
                offset="[30]"/>
         <field description="Port Data Output" format="enum" enum="d1e133888"
                id="GPIOE@GPIOE-PDOR@PDO31"
                offset="[31]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOE@GPIOE-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e133962"
                id="GPIOE@GPIOE-PSOR@PTSO0"
                offset="[0]"/>
         <field description="Port Set Output" format="enum" enum="d1e134008"
                id="GPIOE@GPIOE-PSOR@PTSO1"
                offset="[1]"/>
         <field description="Port Set Output" format="enum" enum="d1e134054"
                id="GPIOE@GPIOE-PSOR@PTSO2"
                offset="[2]"/>
         <field description="Port Set Output" format="enum" enum="d1e134100"
                id="GPIOE@GPIOE-PSOR@PTSO3"
                offset="[3]"/>
         <field description="Port Set Output" format="enum" enum="d1e134146"
                id="GPIOE@GPIOE-PSOR@PTSO4"
                offset="[4]"/>
         <field description="Port Set Output" format="enum" enum="d1e134193"
                id="GPIOE@GPIOE-PSOR@PTSO5"
                offset="[5]"/>
         <field description="Port Set Output" format="enum" enum="d1e134239"
                id="GPIOE@GPIOE-PSOR@PTSO6"
                offset="[6]"/>
         <field description="Port Set Output" format="enum" enum="d1e134285"
                id="GPIOE@GPIOE-PSOR@PTSO7"
                offset="[7]"/>
         <field description="Port Set Output" format="enum" enum="d1e134331"
                id="GPIOE@GPIOE-PSOR@PTSO8"
                offset="[8]"/>
         <field description="Port Set Output" format="enum" enum="d1e134377"
                id="GPIOE@GPIOE-PSOR@PTSO9"
                offset="[9]"/>
         <field description="Port Set Output" format="enum" enum="d1e134423"
                id="GPIOE@GPIOE-PSOR@PTSO10"
                offset="[10]"/>
         <field description="Port Set Output" format="enum" enum="d1e134470"
                id="GPIOE@GPIOE-PSOR@PTSO11"
                offset="[11]"/>
         <field description="Port Set Output" format="enum" enum="d1e134516"
                id="GPIOE@GPIOE-PSOR@PTSO12"
                offset="[12]"/>
         <field description="Port Set Output" format="enum" enum="d1e134562"
                id="GPIOE@GPIOE-PSOR@PTSO13"
                offset="[13]"/>
         <field description="Port Set Output" format="enum" enum="d1e134608"
                id="GPIOE@GPIOE-PSOR@PTSO14"
                offset="[14]"/>
         <field description="Port Set Output" format="enum" enum="d1e134654"
                id="GPIOE@GPIOE-PSOR@PTSO15"
                offset="[15]"/>
         <field description="Port Set Output" format="enum" enum="d1e134700"
                id="GPIOE@GPIOE-PSOR@PTSO16"
                offset="[16]"/>
         <field description="Port Set Output" format="enum" enum="d1e134747"
                id="GPIOE@GPIOE-PSOR@PTSO17"
                offset="[17]"/>
         <field description="Port Set Output" format="enum" enum="d1e134793"
                id="GPIOE@GPIOE-PSOR@PTSO18"
                offset="[18]"/>
         <field description="Port Set Output" format="enum" enum="d1e134839"
                id="GPIOE@GPIOE-PSOR@PTSO19"
                offset="[19]"/>
         <field description="Port Set Output" format="enum" enum="d1e134885"
                id="GPIOE@GPIOE-PSOR@PTSO20"
                offset="[20]"/>
         <field description="Port Set Output" format="enum" enum="d1e134931"
                id="GPIOE@GPIOE-PSOR@PTSO21"
                offset="[21]"/>
         <field description="Port Set Output" format="enum" enum="d1e134977"
                id="GPIOE@GPIOE-PSOR@PTSO22"
                offset="[22]"/>
         <field description="Port Set Output" format="enum" enum="d1e135024"
                id="GPIOE@GPIOE-PSOR@PTSO23"
                offset="[23]"/>
         <field description="Port Set Output" format="enum" enum="d1e135070"
                id="GPIOE@GPIOE-PSOR@PTSO24"
                offset="[24]"/>
         <field description="Port Set Output" format="enum" enum="d1e135116"
                id="GPIOE@GPIOE-PSOR@PTSO25"
                offset="[25]"/>
         <field description="Port Set Output" format="enum" enum="d1e135162"
                id="GPIOE@GPIOE-PSOR@PTSO26"
                offset="[26]"/>
         <field description="Port Set Output" format="enum" enum="d1e135208"
                id="GPIOE@GPIOE-PSOR@PTSO27"
                offset="[27]"/>
         <field description="Port Set Output" format="enum" enum="d1e135254"
                id="GPIOE@GPIOE-PSOR@PTSO28"
                offset="[28]"/>
         <field description="Port Set Output" format="enum" enum="d1e135301"
                id="GPIOE@GPIOE-PSOR@PTSO29"
                offset="[29]"/>
         <field description="Port Set Output" format="enum" enum="d1e135347"
                id="GPIOE@GPIOE-PSOR@PTSO30"
                offset="[30]"/>
         <field description="Port Set Output" format="enum" enum="d1e135393"
                id="GPIOE@GPIOE-PSOR@PTSO31"
                offset="[31]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOE@GPIOE-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e135467"
                id="GPIOE@GPIOE-PCOR@PTCO0"
                offset="[0]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135513"
                id="GPIOE@GPIOE-PCOR@PTCO1"
                offset="[1]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135559"
                id="GPIOE@GPIOE-PCOR@PTCO2"
                offset="[2]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135605"
                id="GPIOE@GPIOE-PCOR@PTCO3"
                offset="[3]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135651"
                id="GPIOE@GPIOE-PCOR@PTCO4"
                offset="[4]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135698"
                id="GPIOE@GPIOE-PCOR@PTCO5"
                offset="[5]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135744"
                id="GPIOE@GPIOE-PCOR@PTCO6"
                offset="[6]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135790"
                id="GPIOE@GPIOE-PCOR@PTCO7"
                offset="[7]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135836"
                id="GPIOE@GPIOE-PCOR@PTCO8"
                offset="[8]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135882"
                id="GPIOE@GPIOE-PCOR@PTCO9"
                offset="[9]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135928"
                id="GPIOE@GPIOE-PCOR@PTCO10"
                offset="[10]"/>
         <field description="Port Clear Output" format="enum" enum="d1e135975"
                id="GPIOE@GPIOE-PCOR@PTCO11"
                offset="[11]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136021"
                id="GPIOE@GPIOE-PCOR@PTCO12"
                offset="[12]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136067"
                id="GPIOE@GPIOE-PCOR@PTCO13"
                offset="[13]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136113"
                id="GPIOE@GPIOE-PCOR@PTCO14"
                offset="[14]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136159"
                id="GPIOE@GPIOE-PCOR@PTCO15"
                offset="[15]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136205"
                id="GPIOE@GPIOE-PCOR@PTCO16"
                offset="[16]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136252"
                id="GPIOE@GPIOE-PCOR@PTCO17"
                offset="[17]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136298"
                id="GPIOE@GPIOE-PCOR@PTCO18"
                offset="[18]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136344"
                id="GPIOE@GPIOE-PCOR@PTCO19"
                offset="[19]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136390"
                id="GPIOE@GPIOE-PCOR@PTCO20"
                offset="[20]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136436"
                id="GPIOE@GPIOE-PCOR@PTCO21"
                offset="[21]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136482"
                id="GPIOE@GPIOE-PCOR@PTCO22"
                offset="[22]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136529"
                id="GPIOE@GPIOE-PCOR@PTCO23"
                offset="[23]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136575"
                id="GPIOE@GPIOE-PCOR@PTCO24"
                offset="[24]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136621"
                id="GPIOE@GPIOE-PCOR@PTCO25"
                offset="[25]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136667"
                id="GPIOE@GPIOE-PCOR@PTCO26"
                offset="[26]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136713"
                id="GPIOE@GPIOE-PCOR@PTCO27"
                offset="[27]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136759"
                id="GPIOE@GPIOE-PCOR@PTCO28"
                offset="[28]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136806"
                id="GPIOE@GPIOE-PCOR@PTCO29"
                offset="[29]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136852"
                id="GPIOE@GPIOE-PCOR@PTCO30"
                offset="[30]"/>
         <field description="Port Clear Output" format="enum" enum="d1e136898"
                id="GPIOE@GPIOE-PCOR@PTCO31"
                offset="[31]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOE@GPIOE-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e136972"
                id="GPIOE@GPIOE-PTOR@PTTO0"
                offset="[0]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137018"
                id="GPIOE@GPIOE-PTOR@PTTO1"
                offset="[1]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137064"
                id="GPIOE@GPIOE-PTOR@PTTO2"
                offset="[2]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137110"
                id="GPIOE@GPIOE-PTOR@PTTO3"
                offset="[3]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137156"
                id="GPIOE@GPIOE-PTOR@PTTO4"
                offset="[4]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137203"
                id="GPIOE@GPIOE-PTOR@PTTO5"
                offset="[5]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137249"
                id="GPIOE@GPIOE-PTOR@PTTO6"
                offset="[6]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137295"
                id="GPIOE@GPIOE-PTOR@PTTO7"
                offset="[7]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137341"
                id="GPIOE@GPIOE-PTOR@PTTO8"
                offset="[8]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137387"
                id="GPIOE@GPIOE-PTOR@PTTO9"
                offset="[9]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137433"
                id="GPIOE@GPIOE-PTOR@PTTO10"
                offset="[10]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137480"
                id="GPIOE@GPIOE-PTOR@PTTO11"
                offset="[11]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137526"
                id="GPIOE@GPIOE-PTOR@PTTO12"
                offset="[12]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137572"
                id="GPIOE@GPIOE-PTOR@PTTO13"
                offset="[13]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137618"
                id="GPIOE@GPIOE-PTOR@PTTO14"
                offset="[14]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137664"
                id="GPIOE@GPIOE-PTOR@PTTO15"
                offset="[15]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137710"
                id="GPIOE@GPIOE-PTOR@PTTO16"
                offset="[16]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137757"
                id="GPIOE@GPIOE-PTOR@PTTO17"
                offset="[17]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137803"
                id="GPIOE@GPIOE-PTOR@PTTO18"
                offset="[18]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137849"
                id="GPIOE@GPIOE-PTOR@PTTO19"
                offset="[19]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137895"
                id="GPIOE@GPIOE-PTOR@PTTO20"
                offset="[20]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137941"
                id="GPIOE@GPIOE-PTOR@PTTO21"
                offset="[21]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e137987"
                id="GPIOE@GPIOE-PTOR@PTTO22"
                offset="[22]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138034"
                id="GPIOE@GPIOE-PTOR@PTTO23"
                offset="[23]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138080"
                id="GPIOE@GPIOE-PTOR@PTTO24"
                offset="[24]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138126"
                id="GPIOE@GPIOE-PTOR@PTTO25"
                offset="[25]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138172"
                id="GPIOE@GPIOE-PTOR@PTTO26"
                offset="[26]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138218"
                id="GPIOE@GPIOE-PTOR@PTTO27"
                offset="[27]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138264"
                id="GPIOE@GPIOE-PTOR@PTTO28"
                offset="[28]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138311"
                id="GPIOE@GPIOE-PTOR@PTTO29"
                offset="[29]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138357"
                id="GPIOE@GPIOE-PTOR@PTTO30"
                offset="[30]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e138403"
                id="GPIOE@GPIOE-PTOR@PTTO31"
                offset="[31]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOE@GPIOE-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e138477"
                id="GPIOE@GPIOE-PDIR@PDI0"
                offset="[0]"/>
         <field description="Port Data Input" format="enum" enum="d1e138523"
                id="GPIOE@GPIOE-PDIR@PDI1"
                offset="[1]"/>
         <field description="Port Data Input" format="enum" enum="d1e138569"
                id="GPIOE@GPIOE-PDIR@PDI2"
                offset="[2]"/>
         <field description="Port Data Input" format="enum" enum="d1e138615"
                id="GPIOE@GPIOE-PDIR@PDI3"
                offset="[3]"/>
         <field description="Port Data Input" format="enum" enum="d1e138661"
                id="GPIOE@GPIOE-PDIR@PDI4"
                offset="[4]"/>
         <field description="Port Data Input" format="enum" enum="d1e138708"
                id="GPIOE@GPIOE-PDIR@PDI5"
                offset="[5]"/>
         <field description="Port Data Input" format="enum" enum="d1e138754"
                id="GPIOE@GPIOE-PDIR@PDI6"
                offset="[6]"/>
         <field description="Port Data Input" format="enum" enum="d1e138800"
                id="GPIOE@GPIOE-PDIR@PDI7"
                offset="[7]"/>
         <field description="Port Data Input" format="enum" enum="d1e138846"
                id="GPIOE@GPIOE-PDIR@PDI8"
                offset="[8]"/>
         <field description="Port Data Input" format="enum" enum="d1e138892"
                id="GPIOE@GPIOE-PDIR@PDI9"
                offset="[9]"/>
         <field description="Port Data Input" format="enum" enum="d1e138938"
                id="GPIOE@GPIOE-PDIR@PDI10"
                offset="[10]"/>
         <field description="Port Data Input" format="enum" enum="d1e138985"
                id="GPIOE@GPIOE-PDIR@PDI11"
                offset="[11]"/>
         <field description="Port Data Input" format="enum" enum="d1e139031"
                id="GPIOE@GPIOE-PDIR@PDI12"
                offset="[12]"/>
         <field description="Port Data Input" format="enum" enum="d1e139077"
                id="GPIOE@GPIOE-PDIR@PDI13"
                offset="[13]"/>
         <field description="Port Data Input" format="enum" enum="d1e139123"
                id="GPIOE@GPIOE-PDIR@PDI14"
                offset="[14]"/>
         <field description="Port Data Input" format="enum" enum="d1e139169"
                id="GPIOE@GPIOE-PDIR@PDI15"
                offset="[15]"/>
         <field description="Port Data Input" format="enum" enum="d1e139215"
                id="GPIOE@GPIOE-PDIR@PDI16"
                offset="[16]"/>
         <field description="Port Data Input" format="enum" enum="d1e139262"
                id="GPIOE@GPIOE-PDIR@PDI17"
                offset="[17]"/>
         <field description="Port Data Input" format="enum" enum="d1e139308"
                id="GPIOE@GPIOE-PDIR@PDI18"
                offset="[18]"/>
         <field description="Port Data Input" format="enum" enum="d1e139354"
                id="GPIOE@GPIOE-PDIR@PDI19"
                offset="[19]"/>
         <field description="Port Data Input" format="enum" enum="d1e139400"
                id="GPIOE@GPIOE-PDIR@PDI20"
                offset="[20]"/>
         <field description="Port Data Input" format="enum" enum="d1e139446"
                id="GPIOE@GPIOE-PDIR@PDI21"
                offset="[21]"/>
         <field description="Port Data Input" format="enum" enum="d1e139492"
                id="GPIOE@GPIOE-PDIR@PDI22"
                offset="[22]"/>
         <field description="Port Data Input" format="enum" enum="d1e139539"
                id="GPIOE@GPIOE-PDIR@PDI23"
                offset="[23]"/>
         <field description="Port Data Input" format="enum" enum="d1e139585"
                id="GPIOE@GPIOE-PDIR@PDI24"
                offset="[24]"/>
         <field description="Port Data Input" format="enum" enum="d1e139631"
                id="GPIOE@GPIOE-PDIR@PDI25"
                offset="[25]"/>
         <field description="Port Data Input" format="enum" enum="d1e139677"
                id="GPIOE@GPIOE-PDIR@PDI26"
                offset="[26]"/>
         <field description="Port Data Input" format="enum" enum="d1e139723"
                id="GPIOE@GPIOE-PDIR@PDI27"
                offset="[27]"/>
         <field description="Port Data Input" format="enum" enum="d1e139769"
                id="GPIOE@GPIOE-PDIR@PDI28"
                offset="[28]"/>
         <field description="Port Data Input" format="enum" enum="d1e139816"
                id="GPIOE@GPIOE-PDIR@PDI29"
                offset="[29]"/>
         <field description="Port Data Input" format="enum" enum="d1e139862"
                id="GPIOE@GPIOE-PDIR@PDI30"
                offset="[30]"/>
         <field description="Port Data Input" format="enum" enum="d1e139908"
                id="GPIOE@GPIOE-PDIR@PDI31"
                offset="[31]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOE@GPIOE-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e139983"
                id="GPIOE@GPIOE-PDDR@PDD0"
                offset="[0]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140029"
                id="GPIOE@GPIOE-PDDR@PDD1"
                offset="[1]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140075"
                id="GPIOE@GPIOE-PDDR@PDD2"
                offset="[2]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140121"
                id="GPIOE@GPIOE-PDDR@PDD3"
                offset="[3]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140167"
                id="GPIOE@GPIOE-PDDR@PDD4"
                offset="[4]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140214"
                id="GPIOE@GPIOE-PDDR@PDD5"
                offset="[5]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140260"
                id="GPIOE@GPIOE-PDDR@PDD6"
                offset="[6]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140306"
                id="GPIOE@GPIOE-PDDR@PDD7"
                offset="[7]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140352"
                id="GPIOE@GPIOE-PDDR@PDD8"
                offset="[8]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140398"
                id="GPIOE@GPIOE-PDDR@PDD9"
                offset="[9]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140444"
                id="GPIOE@GPIOE-PDDR@PDD10"
                offset="[10]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140491"
                id="GPIOE@GPIOE-PDDR@PDD11"
                offset="[11]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140537"
                id="GPIOE@GPIOE-PDDR@PDD12"
                offset="[12]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140583"
                id="GPIOE@GPIOE-PDDR@PDD13"
                offset="[13]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140629"
                id="GPIOE@GPIOE-PDDR@PDD14"
                offset="[14]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140675"
                id="GPIOE@GPIOE-PDDR@PDD15"
                offset="[15]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140721"
                id="GPIOE@GPIOE-PDDR@PDD16"
                offset="[16]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140768"
                id="GPIOE@GPIOE-PDDR@PDD17"
                offset="[17]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140814"
                id="GPIOE@GPIOE-PDDR@PDD18"
                offset="[18]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140860"
                id="GPIOE@GPIOE-PDDR@PDD19"
                offset="[19]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140906"
                id="GPIOE@GPIOE-PDDR@PDD20"
                offset="[20]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140952"
                id="GPIOE@GPIOE-PDDR@PDD21"
                offset="[21]"/>
         <field description="Port Data Direction" format="enum" enum="d1e140998"
                id="GPIOE@GPIOE-PDDR@PDD22"
                offset="[22]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141045"
                id="GPIOE@GPIOE-PDDR@PDD23"
                offset="[23]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141091"
                id="GPIOE@GPIOE-PDDR@PDD24"
                offset="[24]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141137"
                id="GPIOE@GPIOE-PDDR@PDD25"
                offset="[25]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141183"
                id="GPIOE@GPIOE-PDDR@PDD26"
                offset="[26]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141229"
                id="GPIOE@GPIOE-PDDR@PDD27"
                offset="[27]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141275"
                id="GPIOE@GPIOE-PDDR@PDD28"
                offset="[28]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141322"
                id="GPIOE@GPIOE-PDDR@PDD29"
                offset="[29]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141368"
                id="GPIOE@GPIOE-PDDR@PDD30"
                offset="[30]"/>
         <field description="Port Data Direction" format="enum" enum="d1e141414"
                id="GPIOE@GPIOE-PDDR@PDD31"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System Control Block" id="SystemControl"
               size="0xf40">
      <register description="Auxiliary Control Register," format="hex0x"
                id="SystemControl@SCB-ACTLR"
                offset="0x8"
                size="4">
         <field description="Disables interruption of multi-cycle instructions." format="hex0x"
                id="SystemControl@SCB-ACTLR@DISMCYCINT"
                offset="[0]"/>
         <field description="Disables write buffer use during default memory map accesses."
                format="hex0x"
                id="SystemControl@SCB-ACTLR@DISDEFWBUF"
                offset="[1]"/>
         <field description="Disables folding of IT instructions." format="hex0x"
                id="SystemControl@SCB-ACTLR@DISFOLD"
                offset="[2]"/>
      </register>
      <register description="CPUID Base Register" format="hex0x" id="SystemControl@SCB-CPUID"
                offset="0xd00"
                readOnly="true"
                size="4">
         <field description="Indicates patch release: 0x0 = Patch 0" format="hex0x"
                id="SystemControl@SCB-CPUID@REVISION"
                offset="[3:0]"/>
         <field description="Indicates part number" format="hex0x"
                id="SystemControl@SCB-CPUID@PARTNO"
                offset="[15:4]"/>
         <field description="Indicates processor revision: 0x2 = Revision 2" format="hex0x"
                id="SystemControl@SCB-CPUID@VARIANT"
                offset="[23:20]"/>
         <field description="Implementer code" format="hex0x"
                id="SystemControl@SCB-CPUID@IMPLEMENTER"
                offset="[31:24]"/>
      </register>
      <register description="Interrupt Control and State Register" format="hex0x"
                id="SystemControl@SCB-ICSR"
                offset="0xd04"
                size="4">
         <field description="Active exception number" format="hex0x"
                id="SystemControl@SCB-ICSR@VECTACTIVE"
                offset="[8:0]"/>
         <field description="no description available" format="enum" enum="d1e141722"
                id="SystemControl@SCB-ICSR@RETTOBASE"
                offset="[11]"/>
         <field description="Exception number of the highest priority pending enabled exception"
                format="hex0x"
                id="SystemControl@SCB-ICSR@VECTPENDING"
                offset="[17:12]"/>
         <field description="no description available" format="hex0x"
                id="SystemControl@SCB-ICSR@ISRPENDING"
                offset="[22]"/>
         <field description="no description available" format="enum" enum="d1e141804"
                id="SystemControl@SCB-ICSR@ISRPREEMPT"
                offset="[23]"/>
         <field description="no description available" format="enum" enum="d1e141851"
                id="SystemControl@SCB-ICSR@PENDSTCLR"
                offset="[25]"/>
         <field description="no description available" format="enum" enum="d1e141897"
                id="SystemControl@SCB-ICSR@PENDSTSET"
                offset="[26]"/>
         <field description="no description available" format="enum" enum="d1e141943"
                id="SystemControl@SCB-ICSR@PENDSVCLR"
                offset="[27]"/>
         <field description="no description available" format="enum" enum="d1e141989"
                id="SystemControl@SCB-ICSR@PENDSVSET"
                offset="[28]"/>
         <field description="no description available" format="enum" enum="d1e142035"
                id="SystemControl@SCB-ICSR@NMIPENDSET"
                offset="[31]"/>
      </register>
      <register description="Vector Table Offset Register" format="hex0x"
                id="SystemControl@SCB-VTOR"
                offset="0xd08"
                size="4">
         <field description="Vector table base offset" format="hex0x"
                id="SystemControl@SCB-VTOR@TBLOFF"
                offset="[31:7]"/>
      </register>
      <register description="Application Interrupt and Reset Control Register" format="hex0x"
                id="SystemControl@SCB-AIRCR"
                offset="0xd0c"
                size="4">
         <field description="no description available" format="hex0x"
                id="SystemControl@SCB-AIRCR@VECTRESET"
                offset="[0]"/>
         <field description="no description available" format="hex0x"
                id="SystemControl@SCB-AIRCR@VECTCLRACTIVE"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e142191"
                id="SystemControl@SCB-AIRCR@SYSRESETREQ"
                offset="[2]"/>
         <field description="Interrupt priority grouping field. This field determines the split of group priority from subpriority."
                format="hex0x"
                id="SystemControl@SCB-AIRCR@PRIGROUP"
                offset="[10:8]"/>
         <field description="no description available" format="enum" enum="d1e142255"
                id="SystemControl@SCB-AIRCR@ENDIANNESS"
                offset="[15]"/>
         <field description="Register key" format="hex0x" id="SystemControl@SCB-AIRCR@VECTKEY"
                offset="[31:16]"/>
      </register>
      <register description="System Control Register" format="hex0x" id="SystemControl@SCB-SCR"
                offset="0xd10"
                size="4">
         <field description="no description available" format="enum" enum="d1e142349"
                id="SystemControl@SCB-SCR@SLEEPONEXIT"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e142395"
                id="SystemControl@SCB-SCR@SLEEPDEEP"
                offset="[2]"/>
         <field description="no description available" format="enum" enum="d1e142441"
                id="SystemControl@SCB-SCR@SEVONPEND"
                offset="[4]"/>
      </register>
      <register description="Configuration and Control Register" format="hex0x"
                id="SystemControl@SCB-CCR"
                offset="0xd14"
                size="4">
         <field description="no description available" format="enum" enum="d1e142515"
                id="SystemControl@SCB-CCR@NONBASETHRDENA"
                offset="[0]"/>
         <field description="Enables unprivileged software access to the STIR" format="enum"
                enum="d1e142561"
                id="SystemControl@SCB-CCR@USERSETMPEND"
                offset="[1]"/>
         <field description="Enables unaligned access traps" format="enum" enum="d1e142607"
                id="SystemControl@SCB-CCR@UNALIGN-TRP"
                offset="[3]"/>
         <field description="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"
                format="enum"
                enum="d1e142653"
                id="SystemControl@SCB-CCR@DIV-0-TRP"
                offset="[4]"/>
         <field description="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."
                format="enum"
                enum="d1e142699"
                id="SystemControl@SCB-CCR@BFHFNMIGN"
                offset="[8]"/>
         <field description="Indicates stack alignment on exception entry" format="enum"
                enum="d1e142746"
                id="SystemControl@SCB-CCR@STKALIGN"
                offset="[9]"/>
      </register>
      <register description="System Handler Priority Register 1" format="hex0x"
                id="SystemControl@SCB-SHPR1"
                offset="0xd18"
                size="4">
         <field description="Priority of system handler 4, MemManage" format="hex0x"
                id="SystemControl@SCB-SHPR1@PRI-4"
                offset="[7:0]"/>
         <field description="Priority of system handler 5, BusFault" format="hex0x"
                id="SystemControl@SCB-SHPR1@PRI-5"
                offset="[15:8]"/>
         <field description="Priority of system handler 6, UsageFault" format="hex0x"
                id="SystemControl@SCB-SHPR1@PRI-6"
                offset="[23:16]"/>
      </register>
      <register description="System Handler Priority Register 2" format="hex0x"
                id="SystemControl@SCB-SHPR2"
                offset="0xd1c"
                size="4">
         <field description="Priority of system handler 11, SVCall" format="hex0x"
                id="SystemControl@SCB-SHPR2@PRI-11"
                offset="[31:24]"/>
      </register>
      <register description="System Handler Priority Register 3" format="hex0x"
                id="SystemControl@SCB-SHPR3"
                offset="0xd20"
                size="4">
         <field description="Priority of system handler 14, PendSV" format="hex0x"
                id="SystemControl@SCB-SHPR3@PRI-14"
                offset="[23:16]"/>
         <field description="Priority of system handler 15, SysTick exception" format="hex0x"
                id="SystemControl@SCB-SHPR3@PRI-15"
                offset="[31:24]"/>
      </register>
      <register description="System Handler Control and State Register" format="hex0x"
                id="SystemControl@SCB-SHCSR"
                offset="0xd24"
                size="4">
         <field description="no description available" format="enum" enum="d1e143012"
                id="SystemControl@SCB-SHCSR@MEMFAULTACT"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e143058"
                id="SystemControl@SCB-SHCSR@BUSFAULTACT"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e143104"
                id="SystemControl@SCB-SHCSR@USGFAULTACT"
                offset="[3]"/>
         <field description="no description available" format="enum" enum="d1e143150"
                id="SystemControl@SCB-SHCSR@SVCALLACT"
                offset="[7]"/>
         <field description="no description available" format="enum" enum="d1e143196"
                id="SystemControl@SCB-SHCSR@MONITORACT"
                offset="[8]"/>
         <field description="no description available" format="enum" enum="d1e143243"
                id="SystemControl@SCB-SHCSR@PENDSVACT"
                offset="[10]"/>
         <field description="no description available" format="enum" enum="d1e143289"
                id="SystemControl@SCB-SHCSR@SYSTICKACT"
                offset="[11]"/>
         <field description="no description available" format="enum" enum="d1e143335"
                id="SystemControl@SCB-SHCSR@USGFAULTPENDED"
                offset="[12]"/>
         <field description="no description available" format="enum" enum="d1e143381"
                id="SystemControl@SCB-SHCSR@MEMFAULTPENDED"
                offset="[13]"/>
         <field description="no description available" format="enum" enum="d1e143427"
                id="SystemControl@SCB-SHCSR@BUSFAULTPENDED"
                offset="[14]"/>
         <field description="no description available" format="enum" enum="d1e143473"
                id="SystemControl@SCB-SHCSR@SVCALLPENDED"
                offset="[15]"/>
         <field description="no description available" format="enum" enum="d1e143520"
                id="SystemControl@SCB-SHCSR@MEMFAULTENA"
                offset="[16]"/>
         <field description="no description available" format="enum" enum="d1e143566"
                id="SystemControl@SCB-SHCSR@BUSFAULTENA"
                offset="[17]"/>
         <field description="no description available" format="enum" enum="d1e143612"
                id="SystemControl@SCB-SHCSR@USGFAULTENA"
                offset="[18]"/>
      </register>
      <register description="Configurable Fault Status Registers" format="hex0x"
                id="SystemControl@SCB-CFSR"
                offset="0xd28"
                size="4">
         <field description="no description available" format="enum" enum="d1e143687"
                id="SystemControl@SCB-CFSR@IACCVIOL"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e143733"
                id="SystemControl@SCB-CFSR@DACCVIOL"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e143779"
                id="SystemControl@SCB-CFSR@MUNSTKERR"
                offset="[3]"/>
         <field description="no description available" format="enum" enum="d1e143825"
                id="SystemControl@SCB-CFSR@MSTKERR"
                offset="[4]"/>
         <field description="no description available" format="enum" enum="d1e143871"
                id="SystemControl@SCB-CFSR@MLSPERR"
                offset="[5]"/>
         <field description="no description available" format="enum" enum="d1e143918"
                id="SystemControl@SCB-CFSR@MMARVALID"
                offset="[7]"/>
         <field description="no description available" format="enum" enum="d1e143964"
                id="SystemControl@SCB-CFSR@IBUSERR"
                offset="[8]"/>
         <field description="no description available" format="enum" enum="d1e144010"
                id="SystemControl@SCB-CFSR@PRECISERR"
                offset="[9]"/>
         <field description="no description available" format="enum" enum="d1e144056"
                id="SystemControl@SCB-CFSR@IMPRECISERR"
                offset="[10]"/>
         <field description="no description available" format="enum" enum="d1e144102"
                id="SystemControl@SCB-CFSR@UNSTKERR"
                offset="[11]"/>
         <field description="no description available" format="enum" enum="d1e144148"
                id="SystemControl@SCB-CFSR@STKERR"
                offset="[12]"/>
         <field description="no description available" format="enum" enum="d1e144195"
                id="SystemControl@SCB-CFSR@LSPERR"
                offset="[13]"/>
         <field description="no description available" format="enum" enum="d1e144241"
                id="SystemControl@SCB-CFSR@BFARVALID"
                offset="[15]"/>
         <field description="no description available" format="enum" enum="d1e144287"
                id="SystemControl@SCB-CFSR@UNDEFINSTR"
                offset="[16]"/>
         <field description="no description available" format="enum" enum="d1e144333"
                id="SystemControl@SCB-CFSR@INVSTATE"
                offset="[17]"/>
         <field description="no description available" format="enum" enum="d1e144379"
                id="SystemControl@SCB-CFSR@INVPC"
                offset="[18]"/>
         <field description="no description available" format="enum" enum="d1e144425"
                id="SystemControl@SCB-CFSR@NOCP"
                offset="[19]"/>
         <field description="no description available" format="enum" enum="d1e144472"
                id="SystemControl@SCB-CFSR@UNALIGNED"
                offset="[24]"/>
         <field description="no description available" format="enum" enum="d1e144518"
                id="SystemControl@SCB-CFSR@DIVBYZERO"
                offset="[25]"/>
      </register>
      <register description="HardFault Status register" format="hex0x"
                id="SystemControl@SCB-HFSR"
                offset="0xd2c"
                size="4">
         <field description="no description available" format="enum" enum="d1e144592"
                id="SystemControl@SCB-HFSR@VECTTBL"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e144638"
                id="SystemControl@SCB-HFSR@FORCED"
                offset="[30]"/>
         <field description="no description available" format="hex0x"
                id="SystemControl@SCB-HFSR@DEBUGEVT"
                offset="[31]"/>
      </register>
      <register description="Debug Fault Status Register" format="hex0x"
                id="SystemControl@SCB-DFSR"
                offset="0xd30"
                size="4">
         <field description="no description available" format="enum" enum="d1e144730"
                id="SystemControl@SCB-DFSR@HALTED"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e144776"
                id="SystemControl@SCB-DFSR@BKPT"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e144822"
                id="SystemControl@SCB-DFSR@DWTTRAP"
                offset="[2]"/>
         <field description="no description available" format="enum" enum="d1e144868"
                id="SystemControl@SCB-DFSR@VCATCH"
                offset="[3]"/>
         <field description="no description available" format="enum" enum="d1e144914"
                id="SystemControl@SCB-DFSR@EXTERNAL"
                offset="[4]"/>
      </register>
      <register description="MemManage Address Register" format="hex0x"
                id="SystemControl@SCB-MMFAR"
                offset="0xd34"
                size="4">
         <field description="Address of MemManage fault location" format="hex0x"
                id="SystemControl@SCB-MMFAR@ADDRESS"
                offset="[31:0]"/>
      </register>
      <register description="BusFault Address Register" format="hex0x"
                id="SystemControl@SCB-BFAR"
                offset="0xd38"
                size="4">
         <field description="Address of the BusFault location" format="hex0x"
                id="SystemControl@SCB-BFAR@ADDRESS"
                offset="[31:0]"/>
      </register>
      <register description="Auxiliary Fault Status Register" format="hex0x"
                id="SystemControl@SCB-AFSR"
                offset="0xd3c"
                size="4">
         <field description="Latched version of the AUXFAULT inputs" format="hex0x"
                id="SystemControl@SCB-AFSR@AUXFAULT"
                offset="[31:0]"/>
      </register>
      <register description="Coprocessor Access Control Register" format="hex0x"
                id="SystemControl@SCB-CPACR"
                offset="0xd88"
                size="4">
         <field description="Access privileges for coprocessor 10." format="enum"
                enum="d1e145127"
                id="SystemControl@SCB-CPACR@CP10"
                offset="[21:20]"/>
         <field description="Access privileges for coprocessor 11." format="enum"
                enum="d1e145185"
                id="SystemControl@SCB-CPACR@CP11"
                offset="[23:22]"/>
      </register>
      <register description="Floating-point Context Control Register" format="hex0x"
                id="SystemControl@SCB-FPCCR"
                offset="0xf34"
                size="4">
         <field description="Lazy state preservation." format="enum" enum="d1e145271"
                id="SystemControl@SCB-FPCCR@LSPACT"
                offset="[0]"/>
         <field description="Privilege level when the floating-point stack frame was allocated."
                format="enum"
                enum="d1e145317"
                id="SystemControl@SCB-FPCCR@USER"
                offset="[1]"/>
         <field description="Mode when the floating-point stack frame was allocated."
                format="enum"
                enum="d1e145363"
                id="SystemControl@SCB-FPCCR@THREAD"
                offset="[3]"/>
         <field description="Permission to set the HardFault handler to the pending state when the floating-point stack frame was allocated."
                format="enum"
                enum="d1e145409"
                id="SystemControl@SCB-FPCCR@HFRDY"
                offset="[4]"/>
         <field description="Permission to set the MemManage handler to the pending state when the floating-point stack frame was allocated."
                format="enum"
                enum="d1e145455"
                id="SystemControl@SCB-FPCCR@MMRDY"
                offset="[5]"/>
         <field description="Permission to set the BusFault handler to the pending state when the floating-point stack frame was allocated."
                format="enum"
                enum="d1e145502"
                id="SystemControl@SCB-FPCCR@BFRDY"
                offset="[6]"/>
         <field description="Permission to set the MON_PEND when the floating-point stack frame was allocated."
                format="enum"
                enum="d1e145548"
                id="SystemControl@SCB-FPCCR@MONRDY"
                offset="[8]"/>
         <field description="Lazy state preservation for floating-point context." format="enum"
                enum="d1e145594"
                id="SystemControl@SCB-FPCCR@LSPEN"
                offset="[30]"/>
         <field description="Enables CONTROL2 setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit."
                format="enum"
                enum="d1e145640"
                id="SystemControl@SCB-FPCCR@ASPEN"
                offset="[31]"/>
      </register>
      <register description="Floating-point Context Address Register" format="hex0x"
                id="SystemControl@SCB-FPCAR"
                offset="0xf38"
                size="4">
         <field description="The location of the unpopulated floating-point register space allocated on an exception stack frame."
                format="hex0x"
                id="SystemControl@SCB-FPCAR@ADDRESS"
                offset="[31:3]"/>
      </register>
      <register description="Floating-point Default Status Control Register" format="hex0x"
                id="SystemControl@SCB-FPDSCR"
                offset="0xf3c"
                size="4">
         <field description="Default value for FPSCR.RMode (Rounding Mode control field)."
                format="enum"
                enum="d1e145760"
                id="SystemControl@SCB-FPDSCR@RMode"
                offset="[23:22]"/>
         <field description="Default value for FPSCR.FZ (Flush-to-zero mode control bit)."
                format="enum"
                enum="d1e145830"
                id="SystemControl@SCB-FPDSCR@FZ"
                offset="[24]"/>
         <field description="Default value for FPSCR.DN (Default NaN mode control bit)."
                format="enum"
                enum="d1e145876"
                id="SystemControl@SCB-FPDSCR@DN"
                offset="[25]"/>
         <field description="Default value for FPSCR.AHP (Alternative half-precision control bit)."
                format="enum"
                enum="d1e145922"
                id="SystemControl@SCB-FPDSCR@AHP"
                offset="[26]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System timer" id="SysTick" size="0x10">
      <register description="SysTick Control and Status Register" format="hex0x"
                id="SysTick@SYST-CSR"
                offset="0x0"
                size="4">
         <field description="no description available" format="enum" enum="d1e146030"
                id="SysTick@SYST-CSR@ENABLE"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e146076"
                id="SysTick@SYST-CSR@TICKINT"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e146122"
                id="SysTick@SYST-CSR@CLKSOURCE"
                offset="[2]"/>
         <field description="no description available" format="hex0x"
                id="SysTick@SYST-CSR@COUNTFLAG"
                offset="[16]"/>
      </register>
      <register description="SysTick Reload Value Register" format="hex0x"
                id="SysTick@SYST-RVR"
                offset="0x4"
                size="4">
         <field description="Value to load into the SysTick Current Value Register when the counter reaches 0"
                format="hex0x"
                id="SysTick@SYST-RVR@RELOAD"
                offset="[23:0]"/>
      </register>
      <register description="SysTick Current Value Register" format="hex0x"
                id="SysTick@SYST-CVR"
                offset="0x8"
                size="4">
         <field description="Current value at the time the register is accessed" format="hex0x"
                id="SysTick@SYST-CVR@CURRENT"
                offset="[23:0]"/>
      </register>
      <register description="SysTick Calibration Value Register" format="hex0x"
                id="SysTick@SYST-CALIB"
                offset="0xc"
                readOnly="true"
                size="4">
         <field description="Reload value to use for 10ms timing" format="hex0x"
                id="SysTick@SYST-CALIB@TENMS"
                offset="[23:0]"/>
         <field description="no description available" format="enum" enum="d1e146324"
                id="SysTick@SYST-CALIB@SKEW"
                offset="[30]"/>
         <field description="no description available" format="enum" enum="d1e146370"
                id="SysTick@SYST-CALIB@NOREF"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Nested Vectored Interrupt Controller" id="NVIC"
               size="0xe04">
      <register description="Interrupt Set Enable Register n" format="hex0x"
                id="NVIC@NVICISER0"
                offset="0x0"
                size="4">
         <field description="Interrupt set enable bits" format="hex0x"
                id="NVIC@NVICISER0@SETENA"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Set Enable Register n" format="hex0x"
                id="NVIC@NVICISER1"
                offset="0x4"
                size="4">
         <field description="Interrupt set enable bits" format="hex0x"
                id="NVIC@NVICISER1@SETENA"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Set Enable Register n" format="hex0x"
                id="NVIC@NVICISER2"
                offset="0x8"
                size="4">
         <field description="Interrupt set enable bits" format="hex0x"
                id="NVIC@NVICISER2@SETENA"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Set Enable Register n" format="hex0x"
                id="NVIC@NVICISER3"
                offset="0xc"
                size="4">
         <field description="Interrupt set enable bits" format="hex0x"
                id="NVIC@NVICISER3@SETENA"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Clear Enable Register n" format="hex0x"
                id="NVIC@NVICICER0"
                offset="0x80"
                size="4">
         <field description="Interrupt clear-enable bits" format="hex0x"
                id="NVIC@NVICICER0@CLRENA"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Clear Enable Register n" format="hex0x"
                id="NVIC@NVICICER1"
                offset="0x84"
                size="4">
         <field description="Interrupt clear-enable bits" format="hex0x"
                id="NVIC@NVICICER1@CLRENA"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Clear Enable Register n" format="hex0x"
                id="NVIC@NVICICER2"
                offset="0x88"
                size="4">
         <field description="Interrupt clear-enable bits" format="hex0x"
                id="NVIC@NVICICER2@CLRENA"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Clear Enable Register n" format="hex0x"
                id="NVIC@NVICICER3"
                offset="0x8c"
                size="4">
         <field description="Interrupt clear-enable bits" format="hex0x"
                id="NVIC@NVICICER3@CLRENA"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Set Pending Register n" format="hex0x"
                id="NVIC@NVICISPR0"
                offset="0x100"
                size="4">
         <field description="Interrupt set-pending bits" format="hex0x"
                id="NVIC@NVICISPR0@SETPEND"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Set Pending Register n" format="hex0x"
                id="NVIC@NVICISPR1"
                offset="0x104"
                size="4">
         <field description="Interrupt set-pending bits" format="hex0x"
                id="NVIC@NVICISPR1@SETPEND"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Set Pending Register n" format="hex0x"
                id="NVIC@NVICISPR2"
                offset="0x108"
                size="4">
         <field description="Interrupt set-pending bits" format="hex0x"
                id="NVIC@NVICISPR2@SETPEND"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Set Pending Register n" format="hex0x"
                id="NVIC@NVICISPR3"
                offset="0x10c"
                size="4">
         <field description="Interrupt set-pending bits" format="hex0x"
                id="NVIC@NVICISPR3@SETPEND"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Clear Pending Register n" format="hex0x"
                id="NVIC@NVICICPR0"
                offset="0x180"
                size="4">
         <field description="Interrupt clear-pending bits" format="hex0x"
                id="NVIC@NVICICPR0@CLRPEND"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Clear Pending Register n" format="hex0x"
                id="NVIC@NVICICPR1"
                offset="0x184"
                size="4">
         <field description="Interrupt clear-pending bits" format="hex0x"
                id="NVIC@NVICICPR1@CLRPEND"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Clear Pending Register n" format="hex0x"
                id="NVIC@NVICICPR2"
                offset="0x188"
                size="4">
         <field description="Interrupt clear-pending bits" format="hex0x"
                id="NVIC@NVICICPR2@CLRPEND"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Clear Pending Register n" format="hex0x"
                id="NVIC@NVICICPR3"
                offset="0x18c"
                size="4">
         <field description="Interrupt clear-pending bits" format="hex0x"
                id="NVIC@NVICICPR3@CLRPEND"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Active bit Register n" format="hex0x"
                id="NVIC@NVICIABR0"
                offset="0x200"
                size="4">
         <field description="Interrupt active flags" format="hex0x" id="NVIC@NVICIABR0@ACTIVE"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Active bit Register n" format="hex0x"
                id="NVIC@NVICIABR1"
                offset="0x204"
                size="4">
         <field description="Interrupt active flags" format="hex0x" id="NVIC@NVICIABR1@ACTIVE"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Active bit Register n" format="hex0x"
                id="NVIC@NVICIABR2"
                offset="0x208"
                size="4">
         <field description="Interrupt active flags" format="hex0x" id="NVIC@NVICIABR2@ACTIVE"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Active bit Register n" format="hex0x"
                id="NVIC@NVICIABR3"
                offset="0x20c"
                size="4">
         <field description="Interrupt active flags" format="hex0x" id="NVIC@NVICIABR3@ACTIVE"
                offset="[31:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP0"
                offset="0x300"
                size="1">
         <field description="Priority of interrupt 0" format="hex0x" id="NVIC@NVICIP0@PRI0"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP1"
                offset="0x301"
                size="1">
         <field description="Priority of interrupt 1" format="hex0x" id="NVIC@NVICIP1@PRI1"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP2"
                offset="0x302"
                size="1">
         <field description="Priority of interrupt 2" format="hex0x" id="NVIC@NVICIP2@PRI2"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP3"
                offset="0x303"
                size="1">
         <field description="Priority of interrupt 3" format="hex0x" id="NVIC@NVICIP3@PRI3"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP4"
                offset="0x304"
                size="1">
         <field description="Priority of interrupt 4" format="hex0x" id="NVIC@NVICIP4@PRI4"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP5"
                offset="0x305"
                size="1">
         <field description="Priority of interrupt 5" format="hex0x" id="NVIC@NVICIP5@PRI5"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP6"
                offset="0x306"
                size="1">
         <field description="Priority of interrupt 6" format="hex0x" id="NVIC@NVICIP6@PRI6"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP7"
                offset="0x307"
                size="1">
         <field description="Priority of interrupt 7" format="hex0x" id="NVIC@NVICIP7@PRI7"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP8"
                offset="0x308"
                size="1">
         <field description="Priority of interrupt 8" format="hex0x" id="NVIC@NVICIP8@PRI8"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP9"
                offset="0x309"
                size="1">
         <field description="Priority of interrupt 9" format="hex0x" id="NVIC@NVICIP9@PRI9"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP10"
                offset="0x30a"
                size="1">
         <field description="Priority of interrupt 10" format="hex0x" id="NVIC@NVICIP10@PRI10"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP11"
                offset="0x30b"
                size="1">
         <field description="Priority of interrupt 11" format="hex0x" id="NVIC@NVICIP11@PRI11"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP12"
                offset="0x30c"
                size="1">
         <field description="Priority of interrupt 12" format="hex0x" id="NVIC@NVICIP12@PRI12"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP13"
                offset="0x30d"
                size="1">
         <field description="Priority of interrupt 13" format="hex0x" id="NVIC@NVICIP13@PRI13"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP14"
                offset="0x30e"
                size="1">
         <field description="Priority of interrupt 14" format="hex0x" id="NVIC@NVICIP14@PRI14"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP15"
                offset="0x30f"
                size="1">
         <field description="Priority of interrupt 15" format="hex0x" id="NVIC@NVICIP15@PRI15"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP16"
                offset="0x310"
                size="1">
         <field description="Priority of interrupt 16" format="hex0x" id="NVIC@NVICIP16@PRI16"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP17"
                offset="0x311"
                size="1">
         <field description="Priority of interrupt 17" format="hex0x" id="NVIC@NVICIP17@PRI17"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP18"
                offset="0x312"
                size="1">
         <field description="Priority of interrupt 18" format="hex0x" id="NVIC@NVICIP18@PRI18"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP19"
                offset="0x313"
                size="1">
         <field description="Priority of interrupt 19" format="hex0x" id="NVIC@NVICIP19@PRI19"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP20"
                offset="0x314"
                size="1">
         <field description="Priority of interrupt 20" format="hex0x" id="NVIC@NVICIP20@PRI20"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP21"
                offset="0x315"
                size="1">
         <field description="Priority of interrupt 21" format="hex0x" id="NVIC@NVICIP21@PRI21"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP22"
                offset="0x316"
                size="1">
         <field description="Priority of interrupt 22" format="hex0x" id="NVIC@NVICIP22@PRI22"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP23"
                offset="0x317"
                size="1">
         <field description="Priority of interrupt 23" format="hex0x" id="NVIC@NVICIP23@PRI23"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP24"
                offset="0x318"
                size="1">
         <field description="Priority of interrupt 24" format="hex0x" id="NVIC@NVICIP24@PRI24"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP25"
                offset="0x319"
                size="1">
         <field description="Priority of interrupt 25" format="hex0x" id="NVIC@NVICIP25@PRI25"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP26"
                offset="0x31a"
                size="1">
         <field description="Priority of interrupt 26" format="hex0x" id="NVIC@NVICIP26@PRI26"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP27"
                offset="0x31b"
                size="1">
         <field description="Priority of interrupt 27" format="hex0x" id="NVIC@NVICIP27@PRI27"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP28"
                offset="0x31c"
                size="1">
         <field description="Priority of interrupt 28" format="hex0x" id="NVIC@NVICIP28@PRI28"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP29"
                offset="0x31d"
                size="1">
         <field description="Priority of interrupt 29" format="hex0x" id="NVIC@NVICIP29@PRI29"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP30"
                offset="0x31e"
                size="1">
         <field description="Priority of interrupt 30" format="hex0x" id="NVIC@NVICIP30@PRI30"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP31"
                offset="0x31f"
                size="1">
         <field description="Priority of interrupt 31" format="hex0x" id="NVIC@NVICIP31@PRI31"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP32"
                offset="0x320"
                size="1">
         <field description="Priority of interrupt 32" format="hex0x" id="NVIC@NVICIP32@PRI32"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP33"
                offset="0x321"
                size="1">
         <field description="Priority of interrupt 33" format="hex0x" id="NVIC@NVICIP33@PRI33"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP34"
                offset="0x322"
                size="1">
         <field description="Priority of interrupt 34" format="hex0x" id="NVIC@NVICIP34@PRI34"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP35"
                offset="0x323"
                size="1">
         <field description="Priority of interrupt 35" format="hex0x" id="NVIC@NVICIP35@PRI35"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP36"
                offset="0x324"
                size="1">
         <field description="Priority of interrupt 36" format="hex0x" id="NVIC@NVICIP36@PRI36"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP37"
                offset="0x325"
                size="1">
         <field description="Priority of interrupt 37" format="hex0x" id="NVIC@NVICIP37@PRI37"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP38"
                offset="0x326"
                size="1">
         <field description="Priority of interrupt 38" format="hex0x" id="NVIC@NVICIP38@PRI38"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP39"
                offset="0x327"
                size="1">
         <field description="Priority of interrupt 39" format="hex0x" id="NVIC@NVICIP39@PRI39"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP40"
                offset="0x328"
                size="1">
         <field description="Priority of interrupt 40" format="hex0x" id="NVIC@NVICIP40@PRI40"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP41"
                offset="0x329"
                size="1">
         <field description="Priority of interrupt 41" format="hex0x" id="NVIC@NVICIP41@PRI41"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP42"
                offset="0x32a"
                size="1">
         <field description="Priority of interrupt 42" format="hex0x" id="NVIC@NVICIP42@PRI42"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP43"
                offset="0x32b"
                size="1">
         <field description="Priority of interrupt 43" format="hex0x" id="NVIC@NVICIP43@PRI43"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP44"
                offset="0x32c"
                size="1">
         <field description="Priority of interrupt 44" format="hex0x" id="NVIC@NVICIP44@PRI44"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP45"
                offset="0x32d"
                size="1">
         <field description="Priority of interrupt 45" format="hex0x" id="NVIC@NVICIP45@PRI45"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP46"
                offset="0x32e"
                size="1">
         <field description="Priority of interrupt 46" format="hex0x" id="NVIC@NVICIP46@PRI46"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP47"
                offset="0x32f"
                size="1">
         <field description="Priority of interrupt 47" format="hex0x" id="NVIC@NVICIP47@PRI47"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP48"
                offset="0x330"
                size="1">
         <field description="Priority of interrupt 48" format="hex0x" id="NVIC@NVICIP48@PRI48"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP49"
                offset="0x331"
                size="1">
         <field description="Priority of interrupt 49" format="hex0x" id="NVIC@NVICIP49@PRI49"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP50"
                offset="0x332"
                size="1">
         <field description="Priority of interrupt 50" format="hex0x" id="NVIC@NVICIP50@PRI50"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP51"
                offset="0x333"
                size="1">
         <field description="Priority of interrupt 51" format="hex0x" id="NVIC@NVICIP51@PRI51"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP52"
                offset="0x334"
                size="1">
         <field description="Priority of interrupt 52" format="hex0x" id="NVIC@NVICIP52@PRI52"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP53"
                offset="0x335"
                size="1">
         <field description="Priority of interrupt 53" format="hex0x" id="NVIC@NVICIP53@PRI53"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP54"
                offset="0x336"
                size="1">
         <field description="Priority of interrupt 54" format="hex0x" id="NVIC@NVICIP54@PRI54"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP55"
                offset="0x337"
                size="1">
         <field description="Priority of interrupt 55" format="hex0x" id="NVIC@NVICIP55@PRI55"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP56"
                offset="0x338"
                size="1">
         <field description="Priority of interrupt 56" format="hex0x" id="NVIC@NVICIP56@PRI56"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP57"
                offset="0x339"
                size="1">
         <field description="Priority of interrupt 57" format="hex0x" id="NVIC@NVICIP57@PRI57"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP58"
                offset="0x33a"
                size="1">
         <field description="Priority of interrupt 58" format="hex0x" id="NVIC@NVICIP58@PRI58"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP59"
                offset="0x33b"
                size="1">
         <field description="Priority of interrupt 59" format="hex0x" id="NVIC@NVICIP59@PRI59"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP60"
                offset="0x33c"
                size="1">
         <field description="Priority of interrupt 60" format="hex0x" id="NVIC@NVICIP60@PRI60"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP61"
                offset="0x33d"
                size="1">
         <field description="Priority of interrupt 61" format="hex0x" id="NVIC@NVICIP61@PRI61"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP62"
                offset="0x33e"
                size="1">
         <field description="Priority of interrupt 62" format="hex0x" id="NVIC@NVICIP62@PRI62"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP63"
                offset="0x33f"
                size="1">
         <field description="Priority of interrupt 63" format="hex0x" id="NVIC@NVICIP63@PRI63"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP64"
                offset="0x340"
                size="1">
         <field description="Priority of interrupt 64" format="hex0x" id="NVIC@NVICIP64@PRI64"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP65"
                offset="0x341"
                size="1">
         <field description="Priority of interrupt 65" format="hex0x" id="NVIC@NVICIP65@PRI65"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP66"
                offset="0x342"
                size="1">
         <field description="Priority of interrupt 66" format="hex0x" id="NVIC@NVICIP66@PRI66"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP67"
                offset="0x343"
                size="1">
         <field description="Priority of interrupt 67" format="hex0x" id="NVIC@NVICIP67@PRI67"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP68"
                offset="0x344"
                size="1">
         <field description="Priority of interrupt 68" format="hex0x" id="NVIC@NVICIP68@PRI68"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP69"
                offset="0x345"
                size="1">
         <field description="Priority of interrupt 69" format="hex0x" id="NVIC@NVICIP69@PRI69"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP70"
                offset="0x346"
                size="1">
         <field description="Priority of interrupt 70" format="hex0x" id="NVIC@NVICIP70@PRI70"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP71"
                offset="0x347"
                size="1">
         <field description="Priority of interrupt 71" format="hex0x" id="NVIC@NVICIP71@PRI71"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP72"
                offset="0x348"
                size="1">
         <field description="Priority of interrupt 72" format="hex0x" id="NVIC@NVICIP72@PRI72"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP73"
                offset="0x349"
                size="1">
         <field description="Priority of interrupt 73" format="hex0x" id="NVIC@NVICIP73@PRI73"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP74"
                offset="0x34a"
                size="1">
         <field description="Priority of interrupt 74" format="hex0x" id="NVIC@NVICIP74@PRI74"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP75"
                offset="0x34b"
                size="1">
         <field description="Priority of interrupt 75" format="hex0x" id="NVIC@NVICIP75@PRI75"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP76"
                offset="0x34c"
                size="1">
         <field description="Priority of interrupt 76" format="hex0x" id="NVIC@NVICIP76@PRI76"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP77"
                offset="0x34d"
                size="1">
         <field description="Priority of interrupt 77" format="hex0x" id="NVIC@NVICIP77@PRI77"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP78"
                offset="0x34e"
                size="1">
         <field description="Priority of interrupt 78" format="hex0x" id="NVIC@NVICIP78@PRI78"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP79"
                offset="0x34f"
                size="1">
         <field description="Priority of interrupt 79" format="hex0x" id="NVIC@NVICIP79@PRI79"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP80"
                offset="0x350"
                size="1">
         <field description="Priority of interrupt 80" format="hex0x" id="NVIC@NVICIP80@PRI80"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP81"
                offset="0x351"
                size="1">
         <field description="Priority of interrupt 81" format="hex0x" id="NVIC@NVICIP81@PRI81"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP82"
                offset="0x352"
                size="1">
         <field description="Priority of interrupt 82" format="hex0x" id="NVIC@NVICIP82@PRI82"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP83"
                offset="0x353"
                size="1">
         <field description="Priority of interrupt 83" format="hex0x" id="NVIC@NVICIP83@PRI83"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP84"
                offset="0x354"
                size="1">
         <field description="Priority of interrupt 84" format="hex0x" id="NVIC@NVICIP84@PRI84"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP85"
                offset="0x355"
                size="1">
         <field description="Priority of interrupt 85" format="hex0x" id="NVIC@NVICIP85@PRI85"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP86"
                offset="0x356"
                size="1">
         <field description="Priority of interrupt 86" format="hex0x" id="NVIC@NVICIP86@PRI86"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP87"
                offset="0x357"
                size="1">
         <field description="Priority of interrupt 87" format="hex0x" id="NVIC@NVICIP87@PRI87"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP88"
                offset="0x358"
                size="1">
         <field description="Priority of interrupt 88" format="hex0x" id="NVIC@NVICIP88@PRI88"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP89"
                offset="0x359"
                size="1">
         <field description="Priority of interrupt 89" format="hex0x" id="NVIC@NVICIP89@PRI89"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP90"
                offset="0x35a"
                size="1">
         <field description="Priority of interrupt 90" format="hex0x" id="NVIC@NVICIP90@PRI90"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP91"
                offset="0x35b"
                size="1">
         <field description="Priority of interrupt 91" format="hex0x" id="NVIC@NVICIP91@PRI91"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP92"
                offset="0x35c"
                size="1">
         <field description="Priority of interrupt 92" format="hex0x" id="NVIC@NVICIP92@PRI92"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP93"
                offset="0x35d"
                size="1">
         <field description="Priority of interrupt 93" format="hex0x" id="NVIC@NVICIP93@PRI93"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP94"
                offset="0x35e"
                size="1">
         <field description="Priority of interrupt 94" format="hex0x" id="NVIC@NVICIP94@PRI94"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP95"
                offset="0x35f"
                size="1">
         <field description="Priority of interrupt 95" format="hex0x" id="NVIC@NVICIP95@PRI95"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP96"
                offset="0x360"
                size="1">
         <field description="Priority of interrupt 96" format="hex0x" id="NVIC@NVICIP96@PRI96"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP97"
                offset="0x361"
                size="1">
         <field description="Priority of interrupt 97" format="hex0x" id="NVIC@NVICIP97@PRI97"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP98"
                offset="0x362"
                size="1">
         <field description="Priority of interrupt 98" format="hex0x" id="NVIC@NVICIP98@PRI98"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP99"
                offset="0x363"
                size="1">
         <field description="Priority of interrupt 99" format="hex0x" id="NVIC@NVICIP99@PRI99"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP100"
                offset="0x364"
                size="1">
         <field description="Priority of interrupt 100" format="hex0x"
                id="NVIC@NVICIP100@PRI100"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP101"
                offset="0x365"
                size="1">
         <field description="Priority of interrupt 101" format="hex0x"
                id="NVIC@NVICIP101@PRI101"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP102"
                offset="0x366"
                size="1">
         <field description="Priority of interrupt 102" format="hex0x"
                id="NVIC@NVICIP102@PRI102"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP103"
                offset="0x367"
                size="1">
         <field description="Priority of interrupt 103" format="hex0x"
                id="NVIC@NVICIP103@PRI103"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP104"
                offset="0x368"
                size="1">
         <field description="Priority of interrupt 104" format="hex0x"
                id="NVIC@NVICIP104@PRI104"
                offset="[7:0]"/>
      </register>
      <register description="Interrupt Priority Register n" format="hex0x" id="NVIC@NVICIP105"
                offset="0x369"
                size="1">
         <field description="Priority of interrupt 105" format="hex0x"
                id="NVIC@NVICIP105@PRI105"
                offset="[7:0]"/>
      </register>
      <register description="Software Trigger Interrupt Register" format="hex0x"
                id="NVIC@NVICSTIR"
                offset="0xe00"
                size="4">
         <field description="Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3."
                format="hex0x"
                id="NVIC@NVICSTIR@INTID"
                offset="[8:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Core Debug Registers" id="CoreDebug" size="0x10">
      <register description="Debug Halting Control and Status Register" format="hex0x"
                id="CoreDebug@DHCSR-Read"
                offset="0x0"
                size="4">
         <field description="Halting debug enable bit. If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE.This bit can only be set to 1 from the DAP, it cannot be set to 1 under software control.This bit is 0 after a Power-on reset."
                format="enum"
                enum="d1e152949"
                id="CoreDebug@DHCSR-Read@C-DEBUGEN"
                offset="[0]"/>
         <field description="Processor halt bit. This bit is UNKNOWN after a Power-on reset."
                format="enum"
                enum="d1e152995"
                id="CoreDebug@DHCSR-Read@C-HALT"
                offset="[1]"/>
         <field description="Processor step bit.This bit is UNKNOWN after a Power-on reset."
                format="enum"
                enum="d1e153041"
                id="CoreDebug@DHCSR-Read@C-STEP"
                offset="[2]"/>
         <field description="C_MASKINTS bit. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts. The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both:- before the write to DHCSR, the value of the C_HALT bit is 1.- the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit.This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit.The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN.This bit is UNKNOWN after a Power-on reset."
                format="enum"
                enum="d1e153087"
                id="CoreDebug@DHCSR-Read@C-MASKINTS"
                offset="[3]"/>
         <field description="C_SNAPSTALL bit. If the processor is stalled on a load or store operation, a debugger can set this bit to 1 to attempt to break the stall. The effect of setting this bit to 1 is UNPREDICTABLE unless the DHCSR write also sets C_DEBUGEN and C_HALT to 1.This means that if the processor is not already in Debug statea it enters Debug state when the stalled instruction completes.Writing 1 to this bit makes the state of the memory system UNPREDICTABLE. Therefore, if a debugger writes 1 to this bit it must reset the processor before leaving Debug state.A Power-on reset sets this bit to 0."
                format="enum"
                enum="d1e153133"
                id="CoreDebug@DHCSR-Read@C-SNAPSTALL"
                offset="[5]"/>
         <field description="S_REGRDY bit. A handshake flag for transfers through the DCRDR:- Writing to DCRSR clears the bit to 0.- Completion of the DCRDR transfer then sets the bit to 1.This bit is valid only when the processor is in Debug state, otherwise the bit is UNKNOWN."
                format="enum"
                enum="d1e153180"
                id="CoreDebug@DHCSR-Read@S-REGRDY"
                offset="[16]"/>
         <field description="S_HALT bit. Indicates whether the processor is in Debug state."
                format="enum"
                enum="d1e153226"
                id="CoreDebug@DHCSR-Read@S-HALT"
                offset="[17]"/>
         <field description="S_SLEEP bit. Indicates whether the processor is sleeping.The debugger must set the C_HALT bit to 1 to gain control, or wait for an interrupt or other wakeup event to wakeup the system."
                format="enum"
                enum="d1e153272"
                id="CoreDebug@DHCSR-Read@S-SLEEP"
                offset="[18]"/>
         <field description="S_LOCKUP bit. Indicates whether the processor is locked up because of an unrecoverable exception.This bit can only be read as 1 by a remote debugger, using the DAP. The value of 1 indicates that the processor is running but locked up.The bit clears to 0 when the processor enters Debug state."
                format="enum"
                enum="d1e153318"
                id="CoreDebug@DHCSR-Read@S-LOCKUP"
                offset="[19]"/>
         <field description="S_RETIRE_ST bit. Indicates whether the processor has completed the execution of an instruction since the last read of DHCSR.This is a sticky bit, that clears to 0 on a read of DHCSR.A debugger can check this bit to determine if the processor is stalled on a load, store or fetch access.This bit is UNKNOWN after a Power-on or Local reset, but then is set to 1 as soon as the processor executes and retires an instruction."
                format="enum"
                enum="d1e153364"
                id="CoreDebug@DHCSR-Read@S-RETIRE-ST"
                offset="[24]"/>
         <field description="S_RESET_ST bit. Indicates whether the processor has been reset since the last read of DHCSR.This is a sticky bit, that clears to 0 on a read of DHCSR."
                format="enum"
                enum="d1e153410"
                id="CoreDebug@DHCSR-Read@S-RESET-ST"
                offset="[25]"/>
      </register>
      <register description="Debug Halting Control and Status Register" format="hex0x"
                id="CoreDebug@DHCSR-Write"
                offset="0x0"
                size="4">
         <field description="Halting debug enable bit. If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE.This bit can only be set to 1 from the DAP, it cannot be set to 1 under software control.This bit is 0 after a Power-on reset."
                format="enum"
                enum="d1e153487"
                id="CoreDebug@DHCSR-Write@C-DEBUGEN"
                offset="[0]"/>
         <field description="Processor halt bit. This bit is UNKNOWN after a Power-on reset."
                format="enum"
                enum="d1e153533"
                id="CoreDebug@DHCSR-Write@C-HALT"
                offset="[1]"/>
         <field description="Processor step bit.This bit is UNKNOWN after a Power-on reset."
                format="enum"
                enum="d1e153579"
                id="CoreDebug@DHCSR-Write@C-STEP"
                offset="[2]"/>
         <field description="C_MASKINTS bit. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts. The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both:- before the write to DHCSR, the value of the C_HALT bit is 1.- the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit.This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit.The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN.This bit is UNKNOWN after a Power-on reset."
                format="enum"
                enum="d1e153625"
                id="CoreDebug@DHCSR-Write@C-MASKINTS"
                offset="[3]"/>
         <field description="C_SNAPSTALL bit. If the processor is stalled on a load or store operation, a debugger can set this bit to 1 to attempt to break the stall. The effect of setting this bit to 1 is UNPREDICTABLE unless the DHCSR write also sets C_DEBUGEN and C_HALT to 1.This means that if the processor is not already in Debug statea it enters Debug state when the stalled instruction completes.Writing 1 to this bit makes the state of the memory system UNPREDICTABLE. Therefore, if a debugger writes 1 to this bit it must reset the processor before leaving Debug state.A Power-on reset sets this bit to 0."
                format="enum"
                enum="d1e153671"
                id="CoreDebug@DHCSR-Write@C-SNAPSTALL"
                offset="[5]"/>
         <field description="Debug key:Software must write 0xA05F to this field to enable write accesses to bits [15:0], otherwise the processor ignores the write access."
                format="hex0x"
                id="CoreDebug@DHCSR-Write@DBGKEY"
                offset="[31:16]"/>
      </register>
      <register description="Debug Core Register Selector Register" format="hex0x"
                id="CoreDebug@DCRSR"
                offset="0x4"
                size="4">
         <field description="REGSEL bits. Specifies the ARM core register, special-purpose register, or Floating-point extension register, to transfer."
                format="hex0x"
                id="CoreDebug@DCRSR@REGSEL"
                offset="[6:0]"/>
         <field description="REGWnR bit. Specifies the access type for the transfer."
                format="enum"
                enum="d1e153782"
                id="CoreDebug@DCRSR@REGWnR"
                offset="[16]"/>
      </register>
      <register description="Debug Core Register Data Register" format="hex0x"
                id="CoreDebug@DCRDR"
                offset="0x8"
                size="4">
         <field description="DBGTMP bits. Data temporary cache, for reading and writing the ARM core registers, special-purpose registers, and Floating-point extension registers.The value of this register is UNKNOWN:- on reset- if the processor is in Debug state, the debugger has written to DCRSR since entering Debug state and DHCSR.S_REGRDY is set to 0."
                format="hex0x"
                id="CoreDebug@DCRDR@DBGTMP"
                offset="[31:0]"/>
      </register>
      <register description="Debug Exception and Monitor Control Register" format="hex0x"
                id="CoreDebug@DEMCR"
                offset="0xc"
                size="4">
         <field description="VC_CORERESET bit. Enable Reset Vector Catch. This causes a Local reset to halt a running system.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit."
                format="enum"
                enum="d1e153902"
                id="CoreDebug@DEMCR@VC-CORERESET"
                offset="[0]"/>
         <field description="VC_MMERR bit. Enable halting debug trap on a MemManage exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit."
                format="enum"
                enum="d1e153948"
                id="CoreDebug@DEMCR@VC-MMERR"
                offset="[4]"/>
         <field description="VC_NOCPERR bit. Enable halting debug trap on a UsageFault caused by an access to a Coprocessor.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit."
                format="enum"
                enum="d1e153994"
                id="CoreDebug@DEMCR@VC-NOCPERR"
                offset="[5]"/>
         <field description="VC_CHKERR bit. Enable halting debug trap on a UsageFault exception caused by a checking error, for example an alignment check error.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit."
                format="enum"
                enum="d1e154040"
                id="CoreDebug@DEMCR@VC-CHKERR"
                offset="[6]"/>
         <field description="VC_STATERR bit. Enable halting debug trap on a UsageFault exception caused by a state information error, for example an Undefined Instruction exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit."
                format="enum"
                enum="d1e154086"
                id="CoreDebug@DEMCR@VC-STATERR"
                offset="[7]"/>
         <field description="VC_BUSERR bit. Enable halting debug trap on a BusFault exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit."
                format="enum"
                enum="d1e154133"
                id="CoreDebug@DEMCR@VC-BUSERR"
                offset="[8]"/>
         <field description="VC_INTERR bit. Enable halting debug trap on a fault occurring during exception entry or exception return.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit."
                format="enum"
                enum="d1e154179"
                id="CoreDebug@DEMCR@VC-INTERR"
                offset="[9]"/>
         <field description="VC_HARDERR bit. Enable halting debug trap on a HardFault exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit."
                format="enum"
                enum="d1e154225"
                id="CoreDebug@DEMCR@VC-HARDERR"
                offset="[10]"/>
         <field description="MON_EN bit. Enable the DebugMonitor exception.If DHCSR.C_DEBUGEN is set to 1, the processor ignores the value of this bit."
                format="enum"
                enum="d1e154271"
                id="CoreDebug@DEMCR@MON-EN"
                offset="[16]"/>
         <field description="MON_PEND bit. Sets or clears the pending state of the DebugMonitor exception.When the DebugMonitor exception is pending it becomes active subject to the exception priority rules. A debugger can use this bit to wakeup the monitor using the DAP.The effect of setting this bit to 1 is not affected by the value of the MON_EN bit.A debugger can set MON_PEND to 1, and force the processor to take a DebugMonitor exception, even when MON_EN is set to 0."
                format="enum"
                enum="d1e154317"
                id="CoreDebug@DEMCR@MON-PEND"
                offset="[17]"/>
         <field description="MON_STEP bit. When MON_EN is set to 0, this feature is disabled and the processor ignores MON_STEP.When MON_EN is set to 1, the meaning of MON_STEP is:0 = Do not step the processor.1 = Step the processor.Setting this bit to 1 makes the step request pending. The request becomes active when the processor returns from the DebugMonitor handler to the code being debugged. The effect of setting this bit to 1 is UNPREDICTABLE if the code being debugged is executing at an execution priority that is lower than the priority of the DebugMonitor exception.This is the debug monitor equivalent of DHCSR.C_STEP in Debug state."
                format="enum"
                enum="d1e154363"
                id="CoreDebug@DEMCR@MON-STEP"
                offset="[18]"/>
         <field description="DebugMonitor semaphore bit. The processor does not use this bit. The monitor software defines the meaning and use of this bit."
                format="hex0x"
                id="CoreDebug@DEMCR@MON-REQ"
                offset="[19]"/>
         <field description="TRCENA bit. Global enable for all DWT and ITM features.If the DWT and ITM blocks are not implemented, this bit is UNK/SBZP.When TRCENA is set to 0:- DWT registers return UNKNOWN values on reads. Whether the processor ignores writes to the DWT unit is IMPLEMENTATION DEFINED.- ITM registers return UNKNOWN values on reads. Whether the processor ignores writes to the ITM unit is IMPLEMENTATION DEFINED.Setting this bit to 0 might not stop all events. To ensure all events are stopped, software must set all DWT and ITM feature enable bits to 0, and then set this bit to 0.The effect of this bit on the TPIU, ETM, and other system trace components is IMPLEMENTATION DEFINED."
                format="enum"
                enum="d1e154428"
                id="CoreDebug@DEMCR@TRCENA"
                offset="[24]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Core Platform Miscellaneous Control Module"
               id="MCM"
               size="0x4a8">
      <register description="Crossbar Switch (AXBS) Slave Configuration" format="hex0x"
                id="MCM@MCM-PLASC"
                offset="0x8"
                readOnly="true"
                size="2">
         <field description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port."
                format="enum"
                enum="d1e154546"
                id="MCM@MCM-PLASC@ASC"
                offset="[7:0]"/>
      </register>
      <register description="Crossbar Switch (AXBS) Master Configuration" format="hex0x"
                id="MCM@MCM-PLAMC"
                offset="0xa"
                readOnly="true"
                size="2">
         <field description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port."
                format="enum"
                enum="d1e154620"
                id="MCM@MCM-PLAMC@AMC"
                offset="[7:0]"/>
      </register>
      <register description="Core Platform Control Register" format="hex0x" id="MCM@MCM-CPCR"
                offset="0xc"
                size="4">
         <field description="Crossbar round-robin arbitration enable" format="enum"
                enum="d1e154694"
                id="MCM@MCM-CPCR@CBRR"
                offset="[9]"/>
         <field description="SRAM_U arbitration priority" format="enum" enum="d1e154740"
                id="MCM@MCM-CPCR@SRAMUAP"
                offset="[25:24]"/>
         <field description="SRAM_U write protect" format="hex0x" id="MCM@MCM-CPCR@SRAMUWP"
                offset="[26]"/>
         <field description="SRAM_L arbitration priority" format="enum" enum="d1e154828"
                id="MCM@MCM-CPCR@SRAMLAP"
                offset="[29:28]"/>
         <field description="SRAM_L Write Protect" format="hex0x" id="MCM@MCM-CPCR@SRAMLWP"
                offset="[30]"/>
      </register>
      <register description="Interrupt Status and Control Register" format="hex0x"
                id="MCM@MCM-ISCR"
                offset="0x10"
                size="4">
         <field description="Cache write buffer error status" format="enum" enum="d1e154947"
                id="MCM@MCM-ISCR@CWBER"
                offset="[4]"/>
         <field description="FPU invalid operation interrupt status" format="enum"
                enum="d1e154993"
                id="MCM@MCM-ISCR@FIOC"
                offset="[8]"/>
         <field description="FPU divide-by-zero interrupt status" format="enum"
                enum="d1e155039"
                id="MCM@MCM-ISCR@FDZC"
                offset="[9]"/>
         <field description="FPU overflow interrupt status" format="enum" enum="d1e155085"
                id="MCM@MCM-ISCR@FOFC"
                offset="[10]"/>
         <field description="FPU underflow interrupt status" format="enum" enum="d1e155131"
                id="MCM@MCM-ISCR@FUFC"
                offset="[11]"/>
         <field description="FPU inexact interrupt status" format="enum" enum="d1e155178"
                id="MCM@MCM-ISCR@FIXC"
                offset="[12]"/>
         <field description="FPU input denormal interrupt status" format="enum"
                enum="d1e155224"
                id="MCM@MCM-ISCR@FIDC"
                offset="[15]"/>
         <field description="Cache write buffer error enable" format="enum" enum="d1e155270"
                id="MCM@MCM-ISCR@CWBEE"
                offset="[20]"/>
         <field description="FPU invalid operation interrupt enable" format="enum"
                enum="d1e155316"
                id="MCM@MCM-ISCR@FIOCE"
                offset="[24]"/>
         <field description="FPU divide-by-zero interrupt enable" format="enum"
                enum="d1e155362"
                id="MCM@MCM-ISCR@FDZCE"
                offset="[25]"/>
         <field description="FPU overflow interrupt enable" format="enum" enum="d1e155408"
                id="MCM@MCM-ISCR@FOFCE"
                offset="[26]"/>
         <field description="FPU underflow interrupt enable" format="enum" enum="d1e155455"
                id="MCM@MCM-ISCR@FUFCE"
                offset="[27]"/>
         <field description="FPU inexact interrupt enable" format="enum" enum="d1e155501"
                id="MCM@MCM-ISCR@FIXCE"
                offset="[28]"/>
         <field description="FPU input denormal interrupt enable" format="enum"
                enum="d1e155547"
                id="MCM@MCM-ISCR@FIDCE"
                offset="[31]"/>
      </register>
      <register description="Store Buffer Fault address register" format="hex0x"
                id="MCM@MCM-FADR"
                offset="0x20"
                readOnly="true"
                size="4">
         <field description="Fault address" format="hex0x" id="MCM@MCM-FADR@ADDRESS"
                offset="[31:0]"/>
      </register>
      <register description="Store Buffer Fault Attributes register" format="hex0x"
                id="MCM@MCM-FATR"
                offset="0x24"
                readOnly="true"
                size="4">
         <field description="Bus Error Data Access type" format="enum" enum="d1e155668"
                id="MCM@MCM-FATR@BEDA"
                offset="[0]"/>
         <field description="Bus error privilege level" format="enum" enum="d1e155714"
                id="MCM@MCM-FATR@BEMD"
                offset="[1]"/>
         <field description="Bus error size" format="enum" enum="d1e155760"
                id="MCM@MCM-FATR@BESZ"
                offset="[5:4]"/>
         <field description="Bus error write" format="enum" enum="d1e155818"
                id="MCM@MCM-FATR@BEWT"
                offset="[7]"/>
         <field description="Bus error master number" format="hex0x" id="MCM@MCM-FATR@BEMN"
                offset="[11:8]"/>
         <field description="Bus error overrun" format="enum" enum="d1e155883"
                id="MCM@MCM-FATR@BEOVR"
                offset="[31]"/>
      </register>
      <register description="Store Buffer Fault Data Register" format="hex0x" id="MCM@MCM-FDR"
                offset="0x28"
                readOnly="true"
                size="4">
         <field description="Fault data" format="hex0x" id="MCM@MCM-FDR@DATA" offset="[31:0]"/>
      </register>
      <register description="Process ID register" format="hex0x" id="MCM@MCM-PID" offset="0x30"
                size="4">
         <field description="M0_PID And M1_PID For MPU" format="hex0x" id="MCM@MCM-PID@PID"
                offset="[7:0]"/>
      </register>
      <register description="Compute Operation Control Register" format="hex0x"
                id="MCM@MCM-CPO"
                offset="0x40"
                size="4">
         <field description="Compute Operation request" format="enum" enum="d1e156049"
                id="MCM@MCM-CPO@CPOREQ"
                offset="[0]"/>
         <field description="Compute Operation acknowledge" format="enum" enum="d1e156095"
                id="MCM@MCM-CPO@CPOACK"
                offset="[1]"/>
         <field description="Compute Operation wakeup on interrupt" format="enum"
                enum="d1e156141"
                id="MCM@MCM-CPO@CPOWOI"
                offset="[2]"/>
      </register>
      <register description="Local Memory Descriptor Register" format="hex0x"
                id="MCM@MCM-LMDR0"
                offset="0x400"
                size="4">
         <field description="Control Field 0" format="hex0x" id="MCM@MCM-LMDR0@CF0"
                offset="[3:0]"/>
         <field description="Control Field 1 - for Cache Parity control functions"
                format="hex0x"
                id="MCM@MCM-LMDR0@CF1"
                offset="[7:4]"/>
         <field description="Memory Type" format="enum" enum="d1e156260" id="MCM@MCM-LMDR0@MT"
                offset="[15:13]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156330"
                id="MCM@MCM-LMDR0@RO"
                offset="[16]"/>
         <field description="LMEM Data Path Width. This read-only field defines the width of the local memory."
                format="enum"
                enum="d1e156376"
                id="MCM@MCM-LMDR0@DPW"
                offset="[19:17]"/>
         <field description="Level 1 Cache Ways" format="enum" enum="d1e156423"
                id="MCM@MCM-LMDR0@WY"
                offset="[23:20]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156481"
                id="MCM@MCM-LMDR0@LMSZ"
                offset="[27:24]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156697"
                id="MCM@MCM-LMDR0@LMSZH"
                offset="[28]"/>
         <field description="Local memory Valid bit. This read-only field defines the validity (presence) of the local memory."
                format="enum"
                enum="d1e156743"
                id="MCM@MCM-LMDR0@V"
                offset="[31]"/>
      </register>
      <register description="Local Memory Descriptor Register" format="hex0x"
                id="MCM@MCM-LMDR1"
                offset="0x404"
                size="4">
         <field description="Control Field 0" format="hex0x" id="MCM@MCM-LMDR1@CF0"
                offset="[3:0]"/>
         <field description="Control Field 1 - for Cache Parity control functions"
                format="hex0x"
                id="MCM@MCM-LMDR1@CF1"
                offset="[7:4]"/>
         <field description="Memory Type" format="enum" enum="d1e156260" id="MCM@MCM-LMDR1@MT"
                offset="[15:13]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156330"
                id="MCM@MCM-LMDR1@RO"
                offset="[16]"/>
         <field description="LMEM Data Path Width. This read-only field defines the width of the local memory."
                format="enum"
                enum="d1e156376"
                id="MCM@MCM-LMDR1@DPW"
                offset="[19:17]"/>
         <field description="Level 1 Cache Ways" format="enum" enum="d1e156423"
                id="MCM@MCM-LMDR1@WY"
                offset="[23:20]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156481"
                id="MCM@MCM-LMDR1@LMSZ"
                offset="[27:24]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156697"
                id="MCM@MCM-LMDR1@LMSZH"
                offset="[28]"/>
         <field description="Local memory Valid bit. This read-only field defines the validity (presence) of the local memory."
                format="enum"
                enum="d1e156743"
                id="MCM@MCM-LMDR1@V"
                offset="[31]"/>
      </register>
      <register description="Local Memory Descriptor Register" format="hex0x"
                id="MCM@MCM-LMDR2"
                offset="0x408"
                size="4">
         <field description="Control Field 0" format="hex0x" id="MCM@MCM-LMDR2@CF0"
                offset="[3:0]"/>
         <field description="Control Field 1 - for Cache Parity control functions"
                format="hex0x"
                id="MCM@MCM-LMDR2@CF1"
                offset="[7:4]"/>
         <field description="Memory Type" format="enum" enum="d1e156260" id="MCM@MCM-LMDR2@MT"
                offset="[15:13]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156330"
                id="MCM@MCM-LMDR2@RO"
                offset="[16]"/>
         <field description="LMEM Data Path Width. This read-only field defines the width of the local memory."
                format="enum"
                enum="d1e156376"
                id="MCM@MCM-LMDR2@DPW"
                offset="[19:17]"/>
         <field description="Level 1 Cache Ways" format="enum" enum="d1e156423"
                id="MCM@MCM-LMDR2@WY"
                offset="[23:20]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156481"
                id="MCM@MCM-LMDR2@LMSZ"
                offset="[27:24]"/>
         <field description="(??TBD?? current content from &#34;MSCM OCMEM Configuration Register Descriptions&#34;)"
                format="enum"
                enum="d1e156697"
                id="MCM@MCM-LMDR2@LMSZH"
                offset="[28]"/>
         <field description="Local memory Valid bit. This read-only field defines the validity (presence) of the local memory."
                format="enum"
                enum="d1e156743"
                id="MCM@MCM-LMDR2@V"
                offset="[31]"/>
      </register>
      <register description="LMEM Parity &amp; ECC Control Register" format="hex0x"
                id="MCM@MCM-LMPECR"
                offset="0x480"
                size="4">
         <field description="Enable RAM ECC Noncorrectable Reporting" format="enum"
                enum="d1e156817"
                id="MCM@MCM-LMPECR@ERNCR"
                offset="[0]"/>
         <field description="Enable RAM ECC 1 Bit Reporting" format="enum" enum="d1e156863"
                id="MCM@MCM-LMPECR@ER1BR"
                offset="[8]"/>
         <field description="Enable RAM Parity Reporting" format="enum" enum="d1e156909"
                id="MCM@MCM-LMPECR@ERPR"
                offset="[16]"/>
         <field description="Enable Cache Parity Reporting" format="enum" enum="d1e156955"
                id="MCM@MCM-LMPECR@ECPR"
                offset="[20]"/>
      </register>
      <register description="LMEM Parity &amp; ECC Interrupt Register" format="hex0x"
                id="MCM@MCM-LMPEIR"
                offset="0x488"
                size="4">
         <field description="ENCn = ECC Noncorrectable Error n" format="hex0x"
                id="MCM@MCM-LMPEIR@ENC"
                offset="[7:0]"/>
         <field description="E1Bn = ECC 1-bit Error n" format="hex0x" id="MCM@MCM-LMPEIR@E1B"
                offset="[15:8]"/>
         <field description="Parity Error" format="hex0x" id="MCM@MCM-LMPEIR@PE"
                offset="[23:16]"/>
         <field description="Parity or ECC Error Location 5'h00 - a non-correctable ECC event from SRAM_L 5'h01 - a non-correctable ECC event from SRAM_U 5'h08 - a 1-bit correctable ECC event from SRAM_L 5'h09 - a 1-bit correctable ECC event from SRAM_U 5'h14 - a PC Tag Parity Error 5'h15 - a PC Data Parity Error"
                format="hex0x"
                id="MCM@MCM-LMPEIR@PEELOC"
                offset="[28:24]"/>
         <field description="Valid bit" format="hex0x" id="MCM@MCM-LMPEIR@V" offset="[31]"/>
      </register>
      <register description="LMEM Fault Address Register" format="hex0x" id="MCM@MCM-LMFAR"
                offset="0x490"
                readOnly="true"
                size="4">
         <field description="ECC Fault Address" format="hex0x" id="MCM@MCM-LMFAR@EFADD"
                offset="[31:0]"/>
      </register>
      <register description="LMEM Fault Attribute Register" format="hex0x" id="MCM@MCM-LMFATR"
                offset="0x494"
                size="4">
         <field description="Parity/ECC Fault Protection FATR[3] is Cacheable: 0=Non-cacheable, 1=Cacheable FATR[2] is Bufferable: 0=Non-bufferable, 1=Bufferable FATR[1] is Mode: 0=User mode, 1=Supervisor mode FATR[0] is Type: 0=I-Fetch, 1=Data"
                format="hex0x"
                id="MCM@MCM-LMFATR@PEFPRT"
                offset="[3:0]"/>
         <field description="Parity/ECC Fault Master Size 3'b000 = 8-bit access 3'b001 = 16-bit access 3'b010 = 32-bit access 3'b011 = 64-bit access 3'b1xx = Reserved"
                format="hex0x"
                id="MCM@MCM-LMFATR@PEFSIZE"
                offset="[6:4]"/>
         <field description="Parity/ECC Fault Write" format="hex0x" id="MCM@MCM-LMFATR@PEFW"
                offset="[7]"/>
         <field description="Parity/ECC Fault Master Number" format="hex0x"
                id="MCM@MCM-LMFATR@PEFMST"
                offset="[15:8]"/>
         <field description="Overrun" format="hex0x" id="MCM@MCM-LMFATR@OVR" offset="[31]"/>
      </register>
      <register description="LMEM Fault Data High Register" format="hex0x" id="MCM@MCM-LMFDHR"
                offset="0x4a0"
                readOnly="true"
                size="4">
         <field description="Parity or ECC Fault Data High" format="hex0x"
                id="MCM@MCM-LMFDHR@PEFDH"
                offset="[31:0]"/>
      </register>
      <register description="LMEM Fault Data Low Register" format="hex0x" id="MCM@MCM-LMFDLR"
                offset="0x4a4"
                readOnly="true"
                size="4">
         <field description="Parity or ECC Fault Data Low" format="hex0x"
                id="MCM@MCM-LMFDLR@PEFDL"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Local Memory Controller" id="LMEM" size="0x24">
      <register description="Cache control register" format="hex0x" id="LMEM@LMEM-PCCCR"
                offset="0x0"
                size="4">
         <field description="Cache enable" format="enum" enum="d1e157438"
                id="LMEM@LMEM-PCCCR@ENCACHE"
                offset="[0]"/>
         <field description="Enable Write Buffer" format="enum" enum="d1e157484"
                id="LMEM@LMEM-PCCCR@ENWRBUF"
                offset="[1]"/>
         <field description="Forces all cacheable spaces to write through" format="hex0x"
                id="LMEM@LMEM-PCCCR@PCCR2"
                offset="[2]"/>
         <field description="Forces no allocation on cache misses (must also have PCCR2 asserted)"
                format="hex0x"
                id="LMEM@LMEM-PCCCR@PCCR3"
                offset="[3]"/>
         <field description="Invalidate Way 0" format="enum" enum="d1e157566"
                id="LMEM@LMEM-PCCCR@INVW0"
                offset="[24]"/>
         <field description="Push Way 0" format="enum" enum="d1e157613"
                id="LMEM@LMEM-PCCCR@PUSHW0"
                offset="[25]"/>
         <field description="Invalidate Way 1" format="enum" enum="d1e157659"
                id="LMEM@LMEM-PCCCR@INVW1"
                offset="[26]"/>
         <field description="Push Way 1" format="enum" enum="d1e157705"
                id="LMEM@LMEM-PCCCR@PUSHW1"
                offset="[27]"/>
         <field description="Initiate Cache Command" format="enum" enum="d1e157751"
                id="LMEM@LMEM-PCCCR@GO"
                offset="[31]"/>
      </register>
      <register description="Cache line control register" format="hex0x" id="LMEM@LMEM-PCCLCR"
                offset="0x4"
                size="4">
         <field description="Initiate Cache Line Command" format="enum" enum="d1e157825"
                id="LMEM@LMEM-PCCLCR@LGO"
                offset="[0]"/>
         <field description="Cache address" format="hex0x" id="LMEM@LMEM-PCCLCR@CACHEADDR"
                offset="[13:2]"/>
         <field description="Way select" format="enum" enum="d1e157889"
                id="LMEM@LMEM-PCCLCR@WSEL"
                offset="[14]"/>
         <field description="Tag/Data Select" format="enum" enum="d1e157935"
                id="LMEM@LMEM-PCCLCR@TDSEL"
                offset="[16]"/>
         <field description="Line Command Initial Valid Bit" format="hex0x"
                id="LMEM@LMEM-PCCLCR@LCIVB"
                offset="[20]"/>
         <field description="Line Command Initial Modified Bit" format="hex0x"
                id="LMEM@LMEM-PCCLCR@LCIMB"
                offset="[21]"/>
         <field description="Line Command Way" format="hex0x" id="LMEM@LMEM-PCCLCR@LCWAY"
                offset="[22]"/>
         <field description="Line Command" format="enum" enum="d1e158036"
                id="LMEM@LMEM-PCCLCR@LCMD"
                offset="[25:24]"/>
         <field description="Line Address Select" format="enum" enum="d1e158106"
                id="LMEM@LMEM-PCCLCR@LADSEL"
                offset="[26]"/>
         <field description="Line access type" format="enum" enum="d1e158152"
                id="LMEM@LMEM-PCCLCR@LACC"
                offset="[27]"/>
      </register>
      <register description="Cache search address register" format="hex0x"
                id="LMEM@LMEM-PCCSAR"
                offset="0x8"
                size="4">
         <field description="Initiate Cache Line Command" format="enum" enum="d1e158226"
                id="LMEM@LMEM-PCCSAR@LGO"
                offset="[0]"/>
         <field description="Physical Address" format="hex0x" id="LMEM@LMEM-PCCSAR@PHYADDR"
                offset="[31:2]"/>
      </register>
      <register description="Cache read/write value register" format="hex0x"
                id="LMEM@LMEM-PCCCVR"
                offset="0xc"
                size="4">
         <field description="Cache read/write Data" format="hex0x" id="LMEM@LMEM-PCCCVR@DATA"
                offset="[31:0]"/>
      </register>
      <register description="Cache regions mode register" format="hex0x" id="LMEM@LMEM-PCCRMR"
                offset="0x20"
                size="4">
         <field description="Region 15 mode" format="enum" enum="d1e158364"
                id="LMEM@LMEM-PCCRMR@R15"
                offset="[1:0]"/>
         <field description="Region 14 mode" format="enum" enum="d1e158434"
                id="LMEM@LMEM-PCCRMR@R14"
                offset="[3:2]"/>
         <field description="Region 13 mode" format="enum" enum="d1e158504"
                id="LMEM@LMEM-PCCRMR@R13"
                offset="[5:4]"/>
         <field description="Region 12 mode" format="enum" enum="d1e158574"
                id="LMEM@LMEM-PCCRMR@R12"
                offset="[7:6]"/>
         <field description="Region 11 mode" format="enum" enum="d1e158644"
                id="LMEM@LMEM-PCCRMR@R11"
                offset="[9:8]"/>
         <field description="Region 10 mode" format="enum" enum="d1e158715"
                id="LMEM@LMEM-PCCRMR@R10"
                offset="[11:10]"/>
         <field description="Region 9 mode" format="enum" enum="d1e158785"
                id="LMEM@LMEM-PCCRMR@R9"
                offset="[13:12]"/>
         <field description="Region 8 mode" format="enum" enum="d1e158855"
                id="LMEM@LMEM-PCCRMR@R8"
                offset="[15:14]"/>
         <field description="Region 7 mode" format="enum" enum="d1e158925"
                id="LMEM@LMEM-PCCRMR@R7"
                offset="[17:16]"/>
         <field description="Region 6 mode" format="enum" enum="d1e158995"
                id="LMEM@LMEM-PCCRMR@R6"
                offset="[19:18]"/>
         <field description="Region 5 mode" format="enum" enum="d1e159065"
                id="LMEM@LMEM-PCCRMR@R5"
                offset="[21:20]"/>
         <field description="Region 4 mode" format="enum" enum="d1e159136"
                id="LMEM@LMEM-PCCRMR@R4"
                offset="[23:22]"/>
         <field description="Region 3 mode" format="enum" enum="d1e159206"
                id="LMEM@LMEM-PCCRMR@R3"
                offset="[25:24]"/>
         <field description="Region 2 mode" format="enum" enum="d1e159276"
                id="LMEM@LMEM-PCCRMR@R2"
                offset="[27:26]"/>
         <field description="Region 1 mode" format="enum" enum="d1e159346"
                id="LMEM@LMEM-PCCRMR@R1"
                offset="[29:28]"/>
         <field description="Region 0 mode" format="enum" enum="d1e159416"
                id="LMEM@LMEM-PCCRMR@R0"
                offset="[31:30]"/>
      </register>
   </peripheral>
</System>