
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/astar_23B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2670768 heartbeat IPC: 3.74424 cumulative IPC: 3.74424 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2670768 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 25623531 heartbeat IPC: 0.435677 cumulative IPC: 0.435677 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 50006914 heartbeat IPC: 0.410115 cumulative IPC: 0.42251 (Simulation time: 0 hr 1 min 59 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 74671476 heartbeat IPC: 0.40544 cumulative IPC: 0.416663 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 98929845 heartbeat IPC: 0.412229 cumulative IPC: 0.415545 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 123531572 heartbeat IPC: 0.406475 cumulative IPC: 0.413699 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 146586362 heartbeat IPC: 0.433749 cumulative IPC: 0.416911 (Simulation time: 0 hr 4 min 46 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 170478234 heartbeat IPC: 0.418552 cumulative IPC: 0.417145 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 194957236 heartbeat IPC: 0.408514 cumulative IPC: 0.416046 (Simulation time: 0 hr 6 min 7 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 218509488 heartbeat IPC: 0.424588 cumulative IPC: 0.416978 (Simulation time: 0 hr 6 min 46 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 242470439 heartbeat IPC: 0.417346 cumulative IPC: 0.417015 (Simulation time: 0 hr 7 min 25 sec) 
Finished CPU 0 instructions: 100000001 cycles: 239799671 cumulative IPC: 0.417015 (Simulation time: 0 hr 7 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.417015 instructions: 100000001 cycles: 239799671
cpu0_DTLB TOTAL     ACCESS:   24054199  HIT:   21626353  MISS:    2427846
cpu0_DTLB LOAD      ACCESS:   21285531  HIT:   19103595  MISS:    2181936
cpu0_DTLB RFO       ACCESS:    2768668  HIT:    2522758  MISS:     245910
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.5705 cycles
cpu0_ITLB TOTAL     ACCESS:   12810393  HIT:   12810383  MISS:         10
cpu0_ITLB LOAD      ACCESS:   12810393  HIT:   12810383  MISS:         10
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 239.6 cycles
cpu0_L1I TOTAL     ACCESS:       4962  HIT:       4861  MISS:        101
cpu0_L1I LOAD      ACCESS:       4962  HIT:       4861  MISS:        101
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 205.802 cycles
cpu0_STLB TOTAL     ACCESS:    2427856  HIT:    2026646  MISS:     401210
cpu0_STLB LOAD      ACCESS:    2181946  HIT:    1847059  MISS:     334887
cpu0_STLB RFO       ACCESS:     245910  HIT:     179587  MISS:      66323
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 9.44379 cycles
cpu0_L1D TOTAL     ACCESS:   26431694  HIT:   23507204  MISS:    2924490
cpu0_L1D LOAD      ACCESS:   21757760  HIT:   18872336  MISS:    2885424
cpu0_L1D RFO       ACCESS:    4287408  HIT:    4250325  MISS:      37083
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     386526  HIT:     384543  MISS:       1983
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.5136 cycles
cpu0_L2C TOTAL     ACCESS:    3881064  HIT:    2756703  MISS:    1124361
cpu0_L2C LOAD      ACCESS:    2885454  HIT:    1767332  MISS:    1118122
cpu0_L2C RFO       ACCESS:      37083  HIT:      31088  MISS:       5995
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     956544  HIT:     956488  MISS:         56
cpu0_L2C TRANSLATION ACCESS:       1983  HIT:       1795  MISS:        188
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 58.5228 cycles
LLC TOTAL     ACCESS:    1532657  HIT:    1259703  MISS:     272954
LLC LOAD      ACCESS:    1117966  HIT:     874722  MISS:     243244
LLC RFO       ACCESS:       5995  HIT:       5678  MISS:        317
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     408508  HIT:     379128  MISS:      29380
LLC TRANSLATION ACCESS:        188  HIT:        175  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 154.581 cycles
Insertion Distribution: 
	LOAD 8674 0 212898 47708 
	RFO 0 0 349 21 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 30089 
	 0 0 24 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        560  ROW_BUFFER_MISS:     242856
 DBUS AVG_CONGESTED_CYCLE:    3.55569
 WQ ROW_BUFFER_HIT:       6878  ROW_BUFFER_MISS:     129577  FULL:          0


CPU 0 Branch Prediction Accuracy: 69.3175% MPKI: 58.5794 Average ROB Occupancy at Mispredict: 5.13472
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00025
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 58.5789
BRANCH_DIRECT_CALL: 0.00016
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00016

