#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul  9 13:06:15 2022
# Process ID: 13012
# Current directory: G:/01Astar/Astar512x512/top_astargnps
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13912 G:\01Astar\Astar512x512\top_astargnps\top_astargnps.xpr
# Log file: G:/01Astar/Astar512x512/top_astargnps/vivado.log
# Journal file: G:/01Astar/Astar512x512/top_astargnps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/01Astar/Astar512x512/top_astargnps/top_astargnps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 814.461 ; gain = 190.512
update_compile_order -fileset sources_1
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'G:/01Astar/Astar512x512/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci' is already up-to-date
[Sat Jul  9 13:07:23 2022] Launched synth_1...
Run output will be captured here: G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/synth_1/runme.log
[Sat Jul  9 13:07:23 2022] Launched impl_1...
Run output will be captured here: G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'G:/01Astar/Astar512x512/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci' is already up-to-date
[Sat Jul  9 13:21:11 2022] Launched synth_1...
Run output will be captured here: G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/synth_1/runme.log
[Sat Jul  9 13:21:11 2022] Launched impl_1...
Run output will be captured here: G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'G:/01Astar/Astar512x512/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci' is already up-to-date
[Sat Jul  9 13:27:37 2022] Launched synth_1...
Run output will be captured here: G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/synth_1/runme.log
[Sat Jul  9 13:27:37 2022] Launched impl_1...
Run output will be captured here: G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249A14E25
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1900.176 ; gain = 853.750
set_property PROGRAM.FILE {G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.bit} [get_hw_devices xc7vx485t_0]
set_property PROBES.FILE {G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7vx485t (JTAG device index = 0) and the probes file(s) G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx.
 The core at location uuid_A3E4E7F81A785528BA6C4D277C9B9DA4 has different widths for ILA input port 0. Port width in the device core is 1, but port width in the probes file is 32.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.465 ; gain = 0.000
set_property PROBES.FILE {G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/01Astar/Astar512x512/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1901.465 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jul-09 13:45:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jul-09 13:47:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/01Astar/Astar512x512/top_astargnps/top_astargnps.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {G:/01Astar/Astar512x512/top_astargnps/top_astargnps.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  9 13:47:41 2022...
