#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 21 21:14:16 2019
# Process ID: 10861
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64
# Command line: vivado yolo_sys_fp_prj_2019_64.xpr
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/vivado.log
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/vivado.jou
#-----------------------------------------------------------
start_gui
open_project yolo_sys_fp_prj_2019_64.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp64'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 6461.586 ; gain = 149.508 ; free physical = 4244 ; free virtual = 13960
update_compile_order -fileset sources_1
open_bd_design {/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:hls:yolo_yolo_top:1.0 - yolo_yolo_top_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:yolo_max_pool_top:1.0 - yolo_max_pool_top_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_1
Adding component instance block -- xilinx.com:hls:yolo_conv_top:1.0 - yolo_conv_top_0
Adding component instance block -- xilinx.com:hls:yolo_acc_top:1.0 - yolo_acc_top_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 6702.848 ; gain = 209.348 ; free physical = 3993 ; free virtual = 13775
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axis_switch_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {4}] [get_bd_cells axis_switch_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_upsamp_top:1.0 yolo_upsamp_top_0
endgroup
connect_bd_intf_net [get_bd_intf_pins yolo_upsamp_top_0/inStream] [get_bd_intf_pins axis_switch_0/M03_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/S03_AXIS] [get_bd_intf_pins yolo_upsamp_top_0/outStream]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_upsamp_top_0/s_axi_CTRL_BUS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins yolo_upsamp_top_0/s_axi_CTRL_BUS]
Slave segment </yolo_upsamp_top_0/s_axi_CTRL_BUS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C6_0000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.NUM_SI {2}] [get_bd_cells axis_switch_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_2
endgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {1}] [get_bd_cells axis_switch_2]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M01_AXIS] [get_bd_intf_pins axis_switch_0/S01_AXIS]
delete_bd_objs [get_bd_intf_nets axi_dma_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M00_AXIS] [get_bd_intf_pins yolo_conv_top_0/inStream]
set_property location {7.5 2626 832} [get_bd_cells axis_switch_2]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/S00_AXIS] [get_bd_intf_pins axi_dma/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_2/S_AXI_CTRL} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_2/S_AXI_CTRL]
Slave segment </axis_switch_2/S_AXI_CTRL/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C7_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_2/aclk]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
Wrote  : </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_9_synth_1
reset_run design_1_axis_switch_1_1_synth_1
reset_run design_1_axis_switch_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_yolo_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_max_pool_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_conv_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_acc_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for design_1_xbar_9.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_upsamp_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_2 .
Exporting to file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c7058870abce771d; cache size = 198.090 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = cd190adeff930318; cache size = 198.090 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 15f300fe928ad4df; cache size = 198.090 MB.
[Sun Jul 21 21:20:16 2019] Launched design_1_xbar_9_synth_1, design_1_axis_switch_1_1_synth_1, design_1_axis_switch_0_1_synth_1, design_1_yolo_upsamp_top_0_0_synth_1, design_1_axis_switch_2_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_9_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_xbar_9_synth_1/runme.log
design_1_axis_switch_1_1_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_axis_switch_1_1_synth_1/runme.log
design_1_axis_switch_0_1_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_axis_switch_0_1_synth_1/runme.log
design_1_yolo_upsamp_top_0_0_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_yolo_upsamp_top_0_0_synth_1/runme.log
design_1_axis_switch_2_0_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_axis_switch_2_0_synth_1/runme.log
synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/synth_1/runme.log
[Sun Jul 21 21:20:16 2019] Launched impl_1...
Run output will be captured here: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 7257.625 ; gain = 199.191 ; free physical = 3650 ; free virtual = 13453
reset_run synth_1
reset_run design_1_axis_switch_0_1_synth_1
reset_run design_1_yolo_upsamp_top_0_0_synth_1
reset_run design_1_axis_switch_2_0_synth_1
reset_run design_1_xbar_9_synth_1
reset_run design_1_axis_switch_1_1_synth_1
delete_bd_objs [get_bd_intf_nets axis_switch_0_M03_AXIS] [get_bd_intf_nets yolo_upsamp_top_0_outStream] [get_bd_intf_nets yolo_acc_top_0_outStream] [get_bd_intf_nets axis_switch_0_M00_AXIS] [get_bd_intf_nets axis_switch_0_M01_AXIS] [get_bd_intf_nets axis_switch_0_M02_AXIS] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axis_switch_1_M00_AXIS] [get_bd_intf_nets yolo_max_pool_top_0_outStream] [get_bd_intf_nets yolo_yolo_top_0_outStream] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets axis_switch_2_M01_AXIS] [get_bd_intf_nets axi_dma_M_AXIS_MM2S] [get_bd_intf_nets axis_switch_2_M00_AXIS] [get_bd_intf_nets ps7_0_axi_periph_M09_AXI] [get_bd_cells axis_switch_0] [get_bd_cells axis_switch_2] [get_bd_cells axis_switch_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0
endgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {1}] [get_bd_cells axis_switch_0]
set_property location {6 3185 157} [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma/M_AXIS_MM2S] [get_bd_intf_pins axis_switch_0/S00_AXIS]
set_property location {3 1146 205} [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins yolo_conv_top_0/inStream]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_1
endgroup
set_property -dict [list CONFIG.NUM_MI {4} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {1}] [get_bd_cells axis_switch_1]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M01_AXIS] [get_bd_intf_pins axis_switch_1/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/S00_AXIS] [get_bd_intf_pins yolo_acc_top_0/outStream]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_2
endgroup
set_property -dict [list CONFIG.NUM_SI {4} CONFIG.ROUTING_MODE {1}] [get_bd_cells axis_switch_2]
set_property location {5 2241 771} [get_bd_cells axis_switch_2]
set_property location {4 1706 162} [get_bd_cells axis_switch_1]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M00_AXIS] [get_bd_intf_pins axis_switch_2/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M01_AXIS] [get_bd_intf_pins yolo_max_pool_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins yolo_max_pool_top_0/outStream] [get_bd_intf_pins axis_switch_2/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M02_AXIS] [get_bd_intf_pins yolo_yolo_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins yolo_yolo_top_0/outStream] [get_bd_intf_pins axis_switch_2/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M03_AXIS] [get_bd_intf_pins yolo_upsamp_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins yolo_upsamp_top_0/outStream] [get_bd_intf_pins axis_switch_2/S03_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M00_AXIS] [get_bd_intf_pins axi_dma/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_0/S_AXI_CTRL} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_0/S_AXI_CTRL]
Slave segment </axis_switch_0/S_AXI_CTRL/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_1/S_AXI_CTRL} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_1/S_AXI_CTRL]
Slave segment </axis_switch_1/S_AXI_CTRL/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C1_0000 [ 64K ]>
INFO: [BD 5-455] Automation on '/axis_switch_1/aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_2/S_AXI_CTRL} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_2/S_AXI_CTRL]
Slave segment </axis_switch_2/S_AXI_CTRL/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C7_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_2/aclk]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
Wrote  : </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_yolo_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_max_pool_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_conv_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_acc_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_upsamp_top_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_2 .
Exporting to file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c7058870abce771d; cache size = 198.090 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = cd190adeff930318; cache size = 198.090 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 15f300fe928ad4df; cache size = 198.090 MB.
[Sun Jul 21 21:24:10 2019] Launched design_1_xbar_9_synth_1, design_1_yolo_upsamp_top_0_0_synth_1, design_1_axis_switch_1_2_synth_1, design_1_axis_switch_0_2_synth_1, design_1_axis_switch_2_1_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_9_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_xbar_9_synth_1/runme.log
design_1_yolo_upsamp_top_0_0_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_yolo_upsamp_top_0_0_synth_1/runme.log
design_1_axis_switch_1_2_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_axis_switch_1_2_synth_1/runme.log
design_1_axis_switch_0_2_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_axis_switch_0_2_synth_1/runme.log
design_1_axis_switch_2_1_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_axis_switch_2_1_synth_1/runme.log
synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/synth_1/runme.log
[Sun Jul 21 21:24:10 2019] Launched impl_1...
Run output will be captured here: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7583.645 ; gain = 80.004 ; free physical = 3301 ; free virtual = 13169
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 1943 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8417.707 ; gain = 79.961 ; free physical = 2121 ; free virtual = 12152
Restored from archive | CPU: 5.650000 secs | Memory: 84.412750 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8417.707 ; gain = 79.961 ; free physical = 2121 ; free virtual = 12152
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8417.707 ; gain = 0.000 ; free physical = 2140 ; free virtual = 12172
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 8532.520 ; gain = 948.875 ; free physical = 2034 ; free virtual = 12068
open_report: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 8679.371 ; gain = 132.004 ; free physical = 1873 ; free virtual = 11908
file mkdir /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk
file copy -force /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/impl_1/design_1_wrapper.sysdef /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk -hwspec /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk -hwspec /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 21 22:37:41 2019...
