<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ifpga_fme_pr.c source code [master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>raw</a>/<a href='..'>ifpga_rawdev</a>/<a href='./'>base</a>/<a href='ifpga_fme_pr.c.html'>ifpga_fme_pr.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="ifpga_feature_dev.h.html">"ifpga_feature_dev.h"</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><em>static</em> <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a></td></tr>
<tr><th id="8">8</th><td><dfn class="tu decl def fn" id="pr_err_handle" title='pr_err_handle' data-type='u64 pr_err_handle(struct feature_fme_pr * fme_pr)' data-ref="pr_err_handle">pr_err_handle</dfn>(<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr" title='feature_fme_pr' data-ref="feature_fme_pr">feature_fme_pr</a> *<dfn class="local col1 decl" id="1fme_pr" title='fme_pr' data-type='struct feature_fme_pr *' data-ref="1fme_pr">fme_pr</dfn>)</td></tr>
<tr><th id="9">9</th><td>{</td></tr>
<tr><th id="10">10</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr_status" title='feature_fme_pr_status' data-ref="feature_fme_pr_status">feature_fme_pr_status</a> <dfn class="local col2 decl" id="2fme_pr_status" title='fme_pr_status' data-type='struct feature_fme_pr_status' data-ref="2fme_pr_status">fme_pr_status</dfn>;</td></tr>
<tr><th id="11">11</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="3err_code" title='err_code' data-type='unsigned long' data-ref="3err_code">err_code</dfn>;</td></tr>
<tr><th id="12">12</th><td>	<a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="local col4 decl" id="4fme_pr_error" title='fme_pr_error' data-type='u64' data-ref="4fme_pr_error">fme_pr_error</dfn>;</td></tr>
<tr><th id="13">13</th><td>	<em>int</em> <dfn class="local col5 decl" id="5i" title='i' data-type='int' data-ref="5i">i</dfn>;</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td>	<a class="local col2 ref" href="#2fme_pr_status" title='fme_pr_status' data-ref="2fme_pr_status">fme_pr_status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_status::(anonymous)::csr" title='feature_fme_pr_status::(anonymous union)::csr' data-ref="feature_fme_pr_status::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_status)" data-ref="_M/readq">readq</a>(&amp;<a class="local col1 ref" href="#1fme_pr" title='fme_pr' data-ref="1fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_status" title='feature_fme_pr::ccip_fme_pr_status' data-ref="feature_fme_pr::ccip_fme_pr_status">ccip_fme_pr_status</a>);</td></tr>
<tr><th id="16">16</th><td>	<b>if</b> (!<a class="local col2 ref" href="#2fme_pr_status" title='fme_pr_status' data-ref="2fme_pr_status">fme_pr_status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_status" title='feature_fme_pr_status::(anonymous union)::(anonymous struct)::pr_status' data-ref="feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_status">pr_status</a>)</td></tr>
<tr><th id="17">17</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td>	<a class="local col3 ref" href="#3err_code" title='err_code' data-ref="3err_code">err_code</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_err)" data-ref="_M/readq">readq</a>(&amp;<a class="local col1 ref" href="#1fme_pr" title='fme_pr' data-ref="1fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_err" title='feature_fme_pr::ccip_fme_pr_err' data-ref="feature_fme_pr::ccip_fme_pr_err">ccip_fme_pr_err</a>);</td></tr>
<tr><th id="20">20</th><td>	<a class="local col4 ref" href="#4fme_pr_error" title='fme_pr_error' data-ref="4fme_pr_error">fme_pr_error</a> = <a class="local col3 ref" href="#3err_code" title='err_code' data-ref="3err_code">err_code</a>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td>	<b>for</b> (<a class="local col5 ref" href="#5i" title='i' data-ref="5i">i</a> = <var>0</var>; <a class="local col5 ref" href="#5i" title='i' data-ref="5i">i</a> &lt; <a class="macro" href="ifpga_defines.h.html#1642" title="7" data-ref="_M/PR_MAX_ERR_NUM">PR_MAX_ERR_NUM</a>; <a class="local col5 ref" href="#5i" title='i' data-ref="5i">i</a>++) {</td></tr>
<tr><th id="23">23</th><td>		<b>if</b> (<a class="local col3 ref" href="#3err_code" title='err_code' data-ref="3err_code">err_code</a> &amp; (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#5i" title='i' data-ref="5i">i</a>))</td></tr>
<tr><th id="24">24</th><td>			<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;%s\n&quot;, pr_err_msg[i])" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"%s\n"</q>, <a class="ref" href="ifpga_defines.h.html#1644" title='pr_err_msg' data-ref="pr_err_msg">pr_err_msg</a>[<a class="local col5 ref" href="#5i" title='i' data-ref="5i">i</a>]);</td></tr>
<tr><th id="25">25</th><td>	}</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(fme_pr_error, &amp;fme_pr-&gt;ccip_fme_pr_err)" data-ref="_M/writeq">writeq</a>(<a class="local col4 ref" href="#4fme_pr_error" title='fme_pr_error' data-ref="4fme_pr_error">fme_pr_error</a>, &amp;<a class="local col1 ref" href="#1fme_pr" title='fme_pr' data-ref="1fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_err" title='feature_fme_pr::ccip_fme_pr_err' data-ref="feature_fme_pr::ccip_fme_pr_err">ccip_fme_pr_err</a>);</td></tr>
<tr><th id="28">28</th><td>	<b>return</b> <a class="local col4 ref" href="#4fme_pr_error" title='fme_pr_error' data-ref="4fme_pr_error">fme_pr_error</a>;</td></tr>
<tr><th id="29">29</th><td>}</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="fme_pr_write_init" title='fme_pr_write_init' data-type='int fme_pr_write_init(struct ifpga_fme_hw * fme_dev, struct fpga_pr_info * info)' data-ref="fme_pr_write_init">fme_pr_write_init</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col6 decl" id="6fme_dev" title='fme_dev' data-type='struct ifpga_fme_hw *' data-ref="6fme_dev">fme_dev</dfn>,</td></tr>
<tr><th id="32">32</th><td>			     <b>struct</b> <a class="type" href="ifpga_defines.h.html#fpga_pr_info" title='fpga_pr_info' data-ref="fpga_pr_info">fpga_pr_info</a> *<dfn class="local col7 decl" id="7info" title='info' data-type='struct fpga_pr_info *' data-ref="7info">info</dfn>)</td></tr>
<tr><th id="33">33</th><td>{</td></tr>
<tr><th id="34">34</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr" title='feature_fme_pr' data-ref="feature_fme_pr">feature_fme_pr</a> *<dfn class="local col8 decl" id="8fme_pr" title='fme_pr' data-type='struct feature_fme_pr *' data-ref="8fme_pr">fme_pr</dfn>;</td></tr>
<tr><th id="35">35</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr_ctl" title='feature_fme_pr_ctl' data-ref="feature_fme_pr_ctl">feature_fme_pr_ctl</a> <dfn class="local col9 decl" id="9fme_pr_ctl" title='fme_pr_ctl' data-type='struct feature_fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</dfn>;</td></tr>
<tr><th id="36">36</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr_status" title='feature_fme_pr_status' data-ref="feature_fme_pr_status">feature_fme_pr_status</a> <dfn class="local col0 decl" id="10fme_pr_status" title='fme_pr_status' data-type='struct feature_fme_pr_status' data-ref="10fme_pr_status">fme_pr_status</dfn>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>	<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_fme_feature_ioaddr_by_index" title='get_fme_feature_ioaddr_by_index' data-ref="get_fme_feature_ioaddr_by_index">get_fme_feature_ioaddr_by_index</a>(<a class="local col6 ref" href="#6fme_dev" title='fme_dev' data-ref="6fme_dev">fme_dev</a>,</td></tr>
<tr><th id="39">39</th><td>						 <a class="enum" href="ifpga_defines.h.html#FME_FEATURE_ID_PR_MGMT" title='FME_FEATURE_ID_PR_MGMT' data-ref="FME_FEATURE_ID_PR_MGMT">FME_FEATURE_ID_PR_MGMT</a>);</td></tr>
<tr><th id="40">40</th><td>	<b>if</b> (!<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a>)</td></tr>
<tr><th id="41">41</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>	<b>if</b> (<a class="local col7 ref" href="#7info" title='info' data-ref="7info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::flags" title='fpga_pr_info::flags' data-ref="fpga_pr_info::flags">flags</a> != <a class="macro" href="ifpga_defines.h.html#1609" title="(1UL &lt;&lt; (0))" data-ref="_M/FPGA_MGR_PARTIAL_RECONFIG">FPGA_MGR_PARTIAL_RECONFIG</a>)</td></tr>
<tr><th id="44">44</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;resetting PR before initiated PR\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"resetting PR before initiated PR\n"</q>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>	<a class="local col9 ref" href="#9fme_pr_ctl" title='fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymous)::csr" title='feature_fme_pr_ctl::(anonymous union)::csr' data-ref="feature_fme_pr_ctl::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_control)" data-ref="_M/readq">readq</a>(&amp;<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>);</td></tr>
<tr><th id="49">49</th><td>	<a class="local col9 ref" href="#9fme_pr_ctl" title='fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_reset" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_reset' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_reset">pr_reset</a> = <var>1</var>;</td></tr>
<tr><th id="50">50</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(fme_pr_ctl.csr, &amp;fme_pr-&gt;ccip_fme_pr_control)" data-ref="_M/writeq">writeq</a>(<a class="local col9 ref" href="#9fme_pr_ctl" title='fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymous)::csr" title='feature_fme_pr_ctl::(anonymous union)::csr' data-ref="feature_fme_pr_ctl::(anonymous)::csr">csr</a>, &amp;<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>	<a class="local col9 ref" href="#9fme_pr_ctl" title='fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_reset_ack" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_reset_ack' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_reset_ack">pr_reset_ack</a> = <var>1</var>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>	<b>if</b> (<a class="macro" href="ifpga_compat.h.html#38" title="({ int wait = 0; int ret = -110; __typeof__(fme_pr_ctl) value; for (; wait &lt;= 15000000; wait += 1) { value.csr = rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_control); if (fme_pr_ctl.pr_reset_ack == value.pr_reset_ack) { ret = 0; break; } rte_delay_us(1); } ret; })" data-ref="_M/fpga_wait_register_field">fpga_wait_register_field</a>(<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_reset_ack" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_reset_ack' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_reset_ack">pr_reset_ack</a>, <a class="local col9 ref" href="#9fme_pr_ctl" title='fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</a>,</td></tr>
<tr><th id="55">55</th><td>				     &amp;<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>,</td></tr>
<tr><th id="56">56</th><td>				     <a class="macro" href="ifpga_defines.h.html#1639" title="15000000" data-ref="_M/PR_WAIT_TIMEOUT">PR_WAIT_TIMEOUT</a>, <var>1</var>)) {</td></tr>
<tr><th id="57">57</th><td>		<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;maximum PR timeout\n&quot;)" data-ref="_M/dev_err">dev_err</a>(fme_dev, <q>"maximum PR timeout\n"</q>);</td></tr>
<tr><th id="58">58</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno.h.html#83" title="110" data-ref="_M/ETIMEDOUT">ETIMEDOUT</a>;</td></tr>
<tr><th id="59">59</th><td>	}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>	<a class="local col9 ref" href="#9fme_pr_ctl" title='fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymous)::csr" title='feature_fme_pr_ctl::(anonymous union)::csr' data-ref="feature_fme_pr_ctl::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_control)" data-ref="_M/readq">readq</a>(&amp;<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>);</td></tr>
<tr><th id="62">62</th><td>	<a class="local col9 ref" href="#9fme_pr_ctl" title='fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_reset" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_reset' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_reset">pr_reset</a> = <var>0</var>;</td></tr>
<tr><th id="63">63</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(fme_pr_ctl.csr, &amp;fme_pr-&gt;ccip_fme_pr_control)" data-ref="_M/writeq">writeq</a>(<a class="local col9 ref" href="#9fme_pr_ctl" title='fme_pr_ctl' data-ref="9fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymous)::csr" title='feature_fme_pr_ctl::(anonymous union)::csr' data-ref="feature_fme_pr_ctl::(anonymous)::csr">csr</a>, &amp;<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;waiting for PR resource in HW to be initialized and ready\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"waiting for PR resource in HW to be initialized and ready\n"</q>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>	<a class="local col0 ref" href="#10fme_pr_status" title='fme_pr_status' data-ref="10fme_pr_status">fme_pr_status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_host_status" title='feature_fme_pr_status::(anonymous union)::(anonymous struct)::pr_host_status' data-ref="feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_host_status">pr_host_status</a> = <a class="macro" href="ifpga_defines.h.html#1641" title="0" data-ref="_M/PR_HOST_STATUS_IDLE">PR_HOST_STATUS_IDLE</a>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>	<b>if</b> (<a class="macro" href="ifpga_compat.h.html#38" title="({ int wait = 0; int ret = -110; __typeof__(fme_pr_status) value; for (; wait &lt;= 15000000; wait += 1) { value.csr = rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_status); if (fme_pr_status.pr_host_status == value.pr_host_status) { ret = 0; break; } rte_delay_us(1); } ret; })" data-ref="_M/fpga_wait_register_field">fpga_wait_register_field</a>(<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_host_status" title='feature_fme_pr_status::(anonymous union)::(anonymous struct)::pr_host_status' data-ref="feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_host_status">pr_host_status</a>, <a class="local col0 ref" href="#10fme_pr_status" title='fme_pr_status' data-ref="10fme_pr_status">fme_pr_status</a>,</td></tr>
<tr><th id="70">70</th><td>				     &amp;<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_status" title='feature_fme_pr::ccip_fme_pr_status' data-ref="feature_fme_pr::ccip_fme_pr_status">ccip_fme_pr_status</a>,</td></tr>
<tr><th id="71">71</th><td>				     <a class="macro" href="ifpga_defines.h.html#1639" title="15000000" data-ref="_M/PR_WAIT_TIMEOUT">PR_WAIT_TIMEOUT</a>, <var>1</var>)) {</td></tr>
<tr><th id="72">72</th><td>		<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;maximum PR timeout\n&quot;)" data-ref="_M/dev_err">dev_err</a>(fme_dev, <q>"maximum PR timeout\n"</q>);</td></tr>
<tr><th id="73">73</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno.h.html#83" title="110" data-ref="_M/ETIMEDOUT">ETIMEDOUT</a>;</td></tr>
<tr><th id="74">74</th><td>	}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;check if have any previous PR error\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"check if have any previous PR error\n"</q>);</td></tr>
<tr><th id="77">77</th><td>	<a class="tu ref fn" href="#pr_err_handle" title='pr_err_handle' data-use='c' data-ref="pr_err_handle">pr_err_handle</a>(<a class="local col8 ref" href="#8fme_pr" title='fme_pr' data-ref="8fme_pr">fme_pr</a>);</td></tr>
<tr><th id="78">78</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="fme_pr_write" title='fme_pr_write' data-type='int fme_pr_write(struct ifpga_fme_hw * fme_dev, int port_id, const char * buf, size_t count, struct fpga_pr_info * info)' data-ref="fme_pr_write">fme_pr_write</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col1 decl" id="11fme_dev" title='fme_dev' data-type='struct ifpga_fme_hw *' data-ref="11fme_dev">fme_dev</dfn>,</td></tr>
<tr><th id="82">82</th><td>			<em>int</em> <dfn class="local col2 decl" id="12port_id" title='port_id' data-type='int' data-ref="12port_id">port_id</dfn>, <em>const</em> <em>char</em> *<dfn class="local col3 decl" id="13buf" title='buf' data-type='const char *' data-ref="13buf">buf</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col4 decl" id="14count" title='count' data-type='size_t' data-ref="14count">count</dfn>,</td></tr>
<tr><th id="83">83</th><td>			<b>struct</b> <a class="type" href="ifpga_defines.h.html#fpga_pr_info" title='fpga_pr_info' data-ref="fpga_pr_info">fpga_pr_info</a> *<dfn class="local col5 decl" id="15info" title='info' data-type='struct fpga_pr_info *' data-ref="15info">info</dfn>)</td></tr>
<tr><th id="84">84</th><td>{</td></tr>
<tr><th id="85">85</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr" title='feature_fme_pr' data-ref="feature_fme_pr">feature_fme_pr</a> *<dfn class="local col6 decl" id="16fme_pr" title='fme_pr' data-type='struct feature_fme_pr *' data-ref="16fme_pr">fme_pr</dfn>;</td></tr>
<tr><th id="86">86</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr_ctl" title='feature_fme_pr_ctl' data-ref="feature_fme_pr_ctl">feature_fme_pr_ctl</a> <dfn class="local col7 decl" id="17fme_pr_ctl" title='fme_pr_ctl' data-type='struct feature_fme_pr_ctl' data-ref="17fme_pr_ctl">fme_pr_ctl</dfn>;</td></tr>
<tr><th id="87">87</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr_status" title='feature_fme_pr_status' data-ref="feature_fme_pr_status">feature_fme_pr_status</a> <dfn class="local col8 decl" id="18fme_pr_status" title='fme_pr_status' data-type='struct feature_fme_pr_status' data-ref="18fme_pr_status">fme_pr_status</dfn>;</td></tr>
<tr><th id="88">88</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr_data" title='feature_fme_pr_data' data-ref="feature_fme_pr_data">feature_fme_pr_data</a> <dfn class="local col9 decl" id="19fme_pr_data" title='fme_pr_data' data-type='struct feature_fme_pr_data' data-ref="19fme_pr_data">fme_pr_data</dfn>;</td></tr>
<tr><th id="89">89</th><td>	<em>int</em> <dfn class="local col0 decl" id="20delay" title='delay' data-type='int' data-ref="20delay">delay</dfn>, <dfn class="local col1 decl" id="21pr_credit" title='pr_credit' data-type='int' data-ref="21pr_credit">pr_credit</dfn>;</td></tr>
<tr><th id="90">90</th><td>	<em>int</em> <dfn class="local col2 decl" id="22ret" title='ret' data-type='int' data-ref="22ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>	<a class="local col6 ref" href="#16fme_pr" title='fme_pr' data-ref="16fme_pr">fme_pr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_fme_feature_ioaddr_by_index" title='get_fme_feature_ioaddr_by_index' data-ref="get_fme_feature_ioaddr_by_index">get_fme_feature_ioaddr_by_index</a>(<a class="local col1 ref" href="#11fme_dev" title='fme_dev' data-ref="11fme_dev">fme_dev</a>,</td></tr>
<tr><th id="93">93</th><td>						 <a class="enum" href="ifpga_defines.h.html#FME_FEATURE_ID_PR_MGMT" title='FME_FEATURE_ID_PR_MGMT' data-ref="FME_FEATURE_ID_PR_MGMT">FME_FEATURE_ID_PR_MGMT</a>);</td></tr>
<tr><th id="94">94</th><td>	<b>if</b> (!<a class="local col6 ref" href="#16fme_pr" title='fme_pr' data-ref="16fme_pr">fme_pr</a>)</td></tr>
<tr><th id="95">95</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;set PR port ID and start request\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"set PR port ID and start request\n"</q>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>	<a class="local col7 ref" href="#17fme_pr_ctl" title='fme_pr_ctl' data-ref="17fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymous)::csr" title='feature_fme_pr_ctl::(anonymous union)::csr' data-ref="feature_fme_pr_ctl::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_control)" data-ref="_M/readq">readq</a>(&amp;<a class="local col6 ref" href="#16fme_pr" title='fme_pr' data-ref="16fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>);</td></tr>
<tr><th id="100">100</th><td>	<a class="local col7 ref" href="#17fme_pr_ctl" title='fme_pr_ctl' data-ref="17fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_regionid" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_regionid' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_regionid">pr_regionid</a> = <a class="local col2 ref" href="#12port_id" title='port_id' data-ref="12port_id">port_id</a>;</td></tr>
<tr><th id="101">101</th><td>	<a class="local col7 ref" href="#17fme_pr_ctl" title='fme_pr_ctl' data-ref="17fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_start_req" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_start_req' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_start_req">pr_start_req</a> = <var>1</var>;</td></tr>
<tr><th id="102">102</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(fme_pr_ctl.csr, &amp;fme_pr-&gt;ccip_fme_pr_control)" data-ref="_M/writeq">writeq</a>(<a class="local col7 ref" href="#17fme_pr_ctl" title='fme_pr_ctl' data-ref="17fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymous)::csr" title='feature_fme_pr_ctl::(anonymous union)::csr' data-ref="feature_fme_pr_ctl::(anonymous)::csr">csr</a>, &amp;<a class="local col6 ref" href="#16fme_pr" title='fme_pr' data-ref="16fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;pushing data from bitstream to HW\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"pushing data from bitstream to HW\n"</q>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>	<a class="local col8 ref" href="#18fme_pr_status" title='fme_pr_status' data-ref="18fme_pr_status">fme_pr_status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_status::(anonymous)::csr" title='feature_fme_pr_status::(anonymous union)::csr' data-ref="feature_fme_pr_status::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_status)" data-ref="_M/readq">readq</a>(&amp;<a class="local col6 ref" href="#16fme_pr" title='fme_pr' data-ref="16fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_status" title='feature_fme_pr::ccip_fme_pr_status' data-ref="feature_fme_pr::ccip_fme_pr_status">ccip_fme_pr_status</a>);</td></tr>
<tr><th id="107">107</th><td>	<a class="local col1 ref" href="#21pr_credit" title='pr_credit' data-ref="21pr_credit">pr_credit</a> = <a class="local col8 ref" href="#18fme_pr_status" title='fme_pr_status' data-ref="18fme_pr_status">fme_pr_status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_credit" title='feature_fme_pr_status::(anonymous union)::(anonymous struct)::pr_credit' data-ref="feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_credit">pr_credit</a>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>	<b>while</b> (<a class="local col4 ref" href="#14count" title='count' data-ref="14count">count</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="110">110</th><td>		<a class="local col0 ref" href="#20delay" title='delay' data-ref="20delay">delay</a> = <var>0</var>;</td></tr>
<tr><th id="111">111</th><td>		<b>while</b> (<a class="local col1 ref" href="#21pr_credit" title='pr_credit' data-ref="21pr_credit">pr_credit</a> &lt;= <var>1</var>) {</td></tr>
<tr><th id="112">112</th><td>			<b>if</b> (<a class="local col0 ref" href="#20delay" title='delay' data-ref="20delay">delay</a>++ &gt; <a class="macro" href="ifpga_defines.h.html#1639" title="15000000" data-ref="_M/PR_WAIT_TIMEOUT">PR_WAIT_TIMEOUT</a>) {</td></tr>
<tr><th id="113">113</th><td>				<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;maximum try\n&quot;)" data-ref="_M/dev_err">dev_err</a>(fme_dev, <q>"maximum try\n"</q>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>				<a class="local col5 ref" href="#15info" title='info' data-ref="15info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::pr_err" title='fpga_pr_info::pr_err' data-ref="fpga_pr_info::pr_err">pr_err</a> = <a class="tu ref fn" href="#pr_err_handle" title='pr_err_handle' data-use='c' data-ref="pr_err_handle">pr_err_handle</a>(<a class="local col6 ref" href="#16fme_pr" title='fme_pr' data-ref="16fme_pr">fme_pr</a>);</td></tr>
<tr><th id="116">116</th><td>				<b>return</b> <a class="local col5 ref" href="#15info" title='info' data-ref="15info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::pr_err" title='fpga_pr_info::pr_err' data-ref="fpga_pr_info::pr_err">pr_err</a> ? -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#8" title="5" data-ref="_M/EIO">EIO</a> : -<a class="macro" href="../../../../../include/asm-generic/errno.h.html#83" title="110" data-ref="_M/ETIMEDOUT">ETIMEDOUT</a>;</td></tr>
<tr><th id="117">117</th><td>			}</td></tr>
<tr><th id="118">118</th><td>			<a class="macro" href="opae_osdep.h.html#75" title="rte_delay_us(1)" data-ref="_M/udelay">udelay</a>(<var>1</var>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>			<a class="local col8 ref" href="#18fme_pr_status" title='fme_pr_status' data-ref="18fme_pr_status">fme_pr_status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_status::(anonymous)::csr" title='feature_fme_pr_status::(anonymous union)::csr' data-ref="feature_fme_pr_status::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_status)" data-ref="_M/readq">readq</a>(&amp;<a class="local col6 ref" href="#16fme_pr" title='fme_pr' data-ref="16fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_status" title='feature_fme_pr::ccip_fme_pr_status' data-ref="feature_fme_pr::ccip_fme_pr_status">ccip_fme_pr_status</a>);</td></tr>
<tr><th id="121">121</th><td>			<a class="local col1 ref" href="#21pr_credit" title='pr_credit' data-ref="21pr_credit">pr_credit</a> = <a class="local col8 ref" href="#18fme_pr_status" title='fme_pr_status' data-ref="18fme_pr_status">fme_pr_status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_credit" title='feature_fme_pr_status::(anonymous union)::(anonymous struct)::pr_credit' data-ref="feature_fme_pr_status::(anonymousunion)::(anonymous)::pr_credit">pr_credit</a>;</td></tr>
<tr><th id="122">122</th><td>		};</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>		<b>if</b> (<a class="local col4 ref" href="#14count" title='count' data-ref="14count">count</a> &gt;= <a class="local col1 ref" href="#11fme_dev" title='fme_dev' data-ref="11fme_dev">fme_dev</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::pr_bandwidth" title='ifpga_fme_hw::pr_bandwidth' data-ref="ifpga_fme_hw::pr_bandwidth">pr_bandwidth</a>) {</td></tr>
<tr><th id="125">125</th><td>			<b>switch</b> (<a class="local col1 ref" href="#11fme_dev" title='fme_dev' data-ref="11fme_dev">fme_dev</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::pr_bandwidth" title='ifpga_fme_hw::pr_bandwidth' data-ref="ifpga_fme_hw::pr_bandwidth">pr_bandwidth</a>) {</td></tr>
<tr><th id="126">126</th><td>			<b>case</b> <var>4</var>:</td></tr>
<tr><th id="127">127</th><td>				<a class="local col9 ref" href="#19fme_pr_data" title='fme_pr_data' data-ref="19fme_pr_data">fme_pr_data</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_data::(anonymousunion)::(anonymous)::rsvd" title='feature_fme_pr_data::(anonymous union)::(anonymous struct)::rsvd' data-ref="feature_fme_pr_data::(anonymousunion)::(anonymous)::rsvd">rsvd</a> = <var>0</var>;</td></tr>
<tr><th id="128">128</th><td>				<a class="local col9 ref" href="#19fme_pr_data" title='fme_pr_data' data-ref="19fme_pr_data">fme_pr_data</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_data::(anonymousunion)::(anonymous)::pr_data_raw" title='feature_fme_pr_data::(anonymous union)::(anonymous struct)::pr_data_raw' data-ref="feature_fme_pr_data::(anonymousunion)::(anonymous)::pr_data_raw">pr_data_raw</a> = *(<span class='error' title="cast from &apos;const char *&apos; to &apos;const u32 *&apos; (aka &apos;const unsigned int *&apos;) increases required alignment from 1 to 4">(</span><em>const</em> <a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> *)<a class="local col3 ref" href="#13buf" title='buf' data-ref="13buf">buf</a>);</td></tr>
<tr><th id="129">129</th><td>				<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(fme_pr_data.csr, &amp;fme_pr-&gt;ccip_fme_pr_data)" data-ref="_M/writeq">writeq</a>(<a class="local col9 ref" href="#19fme_pr_data" title='fme_pr_data' data-ref="19fme_pr_data">fme_pr_data</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_data::(anonymous)::csr" title='feature_fme_pr_data::(anonymous union)::csr' data-ref="feature_fme_pr_data::(anonymous)::csr">csr</a>,</td></tr>
<tr><th id="130">130</th><td>				       &amp;<a class="local col6 ref" href="#16fme_pr" title='fme_pr' data-ref="16fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_data" title='feature_fme_pr::ccip_fme_pr_data' data-ref="feature_fme_pr::ccip_fme_pr_data">ccip_fme_pr_data</a>);</td></tr>
<tr><th id="131">131</th><td>				<b>break</b>;</td></tr>
<tr><th id="132">132</th><td>			<b>default</b>:</td></tr>
<tr><th id="133">133</th><td>				<a class="local col2 ref" href="#22ret" title='ret' data-ref="22ret">ret</a> = -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#17" title="14" data-ref="_M/EFAULT">EFAULT</a>;</td></tr>
<tr><th id="134">134</th><td>				<b>goto</b> <a class="lbl" href="#23done" data-ref="23done">done</a>;</td></tr>
<tr><th id="135">135</th><td>			}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>			<a class="local col3 ref" href="#13buf" title='buf' data-ref="13buf">buf</a> += <a class="local col1 ref" href="#11fme_dev" title='fme_dev' data-ref="11fme_dev">fme_dev</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::pr_bandwidth" title='ifpga_fme_hw::pr_bandwidth' data-ref="ifpga_fme_hw::pr_bandwidth">pr_bandwidth</a>;</td></tr>
<tr><th id="138">138</th><td>			<a class="local col4 ref" href="#14count" title='count' data-ref="14count">count</a> -= <a class="local col1 ref" href="#11fme_dev" title='fme_dev' data-ref="11fme_dev">fme_dev</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::pr_bandwidth" title='ifpga_fme_hw::pr_bandwidth' data-ref="ifpga_fme_hw::pr_bandwidth">pr_bandwidth</a>;</td></tr>
<tr><th id="139">139</th><td>			<a class="local col1 ref" href="#21pr_credit" title='pr_credit' data-ref="21pr_credit">pr_credit</a>--;</td></tr>
<tr><th id="140">140</th><td>		} <b>else</b> {</td></tr>
<tr><th id="141">141</th><td>			<a class="macro" href="opae_osdep.h.html#67" title="do { int ret = !!(1); if (__builtin_expect(!!(ret), 0)) rte_log(5U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;WARN_ON: \&quot;&quot; &quot;1&quot; &quot;\&quot; at %s:%d\n&quot;, __func__, 141); } while (0)" data-ref="_M/WARN_ON">WARN_ON</a>(<var>1</var>);</td></tr>
<tr><th id="142">142</th><td>			<a class="local col2 ref" href="#22ret" title='ret' data-ref="22ret">ret</a> = -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="143">143</th><td>			<b>goto</b> <a class="lbl" href="#23done" data-ref="23done">done</a>;</td></tr>
<tr><th id="144">144</th><td>		}</td></tr>
<tr><th id="145">145</th><td>	}</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><dfn class="lbl" id="23done" data-ref="23done">done</dfn>:</td></tr>
<tr><th id="148">148</th><td>	<b>return</b> <a class="local col2 ref" href="#22ret" title='ret' data-ref="22ret">ret</a>;</td></tr>
<tr><th id="149">149</th><td>}</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="fme_pr_write_complete" title='fme_pr_write_complete' data-type='int fme_pr_write_complete(struct ifpga_fme_hw * fme_dev, struct fpga_pr_info * info)' data-ref="fme_pr_write_complete">fme_pr_write_complete</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col4 decl" id="24fme_dev" title='fme_dev' data-type='struct ifpga_fme_hw *' data-ref="24fme_dev">fme_dev</dfn>,</td></tr>
<tr><th id="152">152</th><td>				 <b>struct</b> <a class="type" href="ifpga_defines.h.html#fpga_pr_info" title='fpga_pr_info' data-ref="fpga_pr_info">fpga_pr_info</a> *<dfn class="local col5 decl" id="25info" title='info' data-type='struct fpga_pr_info *' data-ref="25info">info</dfn>)</td></tr>
<tr><th id="153">153</th><td>{</td></tr>
<tr><th id="154">154</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr" title='feature_fme_pr' data-ref="feature_fme_pr">feature_fme_pr</a> *<dfn class="local col6 decl" id="26fme_pr" title='fme_pr' data-type='struct feature_fme_pr *' data-ref="26fme_pr">fme_pr</dfn>;</td></tr>
<tr><th id="155">155</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr_ctl" title='feature_fme_pr_ctl' data-ref="feature_fme_pr_ctl">feature_fme_pr_ctl</a> <dfn class="local col7 decl" id="27fme_pr_ctl" title='fme_pr_ctl' data-type='struct feature_fme_pr_ctl' data-ref="27fme_pr_ctl">fme_pr_ctl</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>	<a class="local col6 ref" href="#26fme_pr" title='fme_pr' data-ref="26fme_pr">fme_pr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_fme_feature_ioaddr_by_index" title='get_fme_feature_ioaddr_by_index' data-ref="get_fme_feature_ioaddr_by_index">get_fme_feature_ioaddr_by_index</a>(<a class="local col4 ref" href="#24fme_dev" title='fme_dev' data-ref="24fme_dev">fme_dev</a>,</td></tr>
<tr><th id="158">158</th><td>						 <a class="enum" href="ifpga_defines.h.html#FME_FEATURE_ID_PR_MGMT" title='FME_FEATURE_ID_PR_MGMT' data-ref="FME_FEATURE_ID_PR_MGMT">FME_FEATURE_ID_PR_MGMT</a>);</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>	<a class="local col7 ref" href="#27fme_pr_ctl" title='fme_pr_ctl' data-ref="27fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymous)::csr" title='feature_fme_pr_ctl::(anonymous union)::csr' data-ref="feature_fme_pr_ctl::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_control)" data-ref="_M/readq">readq</a>(&amp;<a class="local col6 ref" href="#26fme_pr" title='fme_pr' data-ref="26fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>);</td></tr>
<tr><th id="161">161</th><td>	<a class="local col7 ref" href="#27fme_pr_ctl" title='fme_pr_ctl' data-ref="27fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_push_complete" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_push_complete' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_push_complete">pr_push_complete</a> = <var>1</var>;</td></tr>
<tr><th id="162">162</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(fme_pr_ctl.csr, &amp;fme_pr-&gt;ccip_fme_pr_control)" data-ref="_M/writeq">writeq</a>(<a class="local col7 ref" href="#27fme_pr_ctl" title='fme_pr_ctl' data-ref="27fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymous)::csr" title='feature_fme_pr_ctl::(anonymous union)::csr' data-ref="feature_fme_pr_ctl::(anonymous)::csr">csr</a>, &amp;<a class="local col6 ref" href="#26fme_pr" title='fme_pr' data-ref="26fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;green bitstream push complete\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"green bitstream push complete\n"</q>);</td></tr>
<tr><th id="165">165</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;waiting for HW to release PR resource\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"waiting for HW to release PR resource\n"</q>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>	<a class="local col7 ref" href="#27fme_pr_ctl" title='fme_pr_ctl' data-ref="27fme_pr_ctl">fme_pr_ctl</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_start_req" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_start_req' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_start_req">pr_start_req</a> = <var>0</var>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>	<b>if</b> (<a class="macro" href="ifpga_compat.h.html#38" title="({ int wait = 0; int ret = -110; __typeof__(fme_pr_ctl) value; for (; wait &lt;= 15000000; wait += 1) { value.csr = rte_read64(&amp;fme_pr-&gt;ccip_fme_pr_control); if (fme_pr_ctl.pr_start_req == value.pr_start_req) { ret = 0; break; } rte_delay_us(1); } ret; })" data-ref="_M/fpga_wait_register_field">fpga_wait_register_field</a>(<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_start_req" title='feature_fme_pr_ctl::(anonymous union)::(anonymous struct)::pr_start_req' data-ref="feature_fme_pr_ctl::(anonymousunion)::(anonymous)::pr_start_req">pr_start_req</a>, <a class="local col7 ref" href="#27fme_pr_ctl" title='fme_pr_ctl' data-ref="27fme_pr_ctl">fme_pr_ctl</a>,</td></tr>
<tr><th id="170">170</th><td>				     &amp;<a class="local col6 ref" href="#26fme_pr" title='fme_pr' data-ref="26fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::ccip_fme_pr_control" title='feature_fme_pr::ccip_fme_pr_control' data-ref="feature_fme_pr::ccip_fme_pr_control">ccip_fme_pr_control</a>,</td></tr>
<tr><th id="171">171</th><td>				     <a class="macro" href="ifpga_defines.h.html#1639" title="15000000" data-ref="_M/PR_WAIT_TIMEOUT">PR_WAIT_TIMEOUT</a>, <var>1</var>)) {</td></tr>
<tr><th id="172">172</th><td>		<a class="ref fn" href="../../../../../include/stdio.h.html#printf" title='printf' data-ref="printf">printf</a>(<q>"maximum try.\n"</q>);</td></tr>
<tr><th id="173">173</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno.h.html#83" title="110" data-ref="_M/ETIMEDOUT">ETIMEDOUT</a>;</td></tr>
<tr><th id="174">174</th><td>	}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;PR operation complete, checking status\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"PR operation complete, checking status\n"</q>);</td></tr>
<tr><th id="177">177</th><td>	<a class="local col5 ref" href="#25info" title='info' data-ref="25info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::pr_err" title='fpga_pr_info::pr_err' data-ref="fpga_pr_info::pr_err">pr_err</a> = <a class="tu ref fn" href="#pr_err_handle" title='pr_err_handle' data-use='c' data-ref="pr_err_handle">pr_err_handle</a>(<a class="local col6 ref" href="#26fme_pr" title='fme_pr' data-ref="26fme_pr">fme_pr</a>);</td></tr>
<tr><th id="178">178</th><td>	<b>if</b> (<a class="local col5 ref" href="#25info" title='info' data-ref="25info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::pr_err" title='fpga_pr_info::pr_err' data-ref="fpga_pr_info::pr_err">pr_err</a>)</td></tr>
<tr><th id="179">179</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#8" title="5" data-ref="_M/EIO">EIO</a>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;PR done successfully\n&quot;)" data-ref="_M/dev_info">dev_info</a>(fme_dev, <q>"PR done successfully\n"</q>);</td></tr>
<tr><th id="182">182</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="fpga_pr_buf_load" title='fpga_pr_buf_load' data-type='int fpga_pr_buf_load(struct ifpga_fme_hw * fme_dev, struct fpga_pr_info * info, const char * buf, size_t count)' data-ref="fpga_pr_buf_load">fpga_pr_buf_load</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col8 decl" id="28fme_dev" title='fme_dev' data-type='struct ifpga_fme_hw *' data-ref="28fme_dev">fme_dev</dfn>,</td></tr>
<tr><th id="186">186</th><td>			    <b>struct</b> <a class="type" href="ifpga_defines.h.html#fpga_pr_info" title='fpga_pr_info' data-ref="fpga_pr_info">fpga_pr_info</a> *<dfn class="local col9 decl" id="29info" title='info' data-type='struct fpga_pr_info *' data-ref="29info">info</dfn>, <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="30buf" title='buf' data-type='const char *' data-ref="30buf">buf</dfn>,</td></tr>
<tr><th id="187">187</th><td>			    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col1 decl" id="31count" title='count' data-type='size_t' data-ref="31count">count</dfn>)</td></tr>
<tr><th id="188">188</th><td>{</td></tr>
<tr><th id="189">189</th><td>	<em>int</em> <dfn class="local col2 decl" id="32ret" title='ret' data-type='int' data-ref="32ret">ret</dfn>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>	<a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::state" title='fpga_pr_info::state' data-ref="fpga_pr_info::state">state</a> = <a class="enum" href="ifpga_defines.h.html#FPGA_PR_STATE_WRITE_INIT" title='FPGA_PR_STATE_WRITE_INIT' data-ref="FPGA_PR_STATE_WRITE_INIT">FPGA_PR_STATE_WRITE_INIT</a>;</td></tr>
<tr><th id="192">192</th><td>	<a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a> = <a class="tu ref fn" href="#fme_pr_write_init" title='fme_pr_write_init' data-use='c' data-ref="fme_pr_write_init">fme_pr_write_init</a>(<a class="local col8 ref" href="#28fme_dev" title='fme_dev' data-ref="28fme_dev">fme_dev</a>, <a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>);</td></tr>
<tr><th id="193">193</th><td>	<b>if</b> (<a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a>) {</td></tr>
<tr><th id="194">194</th><td>		<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;Error preparing FPGA for writing\n&quot;)" data-ref="_M/dev_err">dev_err</a>(fme_dev, <q>"Error preparing FPGA for writing\n"</q>);</td></tr>
<tr><th id="195">195</th><td>		<a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::state" title='fpga_pr_info::state' data-ref="fpga_pr_info::state">state</a> = <a class="enum" href="ifpga_defines.h.html#FPGA_PR_STATE_WRITE_INIT_ERR" title='FPGA_PR_STATE_WRITE_INIT_ERR' data-ref="FPGA_PR_STATE_WRITE_INIT_ERR">FPGA_PR_STATE_WRITE_INIT_ERR</a>;</td></tr>
<tr><th id="196">196</th><td>		<b>return</b> <a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a>;</td></tr>
<tr><th id="197">197</th><td>	}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>	<i>/*</i></td></tr>
<tr><th id="200">200</th><td><i>	 * Write the FPGA image to the FPGA.</i></td></tr>
<tr><th id="201">201</th><td><i>	 */</i></td></tr>
<tr><th id="202">202</th><td>	<a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::state" title='fpga_pr_info::state' data-ref="fpga_pr_info::state">state</a> = <a class="enum" href="ifpga_defines.h.html#FPGA_PR_STATE_WRITE" title='FPGA_PR_STATE_WRITE' data-ref="FPGA_PR_STATE_WRITE">FPGA_PR_STATE_WRITE</a>;</td></tr>
<tr><th id="203">203</th><td>	<a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a> = <a class="tu ref fn" href="#fme_pr_write" title='fme_pr_write' data-use='c' data-ref="fme_pr_write">fme_pr_write</a>(<a class="local col8 ref" href="#28fme_dev" title='fme_dev' data-ref="28fme_dev">fme_dev</a>, <a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::port_id" title='fpga_pr_info::port_id' data-ref="fpga_pr_info::port_id">port_id</a>, <a class="local col0 ref" href="#30buf" title='buf' data-ref="30buf">buf</a>, <a class="local col1 ref" href="#31count" title='count' data-ref="31count">count</a>, <a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>);</td></tr>
<tr><th id="204">204</th><td>	<b>if</b> (<a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a>) {</td></tr>
<tr><th id="205">205</th><td>		<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;Error while writing image data to FPGA\n&quot;)" data-ref="_M/dev_err">dev_err</a>(fme_dev, <q>"Error while writing image data to FPGA\n"</q>);</td></tr>
<tr><th id="206">206</th><td>		<a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::state" title='fpga_pr_info::state' data-ref="fpga_pr_info::state">state</a> = <a class="enum" href="ifpga_defines.h.html#FPGA_PR_STATE_WRITE_ERR" title='FPGA_PR_STATE_WRITE_ERR' data-ref="FPGA_PR_STATE_WRITE_ERR">FPGA_PR_STATE_WRITE_ERR</a>;</td></tr>
<tr><th id="207">207</th><td>		<b>return</b> <a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a>;</td></tr>
<tr><th id="208">208</th><td>	}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>	<i>/*</i></td></tr>
<tr><th id="211">211</th><td><i>	 * After all the FPGA image has been written, do the device specific</i></td></tr>
<tr><th id="212">212</th><td><i>	 * steps to finish and set the FPGA into operating mode.</i></td></tr>
<tr><th id="213">213</th><td><i>	 */</i></td></tr>
<tr><th id="214">214</th><td>	<a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::state" title='fpga_pr_info::state' data-ref="fpga_pr_info::state">state</a> = <a class="enum" href="ifpga_defines.h.html#FPGA_PR_STATE_WRITE_COMPLETE" title='FPGA_PR_STATE_WRITE_COMPLETE' data-ref="FPGA_PR_STATE_WRITE_COMPLETE">FPGA_PR_STATE_WRITE_COMPLETE</a>;</td></tr>
<tr><th id="215">215</th><td>	<a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a> = <a class="tu ref fn" href="#fme_pr_write_complete" title='fme_pr_write_complete' data-use='c' data-ref="fme_pr_write_complete">fme_pr_write_complete</a>(<a class="local col8 ref" href="#28fme_dev" title='fme_dev' data-ref="28fme_dev">fme_dev</a>, <a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>);</td></tr>
<tr><th id="216">216</th><td>	<b>if</b> (<a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a>) {</td></tr>
<tr><th id="217">217</th><td>		<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;Error after writing image data to FPGA\n&quot;)" data-ref="_M/dev_err">dev_err</a>(fme_dev, <q>"Error after writing image data to FPGA\n"</q>);</td></tr>
<tr><th id="218">218</th><td>		<a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::state" title='fpga_pr_info::state' data-ref="fpga_pr_info::state">state</a> = <a class="enum" href="ifpga_defines.h.html#FPGA_PR_STATE_WRITE_COMPLETE_ERR" title='FPGA_PR_STATE_WRITE_COMPLETE_ERR' data-ref="FPGA_PR_STATE_WRITE_COMPLETE_ERR">FPGA_PR_STATE_WRITE_COMPLETE_ERR</a>;</td></tr>
<tr><th id="219">219</th><td>		<b>return</b> <a class="local col2 ref" href="#32ret" title='ret' data-ref="32ret">ret</a>;</td></tr>
<tr><th id="220">220</th><td>	}</td></tr>
<tr><th id="221">221</th><td>	<a class="local col9 ref" href="#29info" title='info' data-ref="29info">info</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::state" title='fpga_pr_info::state' data-ref="fpga_pr_info::state">state</a> = <a class="enum" href="ifpga_defines.h.html#FPGA_PR_STATE_DONE" title='FPGA_PR_STATE_DONE' data-ref="FPGA_PR_STATE_DONE">FPGA_PR_STATE_DONE</a>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="224">224</th><td>}</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="fme_pr" title='fme_pr' data-type='int fme_pr(struct ifpga_hw * hw, u32 port_id, void * buffer, u32 size, u64 * status)' data-ref="fme_pr">fme_pr</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_hw" title='ifpga_hw' data-ref="ifpga_hw">ifpga_hw</a> *<dfn class="local col3 decl" id="33hw" title='hw' data-type='struct ifpga_hw *' data-ref="33hw">hw</dfn>, <a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col4 decl" id="34port_id" title='port_id' data-type='u32' data-ref="34port_id">port_id</dfn>, <em>void</em> *<dfn class="local col5 decl" id="35buffer" title='buffer' data-type='void *' data-ref="35buffer">buffer</dfn>, <a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col6 decl" id="36size" title='size' data-type='u32' data-ref="36size">size</dfn>,</td></tr>
<tr><th id="227">227</th><td>		  <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col7 decl" id="37status" title='status' data-type='u64 *' data-ref="37status">status</dfn>)</td></tr>
<tr><th id="228">228</th><td>{</td></tr>
<tr><th id="229">229</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_header" title='feature_fme_header' data-ref="feature_fme_header">feature_fme_header</a> *<dfn class="local col8 decl" id="38fme_hdr" title='fme_hdr' data-type='struct feature_fme_header *' data-ref="38fme_hdr">fme_hdr</dfn>;</td></tr>
<tr><th id="230">230</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_capability" title='feature_fme_capability' data-ref="feature_fme_capability">feature_fme_capability</a> <dfn class="local col9 decl" id="39fme_capability" title='fme_capability' data-type='struct feature_fme_capability' data-ref="39fme_capability">fme_capability</dfn>;</td></tr>
<tr><th id="231">231</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col0 decl" id="40fme" title='fme' data-type='struct ifpga_fme_hw *' data-ref="40fme">fme</dfn> = &amp;<a class="local col3 ref" href="#33hw" title='hw' data-ref="33hw">hw</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_hw::fme" title='ifpga_hw::fme' data-ref="ifpga_hw::fme">fme</a>;</td></tr>
<tr><th id="232">232</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#fpga_pr_info" title='fpga_pr_info' data-ref="fpga_pr_info">fpga_pr_info</a> <dfn class="local col1 decl" id="41info" title='info' data-type='struct fpga_pr_info' data-ref="41info">info</dfn>;</td></tr>
<tr><th id="233">233</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col2 decl" id="42port" title='port' data-type='struct ifpga_port_hw *' data-ref="42port">port</dfn>;</td></tr>
<tr><th id="234">234</th><td>	<em>int</em> <dfn class="local col3 decl" id="43ret" title='ret' data-type='int' data-ref="43ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>	<b>if</b> (!<a class="local col5 ref" href="#35buffer" title='buffer' data-ref="35buffer">buffer</a> || <a class="local col6 ref" href="#36size" title='size' data-ref="36size">size</a> == <var>0</var>)</td></tr>
<tr><th id="237">237</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="238">238</th><td>	<b>if</b> (<a class="local col0 ref" href="#40fme" title='fme' data-ref="40fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::state" title='ifpga_fme_hw::state' data-ref="ifpga_fme_hw::state">state</a> != <a class="enum" href="ifpga_hw.h.html#IFPGA_FME_IMPLEMENTED" title='IFPGA_FME_IMPLEMENTED' data-ref="IFPGA_FME_IMPLEMENTED">IFPGA_FME_IMPLEMENTED</a>)</td></tr>
<tr><th id="239">239</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>	<i>/*</i></td></tr>
<tr><th id="242">242</th><td><i>	 * Padding extra zeros to align PR buffer with PR bandwidth, HW will</i></td></tr>
<tr><th id="243">243</th><td><i>	 * ignore these zeros automatically.</i></td></tr>
<tr><th id="244">244</th><td><i>	 */</i></td></tr>
<tr><th id="245">245</th><td>	<a class="local col6 ref" href="#36size" title='size' data-ref="36size">size</a> = <a class="macro" href="ifpga_compat.h.html#20" title="(((size) + (fme-&gt;pr_bandwidth) - 1) &amp; ~((fme-&gt;pr_bandwidth) - 1))" data-ref="_M/IFPGA_ALIGN">IFPGA_ALIGN</a>(<a class="local col6 ref" href="#36size" title='size' data-ref="36size">size</a>, <a class="local col0 ref" href="#40fme" title='fme' data-ref="40fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::pr_bandwidth" title='ifpga_fme_hw::pr_bandwidth' data-ref="ifpga_fme_hw::pr_bandwidth">pr_bandwidth</a>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>	<i>/* get fme header region */</i></td></tr>
<tr><th id="248">248</th><td>	<a class="local col8 ref" href="#38fme_hdr" title='fme_hdr' data-ref="38fme_hdr">fme_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_fme_feature_ioaddr_by_index" title='get_fme_feature_ioaddr_by_index' data-ref="get_fme_feature_ioaddr_by_index">get_fme_feature_ioaddr_by_index</a>(<a class="local col0 ref" href="#40fme" title='fme' data-ref="40fme">fme</a>,</td></tr>
<tr><th id="249">249</th><td>						  <a class="enum" href="ifpga_defines.h.html#FME_FEATURE_ID_HEADER" title='FME_FEATURE_ID_HEADER' data-ref="FME_FEATURE_ID_HEADER">FME_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="250">250</th><td>	<b>if</b> (!<a class="local col8 ref" href="#38fme_hdr" title='fme_hdr' data-ref="38fme_hdr">fme_hdr</a>)</td></tr>
<tr><th id="251">251</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>	<i>/* check port id */</i></td></tr>
<tr><th id="254">254</th><td>	<a class="local col9 ref" href="#39fme_capability" title='fme_capability' data-ref="39fme_capability">fme_capability</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_capability::(anonymous)::csr" title='feature_fme_capability::(anonymous union)::csr' data-ref="feature_fme_capability::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_hdr-&gt;capability)" data-ref="_M/readq">readq</a>(&amp;<a class="local col8 ref" href="#38fme_hdr" title='fme_hdr' data-ref="38fme_hdr">fme_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_header::capability" title='feature_fme_header::capability' data-ref="feature_fme_header::capability">capability</a>);</td></tr>
<tr><th id="255">255</th><td>	<b>if</b> (<a class="local col4 ref" href="#34port_id" title='port_id' data-ref="34port_id">port_id</a> &gt;= <a class="local col9 ref" href="#39fme_capability" title='fme_capability' data-ref="39fme_capability">fme_capability</a>.<a class="ref field" href="ifpga_defines.h.html#feature_fme_capability::(anonymousunion)::(anonymous)::num_ports" title='feature_fme_capability::(anonymous union)::(anonymous struct)::num_ports' data-ref="feature_fme_capability::(anonymousunion)::(anonymous)::num_ports">num_ports</a>) {</td></tr>
<tr><th id="256">256</th><td>		<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;port number more than maximum\n&quot;)" data-ref="_M/dev_err">dev_err</a>(fme,  <q>"port number more than maximum\n"</q>);</td></tr>
<tr><th id="257">257</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="258">258</th><td>	}</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>	<a class="ref fn" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(&amp;<a class="local col1 ref" href="#41info" title='info' data-ref="41info">info</a>, <var>0</var>, <b>sizeof</b>(<b>struct</b> <a class="type" href="ifpga_defines.h.html#fpga_pr_info" title='fpga_pr_info' data-ref="fpga_pr_info">fpga_pr_info</a>));</td></tr>
<tr><th id="261">261</th><td>	<a class="local col1 ref" href="#41info" title='info' data-ref="41info">info</a>.<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::flags" title='fpga_pr_info::flags' data-ref="fpga_pr_info::flags">flags</a> = <a class="macro" href="ifpga_defines.h.html#1609" title="(1UL &lt;&lt; (0))" data-ref="_M/FPGA_MGR_PARTIAL_RECONFIG">FPGA_MGR_PARTIAL_RECONFIG</a>;</td></tr>
<tr><th id="262">262</th><td>	<a class="local col1 ref" href="#41info" title='info' data-ref="41info">info</a>.<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::port_id" title='fpga_pr_info::port_id' data-ref="fpga_pr_info::port_id">port_id</a> = <a class="local col4 ref" href="#34port_id" title='port_id' data-ref="34port_id">port_id</a>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;fme-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col0 ref" href="#40fme" title='fme' data-ref="40fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::lock" title='ifpga_fme_hw::lock' data-ref="ifpga_fme_hw::lock">lock</a>);</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>	<i>/* get port device by port_id */</i></td></tr>
<tr><th id="267">267</th><td>	<a class="local col2 ref" href="#42port" title='port' data-ref="42port">port</a> = &amp;<a class="local col3 ref" href="#33hw" title='hw' data-ref="33hw">hw</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_hw::port" title='ifpga_hw::port' data-ref="ifpga_hw::port">port</a>[<a class="local col4 ref" href="#34port_id" title='port_id' data-ref="34port_id">port_id</a>];</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>	<i>/* Disable Port before PR */</i></td></tr>
<tr><th id="270">270</th><td>	<a class="ref fn" href="ifpga_feature_dev.h.html#fpga_port_disable" title='fpga_port_disable' data-ref="fpga_port_disable">fpga_port_disable</a>(<a class="local col2 ref" href="#42port" title='port' data-ref="42port">port</a>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>	<a class="local col3 ref" href="#43ret" title='ret' data-ref="43ret">ret</a> = <a class="tu ref fn" href="#fpga_pr_buf_load" title='fpga_pr_buf_load' data-use='c' data-ref="fpga_pr_buf_load">fpga_pr_buf_load</a>(<a class="local col0 ref" href="#40fme" title='fme' data-ref="40fme">fme</a>, &amp;<a class="local col1 ref" href="#41info" title='info' data-ref="41info">info</a>, (<em>void</em> *)<a class="local col5 ref" href="#35buffer" title='buffer' data-ref="35buffer">buffer</a>, <a class="local col6 ref" href="#36size" title='size' data-ref="36size">size</a>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>	*<a class="local col7 ref" href="#37status" title='status' data-ref="37status">status</a> = <a class="local col1 ref" href="#41info" title='info' data-ref="41info">info</a>.<a class="ref field" href="ifpga_defines.h.html#fpga_pr_info::pr_err" title='fpga_pr_info::pr_err' data-ref="fpga_pr_info::pr_err">pr_err</a>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>	<i>/* Re-enable Port after PR finished */</i></td></tr>
<tr><th id="277">277</th><td>	<a class="ref fn" href="ifpga_feature_dev.h.html#fpga_port_enable" title='fpga_port_enable' data-ref="fpga_port_enable">fpga_port_enable</a>(<a class="local col2 ref" href="#42port" title='port' data-ref="42port">port</a>);</td></tr>
<tr><th id="278">278</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;fme-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col0 ref" href="#40fme" title='fme' data-ref="40fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::lock" title='ifpga_fme_hw::lock' data-ref="ifpga_fme_hw::lock">lock</a>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>	<b>return</b> <a class="local col3 ref" href="#43ret" title='ret' data-ref="43ret">ret</a>;</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>int</em> <dfn class="decl def fn" id="do_pr" title='do_pr' data-ref="do_pr">do_pr</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_hw" title='ifpga_hw' data-ref="ifpga_hw">ifpga_hw</a> *<dfn class="local col4 decl" id="44hw" title='hw' data-type='struct ifpga_hw *' data-ref="44hw">hw</dfn>, <a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col5 decl" id="45port_id" title='port_id' data-type='u32' data-ref="45port_id">port_id</dfn>, <em>void</em> *<dfn class="local col6 decl" id="46buffer" title='buffer' data-type='void *' data-ref="46buffer">buffer</dfn>, <a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col7 decl" id="47size" title='size' data-type='u32' data-ref="47size">size</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col8 decl" id="48status" title='status' data-type='u64 *' data-ref="48status">status</dfn>)</td></tr>
<tr><th id="284">284</th><td>{</td></tr>
<tr><th id="285">285</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#bts_header" title='bts_header' data-ref="bts_header">bts_header</a> *<dfn class="local col9 decl" id="49bts_hdr" title='bts_hdr' data-type='struct bts_header *' data-ref="49bts_hdr">bts_hdr</dfn>;</td></tr>
<tr><th id="286">286</th><td>	<em>void</em> *<dfn class="local col0 decl" id="50buf" title='buf' data-type='void *' data-ref="50buf">buf</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col1 decl" id="51port" title='port' data-type='struct ifpga_port_hw *' data-ref="51port">port</dfn>;</td></tr>
<tr><th id="288">288</th><td>	<em>int</em> <dfn class="local col2 decl" id="52ret" title='ret' data-type='int' data-ref="52ret">ret</dfn>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>	<b>if</b> (!<a class="local col6 ref" href="#46buffer" title='buffer' data-ref="46buffer">buffer</a> || <a class="local col7 ref" href="#47size" title='size' data-ref="47size">size</a> == <var>0</var>) {</td></tr>
<tr><th id="291">291</th><td>		<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;invalid parameter\n&quot;)" data-ref="_M/dev_err">dev_err</a>(hw, <q>"invalid parameter\n"</q>);</td></tr>
<tr><th id="292">292</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="293">293</th><td>	}</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>	<a class="local col9 ref" href="#49bts_hdr" title='bts_hdr' data-ref="49bts_hdr">bts_hdr</a> = (<b>struct</b> <a class="type" href="ifpga_defines.h.html#bts_header" title='bts_header' data-ref="bts_header">bts_header</a> *)<a class="local col6 ref" href="#46buffer" title='buffer' data-ref="46buffer">buffer</a>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>	<b>if</b> (<a class="macro" href="ifpga_defines.h.html#1658" title="(((bts_hdr)-&gt;guid_h == 0x414750466e6f6558) &amp;&amp; ((bts_hdr)-&gt;guid_l == 0x31303076534247b7))" data-ref="_M/is_valid_bts">is_valid_bts</a>(<a class="local col9 ref" href="#49bts_hdr" title='bts_hdr' data-ref="49bts_hdr">bts_hdr</a>)) {</td></tr>
<tr><th id="298">298</th><td>		<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;this is a valid bitsteam..\n&quot;)" data-ref="_M/dev_info">dev_info</a>(hw, <q>"this is a valid bitsteam..\n"</q>);</td></tr>
<tr><th id="299">299</th><td>		<a class="local col7 ref" href="#47size" title='size' data-ref="47size">size</a> -= (<b>sizeof</b>(<b>struct</b> <a class="type" href="ifpga_defines.h.html#bts_header" title='bts_header' data-ref="bts_header">bts_header</a>) +</td></tr>
<tr><th id="300">300</th><td>				     <a class="local col9 ref" href="#49bts_hdr" title='bts_hdr' data-ref="49bts_hdr">bts_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#bts_header::metadata_len" title='bts_header::metadata_len' data-ref="bts_header::metadata_len">metadata_len</a>);</td></tr>
<tr><th id="301">301</th><td>		<a class="local col0 ref" href="#50buf" title='buf' data-ref="50buf">buf</a> = (<a class="typedef" href="opae_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *)<a class="local col6 ref" href="#46buffer" title='buffer' data-ref="46buffer">buffer</a> + <b>sizeof</b>(<b>struct</b> <a class="type" href="ifpga_defines.h.html#bts_header" title='bts_header' data-ref="bts_header">bts_header</a>) +</td></tr>
<tr><th id="302">302</th><td>			       <a class="local col9 ref" href="#49bts_hdr" title='bts_hdr' data-ref="49bts_hdr">bts_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#bts_header::metadata_len" title='bts_header::metadata_len' data-ref="bts_header::metadata_len">metadata_len</a>;</td></tr>
<tr><th id="303">303</th><td>	} <b>else</b> {</td></tr>
<tr><th id="304">304</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="305">305</th><td>	}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>	<i>/* clean port error before do PR */</i></td></tr>
<tr><th id="308">308</th><td>	<a class="local col1 ref" href="#51port" title='port' data-ref="51port">port</a> = &amp;<a class="local col4 ref" href="#44hw" title='hw' data-ref="44hw">hw</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_hw::port" title='ifpga_hw::port' data-ref="ifpga_hw::port">port</a>[<a class="local col5 ref" href="#45port_id" title='port_id' data-ref="45port_id">port_id</a>];</td></tr>
<tr><th id="309">309</th><td>	<a class="local col2 ref" href="#52ret" title='ret' data-ref="52ret">ret</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#port_clear_error" title='port_clear_error' data-ref="port_clear_error">port_clear_error</a>(<a class="local col1 ref" href="#51port" title='port' data-ref="51port">port</a>);</td></tr>
<tr><th id="310">310</th><td>	<b>if</b> (<a class="local col2 ref" href="#52ret" title='ret' data-ref="52ret">ret</a>) {</td></tr>
<tr><th id="311">311</th><td>		<a class="macro" href="opae_osdep.h.html#52" title="rte_log(4U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;port cannot clear error\n&quot;)" data-ref="_M/dev_err">dev_err</a>(hw, <q>"port cannot clear error\n"</q>);</td></tr>
<tr><th id="312">312</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="313">313</th><td>	}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>	<b>return</b> <a class="tu ref fn" href="#fme_pr" title='fme_pr' data-use='c' data-ref="fme_pr">fme_pr</a>(<a class="local col4 ref" href="#44hw" title='hw' data-ref="44hw">hw</a>, <a class="local col5 ref" href="#45port_id" title='port_id' data-ref="45port_id">port_id</a>, <a class="local col0 ref" href="#50buf" title='buf' data-ref="50buf">buf</a>, <a class="local col7 ref" href="#47size" title='size' data-ref="47size">size</a>, <a class="local col8 ref" href="#48status" title='status' data-ref="48status">status</a>);</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="fme_pr_mgmt_init" title='fme_pr_mgmt_init' data-type='int fme_pr_mgmt_init(struct feature * feature)' data-ref="fme_pr_mgmt_init">fme_pr_mgmt_init</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col3 decl" id="53feature" title='feature' data-type='struct feature *' data-ref="53feature">feature</dfn>)</td></tr>
<tr><th id="319">319</th><td>{</td></tr>
<tr><th id="320">320</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr" title='feature_fme_pr' data-ref="feature_fme_pr">feature_fme_pr</a> *<dfn class="local col4 decl" id="54fme_pr" title='fme_pr' data-type='struct feature_fme_pr *' data-ref="54fme_pr">fme_pr</dfn>;</td></tr>
<tr><th id="321">321</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_header" title='feature_header' data-ref="feature_header">feature_header</a> <dfn class="local col5 decl" id="55fme_pr_header" title='fme_pr_header' data-type='struct feature_header' data-ref="55fme_pr_header">fme_pr_header</dfn>;</td></tr>
<tr><th id="322">322</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col6 decl" id="56fme" title='fme' data-type='struct ifpga_fme_hw *' data-ref="56fme">fme</dfn>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;FME PR MGMT Init.\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"FME PR MGMT Init.\n"</q>);</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>	<a class="local col6 ref" href="#56fme" title='fme' data-ref="56fme">fme</a> = (<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *)<a class="local col3 ref" href="#53feature" title='feature' data-ref="53feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::parent" title='feature::parent' data-ref="feature::parent">parent</a>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>	<a class="local col4 ref" href="#54fme_pr" title='fme_pr' data-ref="54fme_pr">fme_pr</a> = (<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_fme_pr" title='feature_fme_pr' data-ref="feature_fme_pr">feature_fme_pr</a> *)<a class="local col3 ref" href="#53feature" title='feature' data-ref="53feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::addr" title='feature::addr' data-ref="feature::addr">addr</a>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>	<a class="local col5 ref" href="#55fme_pr_header" title='fme_pr_header' data-ref="55fme_pr_header">fme_pr_header</a>.<a class="ref field" href="ifpga_defines.h.html#feature_header::(anonymous)::csr" title='feature_header::(anonymous union)::csr' data-ref="feature_header::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;fme_pr-&gt;header)" data-ref="_M/readq">readq</a>(&amp;<a class="local col4 ref" href="#54fme_pr" title='fme_pr' data-ref="54fme_pr">fme_pr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_fme_pr::header" title='feature_fme_pr::header' data-ref="feature_fme_pr::header">header</a>);</td></tr>
<tr><th id="331">331</th><td>	<b>if</b> (<a class="local col5 ref" href="#55fme_pr_header" title='fme_pr_header' data-ref="55fme_pr_header">fme_pr_header</a>.<a class="ref field" href="ifpga_defines.h.html#feature_header::(anonymousunion)::(anonymous)::revision" title='feature_header::(anonymous union)::(anonymous struct)::revision' data-ref="feature_header::(anonymousunion)::(anonymous)::revision">revision</a> == <var>2</var>) {</td></tr>
<tr><th id="332">332</th><td>		<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;using 512-bit PR\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"using 512-bit PR\n"</q>);</td></tr>
<tr><th id="333">333</th><td>		<a class="local col6 ref" href="#56fme" title='fme' data-ref="56fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::pr_bandwidth" title='ifpga_fme_hw::pr_bandwidth' data-ref="ifpga_fme_hw::pr_bandwidth">pr_bandwidth</a> = <var>64</var>;</td></tr>
<tr><th id="334">334</th><td>	} <b>else</b> {</td></tr>
<tr><th id="335">335</th><td>		<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;using 32-bit PR\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"using 32-bit PR\n"</q>);</td></tr>
<tr><th id="336">336</th><td>		<a class="local col6 ref" href="#56fme" title='fme' data-ref="56fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::pr_bandwidth" title='ifpga_fme_hw::pr_bandwidth' data-ref="ifpga_fme_hw::pr_bandwidth">pr_bandwidth</a> = <var>4</var>;</td></tr>
<tr><th id="337">337</th><td>	}</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="fme_pr_mgmt_uinit" title='fme_pr_mgmt_uinit' data-type='void fme_pr_mgmt_uinit(struct feature * feature)' data-ref="fme_pr_mgmt_uinit">fme_pr_mgmt_uinit</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col7 decl" id="57feature" title='feature' data-type='struct feature *' data-ref="57feature">feature</dfn>)</td></tr>
<tr><th id="343">343</th><td>{</td></tr>
<tr><th id="344">344</th><td>	<a class="macro" href="ifpga_compat.h.html#56" title="(void)(feature)" data-ref="_M/UNUSED">UNUSED</a>(<a class="local col7 ref" href="#57feature" title='feature' data-ref="57feature">feature</a>);</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;FME PR MGMT UInit.\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"FME PR MGMT UInit.\n"</q>);</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><b>struct</b> <a class="type" href="ifpga_hw.h.html#feature_ops" title='feature_ops' data-ref="feature_ops">feature_ops</a> <dfn class="decl def" id="fme_pr_mgmt_ops" title='fme_pr_mgmt_ops' data-ref="fme_pr_mgmt_ops">fme_pr_mgmt_ops</dfn> = {</td></tr>
<tr><th id="350">350</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::init" title='feature_ops::init' data-ref="feature_ops::init">init</a> = <a class="tu ref fn" href="#fme_pr_mgmt_init" title='fme_pr_mgmt_init' data-ref="fme_pr_mgmt_init">fme_pr_mgmt_init</a>,</td></tr>
<tr><th id="351">351</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::uinit" title='feature_ops::uinit' data-ref="feature_ops::uinit">uinit</a> = <a class="tu ref fn" href="#fme_pr_mgmt_uinit" title='fme_pr_mgmt_uinit' data-ref="fme_pr_mgmt_uinit">fme_pr_mgmt_uinit</a>,</td></tr>
<tr><th id="352">352</th><td>};</td></tr>
<tr><th id="353">353</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
