# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Sep 19 2024 18:07:41

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Khz_to_1hz|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Khz_to_1hz|clk:R vs. Khz_to_1hz|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: enable
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: enable
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: Khz_to_1hz|clk  | Frequency: 218.35 MHz  | Target: 151.06 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Khz_to_1hz|clk  Khz_to_1hz|clk  6620             2040        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
reset      clk         920          Khz_to_1hz|clk:R       


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
enable     clk         8362          Khz_to_1hz|clk:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
reset      clk         -149        Khz_to_1hz|clk:R       


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
enable     clk         7907                  Khz_to_1hz|clk:R       


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Khz_to_1hz|clk
********************************************
Clock: Khz_to_1hz|clk
Frequency: 218.35 MHz | Target: 151.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_10_LC_1_7_2/in0
Capture Clock    : counter_10_LC_1_7_2/clk
Setup Constraint : 6620p
Path slack       : 2040p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3570
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4626   2040  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4752   2040  RISE       2
counter_7_LC_1_5_6/carryin                       LogicCell40_SEQ_MODE_1000      0              4752   2040  RISE       1
counter_7_LC_1_5_6/carryout                      LogicCell40_SEQ_MODE_1000    126              4878   2040  RISE       2
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4878   2040  RISE       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin                    ICE_CARRY_IN_MUX               0              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout                   ICE_CARRY_IN_MUX             196              5201   2040  RISE       2
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryin   LogicCell40_SEQ_MODE_0000      0              5201   2040  RISE       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_0000    126              5327   2040  RISE       2
I__34/I                                          InMux                          0              5327   2040  RISE       1
I__34/O                                          InMux                        259              5586   2040  RISE       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/in3       LogicCell40_SEQ_MODE_0000      0              5586   2040  RISE       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/lcout     LogicCell40_SEQ_MODE_0000    316              5902   2040  RISE       1
I__70/I                                          LocalMux                       0              5902   2040  RISE       1
I__70/O                                          LocalMux                     330              6232   2040  RISE       1
I__71/I                                          InMux                          0              6232   2040  RISE       1
I__71/O                                          InMux                        259              6491   2040  RISE       1
counter_10_LC_1_7_2/in0                          LogicCell40_SEQ_MODE_1000      0              6491   2040  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Khz_to_1hz|clk:R vs. Khz_to_1hz|clk:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_10_LC_1_7_2/in0
Capture Clock    : counter_10_LC_1_7_2/clk
Setup Constraint : 6620p
Path slack       : 2040p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3570
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4626   2040  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4752   2040  RISE       2
counter_7_LC_1_5_6/carryin                       LogicCell40_SEQ_MODE_1000      0              4752   2040  RISE       1
counter_7_LC_1_5_6/carryout                      LogicCell40_SEQ_MODE_1000    126              4878   2040  RISE       2
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4878   2040  RISE       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin                    ICE_CARRY_IN_MUX               0              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout                   ICE_CARRY_IN_MUX             196              5201   2040  RISE       2
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryin   LogicCell40_SEQ_MODE_0000      0              5201   2040  RISE       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_0000    126              5327   2040  RISE       2
I__34/I                                          InMux                          0              5327   2040  RISE       1
I__34/O                                          InMux                        259              5586   2040  RISE       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/in3       LogicCell40_SEQ_MODE_0000      0              5586   2040  RISE       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/lcout     LogicCell40_SEQ_MODE_0000    316              5902   2040  RISE       1
I__70/I                                          LocalMux                       0              5902   2040  RISE       1
I__70/O                                          LocalMux                     330              6232   2040  RISE       1
I__71/I                                          InMux                          0              6232   2040  RISE       1
I__71/O                                          InMux                        259              6491   2040  RISE       1
counter_10_LC_1_7_2/in0                          LogicCell40_SEQ_MODE_1000      0              6491   2040  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : Khz_to_1hz|clk:R
Setup Time        : 920


Data Path Delay                3098
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                  920

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                           Khz_to_1hz                 0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
reset_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__121/I                        Odrv4                      0      1127               RISE  1       
I__121/O                        Odrv4                      351    1478               RISE  1       
I__122/I                        Span4Mux_v                 0      1478               RISE  1       
I__122/O                        Span4Mux_v                 351    1829               RISE  1       
I__124/I                        Span4Mux_s1_h              0      1829               RISE  1       
I__124/O                        Span4Mux_s1_h              175    2004               RISE  1       
I__128/I                        Span4Mux_h                 0      2004               RISE  1       
I__128/O                        Span4Mux_h                 302    2305               RISE  1       
I__132/I                        LocalMux                   0      2305               RISE  1       
I__132/O                        LocalMux                   330    2635               RISE  1       
I__135/I                        SRMux                      0      2635               RISE  1       
I__135/O                        SRMux                      463    3098               RISE  1       
counter_0_LC_2_6_4/sr           LogicCell40_SEQ_MODE_1000  0      3098               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               Khz_to_1hz                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__84/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__84/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__85/I                                           GlobalMux                  0      1918               RISE  1       
I__85/O                                           GlobalMux                  154    2073               RISE  1       
I__90/I                                           ClkMux                     0      2073               RISE  1       
I__90/O                                           ClkMux                     309    2381               RISE  1       
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: enable    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : enable
Clock Port         : clk
Clock Reference    : Khz_to_1hz|clk:R
Clock to Out Delay : 8362


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5441
---------------------------- ------
Clock To Out Delay             8362

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               Khz_to_1hz                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__84/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__84/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__85/I                                           GlobalMux                  0      1918               RISE  1       
I__85/O                                           GlobalMux                  154    2073               RISE  1       
I__88/I                                           ClkMux                     0      2073               RISE  1       
I__88/O                                           ClkMux                     309    2381               RISE  1       
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
enableZ0_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__92/I                           Odrv4                      0      2921               RISE  1       
I__92/O                           Odrv4                      351    3272               RISE  1       
I__94/I                           Span4Mux_s1_h              0      3272               RISE  1       
I__94/O                           Span4Mux_s1_h              175    3447               RISE  1       
I__95/I                           LocalMux                   0      3447               RISE  1       
I__95/O                           LocalMux                   330    3777               RISE  1       
I__96/I                           IoInMux                    0      3777               RISE  1       
I__96/O                           IoInMux                    259    4037               RISE  1       
enable_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4037               RISE  1       
enable_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6274               FALL  1       
enable_obuf_iopad/DIN             IO_PAD                     0      6274               FALL  1       
enable_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8362               FALL  1       
enable                            Khz_to_1hz                 0      8362               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : Khz_to_1hz|clk:R
Hold Time         : -149


Capture Clock Path Delay       2381
+ Hold  Time                   -197
- Data Path Delay             -2333
---------------------------- ------
Hold Time                      -149

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                           Khz_to_1hz                 0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
reset_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__121/I                        Odrv4                      0      923                FALL  1       
I__121/O                        Odrv4                      372    1295               FALL  1       
I__122/I                        Span4Mux_v                 0      1295               FALL  1       
I__122/O                        Span4Mux_v                 372    1666               FALL  1       
I__123/I                        LocalMux                   0      1666               FALL  1       
I__123/O                        LocalMux                   309    1975               FALL  1       
I__126/I                        SRMux                      0      1975               FALL  1       
I__126/O                        SRMux                      358    2333               FALL  1       
counter_7_LC_1_5_6/sr           LogicCell40_SEQ_MODE_1000  0      2333               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               Khz_to_1hz                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__84/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__84/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__85/I                                           GlobalMux                  0      1918               RISE  1       
I__85/O                                           GlobalMux                  154    2073               RISE  1       
I__89/I                                           ClkMux                     0      2073               RISE  1       
I__89/O                                           ClkMux                     309    2381               RISE  1       
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: enable    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : enable
Clock Port         : clk
Clock Reference    : Khz_to_1hz|clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               Khz_to_1hz                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__84/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__84/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__85/I                                           GlobalMux                  0      1918               RISE  1       
I__85/O                                           GlobalMux                  154    2073               RISE  1       
I__88/I                                           ClkMux                     0      2073               RISE  1       
I__88/O                                           ClkMux                     309    2381               RISE  1       
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
enableZ0_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__92/I                           Odrv4                      0      2921               FALL  1       
I__92/O                           Odrv4                      372    3293               FALL  1       
I__94/I                           Span4Mux_s1_h              0      3293               FALL  1       
I__94/O                           Span4Mux_s1_h              168    3461               FALL  1       
I__95/I                           LocalMux                   0      3461               FALL  1       
I__95/O                           LocalMux                   309    3770               FALL  1       
I__96/I                           IoInMux                    0      3770               FALL  1       
I__96/O                           IoInMux                    217    3987               FALL  1       
enable_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
enable_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
enable_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
enable_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
enable                            Khz_to_1hz                 0      7907               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_10_LC_1_7_2/in0
Capture Clock    : counter_10_LC_1_7_2/clk
Setup Constraint : 6620p
Path slack       : 2040p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3570
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4626   2040  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4752   2040  RISE       2
counter_7_LC_1_5_6/carryin                       LogicCell40_SEQ_MODE_1000      0              4752   2040  RISE       1
counter_7_LC_1_5_6/carryout                      LogicCell40_SEQ_MODE_1000    126              4878   2040  RISE       2
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4878   2040  RISE       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin                    ICE_CARRY_IN_MUX               0              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout                   ICE_CARRY_IN_MUX             196              5201   2040  RISE       2
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryin   LogicCell40_SEQ_MODE_0000      0              5201   2040  RISE       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_0000    126              5327   2040  RISE       2
I__34/I                                          InMux                          0              5327   2040  RISE       1
I__34/O                                          InMux                        259              5586   2040  RISE       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/in3       LogicCell40_SEQ_MODE_0000      0              5586   2040  RISE       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/lcout     LogicCell40_SEQ_MODE_0000    316              5902   2040  RISE       1
I__70/I                                          LocalMux                       0              5902   2040  RISE       1
I__70/O                                          LocalMux                     330              6232   2040  RISE       1
I__71/I                                          InMux                          0              6232   2040  RISE       1
I__71/O                                          InMux                        259              6491   2040  RISE       1
counter_10_LC_1_7_2/in0                          LogicCell40_SEQ_MODE_1000      0              6491   2040  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_9_LC_1_7_4/in1
Capture Clock    : counter_9_LC_1_7_4/clk
Setup Constraint : 6620p
Path slack       : 2237p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3444
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6365
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4626   2040  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4752   2040  RISE       2
counter_7_LC_1_5_6/carryin                       LogicCell40_SEQ_MODE_1000      0              4752   2040  RISE       1
counter_7_LC_1_5_6/carryout                      LogicCell40_SEQ_MODE_1000    126              4878   2040  RISE       2
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4878   2040  RISE       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin                    ICE_CARRY_IN_MUX               0              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout                   ICE_CARRY_IN_MUX             196              5201   2040  RISE       2
I__35/I                                          InMux                          0              5201   2237  RISE       1
I__35/O                                          InMux                        259              5460   2237  RISE       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/in3       LogicCell40_SEQ_MODE_0000      0              5460   2237  RISE       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_0000    316              5776   2237  RISE       1
I__57/I                                          LocalMux                       0              5776   2237  RISE       1
I__57/O                                          LocalMux                     330              6105   2237  RISE       1
I__58/I                                          InMux                          0              6105   2237  RISE       1
I__58/O                                          InMux                        259              6365   2237  RISE       1
counter_9_LC_1_7_4/in1                           LogicCell40_SEQ_MODE_1000      0              6365   2237  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_8_LC_1_7_3/in3
Capture Clock    : counter_8_LC_1_7_3/clk
Setup Constraint : 6620p
Path slack       : 2335p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6393
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4626   2040  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4752   2040  RISE       2
counter_7_LC_1_5_6/carryin                       LogicCell40_SEQ_MODE_1000      0              4752   2040  RISE       1
counter_7_LC_1_5_6/carryout                      LogicCell40_SEQ_MODE_1000    126              4878   2040  RISE       2
I__36/I                                          InMux                          0              4878   2335  RISE       1
I__36/O                                          InMux                        259              5138   2335  RISE       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/in3       LogicCell40_SEQ_MODE_0000      0              5138   2335  RISE       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/lcout     LogicCell40_SEQ_MODE_0000    316              5453   2335  RISE       1
I__59/I                                          Odrv4                          0              5453   2335  RISE       1
I__59/O                                          Odrv4                        351              5804   2335  RISE       1
I__60/I                                          LocalMux                       0              5804   2335  RISE       1
I__60/O                                          LocalMux                     330              6134   2335  RISE       1
I__61/I                                          InMux                          0              6134   2335  RISE       1
I__61/O                                          InMux                        259              6393   2335  RISE       1
counter_8_LC_1_7_3/in3                           LogicCell40_SEQ_MODE_1000      0              6393   2335  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_6_LC_1_7_5/in3
Capture Clock    : counter_6_LC_1_7_5/clk
Setup Constraint : 6620p
Path slack       : 2587p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3220
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6141
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
I__38/I                                          InMux                          0              4626   2587  RISE       1
I__38/O                                          InMux                        259              4885   2587  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/in3       LogicCell40_SEQ_MODE_0000      0              4885   2587  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/lcout     LogicCell40_SEQ_MODE_0000    316              5201   2587  RISE       1
I__54/I                                          Odrv4                          0              5201   2587  RISE       1
I__54/O                                          Odrv4                        351              5551   2587  RISE       1
I__55/I                                          LocalMux                       0              5551   2587  RISE       1
I__55/O                                          LocalMux                     330              5881   2587  RISE       1
I__56/I                                          InMux                          0              5881   2587  RISE       1
I__56/O                                          InMux                        259              6141   2587  RISE       1
counter_6_LC_1_7_5/in3                           LogicCell40_SEQ_MODE_1000      0              6141   2587  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_4_LC_1_7_6/in0
Capture Clock    : counter_4_LC_1_7_6/clk
Setup Constraint : 6620p
Path slack       : 2797p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2813
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5734
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__179/I                           Odrv4                          0              2921   2798  RISE       1
I__179/O                           Odrv4                        351              3272   2798  RISE       1
I__181/I                           LocalMux                       0              3272   2798  RISE       1
I__181/O                           LocalMux                     330              3602   2798  RISE       1
I__183/I                           InMux                          0              3602   2798  RISE       1
I__183/O                           InMux                        259              3861   2798  RISE       1
I__184/I                           CascadeMux                     0              3861   2798  RISE       1
I__184/O                           CascadeMux                     0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/in2     LogicCell40_SEQ_MODE_0000      0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/lcout   LogicCell40_SEQ_MODE_0000    379              4240   2798  RISE       1
I__171/I                           LocalMux                       0              4240   2798  RISE       1
I__171/O                           LocalMux                     330              4570   2798  RISE       1
I__172/I                           InMux                          0              4570   2798  RISE       1
I__172/O                           InMux                        259              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5145   2798  RISE       7
I__107/I                           LocalMux                       0              5145   2798  RISE       1
I__107/O                           LocalMux                     330              5474   2798  RISE       1
I__111/I                           InMux                          0              5474   2798  RISE       1
I__111/O                           InMux                        259              5734   2798  RISE       1
counter_4_LC_1_7_6/in0             LogicCell40_SEQ_MODE_1000      0              5734   2798  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_5_LC_2_6_3/in0
Capture Clock    : counter_5_LC_2_6_3/clk
Setup Constraint : 6620p
Path slack       : 2797p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2813
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5734
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__179/I                           Odrv4                          0              2921   2798  RISE       1
I__179/O                           Odrv4                        351              3272   2798  RISE       1
I__181/I                           LocalMux                       0              3272   2798  RISE       1
I__181/O                           LocalMux                     330              3602   2798  RISE       1
I__183/I                           InMux                          0              3602   2798  RISE       1
I__183/O                           InMux                        259              3861   2798  RISE       1
I__184/I                           CascadeMux                     0              3861   2798  RISE       1
I__184/O                           CascadeMux                     0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/in2     LogicCell40_SEQ_MODE_0000      0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/lcout   LogicCell40_SEQ_MODE_0000    379              4240   2798  RISE       1
I__171/I                           LocalMux                       0              4240   2798  RISE       1
I__171/O                           LocalMux                     330              4570   2798  RISE       1
I__172/I                           InMux                          0              4570   2798  RISE       1
I__172/O                           InMux                        259              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5145   2798  RISE       7
I__108/I                           LocalMux                       0              5145   2798  RISE       1
I__108/O                           LocalMux                     330              5474   2798  RISE       1
I__115/I                           InMux                          0              5474   2798  RISE       1
I__115/O                           InMux                        259              5734   2798  RISE       1
counter_5_LC_2_6_3/in0             LogicCell40_SEQ_MODE_1000      0              5734   2798  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_4_LC_1_7_6/in3
Capture Clock    : counter_4_LC_1_7_6/clk
Setup Constraint : 6620p
Path slack       : 2840p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2967
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                      Odrv4                          0              2921   2040  RISE       1
I__154/O                                      Odrv4                        351              3272   2040  RISE       1
I__157/I                                      LocalMux                       0              3272   2040  RISE       1
I__157/O                                      LocalMux                     330              3602   2040  RISE       1
I__160/I                                      InMux                          0              3602   2040  RISE       1
I__160/O                                      InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1              LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout         LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                    LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                   LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                    LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                   LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
I__40/I                                       InMux                          0              4373   2840  RISE       1
I__40/O                                       InMux                        259              4633   2840  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/in3    LogicCell40_SEQ_MODE_0000      0              4633   2840  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_0000    316              4948   2840  RISE       1
I__51/I                                       Odrv4                          0              4948   2840  RISE       1
I__51/O                                       Odrv4                        351              5299   2840  RISE       1
I__52/I                                       LocalMux                       0              5299   2840  RISE       1
I__52/O                                       LocalMux                     330              5629   2840  RISE       1
I__53/I                                       InMux                          0              5629   2840  RISE       1
I__53/O                                       InMux                        259              5888   2840  RISE       1
counter_4_LC_1_7_6/in3                        LogicCell40_SEQ_MODE_1000      0              5888   2840  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_6_LC_1_7_5/in1
Capture Clock    : counter_6_LC_1_7_5/clk
Setup Constraint : 6620p
Path slack       : 2868p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2813
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5734
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__179/I                           Odrv4                          0              2921   2798  RISE       1
I__179/O                           Odrv4                        351              3272   2798  RISE       1
I__181/I                           LocalMux                       0              3272   2798  RISE       1
I__181/O                           LocalMux                     330              3602   2798  RISE       1
I__183/I                           InMux                          0              3602   2798  RISE       1
I__183/O                           InMux                        259              3861   2798  RISE       1
I__184/I                           CascadeMux                     0              3861   2798  RISE       1
I__184/O                           CascadeMux                     0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/in2     LogicCell40_SEQ_MODE_0000      0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/lcout   LogicCell40_SEQ_MODE_0000    379              4240   2798  RISE       1
I__171/I                           LocalMux                       0              4240   2798  RISE       1
I__171/O                           LocalMux                     330              4570   2798  RISE       1
I__172/I                           InMux                          0              4570   2798  RISE       1
I__172/O                           InMux                        259              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5145   2798  RISE       7
I__107/I                           LocalMux                       0              5145   2798  RISE       1
I__107/O                           LocalMux                     330              5474   2798  RISE       1
I__112/I                           InMux                          0              5474   2868  RISE       1
I__112/O                           InMux                        259              5734   2868  RISE       1
counter_6_LC_1_7_5/in1             LogicCell40_SEQ_MODE_1000      0              5734   2868  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_8_LC_1_7_3/in1
Capture Clock    : counter_8_LC_1_7_3/clk
Setup Constraint : 6620p
Path slack       : 2868p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2813
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5734
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__179/I                           Odrv4                          0              2921   2798  RISE       1
I__179/O                           Odrv4                        351              3272   2798  RISE       1
I__181/I                           LocalMux                       0              3272   2798  RISE       1
I__181/O                           LocalMux                     330              3602   2798  RISE       1
I__183/I                           InMux                          0              3602   2798  RISE       1
I__183/O                           InMux                        259              3861   2798  RISE       1
I__184/I                           CascadeMux                     0              3861   2798  RISE       1
I__184/O                           CascadeMux                     0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/in2     LogicCell40_SEQ_MODE_0000      0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/lcout   LogicCell40_SEQ_MODE_0000    379              4240   2798  RISE       1
I__171/I                           LocalMux                       0              4240   2798  RISE       1
I__171/O                           LocalMux                     330              4570   2798  RISE       1
I__172/I                           InMux                          0              4570   2798  RISE       1
I__172/O                           InMux                        259              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5145   2798  RISE       7
I__107/I                           LocalMux                       0              5145   2798  RISE       1
I__107/O                           LocalMux                     330              5474   2798  RISE       1
I__113/I                           InMux                          0              5474   2868  RISE       1
I__113/O                           InMux                        259              5734   2868  RISE       1
counter_8_LC_1_7_3/in1             LogicCell40_SEQ_MODE_1000      0              5734   2868  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_12_LC_1_6_3/in3
Capture Clock    : counter_12_LC_1_6_3/clk
Setup Constraint : 6620p
Path slack       : 2889p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2918
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5839
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4626   2040  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4752   2040  RISE       2
counter_7_LC_1_5_6/carryin                       LogicCell40_SEQ_MODE_1000      0              4752   2040  RISE       1
counter_7_LC_1_5_6/carryout                      LogicCell40_SEQ_MODE_1000    126              4878   2040  RISE       2
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4878   2040  RISE       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin                    ICE_CARRY_IN_MUX               0              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout                   ICE_CARRY_IN_MUX             196              5201   2040  RISE       2
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryin   LogicCell40_SEQ_MODE_0000      0              5201   2040  RISE       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_0000    126              5327   2040  RISE       2
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              5327   2889  RISE       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              5453   2889  RISE       2
counter_11_LC_1_6_2/carryin                      LogicCell40_SEQ_MODE_1000      0              5453   2889  RISE       1
counter_11_LC_1_6_2/carryout                     LogicCell40_SEQ_MODE_1000    126              5579   2889  RISE       1
I__82/I                                          InMux                          0              5579   2889  RISE       1
I__82/O                                          InMux                        259              5839   2889  RISE       1
counter_12_LC_1_6_3/in3                          LogicCell40_SEQ_MODE_1000      0              5839   2889  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : enableZ0_LC_2_7_4/in2
Capture Clock    : enableZ0_LC_2_7_4/clk
Setup Constraint : 6620p
Path slack       : 2896p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2813
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5734
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__179/I                           Odrv4                          0              2921   2798  RISE       1
I__179/O                           Odrv4                        351              3272   2798  RISE       1
I__181/I                           LocalMux                       0              3272   2798  RISE       1
I__181/O                           LocalMux                     330              3602   2798  RISE       1
I__183/I                           InMux                          0              3602   2798  RISE       1
I__183/O                           InMux                        259              3861   2798  RISE       1
I__184/I                           CascadeMux                     0              3861   2798  RISE       1
I__184/O                           CascadeMux                     0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/in2     LogicCell40_SEQ_MODE_0000      0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/lcout   LogicCell40_SEQ_MODE_0000    379              4240   2798  RISE       1
I__171/I                           LocalMux                       0              4240   2798  RISE       1
I__171/O                           LocalMux                     330              4570   2798  RISE       1
I__172/I                           InMux                          0              4570   2798  RISE       1
I__172/O                           InMux                        259              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5145   2798  RISE       7
I__109/I                           LocalMux                       0              5145   2896  RISE       1
I__109/O                           LocalMux                     330              5474   2896  RISE       1
I__116/I                           InMux                          0              5474   2896  RISE       1
I__116/O                           InMux                        259              5734   2896  RISE       1
I__119/I                           CascadeMux                     0              5734   2896  RISE       1
I__119/O                           CascadeMux                     0              5734   2896  RISE       1
enableZ0_LC_2_7_4/in2              LogicCell40_SEQ_MODE_1000      0              5734   2896  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_12_LC_1_6_3/in2
Capture Clock    : counter_12_LC_1_6_3/clk
Setup Constraint : 6620p
Path slack       : 2896p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2813
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5734
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__179/I                           Odrv4                          0              2921   2798  RISE       1
I__179/O                           Odrv4                        351              3272   2798  RISE       1
I__181/I                           LocalMux                       0              3272   2798  RISE       1
I__181/O                           LocalMux                     330              3602   2798  RISE       1
I__183/I                           InMux                          0              3602   2798  RISE       1
I__183/O                           InMux                        259              3861   2798  RISE       1
I__184/I                           CascadeMux                     0              3861   2798  RISE       1
I__184/O                           CascadeMux                     0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/in2     LogicCell40_SEQ_MODE_0000      0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/lcout   LogicCell40_SEQ_MODE_0000    379              4240   2798  RISE       1
I__171/I                           LocalMux                       0              4240   2798  RISE       1
I__171/O                           LocalMux                     330              4570   2798  RISE       1
I__172/I                           InMux                          0              4570   2798  RISE       1
I__172/O                           InMux                        259              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5145   2798  RISE       7
I__110/I                           LocalMux                       0              5145   2896  RISE       1
I__110/O                           LocalMux                     330              5474   2896  RISE       1
I__117/I                           InMux                          0              5474   2896  RISE       1
I__117/O                           InMux                        259              5734   2896  RISE       1
I__120/I                           CascadeMux                     0              5734   2896  RISE       1
I__120/O                           CascadeMux                     0              5734   2896  RISE       1
counter_12_LC_1_6_3/in2            LogicCell40_SEQ_MODE_1000      0              5734   2896  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_9_LC_1_7_4/in2
Capture Clock    : counter_9_LC_1_7_4/clk
Setup Constraint : 6620p
Path slack       : 2896p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2813
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5734
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__179/I                           Odrv4                          0              2921   2798  RISE       1
I__179/O                           Odrv4                        351              3272   2798  RISE       1
I__181/I                           LocalMux                       0              3272   2798  RISE       1
I__181/O                           LocalMux                     330              3602   2798  RISE       1
I__183/I                           InMux                          0              3602   2798  RISE       1
I__183/O                           InMux                        259              3861   2798  RISE       1
I__184/I                           CascadeMux                     0              3861   2798  RISE       1
I__184/O                           CascadeMux                     0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/in2     LogicCell40_SEQ_MODE_0000      0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/lcout   LogicCell40_SEQ_MODE_0000    379              4240   2798  RISE       1
I__171/I                           LocalMux                       0              4240   2798  RISE       1
I__171/O                           LocalMux                     330              4570   2798  RISE       1
I__172/I                           InMux                          0              4570   2798  RISE       1
I__172/O                           InMux                        259              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5145   2798  RISE       7
I__107/I                           LocalMux                       0              5145   2798  RISE       1
I__107/O                           LocalMux                     330              5474   2798  RISE       1
I__114/I                           InMux                          0              5474   2896  RISE       1
I__114/O                           InMux                        259              5734   2896  RISE       1
I__118/I                           CascadeMux                     0              5734   2896  RISE       1
I__118/O                           CascadeMux                     0              5734   2896  RISE       1
counter_9_LC_1_7_4/in2             LogicCell40_SEQ_MODE_1000      0              5734   2896  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_11_LC_1_6_2/in3
Capture Clock    : counter_11_LC_1_6_2/clk
Setup Constraint : 6620p
Path slack       : 3015p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2792
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5713
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4626   2040  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4752   2040  RISE       2
counter_7_LC_1_5_6/carryin                       LogicCell40_SEQ_MODE_1000      0              4752   2040  RISE       1
counter_7_LC_1_5_6/carryout                      LogicCell40_SEQ_MODE_1000    126              4878   2040  RISE       2
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4878   2040  RISE       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin                    ICE_CARRY_IN_MUX               0              5004   2040  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout                   ICE_CARRY_IN_MUX             196              5201   2040  RISE       2
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryin   LogicCell40_SEQ_MODE_0000      0              5201   2040  RISE       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_0000    126              5327   2040  RISE       2
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              5327   2889  RISE       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              5453   2889  RISE       2
I__83/I                                          InMux                          0              5453   3015  RISE       1
I__83/O                                          InMux                        259              5713   3015  RISE       1
counter_11_LC_1_6_2/in3                          LogicCell40_SEQ_MODE_1000      0              5713   3015  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_5_LC_2_6_3/in3
Capture Clock    : counter_5_LC_2_6_3/clk
Setup Constraint : 6620p
Path slack       : 3064p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2743
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5664
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
I__39/I                                          InMux                          0              4499   3064  RISE       1
I__39/O                                          InMux                        259              4759   3064  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/in3       LogicCell40_SEQ_MODE_0000      0              4759   3064  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/lcout     LogicCell40_SEQ_MODE_0000    316              5074   3064  RISE       1
I__149/I                                         LocalMux                       0              5074   3064  RISE       1
I__149/O                                         LocalMux                     330              5404   3064  RISE       1
I__150/I                                         InMux                          0              5404   3064  RISE       1
I__150/O                                         InMux                        259              5664   3064  RISE       1
counter_5_LC_2_6_3/in3                           LogicCell40_SEQ_MODE_1000      0              5664   3064  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_6_LC_1_7_5/in0
Capture Clock    : counter_6_LC_1_7_5/clk
Setup Constraint : 6620p
Path slack       : 3078p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__155/I                          LocalMux                       0              2921   3078  RISE       1
I__155/O                          LocalMux                     330              3251   3078  RISE       1
I__158/I                          InMux                          0              3251   3078  RISE       1
I__158/O                          InMux                        259              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3078  RISE       1
I__152/I                          LocalMux                       0              3959   3078  RISE       1
I__152/O                          LocalMux                     330              4289   3078  RISE       1
I__153/I                          InMux                          0              4289   3078  RISE       1
I__153/O                          InMux                        259              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3078  RISE       7
I__97/I                           LocalMux                       0              4864   3078  RISE       1
I__97/O                           LocalMux                     330              5194   3078  RISE       1
I__100/I                          InMux                          0              5194   3078  RISE       1
I__100/O                          InMux                        259              5453   3078  RISE       1
counter_6_LC_1_7_5/in0            LogicCell40_SEQ_MODE_1000      0              5453   3078  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_12_LC_1_6_3/in0
Capture Clock    : counter_12_LC_1_6_3/clk
Setup Constraint : 6620p
Path slack       : 3078p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__155/I                          LocalMux                       0              2921   3078  RISE       1
I__155/O                          LocalMux                     330              3251   3078  RISE       1
I__158/I                          InMux                          0              3251   3078  RISE       1
I__158/O                          InMux                        259              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3078  RISE       1
I__152/I                          LocalMux                       0              3959   3078  RISE       1
I__152/O                          LocalMux                     330              4289   3078  RISE       1
I__153/I                          InMux                          0              4289   3078  RISE       1
I__153/O                          InMux                        259              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3078  RISE       7
I__98/I                           LocalMux                       0              4864   3078  RISE       1
I__98/O                           LocalMux                     330              5194   3078  RISE       1
I__105/I                          InMux                          0              5194   3078  RISE       1
I__105/O                          InMux                        259              5453   3078  RISE       1
counter_12_LC_1_6_3/in0           LogicCell40_SEQ_MODE_1000      0              5453   3078  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_8_LC_1_7_3/in0
Capture Clock    : counter_8_LC_1_7_3/clk
Setup Constraint : 6620p
Path slack       : 3078p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__155/I                          LocalMux                       0              2921   3078  RISE       1
I__155/O                          LocalMux                     330              3251   3078  RISE       1
I__158/I                          InMux                          0              3251   3078  RISE       1
I__158/O                          InMux                        259              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3078  RISE       1
I__152/I                          LocalMux                       0              3959   3078  RISE       1
I__152/O                          LocalMux                     330              4289   3078  RISE       1
I__153/I                          InMux                          0              4289   3078  RISE       1
I__153/O                          InMux                        259              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3078  RISE       7
I__97/I                           LocalMux                       0              4864   3078  RISE       1
I__97/O                           LocalMux                     330              5194   3078  RISE       1
I__101/I                          InMux                          0              5194   3078  RISE       1
I__101/O                          InMux                        259              5453   3078  RISE       1
counter_8_LC_1_7_3/in0            LogicCell40_SEQ_MODE_1000      0              5453   3078  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_4_LC_1_7_6/in1
Capture Clock    : counter_4_LC_1_7_6/clk
Setup Constraint : 6620p
Path slack       : 3149p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__155/I                          LocalMux                       0              2921   3078  RISE       1
I__155/O                          LocalMux                     330              3251   3078  RISE       1
I__158/I                          InMux                          0              3251   3078  RISE       1
I__158/O                          InMux                        259              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3078  RISE       1
I__152/I                          LocalMux                       0              3959   3078  RISE       1
I__152/O                          LocalMux                     330              4289   3078  RISE       1
I__153/I                          InMux                          0              4289   3078  RISE       1
I__153/O                          InMux                        259              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3078  RISE       7
I__97/I                           LocalMux                       0              4864   3078  RISE       1
I__97/O                           LocalMux                     330              5194   3078  RISE       1
I__103/I                          InMux                          0              5194   3148  RISE       1
I__103/O                          InMux                        259              5453   3148  RISE       1
counter_4_LC_1_7_6/in1            LogicCell40_SEQ_MODE_1000      0              5453   3148  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : enableZ0_LC_2_7_4/in3
Capture Clock    : enableZ0_LC_2_7_4/clk
Setup Constraint : 6620p
Path slack       : 3275p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__155/I                          LocalMux                       0              2921   3078  RISE       1
I__155/O                          LocalMux                     330              3251   3078  RISE       1
I__158/I                          InMux                          0              3251   3078  RISE       1
I__158/O                          InMux                        259              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3078  RISE       1
I__152/I                          LocalMux                       0              3959   3078  RISE       1
I__152/O                          LocalMux                     330              4289   3078  RISE       1
I__153/I                          InMux                          0              4289   3078  RISE       1
I__153/O                          InMux                        259              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3078  RISE       7
I__99/I                           LocalMux                       0              4864   3275  RISE       1
I__99/O                           LocalMux                     330              5194   3275  RISE       1
I__106/I                          InMux                          0              5194   3275  RISE       1
I__106/O                          InMux                        259              5453   3275  RISE       1
enableZ0_LC_2_7_4/in3             LogicCell40_SEQ_MODE_1000      0              5453   3275  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_10_LC_1_7_2/in3
Capture Clock    : counter_10_LC_1_7_2/clk
Setup Constraint : 6620p
Path slack       : 3275p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__155/I                          LocalMux                       0              2921   3078  RISE       1
I__155/O                          LocalMux                     330              3251   3078  RISE       1
I__158/I                          InMux                          0              3251   3078  RISE       1
I__158/O                          InMux                        259              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3078  RISE       1
I__152/I                          LocalMux                       0              3959   3078  RISE       1
I__152/O                          LocalMux                     330              4289   3078  RISE       1
I__153/I                          InMux                          0              4289   3078  RISE       1
I__153/O                          InMux                        259              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3078  RISE       7
I__97/I                           LocalMux                       0              4864   3078  RISE       1
I__97/O                           LocalMux                     330              5194   3078  RISE       1
I__102/I                          InMux                          0              5194   3275  RISE       1
I__102/O                          InMux                        259              5453   3275  RISE       1
counter_10_LC_1_7_2/in3           LogicCell40_SEQ_MODE_1000      0              5453   3275  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_9_LC_1_7_4/in3
Capture Clock    : counter_9_LC_1_7_4/clk
Setup Constraint : 6620p
Path slack       : 3275p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__155/I                          LocalMux                       0              2921   3078  RISE       1
I__155/O                          LocalMux                     330              3251   3078  RISE       1
I__158/I                          InMux                          0              3251   3078  RISE       1
I__158/O                          InMux                        259              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3078  RISE       1
I__152/I                          LocalMux                       0              3959   3078  RISE       1
I__152/O                          LocalMux                     330              4289   3078  RISE       1
I__153/I                          InMux                          0              4289   3078  RISE       1
I__153/O                          InMux                        259              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3078  RISE       7
I__97/I                           LocalMux                       0              4864   3078  RISE       1
I__97/O                           LocalMux                     330              5194   3078  RISE       1
I__104/I                          InMux                          0              5194   3275  RISE       1
I__104/O                          InMux                        259              5453   3275  RISE       1
counter_9_LC_1_7_4/in3            LogicCell40_SEQ_MODE_1000      0              5453   3275  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_10_LC_1_7_2/in2
Capture Clock    : counter_10_LC_1_7_2/clk
Setup Constraint : 6620p
Path slack       : 3534p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2175
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5096
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__179/I                           Odrv4                          0              2921   2798  RISE       1
I__179/O                           Odrv4                        351              3272   2798  RISE       1
I__181/I                           LocalMux                       0              3272   2798  RISE       1
I__181/O                           LocalMux                     330              3602   2798  RISE       1
I__183/I                           InMux                          0              3602   2798  RISE       1
I__183/O                           InMux                        259              3861   2798  RISE       1
I__184/I                           CascadeMux                     0              3861   2798  RISE       1
I__184/O                           CascadeMux                     0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/in2     LogicCell40_SEQ_MODE_0000      0              3861   2798  RISE       1
counter_RNI9CJM_6_LC_1_7_7/lcout   LogicCell40_SEQ_MODE_0000    379              4240   2798  RISE       1
I__171/I                           LocalMux                       0              4240   2798  RISE       1
I__171/O                           LocalMux                     330              4570   2798  RISE       1
I__172/I                           InMux                          0              4570   2798  RISE       1
I__172/O                           InMux                        259              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4829   2798  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/ltout  LogicCell40_SEQ_MODE_0000    267              5096   3534  RISE       1
I__69/I                            CascadeMux                     0              5096   3534  RISE       1
I__69/O                            CascadeMux                     0              5096   3534  RISE       1
counter_10_LC_1_7_2/in2            LogicCell40_SEQ_MODE_1000      0              5096   3534  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_7_LC_1_5_6/in3
Capture Clock    : counter_7_LC_1_5_6/clk
Setup Constraint : 6620p
Path slack       : 3717p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2090
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5011
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                                         Odrv4                          0              2921   2040  RISE       1
I__154/O                                         Odrv4                        351              3272   2040  RISE       1
I__157/I                                         LocalMux                       0              3272   2040  RISE       1
I__157/O                                         LocalMux                     330              3602   2040  RISE       1
I__160/I                                         InMux                          0              3602   2040  RISE       1
I__160/O                                         InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              4247   2040  RISE       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4373   2040  RISE       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4373   2040  RISE       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4499   2040  RISE       2
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4499   2040  RISE       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4626   2040  RISE       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4626   2040  RISE       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4752   2040  RISE       2
I__37/I                                          InMux                          0              4752   3716  RISE       1
I__37/O                                          InMux                        259              5011   3716  RISE       1
counter_7_LC_1_5_6/in3                           LogicCell40_SEQ_MODE_1000      0              5011   3716  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_5_LC_2_6_3/in2
Capture Clock    : counter_5_LC_2_6_3/clk
Setup Constraint : 6620p
Path slack       : 3815p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1894
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4815
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__155/I                          LocalMux                       0              2921   3078  RISE       1
I__155/O                          LocalMux                     330              3251   3078  RISE       1
I__158/I                          InMux                          0              3251   3078  RISE       1
I__158/O                          InMux                        259              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3078  RISE       1
counter_RNIB06D_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3078  RISE       1
I__152/I                          LocalMux                       0              3959   3078  RISE       1
I__152/O                          LocalMux                     330              4289   3078  RISE       1
I__153/I                          InMux                          0              4289   3078  RISE       1
I__153/O                          InMux                        259              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   3078  RISE       1
counter_RNIJDFG_0_LC_2_6_2/ltout  LogicCell40_SEQ_MODE_0000    267              4815   3815  RISE       1
I__151/I                          CascadeMux                     0              4815   3815  RISE       1
I__151/O                          CascadeMux                     0              4815   3815  RISE       1
counter_5_LC_2_6_3/in2            LogicCell40_SEQ_MODE_1000      0              4815   3815  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_3_LC_1_5_2/in3
Capture Clock    : counter_3_LC_1_5_2/clk
Setup Constraint : 6620p
Path slack       : 4222p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1585
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4506
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                               Odrv4                          0              2921   2040  RISE       1
I__154/O                               Odrv4                        351              3272   2040  RISE       1
I__157/I                               LocalMux                       0              3272   2040  RISE       1
I__157/O                               LocalMux                     330              3602   2040  RISE       1
I__160/I                               InMux                          0              3602   2040  RISE       1
I__160/O                               InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
counter_2_LC_1_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              4121   2040  RISE       1
counter_2_LC_1_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              4247   2040  RISE       2
I__41/I                                InMux                          0              4247   4221  RISE       1
I__41/O                                InMux                        259              4506   4221  RISE       1
counter_3_LC_1_5_2/in3                 LogicCell40_SEQ_MODE_1000      0              4506   4221  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_3_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_2_LC_1_5_1/in3
Capture Clock    : counter_2_LC_1_5_1/clk
Setup Constraint : 6620p
Path slack       : 4348p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1459
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4380
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__154/I                               Odrv4                          0              2921   2040  RISE       1
I__154/O                               Odrv4                        351              3272   2040  RISE       1
I__157/I                               LocalMux                       0              3272   2040  RISE       1
I__157/O                               LocalMux                     330              3602   2040  RISE       1
I__160/I                               InMux                          0              3602   2040  RISE       1
I__160/O                               InMux                        259              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861   2040  RISE       1
un5_counter_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121   2040  RISE       2
I__42/I                                InMux                          0              4121   4348  RISE       1
I__42/O                                InMux                        259              4380   4348  RISE       1
counter_2_LC_1_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              4380   4348  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_1_LC_2_6_1/in0
Capture Clock    : counter_1_LC_2_6_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2419  RISE       4
I__137/I                  LocalMux                       0              2921   4032  RISE       1
I__137/O                  LocalMux                     330              3251   4032  RISE       1
I__140/I                  InMux                          0              3251   5021  RISE       1
I__140/O                  InMux                        259              3510   5021  RISE       1
counter_1_LC_2_6_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_1_7_4/lcout
Path End         : counter_9_LC_1_7_4/in0
Capture Clock    : counter_9_LC_1_7_4/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8531

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3211  RISE       3
I__173/I                  LocalMux                       0              2921   3211  RISE       1
I__173/O                  LocalMux                     330              3251   3211  RISE       1
I__176/I                  InMux                          0              3251   5021  RISE       1
I__176/O                  InMux                        259              3510   5021  RISE       1
counter_9_LC_1_7_4/in0    LogicCell40_SEQ_MODE_1000      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enableZ0_LC_2_7_4/lcout
Path End         : enableZ0_LC_2_7_4/in1
Capture Clock    : enableZ0_LC_2_7_4/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
enableZ0_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5091  RISE       2
I__91/I                  LocalMux                       0              2921   5091  RISE       1
I__91/O                  LocalMux                     330              3251   5091  RISE       1
I__93/I                  InMux                          0              3251   5091  RISE       1
I__93/O                  InMux                        259              3510   5091  RISE       1
enableZ0_LC_2_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_2_6_3/lcout
Path End         : counter_5_LC_2_6_3/in1
Capture Clock    : counter_5_LC_2_6_3/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2896  RISE       3
I__145/I                  LocalMux                       0              2921   5091  RISE       1
I__145/O                  LocalMux                     330              3251   5091  RISE       1
I__148/I                  InMux                          0              3251   5091  RISE       1
I__148/O                  InMux                        259              3510   5091  RISE       1
counter_5_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_1_7_2/lcout
Path End         : counter_10_LC_1_7_2/in1
Capture Clock    : counter_10_LC_1_7_2/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3709  RISE       3
I__64/I                    LocalMux                       0              2921   5091  RISE       1
I__64/O                    LocalMux                     330              3251   5091  RISE       1
I__67/I                    InMux                          0              3251   5091  RISE       1
I__67/O                    InMux                        259              3510   5091  RISE       1
counter_10_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_12_LC_1_6_3/in1
Capture Clock    : counter_12_LC_1_6_3/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3780  RISE       2
I__74/I                    LocalMux                       0              2921   5091  RISE       1
I__74/O                    LocalMux                     330              3251   5091  RISE       1
I__76/I                    InMux                          0              3251   5091  RISE       1
I__76/O                    InMux                        259              3510   5091  RISE       1
counter_12_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_1_5_6/lcout
Path End         : counter_7_LC_1_5_6/in1
Capture Clock    : counter_7_LC_1_5_6/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3148  RISE       2
I__77/I                   LocalMux                       0              2921   3148  RISE       1
I__77/O                   LocalMux                     330              3251   3148  RISE       1
I__79/I                   InMux                          0              3251   3148  RISE       1
I__79/O                   InMux                        259              3510   3148  RISE       1
counter_7_LC_1_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_1_5_2/lcout
Path End         : counter_3_LC_1_5_2/in1
Capture Clock    : counter_3_LC_1_5_2/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_3_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2643  RISE       2
I__161/I                  LocalMux                       0              2921   2643  RISE       1
I__161/O                  LocalMux                     330              3251   2643  RISE       1
I__163/I                  InMux                          0              3251   2643  RISE       1
I__163/O                  InMux                        259              3510   2643  RISE       1
counter_3_LC_1_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_3_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_11_LC_1_6_2/in1
Capture Clock    : counter_11_LC_1_6_2/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8602

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2798  RISE       2
I__180/I                   LocalMux                       0              2921   4698  RISE       1
I__180/O                   LocalMux                     330              3251   4698  RISE       1
I__182/I                   InMux                          0              3251   4698  RISE       1
I__182/O                   InMux                        259              3510   4698  RISE       1
counter_11_LC_1_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_1_7_6/lcout
Path End         : counter_4_LC_1_7_6/in2
Capture Clock    : counter_4_LC_1_7_6/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2279  RISE       3
I__45/I                   LocalMux                       0              2921   5119  RISE       1
I__45/O                   LocalMux                     330              3251   5119  RISE       1
I__48/I                   InMux                          0              3251   5119  RISE       1
I__48/O                   InMux                        259              3510   5119  RISE       1
I__50/I                   CascadeMux                     0              3510   5119  RISE       1
I__50/O                   CascadeMux                     0              3510   5119  RISE       1
counter_4_LC_1_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3510   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_1_7_5/lcout
Path End         : counter_6_LC_1_7_5/in2
Capture Clock    : counter_6_LC_1_7_5/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2671  RISE       3
I__187/I                  LocalMux                       0              2921   5119  RISE       1
I__187/O                  LocalMux                     330              3251   5119  RISE       1
I__190/I                  InMux                          0              3251   5119  RISE       1
I__190/O                  InMux                        259              3510   5119  RISE       1
I__192/I                  CascadeMux                     0              3510   5119  RISE       1
I__192/O                  CascadeMux                     0              3510   5119  RISE       1
counter_6_LC_1_7_5/in2    LogicCell40_SEQ_MODE_1000      0              3510   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_1_7_3/lcout
Path End         : counter_8_LC_1_7_3/in2
Capture Clock    : counter_8_LC_1_7_3/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2924  RISE       3
I__194/I                  LocalMux                       0              2921   3078  RISE       1
I__194/O                  LocalMux                     330              3251   3078  RISE       1
I__197/I                  InMux                          0              3251   5119  RISE       1
I__197/O                  InMux                        259              3510   5119  RISE       1
I__199/I                  CascadeMux                     0              3510   5119  RISE       1
I__199/O                  CascadeMux                     0              3510   5119  RISE       1
counter_8_LC_1_7_3/in2    LogicCell40_SEQ_MODE_1000      0              3510   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_1_5_1/lcout
Path End         : counter_2_LC_1_5_1/in2
Capture Clock    : counter_2_LC_1_5_1/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8630

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2545  RISE       2
I__166/I                  LocalMux                       0              2921   2545  RISE       1
I__166/O                  LocalMux                     330              3251   2545  RISE       1
I__168/I                  InMux                          0              3251   2545  RISE       1
I__168/O                  InMux                        259              3510   2545  RISE       1
I__170/I                  CascadeMux                     0              3510   2545  RISE       1
I__170/O                  CascadeMux                     0              3510   2545  RISE       1
counter_2_LC_1_5_1/in2    LogicCell40_SEQ_MODE_1000      0              3510   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_0_LC_2_6_4/in3
Capture Clock    : counter_0_LC_2_6_4/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2419  RISE       4
I__137/I                  LocalMux                       0              2921   4032  RISE       1
I__137/O                  LocalMux                     330              3251   4032  RISE       1
I__141/I                  InMux                          0              3251   5217  RISE       1
I__141/O                  InMux                        259              3510   5217  RISE       1
counter_0_LC_2_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_1_LC_2_6_1/in3
Capture Clock    : counter_1_LC_2_6_1/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#2)   6620
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8728

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2040  RISE       3
I__156/I                  LocalMux                       0              2921   5217  RISE       1
I__156/O                  LocalMux                     330              3251   5217  RISE       1
I__159/I                  InMux                          0              3251   5217  RISE       1
I__159/O                  InMux                        259              3510   5217  RISE       1
counter_1_LC_2_6_1/in3    LogicCell40_SEQ_MODE_1000      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_7_LC_1_5_6/sr
Capture Clock    : counter_7_LC_1_5_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2383
---------------------------------------   ---- 
End-of-path arrival time (ps)             2383
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__123/I                        LocalMux                       0              1716   +INF  FALL       1
I__123/O                        LocalMux                     309              2025   +INF  FALL       1
I__126/I                        SRMux                          0              2025   +INF  FALL       1
I__126/O                        SRMux                        358              2383   +INF  FALL       1
counter_7_LC_1_5_6/sr           LogicCell40_SEQ_MODE_1000      0              2383   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_3_LC_1_5_2/sr
Capture Clock    : counter_3_LC_1_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2333
---------------------------------------   ---- 
End-of-path arrival time (ps)             2333
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__123/I                        LocalMux                       0              1666   +INF  FALL       1
I__123/O                        LocalMux                     309              1975   +INF  FALL       1
I__126/I                        SRMux                          0              1975   +INF  FALL       1
I__126/O                        SRMux                        358              2333   +INF  FALL       1
counter_3_LC_1_5_2/sr           LogicCell40_SEQ_MODE_1000      0              2333   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_3_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enableZ0_LC_2_7_4/lcout
Path End         : enable
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5441
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
enableZ0_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__92/I                           Odrv4                          0              2921   +INF  RISE       1
I__92/O                           Odrv4                        351              3272   +INF  RISE       1
I__94/I                           Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__94/O                           Span4Mux_s1_h                175              3447   +INF  RISE       1
I__95/I                           LocalMux                       0              3447   +INF  RISE       1
I__95/O                           LocalMux                     330              3777   +INF  RISE       1
I__96/I                           IoInMux                        0              3777   +INF  RISE       1
I__96/O                           IoInMux                      259              4037   +INF  RISE       1
enable_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4037   +INF  RISE       1
enable_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6274   +INF  FALL       1
enable_obuf_iopad/DIN             IO_PAD                         0              6274   +INF  FALL       1
enable_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8362   +INF  FALL       1
enable                            Khz_to_1hz                     0              8362   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_2_LC_1_5_1/sr
Capture Clock    : counter_2_LC_1_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2383
---------------------------------------   ---- 
End-of-path arrival time (ps)             2383
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__123/I                        LocalMux                       0              1716   +INF  FALL       1
I__123/O                        LocalMux                     309              2025   +INF  FALL       1
I__126/I                        SRMux                          0              2025   +INF  FALL       1
I__126/O                        SRMux                        358              2383   +INF  FALL       1
counter_2_LC_1_5_1/sr           LogicCell40_SEQ_MODE_1000      0              2383   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_12_LC_1_6_3/sr
Capture Clock    : counter_12_LC_1_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2551
---------------------------------------   ---- 
End-of-path arrival time (ps)             2551
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1716   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1885   +INF  FALL       1
I__127/I                        LocalMux                       0              1885   +INF  FALL       1
I__127/O                        LocalMux                     309              2193   +INF  FALL       1
I__131/I                        SRMux                          0              2193   +INF  FALL       1
I__131/O                        SRMux                        358              2551   +INF  FALL       1
counter_12_LC_1_6_3/sr          LogicCell40_SEQ_MODE_1000      0              2551   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_11_LC_1_6_2/sr
Capture Clock    : counter_11_LC_1_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2551
---------------------------------------   ---- 
End-of-path arrival time (ps)             2551
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1716   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1885   +INF  FALL       1
I__127/I                        LocalMux                       0              1885   +INF  FALL       1
I__127/O                        LocalMux                     309              2193   +INF  FALL       1
I__131/I                        SRMux                          0              2193   +INF  FALL       1
I__131/O                        SRMux                        358              2551   +INF  FALL       1
counter_11_LC_1_6_2/sr          LogicCell40_SEQ_MODE_1000      0              2551   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_0_LC_2_6_4/sr
Capture Clock    : counter_0_LC_2_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2817
---------------------------------------   ---- 
End-of-path arrival time (ps)             2817
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1666   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1835   +INF  FALL       1
I__128/I                        Span4Mux_h                     0              1835   +INF  FALL       1
I__128/O                        Span4Mux_h                   316              2150   +INF  FALL       1
I__132/I                        LocalMux                       0              2150   +INF  FALL       1
I__132/O                        LocalMux                     309              2459   +INF  FALL       1
I__135/I                        SRMux                          0              2459   +INF  FALL       1
I__135/O                        SRMux                        358              2817   +INF  FALL       1
counter_0_LC_2_6_4/sr           LogicCell40_SEQ_MODE_1000      0              2817   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_5_LC_2_6_3/sr
Capture Clock    : counter_5_LC_2_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2817
---------------------------------------   ---- 
End-of-path arrival time (ps)             2817
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1666   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1835   +INF  FALL       1
I__128/I                        Span4Mux_h                     0              1835   +INF  FALL       1
I__128/O                        Span4Mux_h                   316              2150   +INF  FALL       1
I__132/I                        LocalMux                       0              2150   +INF  FALL       1
I__132/O                        LocalMux                     309              2459   +INF  FALL       1
I__135/I                        SRMux                          0              2459   +INF  FALL       1
I__135/O                        SRMux                        358              2817   +INF  FALL       1
counter_5_LC_2_6_3/sr           LogicCell40_SEQ_MODE_1000      0              2817   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_1_LC_2_6_1/sr
Capture Clock    : counter_1_LC_2_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2817
---------------------------------------   ---- 
End-of-path arrival time (ps)             2817
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1666   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1835   +INF  FALL       1
I__128/I                        Span4Mux_h                     0              1835   +INF  FALL       1
I__128/O                        Span4Mux_h                   316              2150   +INF  FALL       1
I__132/I                        LocalMux                       0              2150   +INF  FALL       1
I__132/O                        LocalMux                     309              2459   +INF  FALL       1
I__135/I                        SRMux                          0              2459   +INF  FALL       1
I__135/O                        SRMux                        358              2817   +INF  FALL       1
counter_1_LC_2_6_1/sr           LogicCell40_SEQ_MODE_1000      0              2817   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_4_LC_1_7_6/sr
Capture Clock    : counter_4_LC_1_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_4_LC_1_7_6/sr           LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_6_LC_1_7_5/sr
Capture Clock    : counter_6_LC_1_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_6_LC_1_7_5/sr           LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_9_LC_1_7_4/sr
Capture Clock    : counter_9_LC_1_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_9_LC_1_7_4/sr           LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_8_LC_1_7_3/sr
Capture Clock    : counter_8_LC_1_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_8_LC_1_7_3/sr           LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_10_LC_1_7_2/sr
Capture Clock    : counter_10_LC_1_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_10_LC_1_7_2/sr          LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : enableZ0_LC_2_7_4/in0
Capture Clock    : enableZ0_LC_2_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1666   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2038   +INF  FALL       1
I__130/I                        LocalMux                       0              2038   +INF  FALL       1
I__130/O                        LocalMux                     309              2347   +INF  FALL       1
I__134/I                        InMux                          0              2347   +INF  FALL       1
I__134/O                        InMux                        217              2564   +INF  FALL       1
enableZ0_LC_2_7_4/in0           LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enableZ0_LC_2_7_4/lcout
Path End         : enableZ0_LC_2_7_4/in1
Capture Clock    : enableZ0_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
enableZ0_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__91/I                  LocalMux                       0              2921   1066  FALL       1
I__91/O                  LocalMux                     309              3230   1066  FALL       1
I__93/I                  InMux                          0              3230   1066  FALL       1
I__93/O                  InMux                        217              3447   1066  FALL       1
enableZ0_LC_2_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_1_LC_2_6_1/in0
Capture Clock    : counter_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                  LocalMux                       0              2921   1066  FALL       1
I__137/O                  LocalMux                     309              3230   1066  FALL       1
I__140/I                  InMux                          0              3230   1066  FALL       1
I__140/O                  InMux                        217              3447   1066  FALL       1
counter_1_LC_2_6_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_2_6_3/lcout
Path End         : counter_5_LC_2_6_3/in1
Capture Clock    : counter_5_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__145/I                  LocalMux                       0              2921   1066  FALL       1
I__145/O                  LocalMux                     309              3230   1066  FALL       1
I__148/I                  InMux                          0              3230   1066  FALL       1
I__148/O                  InMux                        217              3447   1066  FALL       1
counter_5_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_6_1/lcout
Path End         : counter_1_LC_2_6_1/in3
Capture Clock    : counter_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__156/I                  LocalMux                       0              2921   1066  FALL       1
I__156/O                  LocalMux                     309              3230   1066  FALL       1
I__159/I                  InMux                          0              3230   1066  FALL       1
I__159/O                  InMux                        217              3447   1066  FALL       1
counter_1_LC_2_6_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_1_7_6/lcout
Path End         : counter_4_LC_1_7_6/in2
Capture Clock    : counter_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__45/I                   LocalMux                       0              2921   1066  FALL       1
I__45/O                   LocalMux                     309              3230   1066  FALL       1
I__48/I                   InMux                          0              3230   1066  FALL       1
I__48/O                   InMux                        217              3447   1066  FALL       1
I__50/I                   CascadeMux                     0              3447   1066  FALL       1
I__50/O                   CascadeMux                     0              3447   1066  FALL       1
counter_4_LC_1_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_1_7_5/lcout
Path End         : counter_6_LC_1_7_5/in2
Capture Clock    : counter_6_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__187/I                  LocalMux                       0              2921   1066  FALL       1
I__187/O                  LocalMux                     309              3230   1066  FALL       1
I__190/I                  InMux                          0              3230   1066  FALL       1
I__190/O                  InMux                        217              3447   1066  FALL       1
I__192/I                  CascadeMux                     0              3447   1066  FALL       1
I__192/O                  CascadeMux                     0              3447   1066  FALL       1
counter_6_LC_1_7_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_1_7_4/lcout
Path End         : counter_9_LC_1_7_4/in0
Capture Clock    : counter_9_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__173/I                  LocalMux                       0              2921   1066  FALL       1
I__173/O                  LocalMux                     309              3230   1066  FALL       1
I__176/I                  InMux                          0              3230   1066  FALL       1
I__176/O                  InMux                        217              3447   1066  FALL       1
counter_9_LC_1_7_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_1_7_3/lcout
Path End         : counter_8_LC_1_7_3/in2
Capture Clock    : counter_8_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__194/I                  LocalMux                       0              2921   1066  FALL       1
I__194/O                  LocalMux                     309              3230   1066  FALL       1
I__197/I                  InMux                          0              3230   1066  FALL       1
I__197/O                  InMux                        217              3447   1066  FALL       1
I__199/I                  CascadeMux                     0              3447   1066  FALL       1
I__199/O                  CascadeMux                     0              3447   1066  FALL       1
counter_8_LC_1_7_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_1_7_2/lcout
Path End         : counter_10_LC_1_7_2/in1
Capture Clock    : counter_10_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__64/I                    LocalMux                       0              2921   1066  FALL       1
I__64/O                    LocalMux                     309              3230   1066  FALL       1
I__67/I                    InMux                          0              3230   1066  FALL       1
I__67/O                    InMux                        217              3447   1066  FALL       1
counter_10_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_12_LC_1_6_3/in1
Capture Clock    : counter_12_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__74/I                    LocalMux                       0              2921   1066  FALL       1
I__74/O                    LocalMux                     309              3230   1066  FALL       1
I__76/I                    InMux                          0              3230   1066  FALL       1
I__76/O                    InMux                        217              3447   1066  FALL       1
counter_12_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_11_LC_1_6_2/in1
Capture Clock    : counter_11_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__180/I                   LocalMux                       0              2921   1066  FALL       1
I__180/O                   LocalMux                     309              3230   1066  FALL       1
I__182/I                   InMux                          0              3230   1066  FALL       1
I__182/O                   InMux                        217              3447   1066  FALL       1
counter_11_LC_1_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_1_5_6/lcout
Path End         : counter_7_LC_1_5_6/in1
Capture Clock    : counter_7_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__77/I                   LocalMux                       0              2921   1066  FALL       1
I__77/O                   LocalMux                     309              3230   1066  FALL       1
I__79/I                   InMux                          0              3230   1066  FALL       1
I__79/O                   InMux                        217              3447   1066  FALL       1
counter_7_LC_1_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_1_5_2/lcout
Path End         : counter_3_LC_1_5_2/in1
Capture Clock    : counter_3_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_3_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__161/I                  LocalMux                       0              2921   1066  FALL       1
I__161/O                  LocalMux                     309              3230   1066  FALL       1
I__163/I                  InMux                          0              3230   1066  FALL       1
I__163/O                  InMux                        217              3447   1066  FALL       1
counter_3_LC_1_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_3_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_1_5_1/lcout
Path End         : counter_2_LC_1_5_1/in2
Capture Clock    : counter_2_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__166/I                  LocalMux                       0              2921   1066  FALL       1
I__166/O                  LocalMux                     309              3230   1066  FALL       1
I__168/I                  InMux                          0              3230   1066  FALL       1
I__168/O                  InMux                        217              3447   1066  FALL       1
I__170/I                  CascadeMux                     0              3447   1066  FALL       1
I__170/O                  CascadeMux                     0              3447   1066  FALL       1
counter_2_LC_1_5_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_0_LC_2_6_4/in3
Capture Clock    : counter_0_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                  LocalMux                       0              2921   1066  FALL       1
I__137/O                  LocalMux                     309              3230   1066  FALL       1
I__141/I                  InMux                          0              3230   1066  FALL       1
I__141/O                  InMux                        217              3447   1066  FALL       1
counter_0_LC_2_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_5_LC_2_6_3/in2
Capture Clock    : counter_5_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 849
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1389  FALL       1
I__139/O                          InMux                        217              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__151/I                          CascadeMux                     0              3770   1389  RISE       1
I__151/O                          CascadeMux                     0              3770   1389  RISE       1
counter_5_LC_2_6_3/in2            LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_2_LC_1_5_1/in3
Capture Clock    : counter_2_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3798
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__136/I                               LocalMux                       0              2921   1417  FALL       1
I__136/O                               LocalMux                     309              3230   1417  FALL       1
I__138/I                               InMux                          0              3230   1417  FALL       1
I__138/O                               InMux                        217              3447   1417  FALL       1
I__142/I                               CascadeMux                     0              3447   1417  FALL       1
I__142/O                               CascadeMux                     0              3447   1417  FALL       1
un5_counter_cry_1_c_LC_1_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
un5_counter_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__42/I                                InMux                          0              3581   1417  FALL       1
I__42/O                                InMux                        217              3798   1417  FALL       1
counter_2_LC_1_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_1_5_1/lcout
Path End         : counter_3_LC_1_5_2/in3
Capture Clock    : counter_3_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3798
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_1_5_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__166/I                     LocalMux                       0              2921   1066  FALL       1
I__166/O                     LocalMux                     309              3230   1066  FALL       1
I__168/I                     InMux                          0              3230   1066  FALL       1
I__168/O                     InMux                        217              3447   1066  FALL       1
I__170/I                     CascadeMux                     0              3447   1066  FALL       1
I__170/O                     CascadeMux                     0              3447   1066  FALL       1
counter_2_LC_1_5_1/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
counter_2_LC_1_5_1/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__41/I                      InMux                          0              3581   1417  FALL       1
I__41/O                      InMux                        217              3798   1417  FALL       1
counter_3_LC_1_5_2/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_3_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_1_7_4/lcout
Path End         : counter_11_LC_1_6_2/in3
Capture Clock    : counter_11_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 982
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3903
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_1_7_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__174/I                                         LocalMux                       0              2921   1522  FALL       1
I__174/O                                         LocalMux                     309              3230   1522  FALL       1
I__177/I                                         InMux                          0              3230   1522  FALL       1
I__177/O                                         InMux                        217              3447   1522  FALL       1
I__178/I                                         CascadeMux                     0              3447   1522  FALL       1
I__178/O                                         CascadeMux                     0              3447   1522  FALL       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1522  FALL       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1522  FALL       2
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1522  FALL       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1522  FALL       2
I__83/I                                          InMux                          0              3686   1522  FALL       1
I__83/O                                          InMux                        217              3903   1522  FALL       1
counter_11_LC_1_6_2/in3                          LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_1_6_2/lcout
Path End         : counter_12_LC_1_6_3/in3
Capture Clock    : counter_12_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_1_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__180/I                      LocalMux                       0              2921   1066  FALL       1
I__180/O                      LocalMux                     309              3230   1066  FALL       1
I__182/I                      InMux                          0              3230   1066  FALL       1
I__182/O                      InMux                        217              3447   1066  FALL       1
counter_11_LC_1_6_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
counter_11_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__82/I                       InMux                          0              3693   1529  FALL       1
I__82/O                       InMux                        217              3910   1529  FALL       1
counter_12_LC_1_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_2_6_3/lcout
Path End         : counter_7_LC_1_5_6/in3
Capture Clock    : counter_7_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1094
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4015
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_2_6_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__143/I                                         LocalMux                       0              2921   1634  FALL       1
I__143/O                                         LocalMux                     309              3230   1634  FALL       1
I__146/I                                         InMux                          0              3230   1634  FALL       1
I__146/O                                         InMux                        217              3447   1634  FALL       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/in1       LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1634  FALL       2
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              3693   1634  FALL       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_0000    105              3798   1634  FALL       2
I__37/I                                          InMux                          0              3798   1634  FALL       1
I__37/O                                          InMux                        217              4015   1634  FALL       1
counter_7_LC_1_5_6/in3                           LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_10_LC_1_7_2/in2
Capture Clock    : counter_10_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1101
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4022
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__73/I                            LocalMux                       0              2921   1641  FALL       1
I__73/O                            LocalMux                     309              3230   1641  FALL       1
I__75/I                            InMux                          0              3230   1641  FALL       1
I__75/O                            InMux                        217              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__72/I                            CascadeMux                     0              3714   1641  RISE       1
I__72/O                            CascadeMux                     0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/ltout  LogicCell40_SEQ_MODE_0000    309              4022   1641  RISE       1
I__69/I                            CascadeMux                     0              4022   1641  RISE       1
I__69/O                            CascadeMux                     0              4022   1641  RISE       1
counter_10_LC_1_7_2/in2            LogicCell40_SEQ_MODE_1000      0              4022   1641  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_6_LC_1_7_5/in0
Capture Clock    : counter_6_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1389  FALL       1
I__139/O                          InMux                        217              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       7
I__97/I                           LocalMux                       0              3826   1971  FALL       1
I__97/O                           LocalMux                     309              4135   1971  FALL       1
I__100/I                          InMux                          0              4135   1971  FALL       1
I__100/O                          InMux                        217              4352   1971  FALL       1
counter_6_LC_1_7_5/in0            LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_12_LC_1_6_3/in0
Capture Clock    : counter_12_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1389  FALL       1
I__139/O                          InMux                        217              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       7
I__98/I                           LocalMux                       0              3826   1971  FALL       1
I__98/O                           LocalMux                     309              4135   1971  FALL       1
I__105/I                          InMux                          0              4135   1971  FALL       1
I__105/O                          InMux                        217              4352   1971  FALL       1
counter_12_LC_1_6_3/in0           LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : enableZ0_LC_2_7_4/in3
Capture Clock    : enableZ0_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1389  FALL       1
I__139/O                          InMux                        217              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       7
I__99/I                           LocalMux                       0              3826   1971  FALL       1
I__99/O                           LocalMux                     309              4135   1971  FALL       1
I__106/I                          InMux                          0              4135   1971  FALL       1
I__106/O                          InMux                        217              4352   1971  FALL       1
enableZ0_LC_2_7_4/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_8_LC_1_7_3/in0
Capture Clock    : counter_8_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1389  FALL       1
I__139/O                          InMux                        217              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       7
I__97/I                           LocalMux                       0              3826   1971  FALL       1
I__97/O                           LocalMux                     309              4135   1971  FALL       1
I__101/I                          InMux                          0              4135   1971  FALL       1
I__101/O                          InMux                        217              4352   1971  FALL       1
counter_8_LC_1_7_3/in0            LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_10_LC_1_7_2/in3
Capture Clock    : counter_10_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1389  FALL       1
I__139/O                          InMux                        217              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       7
I__97/I                           LocalMux                       0              3826   1971  FALL       1
I__97/O                           LocalMux                     309              4135   1971  FALL       1
I__102/I                          InMux                          0              4135   1971  FALL       1
I__102/O                          InMux                        217              4352   1971  FALL       1
counter_10_LC_1_7_2/in3           LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_4_LC_1_7_6/in1
Capture Clock    : counter_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1389  FALL       1
I__139/O                          InMux                        217              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       7
I__97/I                           LocalMux                       0              3826   1971  FALL       1
I__97/O                           LocalMux                     309              4135   1971  FALL       1
I__103/I                          InMux                          0              4135   1971  FALL       1
I__103/O                          InMux                        217              4352   1971  FALL       1
counter_4_LC_1_7_6/in1            LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_6_4/lcout
Path End         : counter_9_LC_1_7_4/in3
Capture Clock    : counter_9_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1389  FALL       1
I__139/O                          InMux                        217              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
counter_RNIJDFG_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       7
I__97/I                           LocalMux                       0              3826   1971  FALL       1
I__97/O                           LocalMux                     309              4135   1971  FALL       1
I__104/I                          InMux                          0              4135   1971  FALL       1
I__104/O                          InMux                        217              4352   1971  FALL       1
counter_9_LC_1_7_4/in3            LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_4_LC_1_7_6/in0
Capture Clock    : counter_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1670
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__73/I                            LocalMux                       0              2921   1641  FALL       1
I__73/O                            LocalMux                     309              3230   1641  FALL       1
I__75/I                            InMux                          0              3230   1641  FALL       1
I__75/O                            InMux                        217              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__72/I                            CascadeMux                     0              3714   1641  RISE       1
I__72/O                            CascadeMux                     0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__107/I                           LocalMux                       0              4065   2209  FALL       1
I__107/O                           LocalMux                     309              4373   2209  FALL       1
I__111/I                           InMux                          0              4373   2209  FALL       1
I__111/O                           InMux                        217              4591   2209  FALL       1
counter_4_LC_1_7_6/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_5_LC_2_6_3/in0
Capture Clock    : counter_5_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1670
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__73/I                            LocalMux                       0              2921   1641  FALL       1
I__73/O                            LocalMux                     309              3230   1641  FALL       1
I__75/I                            InMux                          0              3230   1641  FALL       1
I__75/O                            InMux                        217              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__72/I                            CascadeMux                     0              3714   1641  RISE       1
I__72/O                            CascadeMux                     0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__108/I                           LocalMux                       0              4065   2209  FALL       1
I__108/O                           LocalMux                     309              4373   2209  FALL       1
I__115/I                           InMux                          0              4373   2209  FALL       1
I__115/O                           InMux                        217              4591   2209  FALL       1
counter_5_LC_2_6_3/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : enableZ0_LC_2_7_4/in2
Capture Clock    : enableZ0_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1670
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__73/I                            LocalMux                       0              2921   1641  FALL       1
I__73/O                            LocalMux                     309              3230   1641  FALL       1
I__75/I                            InMux                          0              3230   1641  FALL       1
I__75/O                            InMux                        217              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__72/I                            CascadeMux                     0              3714   1641  RISE       1
I__72/O                            CascadeMux                     0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__109/I                           LocalMux                       0              4065   2209  FALL       1
I__109/O                           LocalMux                     309              4373   2209  FALL       1
I__116/I                           InMux                          0              4373   2209  FALL       1
I__116/O                           InMux                        217              4591   2209  FALL       1
I__119/I                           CascadeMux                     0              4591   2209  FALL       1
I__119/O                           CascadeMux                     0              4591   2209  FALL       1
enableZ0_LC_2_7_4/in2              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_12_LC_1_6_3/in2
Capture Clock    : counter_12_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1670
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__73/I                            LocalMux                       0              2921   1641  FALL       1
I__73/O                            LocalMux                     309              3230   1641  FALL       1
I__75/I                            InMux                          0              3230   1641  FALL       1
I__75/O                            InMux                        217              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__72/I                            CascadeMux                     0              3714   1641  RISE       1
I__72/O                            CascadeMux                     0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__110/I                           LocalMux                       0              4065   2209  FALL       1
I__110/O                           LocalMux                     309              4373   2209  FALL       1
I__117/I                           InMux                          0              4373   2209  FALL       1
I__117/O                           InMux                        217              4591   2209  FALL       1
I__120/I                           CascadeMux                     0              4591   2209  FALL       1
I__120/O                           CascadeMux                     0              4591   2209  FALL       1
counter_12_LC_1_6_3/in2            LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_6_LC_1_7_5/in1
Capture Clock    : counter_6_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1670
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__73/I                            LocalMux                       0              2921   1641  FALL       1
I__73/O                            LocalMux                     309              3230   1641  FALL       1
I__75/I                            InMux                          0              3230   1641  FALL       1
I__75/O                            InMux                        217              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__72/I                            CascadeMux                     0              3714   1641  RISE       1
I__72/O                            CascadeMux                     0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__107/I                           LocalMux                       0              4065   2209  FALL       1
I__107/O                           LocalMux                     309              4373   2209  FALL       1
I__112/I                           InMux                          0              4373   2209  FALL       1
I__112/O                           InMux                        217              4591   2209  FALL       1
counter_6_LC_1_7_5/in1             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_8_LC_1_7_3/in1
Capture Clock    : counter_8_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1670
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__73/I                            LocalMux                       0              2921   1641  FALL       1
I__73/O                            LocalMux                     309              3230   1641  FALL       1
I__75/I                            InMux                          0              3230   1641  FALL       1
I__75/O                            InMux                        217              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__72/I                            CascadeMux                     0              3714   1641  RISE       1
I__72/O                            CascadeMux                     0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__107/I                           LocalMux                       0              4065   2209  FALL       1
I__107/O                           LocalMux                     309              4373   2209  FALL       1
I__113/I                           InMux                          0              4373   2209  FALL       1
I__113/O                           InMux                        217              4591   2209  FALL       1
counter_8_LC_1_7_3/in1             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_1_6_3/lcout
Path End         : counter_9_LC_1_7_4/in2
Capture Clock    : counter_9_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1670
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__73/I                            LocalMux                       0              2921   1641  FALL       1
I__73/O                            LocalMux                     309              3230   1641  FALL       1
I__75/I                            InMux                          0              3230   1641  FALL       1
I__75/O                            InMux                        217              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
counter_RNIFVVV_12_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__72/I                            CascadeMux                     0              3714   1641  RISE       1
I__72/O                            CascadeMux                     0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
counter_RNIOBJM1_6_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__107/I                           LocalMux                       0              4065   2209  FALL       1
I__107/O                           LocalMux                     309              4373   2209  FALL       1
I__114/I                           InMux                          0              4373   2209  FALL       1
I__114/O                           InMux                        217              4591   2209  FALL       1
I__118/I                           CascadeMux                     0              4591   2209  FALL       1
I__118/O                           CascadeMux                     0              4591   2209  FALL       1
counter_9_LC_1_7_4/in2             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_1_7_4/lcout
Path End         : counter_10_LC_1_7_2/in0
Capture Clock    : counter_10_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1691
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_1_7_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__174/I                                         LocalMux                       0              2921   1522  FALL       1
I__174/O                                         LocalMux                     309              3230   1522  FALL       1
I__177/I                                         InMux                          0              3230   1522  FALL       1
I__177/O                                         InMux                        217              3447   1522  FALL       1
I__178/I                                         CascadeMux                     0              3447   1522  FALL       1
I__178/O                                         CascadeMux                     0              3447   1522  FALL       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1522  FALL       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1522  FALL       2
I__34/I                                          InMux                          0              3581   2230  FALL       1
I__34/O                                          InMux                        217              3798   2230  FALL       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
un5_counter_cry_9_THRU_LUT4_0_LC_1_6_1/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__70/I                                          LocalMux                       0              4086   2230  FALL       1
I__70/O                                          LocalMux                     309              4394   2230  FALL       1
I__71/I                                          InMux                          0              4394   2230  FALL       1
I__71/O                                          InMux                        217              4612   2230  FALL       1
counter_10_LC_1_7_2/in0                          LogicCell40_SEQ_MODE_1000      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_1_5_1/lcout
Path End         : counter_5_LC_2_6_3/in3
Capture Clock    : counter_5_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 2441p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1901
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4822
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_1_5_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__166/I                                         LocalMux                       0              2921   1066  FALL       1
I__166/O                                         LocalMux                     309              3230   1066  FALL       1
I__168/I                                         InMux                          0              3230   1066  FALL       1
I__168/O                                         InMux                        217              3447   1066  FALL       1
I__170/I                                         CascadeMux                     0              3447   1066  FALL       1
I__170/O                                         CascadeMux                     0              3447   1066  FALL       1
counter_2_LC_1_5_1/in2                           LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
counter_2_LC_1_5_1/carryout                      LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
counter_3_LC_1_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              3581   1838  FALL       1
counter_3_LC_1_5_2/carryout                      LogicCell40_SEQ_MODE_1000    105              3686   1838  FALL       2
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              3686   1838  FALL       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    105              3791   1838  FALL       2
I__39/I                                          InMux                          0              3791   2441  FALL       1
I__39/O                                          InMux                        217              4008   2441  FALL       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/in3       LogicCell40_SEQ_MODE_0000      0              4008   2441  FALL       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/lcout     LogicCell40_SEQ_MODE_0000    288              4296   2441  FALL       1
I__149/I                                         LocalMux                       0              4296   2441  FALL       1
I__149/O                                         LocalMux                     309              4605   2441  FALL       1
I__150/I                                         InMux                          0              4605   2441  FALL       1
I__150/O                                         InMux                        217              4822   2441  FALL       1
counter_5_LC_2_6_3/in3                           LogicCell40_SEQ_MODE_1000      0              4822   2441  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_1_5_6/lcout
Path End         : counter_9_LC_1_7_4/in1
Capture Clock    : counter_9_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2083
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5004
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_1_5_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__77/I                                          LocalMux                       0              2921   1066  FALL       1
I__77/O                                          LocalMux                     309              3230   1066  FALL       1
I__79/I                                          InMux                          0              3230   1066  FALL       1
I__79/O                                          InMux                        217              3447   1066  FALL       1
counter_7_LC_1_5_6/in1                           LogicCell40_SEQ_MODE_1000      0              3447   2020  FALL       1
counter_7_LC_1_5_6/carryout                      LogicCell40_SEQ_MODE_1000    245              3693   2020  FALL       2
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              3693   2020  FALL       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/carryout  LogicCell40_SEQ_MODE_0000    105              3798   2020  FALL       1
IN_MUX_bfv_1_6_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3798   2020  FALL       1
IN_MUX_bfv_1_6_0_/carryinitout                   ICE_CARRY_IN_MUX             175              3973   2020  FALL       2
I__35/I                                          InMux                          0              3973   2623  FALL       1
I__35/O                                          InMux                        217              4191   2623  FALL       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/in3       LogicCell40_SEQ_MODE_0000      0              4191   2623  FALL       1
un5_counter_cry_8_THRU_LUT4_0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_0000    288              4478   2623  FALL       1
I__57/I                                          LocalMux                       0              4478   2623  FALL       1
I__57/O                                          LocalMux                     309              4787   2623  FALL       1
I__58/I                                          InMux                          0              4787   2623  FALL       1
I__58/O                                          InMux                        217              5004   2623  FALL       1
counter_9_LC_1_7_4/in1                           LogicCell40_SEQ_MODE_1000      0              5004   2623  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_1_5_1/lcout
Path End         : counter_4_LC_1_7_6/in3
Capture Clock    : counter_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 2708p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2168
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5089
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_1_5_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__166/I                                      LocalMux                       0              2921   1066  FALL       1
I__166/O                                      LocalMux                     309              3230   1066  FALL       1
I__168/I                                      InMux                          0              3230   1066  FALL       1
I__168/O                                      InMux                        217              3447   1066  FALL       1
I__170/I                                      CascadeMux                     0              3447   1066  FALL       1
I__170/O                                      CascadeMux                     0              3447   1066  FALL       1
counter_2_LC_1_5_1/in2                        LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
counter_2_LC_1_5_1/carryout                   LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
counter_3_LC_1_5_2/carryin                    LogicCell40_SEQ_MODE_1000      0              3581   1838  FALL       1
counter_3_LC_1_5_2/carryout                   LogicCell40_SEQ_MODE_1000    105              3686   1838  FALL       2
I__40/I                                       InMux                          0              3686   2707  FALL       1
I__40/O                                       InMux                        217              3903   2707  FALL       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3903   2707  FALL       1
un5_counter_cry_3_THRU_LUT4_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              4191   2707  FALL       1
I__51/I                                       Odrv4                          0              4191   2707  FALL       1
I__51/O                                       Odrv4                        372              4563   2707  FALL       1
I__52/I                                       LocalMux                       0              4563   2707  FALL       1
I__52/O                                       LocalMux                     309              4871   2707  FALL       1
I__53/I                                       InMux                          0              4871   2707  FALL       1
I__53/O                                       InMux                        217              5089   2707  FALL       1
counter_4_LC_1_7_6/in3                        LogicCell40_SEQ_MODE_1000      0              5089   2707  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_1_5_6/lcout
Path End         : counter_8_LC_1_7_3/in3
Capture Clock    : counter_8_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2175
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5096
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__77/I                                       LocalMux                       0              2921   1066  FALL       1
I__77/O                                       LocalMux                     309              3230   1066  FALL       1
I__79/I                                       InMux                          0              3230   1066  FALL       1
I__79/O                                       InMux                        217              3447   1066  FALL       1
counter_7_LC_1_5_6/in1                        LogicCell40_SEQ_MODE_1000      0              3447   2020  FALL       1
counter_7_LC_1_5_6/carryout                   LogicCell40_SEQ_MODE_1000    245              3693   2020  FALL       2
I__36/I                                       InMux                          0              3693   2714  FALL       1
I__36/O                                       InMux                        217              3910   2714  FALL       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/in3    LogicCell40_SEQ_MODE_0000      0              3910   2714  FALL       1
un5_counter_cry_7_THRU_LUT4_0_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2714  FALL       1
I__59/I                                       Odrv4                          0              4198   2714  FALL       1
I__59/O                                       Odrv4                        372              4570   2714  FALL       1
I__60/I                                       LocalMux                       0              4570   2714  FALL       1
I__60/O                                       LocalMux                     309              4878   2714  FALL       1
I__61/I                                       InMux                          0              4878   2714  FALL       1
I__61/O                                       InMux                        217              5096   2714  FALL       1
counter_8_LC_1_7_3/in3                        LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_2_6_3/lcout
Path End         : counter_6_LC_1_7_5/in3
Capture Clock    : counter_6_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2175
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5096
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_2_6_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__143/I                                         LocalMux                       0              2921   1634  FALL       1
I__143/O                                         LocalMux                     309              3230   1634  FALL       1
I__146/I                                         InMux                          0              3230   1634  FALL       1
I__146/O                                         InMux                        217              3447   1634  FALL       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/in1       LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
un5_counter_cry_4_THRU_LUT4_0_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1634  FALL       2
I__38/I                                          InMux                          0              3693   2714  FALL       1
I__38/O                                          InMux                        217              3910   2714  FALL       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/in3       LogicCell40_SEQ_MODE_0000      0              3910   2714  FALL       1
un5_counter_cry_5_THRU_LUT4_0_LC_1_5_5/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2714  FALL       1
I__54/I                                          Odrv4                          0              4198   2714  FALL       1
I__54/O                                          Odrv4                        372              4570   2714  FALL       1
I__55/I                                          LocalMux                       0              4570   2714  FALL       1
I__55/O                                          LocalMux                     309              4878   2714  FALL       1
I__56/I                                          InMux                          0              4878   2714  FALL       1
I__56/O                                          InMux                        217              5096   2714  FALL       1
counter_6_LC_1_7_5/in3                           LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_7_LC_1_5_6/sr
Capture Clock    : counter_7_LC_1_5_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2383
---------------------------------------   ---- 
End-of-path arrival time (ps)             2383
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__123/I                        LocalMux                       0              1716   +INF  FALL       1
I__123/O                        LocalMux                     309              2025   +INF  FALL       1
I__126/I                        SRMux                          0              2025   +INF  FALL       1
I__126/O                        SRMux                        358              2383   +INF  FALL       1
counter_7_LC_1_5_6/sr           LogicCell40_SEQ_MODE_1000      0              2383   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_7_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_3_LC_1_5_2/sr
Capture Clock    : counter_3_LC_1_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2333
---------------------------------------   ---- 
End-of-path arrival time (ps)             2333
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__123/I                        LocalMux                       0              1666   +INF  FALL       1
I__123/O                        LocalMux                     309              1975   +INF  FALL       1
I__126/I                        SRMux                          0              1975   +INF  FALL       1
I__126/O                        SRMux                        358              2333   +INF  FALL       1
counter_3_LC_1_5_2/sr           LogicCell40_SEQ_MODE_1000      0              2333   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_3_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enableZ0_LC_2_7_4/lcout
Path End         : enable
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Khz_to_1hz|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5441
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
enableZ0_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__92/I                           Odrv4                          0              2921   +INF  RISE       1
I__92/O                           Odrv4                        351              3272   +INF  RISE       1
I__94/I                           Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__94/O                           Span4Mux_s1_h                175              3447   +INF  RISE       1
I__95/I                           LocalMux                       0              3447   +INF  RISE       1
I__95/O                           LocalMux                     330              3777   +INF  RISE       1
I__96/I                           IoInMux                        0              3777   +INF  RISE       1
I__96/O                           IoInMux                      259              4037   +INF  RISE       1
enable_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4037   +INF  RISE       1
enable_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6274   +INF  FALL       1
enable_obuf_iopad/DIN             IO_PAD                         0              6274   +INF  FALL       1
enable_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8362   +INF  FALL       1
enable                            Khz_to_1hz                     0              8362   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_2_LC_1_5_1/sr
Capture Clock    : counter_2_LC_1_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2383
---------------------------------------   ---- 
End-of-path arrival time (ps)             2383
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__123/I                        LocalMux                       0              1716   +INF  FALL       1
I__123/O                        LocalMux                     309              2025   +INF  FALL       1
I__126/I                        SRMux                          0              2025   +INF  FALL       1
I__126/O                        SRMux                        358              2383   +INF  FALL       1
counter_2_LC_1_5_1/sr           LogicCell40_SEQ_MODE_1000      0              2383   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__89/I                                           ClkMux                         0              2073  RISE       1
I__89/O                                           ClkMux                       309              2381  RISE       1
counter_2_LC_1_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_12_LC_1_6_3/sr
Capture Clock    : counter_12_LC_1_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2551
---------------------------------------   ---- 
End-of-path arrival time (ps)             2551
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1716   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1885   +INF  FALL       1
I__127/I                        LocalMux                       0              1885   +INF  FALL       1
I__127/O                        LocalMux                     309              2193   +INF  FALL       1
I__131/I                        SRMux                          0              2193   +INF  FALL       1
I__131/O                        SRMux                        358              2551   +INF  FALL       1
counter_12_LC_1_6_3/sr          LogicCell40_SEQ_MODE_1000      0              2551   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_12_LC_1_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_11_LC_1_6_2/sr
Capture Clock    : counter_11_LC_1_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2551
---------------------------------------   ---- 
End-of-path arrival time (ps)             2551
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1716   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1885   +INF  FALL       1
I__127/I                        LocalMux                       0              1885   +INF  FALL       1
I__127/O                        LocalMux                     309              2193   +INF  FALL       1
I__131/I                        SRMux                          0              2193   +INF  FALL       1
I__131/O                        SRMux                        358              2551   +INF  FALL       1
counter_11_LC_1_6_2/sr          LogicCell40_SEQ_MODE_1000      0              2551   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__87/I                                           ClkMux                         0              2073  RISE       1
I__87/O                                           ClkMux                       309              2381  RISE       1
counter_11_LC_1_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_0_LC_2_6_4/sr
Capture Clock    : counter_0_LC_2_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2817
---------------------------------------   ---- 
End-of-path arrival time (ps)             2817
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1666   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1835   +INF  FALL       1
I__128/I                        Span4Mux_h                     0              1835   +INF  FALL       1
I__128/O                        Span4Mux_h                   316              2150   +INF  FALL       1
I__132/I                        LocalMux                       0              2150   +INF  FALL       1
I__132/O                        LocalMux                     309              2459   +INF  FALL       1
I__135/I                        SRMux                          0              2459   +INF  FALL       1
I__135/O                        SRMux                        358              2817   +INF  FALL       1
counter_0_LC_2_6_4/sr           LogicCell40_SEQ_MODE_1000      0              2817   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_0_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_5_LC_2_6_3/sr
Capture Clock    : counter_5_LC_2_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2817
---------------------------------------   ---- 
End-of-path arrival time (ps)             2817
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1666   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1835   +INF  FALL       1
I__128/I                        Span4Mux_h                     0              1835   +INF  FALL       1
I__128/O                        Span4Mux_h                   316              2150   +INF  FALL       1
I__132/I                        LocalMux                       0              2150   +INF  FALL       1
I__132/O                        LocalMux                     309              2459   +INF  FALL       1
I__135/I                        SRMux                          0              2459   +INF  FALL       1
I__135/O                        SRMux                        358              2817   +INF  FALL       1
counter_5_LC_2_6_3/sr           LogicCell40_SEQ_MODE_1000      0              2817   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_5_LC_2_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_1_LC_2_6_1/sr
Capture Clock    : counter_1_LC_2_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2817
---------------------------------------   ---- 
End-of-path arrival time (ps)             2817
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__124/I                        Span4Mux_s1_h                  0              1666   +INF  FALL       1
I__124/O                        Span4Mux_s1_h                168              1835   +INF  FALL       1
I__128/I                        Span4Mux_h                     0              1835   +INF  FALL       1
I__128/O                        Span4Mux_h                   316              2150   +INF  FALL       1
I__132/I                        LocalMux                       0              2150   +INF  FALL       1
I__132/O                        LocalMux                     309              2459   +INF  FALL       1
I__135/I                        SRMux                          0              2459   +INF  FALL       1
I__135/O                        SRMux                        358              2817   +INF  FALL       1
counter_1_LC_2_6_1/sr           LogicCell40_SEQ_MODE_1000      0              2817   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__90/I                                           ClkMux                         0              2073  RISE       1
I__90/O                                           ClkMux                       309              2381  RISE       1
counter_1_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_4_LC_1_7_6/sr
Capture Clock    : counter_4_LC_1_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_4_LC_1_7_6/sr           LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_4_LC_1_7_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_6_LC_1_7_5/sr
Capture Clock    : counter_6_LC_1_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_6_LC_1_7_5/sr           LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_6_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_9_LC_1_7_4/sr
Capture Clock    : counter_9_LC_1_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_9_LC_1_7_4/sr           LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_9_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_8_LC_1_7_3/sr
Capture Clock    : counter_8_LC_1_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_8_LC_1_7_3/sr           LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_8_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : counter_10_LC_1_7_2/sr
Capture Clock    : counter_10_LC_1_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2754
---------------------------------------   ---- 
End-of-path arrival time (ps)             2754
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__121/I                        Odrv4                          0               973   +INF  FALL       1
I__121/O                        Odrv4                        372              1345   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1716   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2088   +INF  FALL       1
I__129/I                        LocalMux                       0              2088   +INF  FALL       1
I__129/O                        LocalMux                     309              2397   +INF  FALL       1
I__133/I                        SRMux                          0              2397   +INF  FALL       1
I__133/O                        SRMux                        358              2754   +INF  FALL       1
counter_10_LC_1_7_2/sr          LogicCell40_SEQ_MODE_1000      0              2754   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__86/I                                           ClkMux                         0              2073  RISE       1
I__86/O                                           ClkMux                       309              2381  RISE       1
counter_10_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : enableZ0_LC_2_7_4/in0
Capture Clock    : enableZ0_LC_2_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Khz_to_1hz|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           Khz_to_1hz                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__121/I                        Odrv4                          0               923   +INF  FALL       1
I__121/O                        Odrv4                        372              1295   +INF  FALL       1
I__122/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__122/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__125/I                        Span4Mux_v                     0              1666   +INF  FALL       1
I__125/O                        Span4Mux_v                   372              2038   +INF  FALL       1
I__130/I                        LocalMux                       0              2038   +INF  FALL       1
I__130/O                        LocalMux                     309              2347   +INF  FALL       1
I__134/I                        InMux                          0              2347   +INF  FALL       1
I__134/O                        InMux                        217              2564   +INF  FALL       1
enableZ0_LC_2_7_4/in0           LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Khz_to_1hz                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__84/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__84/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__85/I                                           GlobalMux                      0              1918  RISE       1
I__85/O                                           GlobalMux                    154              2073  RISE       1
I__88/I                                           ClkMux                         0              2073  RISE       1
I__88/O                                           ClkMux                       309              2381  RISE       1
enableZ0_LC_2_7_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

