@article{XIL1,
author = {Xilinx},
title = {AC701 Evaluation Board for the Artix-7 FPGA},
year = {2019}
}
@article{XIL2,
author = {Xilinx},
title = {Vivado Design Suite User Guide High-Level Synthesis},
year = {2018}
}
@article{XIL3,
author={Xilinx},
title={7 Series FPGAs Data Sheet: Overview},
year={2018}
}
@misc{XILLY,
title={An FPGA IP core for easy DMA over PCIe with Windows and Linux},
howpublished={\url{http://xillybus.com/}},
note={Besucht: 10.12.2019}
}
@article{TOSU,
author = {Motoki Amagasaki and Yuichiro Shibata},
title = {Principles and Structures of FPGAs: FPGA Structure},
pages = {23-45},
year = {2018},
journal = {Springer Nature Singapore Pte Ltd.}
}
@article{KURO,
author = { Ian Kuon and Jonathan Rose},
title = {Measuring the Gap Between FPGAs and ASICs},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
pages = {203-215},
year = {2007},
volume = {26}
}
@BOOK{KUTERO,
author={I. {Kuon} and R. {Tessier} and J. {Rose}},
booktitle={FPGA Architecture: Survey and Challenges},
title={FPGA Architecture: Survey and Challenges},
year={2008},
volume={},
number={},
pages={},
keywords={Computer Engineering;Computer Science;Electrical and Electronic Engineering},
doi={},
ISSN={null},
publisher={now},
isbn={null},
url={https://ieeexplore.ieee.org/document/8187326},}
@ARTICLE{NASI,
author={R. {Nane} and V. {Sima} and C. {Pilato} and J. {Choi} and B. {Fort} and A. {Canis} and Y. T. {Chen} and H. {Hsiao} and S. {Brown} and F. {Ferrandi} and J. {Anderson} and K. {Bertels}},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={A Survey and Evaluation of FPGA High-Level Synthesis Tools},
year={2016},
volume={35},
number={10},
pages={1591-1604},
keywords={field programmable gate arrays;high level synthesis;integrated circuit design;FPGA;high-level synthesis tool;HLS;energy-efficient heterogeneous systems;abstraction;software program;hardware functionality;field-programmable gate array circuit design;comprehensive analysis;Hardware;Field programmable gate arrays;Hardware design languages;Yttrium;Optimization;Program processors;Bambu;comparison;Dwarv;evaluation;field-programmable gate array (FPGA);high-level synthesis (HLS);LegUp;survey},
doi={10.1109/TCAD.2015.2513673},
ISSN={1937-4151},
month={Oct},}
@thesis{DILL,
author = {Fabian Dillkötter},
title = {Umsetzung einer High-Performance FPGA-Schnittstelle für maschinelles Lernen},
type = {Bachelor's Thesis},
year = {2019},
organization = {Technische Universität Dortmund, Fakultät für Informatik, Lehrstuhl für Künstliche Intelligenz (LS 8)}
}