// Seed: 2545497638
module module_0 ();
  integer [1 : -1] id_1 = id_1;
  assign id_1 = id_1;
  logic id_2;
  ;
  tri0 id_3 = -1;
  wire id_4;
  assign id_1 = -1;
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply0 id_1,
    output logic   id_2
);
  always @(posedge -1) begin : LABEL_0
    $unsigned(10);
    ;
    id_2 = #1 id_1;
  end
  logic id_4;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  parameter id_5 = -1;
  assign id_2 = 1;
  assign id_4 = !id_0;
  wire id_6;
endmodule
