# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Processor_matrix_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/Register_File.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:23 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/Register_File.v 
# -- Compiling module Register_File
# 
# Top level modules:
# 	Register_File
# End time: 02:47:23 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/Full_System_Copy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:23 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/Full_System_Copy.v 
# -- Compiling module Full_System_Copy
# 
# Top level modules:
# 	Full_System_Copy
# End time: 02:47:23 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:23 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/Control_Unit.v 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 02:47:23 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:23 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/IR.v 
# -- Compiling module IR
# 
# Top level modules:
# 	IR
# End time: 02:47:24 on Jun 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:24 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:47:24 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/Data_bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:24 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/Data_bus.v 
# -- Compiling module Data_bus
# 
# Top level modules:
# 	Data_bus
# End time: 02:47:25 on Jun 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/AC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:25 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/AC.v 
# -- Compiling module AC
# 
# Top level modules:
# 	AC
# End time: 02:47:25 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/DR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:25 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/DR.v 
# -- Compiling module DR
# 
# Top level modules:
# 	DR
# End time: 02:47:25 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/AR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:25 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/AR.v 
# -- Compiling module AR
# 
# Top level modules:
# 	AR
# End time: 02:47:25 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:25 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:47:25 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/MemoryQ.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:25 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/MemoryQ.v 
# -- Compiling module MemoryQ
# 
# Top level modules:
# 	MemoryQ
# End time: 02:47:26 on Jun 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/Ins_Memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:26 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/Ins_Memory.v 
# -- Compiling module Ins_Memory
# 
# Top level modules:
# 	Ins_Memory
# End time: 02:47:26 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sathiralanka/Desktop/Processor\ code {C:/Users/sathiralanka/Desktop/Processor code/Memory_AR_DR_CU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:26 on Jun 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sathiralanka/Desktop/Processor code" C:/Users/sathiralanka/Desktop/Processor code/Memory_AR_DR_CU_tb.v 
# -- Compiling module Memory_AR_DR_CU_tb
# 
# Top level modules:
# 	Memory_AR_DR_CU_tb
# End time: 02:47:26 on Jun 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Memory_AR_DR_CU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Memory_AR_DR_CU_tb 
# Start time: 02:47:27 on Jun 26,2021
# Loading work.Memory_AR_DR_CU_tb
# Loading work.Full_System_Copy
# Loading work.MemoryQ
# Loading altera_mf_ver.altsyncram
# Loading work.Ins_Memory
# Loading work.Register_File
# Loading work.ALU
# Loading work.DR
# Loading work.PC
# Loading work.AC
# Loading work.AR
# Loading work.IR
# Loading work.Data_bus
# Loading work.Control_Unit
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-2QTJV9A  ProcessID: 20340
#           Attempting to use alternate WLF file "./wlft8qh83g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8qh83g
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# idle
# *********
# start
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# clear
# *********
# clear
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MVAC_total1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# mvac rnow 1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# mvac cat now 1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MVAC_cBnow1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Load1
# *********
# Load2
# *********
# Load3
# *********
# Load4
# *********
# Load5
# *********
# Load5
# *********
# Load5
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MVAC_cAT1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Load1
# *********
# Load2
# *********
# Load3
# *********
# Load4
# *********
# Load5
# *********
# Load5
# *********
# Load5
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MVAC_row1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Load1
# *********
# Load2
# *********
# Load3
# *********
# Load4
# *********
# Load5
# *********
# Load5
# *********
# Load5
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# mvac cb 1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Load1
# *********
# Load2
# *********
# Load3
# *********
# Load4
# *********
# Load5
# *********
# Load5
# *********
# Load5
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Jump1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Load1
# *********
# Load2
# *********
# Load3
# *********
# Load4
# *********
# Load5
# *********
# Load5
# *********
# Load5
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MVAC_gammap1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Load1
# *********
# Load2
# *********
# Load3
# *********
# Load4
# *********
# Load5
# *********
# Load5
# *********
# Load5
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# beta p 1
# *********
# beta p ekataq aava. seethala vathura veeduruvak bomu 256   0
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MOV_betap1
# *********
# MOV_betap1
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# load reg 1
# *********
# LOAD_REG2
# *********
# LOAD_REG3
# *********
# LOAD_REG3
# *********
# LOAD_REG3
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# clear
# *********
# clear
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MOV_alphap1
# *********
# MOV_alphap1
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# load reg 1
# *********
# LOAD_REG2
# *********
# LOAD_REG3
# *********
# LOAD_REG3
# *********
# LOAD_REG3
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# clear
# *********
# clear
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MVAC R1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MOV_total
# *********
# MOV_total
# *********
# MOV_total
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Add1
# *********
# Add1
# *********
# Add1
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MVAC_total1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# mov rnow 1
# *********
# mov rnow 1
# *********
# mov rnow 1
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Inc1
# *********
# Inc1
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# mvac rnow 1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MVAC R1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# MOV_row1
# *********
# MOV_row1
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Sub 1
# *********
# Sub 1
# *********
# FETCH1
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# Jump ZN
# *********
# FETCH1
# *********
# FETCH2
# *********
# FETCH3
# *********
# FETCH4
# *********
# idle
# *********
# A time value could not be extracted from the current line
# End time: 02:52:31 on Jun 26,2021, Elapsed time: 0:05:04
# Errors: 0, Warnings: 2
