clk_comp_out
(
138000 13800 151800 20700 met1
144900 13800 151800 20700 li1
138000 13800 144900 20700 met1
138000 13800 144900 20700 met2
138000 13800 160000 20700 met3
)
clk_dig_out
(
13800 6900 89700 13800 met3
82800 6900 89700 13800 met2
82800 6900 89700 13800 met1
82800 6900 89700 13800 li1
0 6900 20700 13800 met3
)
clkgen.clk_comp_out
(
75900 27600 82800 34500 li1
75900 27600 144900 34500 met1
138000 13800 144900 34500 met2
138000 13800 144900 20700 met1
138000 13800 144900 20700 li1
)
clkgen.clk_dig_delayed_w
(
13800 27600 20700 34500 li1
13800 27600 34500 34500 met1
27600 20700 34500 34500 met2
27600 20700 34500 27600 met1
27600 20700 34500 27600 li1
)
clkgen.clk_dig_out
(
117300 6900 124200 13800 met1
117300 6900 124200 20700 met2
117300 13800 124200 20700 met1
117300 13800 124200 20700 li1
117300 6900 131100 13800 met1
124200 6900 131100 13800 li1
82800 6900 103500 13800 met1
6900 20700 13800 27600 li1
6900 20700 89700 27600 met1
82800 13800 89700 27600 met2
82800 13800 89700 20700 met1
75900 13800 82800 20700 li1
75900 13800 89700 20700 met1
96600 6900 124200 13800 met1
96600 0 103500 13800 met2
96600 0 103500 6900 met1
96600 0 103500 6900 li1
110400 0 117300 6900 li1
96600 0 117300 6900 met1
82800 6900 89700 13800 li1
82800 6900 89700 13800 met1
82800 6900 89700 20700 met2
)
clkgen.delay_155ns_1.bypass_enable_w\[0\]
(
89700 6900 96600 13800 li1
89700 6900 110400 13800 met1
103500 6900 110400 13800 li1
)
clkgen.delay_155ns_1.bypass_enable_w\[1\]
(
103500 0 110400 6900 li1
103500 0 110400 6900 met1
103500 0 110400 20700 met2
103500 13800 117300 20700 met1
110400 13800 117300 20700 li1
)
clkgen.delay_155ns_1.bypass_enable_w\[2\]
(
96600 0 103500 6900 li1
96600 0 117300 6900 met1
110400 0 117300 20700 met2
110400 13800 117300 20700 met1
110400 13800 117300 20700 li1
)
clkgen.delay_155ns_1.bypass_enable_w\[3\]
(
89700 0 96600 6900 li1
89700 0 117300 6900 met1
110400 0 117300 20700 met2
110400 13800 124200 20700 met1
117300 13800 124200 20700 li1
)
clkgen.delay_155ns_1.bypass_enable_w\[4\]
(
96600 6900 103500 13800 li1
96600 6900 110400 13800 met1
103500 6900 110400 13800 li1
)
clkgen.delay_155ns_1.enable_dlycontrol_w
(
89700 6900 96600 13800 li1
89700 6900 96600 13800 met1
89700 0 96600 13800 met2
89700 0 96600 6900 met1
89700 0 96600 6900 li1
96600 13800 117300 20700 met1
110400 13800 117300 20700 li1
96600 13800 103500 20700 li1
96600 13800 103500 20700 met1
96600 6900 103500 20700 met2
96600 6900 103500 13800 met1
96600 6900 103500 13800 li1
89700 6900 103500 13800 met1
)
clkgen.delay_155ns_1.genblk1\[0\].dly_binary.bypass_in
(
124200 6900 131100 13800 li1
124200 6900 131100 13800 met1
124200 6900 131100 20700 met2
124200 13800 131100 20700 met1
124200 13800 131100 20700 li1
6900 6900 13800 27600 met2
6900 20700 20700 27600 met1
13800 20700 20700 27600 li1
96600 6900 131100 13800 met1
6900 6900 13800 13800 li1
6900 6900 13800 13800 met1
6900 6900 13800 13800 met2
6900 6900 96600 13800 met3
89700 6900 96600 13800 met2
89700 6900 103500 13800 met1
96600 6900 103500 13800 li1
)
clkgen.delay_155ns_1.genblk1\[0\].dly_binary.in
(
6900 6900 13800 13800 li1
6900 6900 20700 13800 met1
13800 6900 20700 20700 met2
13800 13800 20700 20700 met1
13800 13800 20700 20700 li1
13800 13800 20700 34500 met2
13800 27600 34500 34500 met1
27600 27600 34500 34500 li1
)
clkgen.delay_155ns_1.genblk1\[0\].dly_binary.out
(
13800 13800 20700 20700 li1
13800 13800 20700 20700 met1
13800 0 20700 20700 met2
13800 0 20700 6900 met1
13800 0 20700 6900 li1
)
clkgen.delay_155ns_1.genblk1\[0\].dly_binary.signal_w\[0\]
(
6900 6900 13800 13800 li1
6900 6900 27600 13800 met1
20700 6900 27600 20700 met2
20700 13800 27600 20700 met1
20700 13800 27600 20700 li1
)
clkgen.delay_155ns_1.genblk1\[0\].dly_binary.signal_w\[1\]
(
13800 13800 20700 20700 li1
13800 13800 34500 20700 met1
27600 13800 34500 20700 li1
)
clkgen.delay_155ns_1.genblk1\[1\].dly_binary.bypass_in
(
110400 0 131100 6900 met1
124200 0 131100 6900 li1
13800 0 20700 20700 met2
13800 13800 20700 20700 met1
13800 13800 20700 20700 li1
110400 0 117300 20700 met2
110400 13800 117300 20700 met1
110400 13800 117300 20700 li1
13800 0 20700 6900 li1
13800 0 20700 6900 met1
13800 0 20700 6900 met2
13800 0 117300 6900 met3
110400 0 117300 6900 met2
110400 0 117300 6900 met1
)
clkgen.delay_155ns_1.genblk1\[1\].dly_binary.out
(
6900 0 13800 6900 li1
6900 0 20700 6900 met1
13800 0 20700 13800 met2
13800 6900 20700 13800 met1
13800 6900 20700 13800 li1
13800 13800 20700 20700 li1
13800 13800 20700 20700 met1
13800 6900 20700 20700 met2
)
clkgen.delay_155ns_1.genblk1\[1\].dly_binary.signal_w\[0\]
(
13800 0 20700 6900 li1
13800 0 20700 6900 met1
13800 0 20700 20700 met2
13800 13800 27600 20700 met1
20700 13800 27600 20700 li1
)
clkgen.delay_155ns_1.genblk1\[1\].dly_binary.signal_w\[1\]
(
27600 13800 34500 20700 li1
27600 13800 41400 20700 met1
34500 13800 41400 20700 li1
)
clkgen.delay_155ns_1.genblk1\[1\].dly_binary.signal_w\[2\]
(
13800 13800 20700 20700 li1
13800 13800 48300 20700 met1
41400 13800 48300 20700 li1
)
clkgen.delay_155ns_1.genblk1\[2\].dly_binary.bypass_in
(
110400 0 131100 6900 met1
124200 0 131100 6900 li1
13800 0 20700 13800 met2
13800 6900 20700 13800 met1
13800 6900 20700 13800 li1
6900 0 13800 6900 li1
6900 0 20700 6900 met1
103500 13800 110400 20700 li1
103500 13800 117300 20700 met1
110400 0 117300 20700 met2
13800 0 20700 6900 met1
13800 0 20700 6900 met2
13800 0 117300 6900 met3
110400 0 117300 6900 met2
110400 0 117300 6900 met1
)
clkgen.delay_155ns_1.genblk1\[2\].dly_binary.out
(
6900 13800 13800 20700 li1
6900 13800 20700 20700 met1
13800 6900 20700 20700 met2
13800 6900 20700 13800 met1
13800 6900 20700 13800 li1
13800 0 20700 13800 met2
13800 0 75900 6900 met1
69000 0 75900 6900 li1
)
clkgen.delay_155ns_1.genblk1\[2\].dly_binary.signal_w\[0\]
(
13800 0 20700 6900 li1
13800 0 20700 6900 met1
13800 0 20700 20700 met2
13800 13800 27600 20700 met1
20700 13800 27600 20700 li1
)
clkgen.delay_155ns_1.genblk1\[2\].dly_binary.signal_w\[1\]
(
27600 13800 34500 20700 li1
27600 13800 41400 20700 met1
34500 6900 41400 20700 met2
34500 6900 41400 13800 met1
34500 6900 41400 13800 li1
)
clkgen.delay_155ns_1.genblk1\[2\].dly_binary.signal_w\[2\]
(
41400 6900 48300 13800 li1
41400 6900 55200 13800 met1
48300 6900 55200 13800 li1
)
clkgen.delay_155ns_1.genblk1\[2\].dly_binary.signal_w\[3\]
(
55200 6900 62100 13800 li1
55200 6900 62100 13800 met1
55200 6900 62100 20700 met2
55200 13800 62100 20700 met1
55200 13800 62100 20700 li1
)
clkgen.delay_155ns_1.genblk1\[2\].dly_binary.signal_w\[4\]
(
13800 6900 20700 13800 li1
13800 6900 48300 13800 met1
41400 6900 48300 20700 met2
41400 13800 55200 20700 met1
48300 13800 55200 20700 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.bypass_in
(
110400 0 117300 6900 li1
110400 0 124200 6900 met1
117300 0 124200 13800 met2
117300 6900 138000 13800 met1
131100 6900 138000 13800 li1
6900 13800 13800 20700 li1
6900 13800 20700 20700 met1
13800 6900 20700 20700 met2
13800 6900 69000 13800 met1
89700 0 96600 6900 li1
89700 0 117300 6900 met1
62100 6900 69000 13800 li1
62100 6900 69000 13800 met1
62100 0 69000 13800 met2
62100 0 96600 6900 met1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.out
(
117300 6900 131100 13800 met1
124200 6900 131100 13800 li1
6900 13800 13800 20700 li1
6900 13800 103500 20700 met1
96600 13800 103500 20700 li1
96600 13800 124200 20700 met1
117300 6900 124200 20700 met2
117300 6900 124200 13800 met1
117300 6900 124200 13800 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[0\]
(
69000 6900 75900 13800 li1
69000 6900 75900 13800 met1
69000 0 75900 13800 met2
69000 0 82800 6900 met1
75900 0 82800 6900 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[1\]
(
82800 0 89700 6900 li1
82800 0 96600 6900 met1
89700 0 96600 13800 met2
89700 6900 96600 13800 met1
89700 6900 96600 13800 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[2\]
(
69000 6900 75900 13800 li1
69000 6900 103500 13800 met1
96600 6900 103500 13800 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[3\]
(
13800 6900 20700 13800 li1
13800 6900 69000 13800 met1
62100 6900 69000 13800 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[4\]
(
6900 6900 13800 13800 li1
6900 6900 20700 13800 met1
13800 0 20700 13800 met2
13800 0 27600 6900 met1
20700 0 27600 6900 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[5\]
(
27600 0 34500 6900 li1
27600 0 41400 6900 met1
34500 0 41400 13800 met2
34500 6900 41400 13800 met1
34500 6900 41400 13800 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[6\]
(
41400 6900 48300 13800 li1
41400 6900 48300 13800 met1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[7\]
(
34500 6900 41400 13800 li1
34500 6900 55200 13800 met1
48300 6900 55200 13800 li1
)
clkgen.delay_155ns_1.genblk1\[3\].dly_binary.signal_w\[8\]
(
6900 13800 13800 20700 li1
6900 13800 20700 20700 met1
13800 6900 20700 20700 met2
13800 6900 62100 13800 met1
55200 6900 62100 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.bypass_in
(
96600 6900 103500 13800 li1
96600 6900 103500 13800 met1
96600 6900 103500 20700 met2
96600 13800 138000 20700 met1
131100 13800 138000 20700 li1
6900 20700 13800 27600 li1
6900 20700 103500 27600 met1
96600 13800 103500 27600 met2
96600 13800 103500 20700 met1
96600 13800 103500 20700 li1
110400 6900 117300 13800 li1
96600 6900 117300 13800 met1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.out
(
96600 0 117300 6900 met1
110400 0 117300 6900 li1
6900 13800 13800 20700 li1
6900 13800 27600 20700 met1
20700 0 27600 20700 met2
20700 0 103500 6900 met1
96600 0 103500 6900 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[0\]
(
13800 6900 20700 13800 li1
13800 6900 27600 13800 met1
20700 6900 27600 20700 met2
20700 13800 103500 20700 met3
96600 13800 103500 20700 met2
96600 13800 103500 20700 met1
96600 13800 103500 20700 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[10\]
(
82800 6900 89700 13800 li1
82800 6900 89700 13800 met1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[11\]
(
75900 6900 82800 13800 li1
75900 6900 82800 13800 met1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[12\]
(
82800 13800 89700 20700 li1
82800 13800 96600 20700 met1
89700 6900 96600 20700 met2
89700 6900 96600 13800 met1
89700 6900 96600 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[13\]
(
89700 13800 96600 20700 li1
89700 13800 96600 20700 met1
89700 6900 96600 20700 met2
89700 6900 96600 13800 met1
89700 6900 96600 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[14\]
(
96600 6900 103500 13800 li1
96600 6900 110400 13800 met1
103500 6900 110400 20700 met2
103500 13800 110400 20700 met1
103500 13800 110400 20700 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[15\]
(
110400 13800 117300 20700 li1
110400 13800 117300 20700 met1
110400 6900 117300 20700 met2
110400 6900 117300 13800 met1
110400 6900 117300 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[16\]
(
103500 6900 131100 13800 met1
124200 6900 131100 13800 li1
6900 13800 13800 20700 li1
6900 13800 13800 20700 met1
6900 6900 13800 20700 met2
6900 6900 110400 13800 met3
103500 6900 110400 13800 met2
103500 6900 110400 13800 met1
103500 6900 110400 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[1\]
(
6900 6900 13800 13800 li1
6900 6900 27600 13800 met1
20700 6900 27600 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[2\]
(
20700 6900 27600 13800 li1
20700 6900 34500 13800 met1
27600 6900 34500 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[3\]
(
27600 6900 34500 13800 li1
27600 6900 34500 13800 met1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[4\]
(
20700 6900 27600 13800 li1
20700 6900 27600 13800 met1
20700 0 27600 13800 met2
20700 0 41400 6900 met1
34500 0 41400 6900 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[5\]
(
41400 0 48300 6900 li1
41400 0 55200 6900 met1
48300 0 55200 6900 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[6\]
(
55200 0 62100 6900 li1
55200 0 62100 6900 met1
55200 0 62100 13800 met2
55200 6900 62100 13800 met1
55200 6900 62100 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[7\]
(
48300 6900 55200 13800 li1
48300 6900 69000 13800 met1
62100 0 69000 13800 met2
62100 0 69000 6900 met1
62100 0 69000 6900 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[8\]
(
69000 0 75900 6900 li1
69000 0 75900 6900 met1
69000 0 75900 13800 met2
69000 6900 75900 13800 met1
69000 6900 75900 13800 li1
)
clkgen.delay_155ns_1.genblk1\[4\].dly_binary.signal_w\[9\]
(
62100 6900 69000 13800 li1
62100 6900 75900 13800 met1
69000 6900 75900 13800 li1
)
clkgen.delay_155ns_2.bypass_enable_w\[0\]
(
103500 20700 110400 27600 li1
103500 20700 131100 27600 met1
124200 20700 131100 27600 li1
)
clkgen.delay_155ns_2.bypass_enable_w\[1\]
(
89700 13800 96600 20700 li1
89700 13800 124200 20700 met1
117300 13800 124200 34500 met2
117300 27600 124200 34500 met1
117300 27600 124200 34500 li1
)
clkgen.delay_155ns_2.bypass_enable_w\[2\]
(
82800 13800 89700 20700 li1
82800 13800 110400 20700 met1
103500 13800 110400 20700 li1
)
clkgen.delay_155ns_2.bypass_enable_w\[3\]
(
75900 6900 82800 13800 li1
75900 6900 96600 13800 met1
89700 6900 96600 27600 met2
89700 20700 103500 27600 met1
96600 20700 103500 27600 li1
)
clkgen.delay_155ns_2.bypass_enable_w\[4\]
(
82800 27600 89700 34500 li1
82800 27600 96600 34500 met1
89700 20700 96600 34500 met2
89700 20700 96600 27600 met1
89700 20700 96600 27600 li1
)
clkgen.delay_155ns_2.enable_dlycontrol_w
(
96600 20700 103500 27600 li1
96600 20700 110400 27600 met1
103500 20700 110400 27600 li1
89700 13800 96600 20700 li1
89700 13800 96600 20700 met1
89700 13800 96600 27600 met2
89700 20700 103500 27600 met1
75900 13800 82800 20700 li1
75900 13800 89700 20700 met1
82800 13800 89700 20700 li1
82800 13800 96600 20700 met1
)
clkgen.delay_155ns_2.genblk1\[0\].dly_binary.bypass_in
(
75900 13800 82800 20700 li1
75900 13800 138000 20700 met1
131100 13800 138000 20700 li1
6900 20700 13800 27600 li1
6900 20700 55200 27600 met1
48300 13800 55200 27600 met2
48300 13800 82800 20700 met1
103500 20700 110400 27600 li1
103500 20700 117300 27600 met1
110400 13800 117300 27600 met2
110400 13800 117300 20700 met1
110400 6900 117300 13800 li1
110400 6900 117300 13800 met1
110400 6900 117300 20700 met2
)
clkgen.delay_155ns_2.genblk1\[0\].dly_binary.out
(
6900 20700 13800 27600 li1
6900 20700 13800 27600 met1
6900 20700 13800 64000 met2
6900 55200 20700 64000 met1
13800 55200 20700 64000 li1
)
clkgen.delay_155ns_2.genblk1\[0\].dly_binary.signal_w\[0\]
(
13800 13800 20700 20700 li1
13800 13800 82800 20700 met1
75900 13800 82800 20700 li1
)
clkgen.delay_155ns_2.genblk1\[0\].dly_binary.signal_w\[1\]
(
6900 13800 13800 20700 li1
6900 13800 13800 20700 met1
6900 13800 13800 27600 met2
6900 20700 13800 27600 met1
6900 20700 13800 27600 li1
)
clkgen.delay_155ns_2.genblk1\[1\].dly_binary.bypass_in
(
131100 13800 138000 20700 li1
131100 13800 144900 20700 met1
138000 13800 144900 20700 li1
6900 20700 13800 64000 met2
6900 55200 20700 64000 met1
13800 55200 20700 64000 li1
89700 13800 138000 20700 met1
6900 20700 13800 27600 li1
6900 20700 13800 27600 met1
6900 13800 13800 27600 met2
6900 13800 96600 20700 met1
89700 13800 96600 20700 li1
)
clkgen.delay_155ns_2.genblk1\[1\].dly_binary.out
(
13800 20700 20700 27600 li1
13800 20700 34500 27600 met1
27600 20700 34500 48300 met2
27600 41400 34500 48300 met1
27600 41400 34500 48300 li1
6900 20700 13800 27600 li1
6900 20700 20700 27600 met1
)
clkgen.delay_155ns_2.genblk1\[1\].dly_binary.signal_w\[0\]
(
6900 27600 13800 34500 li1
6900 27600 13800 34500 met1
6900 27600 13800 64000 met2
6900 55200 20700 64000 met1
13800 55200 20700 64000 li1
)
clkgen.delay_155ns_2.genblk1\[1\].dly_binary.signal_w\[1\]
(
20700 27600 27600 34500 li1
20700 27600 34500 34500 met1
27600 20700 34500 34500 met2
27600 20700 34500 27600 met1
27600 20700 34500 27600 li1
)
clkgen.delay_155ns_2.genblk1\[1\].dly_binary.signal_w\[2\]
(
6900 20700 13800 27600 li1
6900 20700 20700 27600 met1
13800 20700 20700 27600 li1
)
clkgen.delay_155ns_2.genblk1\[2\].dly_binary.bypass_in
(
124200 6900 131100 13800 li1
124200 6900 151800 13800 met1
144900 6900 151800 55200 met2
144900 48300 151800 55200 met1
144900 48300 151800 55200 li1
13800 20700 20700 27600 li1
13800 20700 20700 27600 met1
13800 20700 20700 27600 met2
13800 20700 34500 27600 met3
27600 20700 34500 48300 met2
27600 41400 34500 48300 met1
27600 41400 34500 48300 li1
82800 13800 124200 20700 met1
117300 6900 124200 20700 met2
117300 6900 131100 13800 met1
13800 13800 20700 27600 met2
13800 13800 89700 20700 met3
82800 13800 89700 20700 met2
82800 13800 89700 20700 met1
82800 13800 89700 20700 li1
)
clkgen.delay_155ns_2.genblk1\[2\].dly_binary.out
(
13800 20700 41400 27600 met1
34500 20700 41400 27600 li1
6900 27600 13800 34500 li1
6900 27600 20700 34500 met1
13800 20700 20700 34500 met2
13800 20700 20700 27600 met1
13800 20700 20700 27600 li1
)
clkgen.delay_155ns_2.genblk1\[2\].dly_binary.signal_w\[0\]
(
20700 20700 27600 27600 li1
20700 20700 34500 27600 met1
27600 20700 34500 48300 met2
27600 41400 34500 48300 met1
27600 41400 34500 48300 li1
)
clkgen.delay_155ns_2.genblk1\[2\].dly_binary.signal_w\[1\]
(
27600 20700 34500 27600 li1
27600 20700 41400 27600 met1
34500 20700 41400 27600 li1
)
clkgen.delay_155ns_2.genblk1\[2\].dly_binary.signal_w\[2\]
(
41400 20700 48300 27600 li1
41400 20700 48300 27600 met1
)
clkgen.delay_155ns_2.genblk1\[2\].dly_binary.signal_w\[3\]
(
48300 20700 55200 27600 li1
48300 20700 69000 27600 met1
62100 20700 69000 27600 li1
)
clkgen.delay_155ns_2.genblk1\[2\].dly_binary.signal_w\[4\]
(
13800 20700 20700 27600 li1
13800 20700 55200 27600 met1
48300 20700 55200 27600 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.bypass_in
(
96600 20700 103500 27600 li1
96600 20700 124200 27600 met1
117300 20700 124200 34500 met2
117300 27600 151800 34500 met1
144900 27600 151800 34500 li1
6900 27600 13800 34500 li1
6900 27600 13800 34500 met1
6900 27600 13800 41400 met2
6900 34500 13800 41400 met1
6900 34500 13800 41400 li1
34500 20700 41400 27600 li1
34500 20700 103500 27600 met1
6900 20700 13800 34500 met2
6900 20700 41400 27600 met1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.out
(
6900 27600 13800 34500 li1
6900 27600 20700 34500 met1
13800 27600 20700 34500 li1
13800 27600 41400 34500 met1
34500 20700 41400 34500 met2
34500 20700 41400 27600 met1
34500 20700 41400 27600 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[0\]
(
6900 27600 13800 34500 li1
6900 27600 34500 34500 met1
27600 13800 34500 34500 met2
27600 13800 41400 20700 met1
34500 13800 41400 20700 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[1\]
(
34500 13800 41400 20700 li1
34500 13800 48300 20700 met1
41400 13800 48300 20700 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[2\]
(
41400 13800 48300 20700 li1
41400 13800 55200 20700 met1
48300 13800 55200 20700 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[3\]
(
48300 13800 55200 20700 li1
48300 13800 62100 20700 met1
55200 13800 62100 20700 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[4\]
(
55200 13800 62100 20700 li1
55200 13800 69000 20700 met1
62100 13800 69000 20700 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[5\]
(
62100 13800 69000 20700 li1
62100 13800 75900 20700 met1
69000 13800 75900 20700 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[6\]
(
69000 13800 75900 20700 li1
69000 13800 75900 20700 met1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[7\]
(
62100 13800 69000 20700 li1
62100 13800 82800 20700 met1
75900 13800 82800 20700 li1
)
clkgen.delay_155ns_2.genblk1\[3\].dly_binary.signal_w\[8\]
(
34500 20700 41400 27600 li1
34500 20700 82800 27600 met1
75900 13800 82800 27600 met2
75900 13800 89700 20700 met1
82800 13800 89700 20700 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.bypass_in
(
131100 13800 138000 34500 met2
131100 13800 138000 20700 met1
131100 13800 138000 20700 li1
131100 27600 151800 34500 met1
144900 27600 151800 34500 li1
6900 27600 13800 34500 li1
6900 27600 20700 34500 met1
13800 27600 20700 34500 li1
89700 20700 96600 34500 met2
89700 20700 96600 27600 met1
89700 20700 96600 27600 li1
89700 27600 96600 34500 met2
89700 27600 138000 34500 met3
131100 27600 138000 34500 met2
131100 27600 138000 34500 met1
13800 27600 27600 34500 met1
20700 27600 27600 34500 met2
20700 27600 96600 34500 met3
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[0\]
(
6900 27600 13800 34500 li1
6900 27600 41400 34500 met1
34500 27600 41400 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[10\]
(
103500 34500 110400 41400 li1
103500 34500 110400 41400 met1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[11\]
(
103500 27600 110400 34500 li1
103500 27600 117300 34500 met1
110400 27600 117300 41400 met2
110400 34500 117300 41400 met1
110400 34500 117300 41400 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[12\]
(
110400 27600 117300 34500 li1
110400 27600 124200 34500 met1
117300 27600 124200 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[13\]
(
124200 27600 131100 34500 li1
124200 27600 138000 34500 met1
131100 27600 138000 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[14\]
(
117300 27600 124200 34500 li1
117300 27600 131100 34500 met1
124200 27600 131100 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[15\]
(
131100 27600 138000 34500 li1
131100 27600 138000 34500 met1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[16\]
(
13800 27600 20700 34500 li1
13800 27600 20700 34500 met1
13800 27600 20700 34500 met2
13800 27600 144900 34500 met3
138000 27600 144900 34500 met2
138000 27600 144900 34500 met1
138000 27600 144900 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[1\]
(
34500 27600 41400 34500 li1
34500 27600 48300 34500 met1
41400 27600 48300 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[2\]
(
41400 27600 48300 34500 li1
41400 27600 55200 34500 met1
48300 27600 55200 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[3\]
(
48300 34500 55200 41400 li1
48300 34500 62100 41400 met1
55200 27600 62100 41400 met2
55200 27600 62100 34500 met1
55200 27600 62100 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[4\]
(
55200 34500 62100 41400 li1
55200 34500 69000 41400 met1
62100 34500 69000 41400 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[5\]
(
69000 34500 75900 41400 li1
69000 34500 75900 41400 met1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[6\]
(
62100 34500 69000 41400 li1
62100 34500 82800 41400 met1
75900 27600 82800 41400 met2
75900 27600 82800 34500 met1
75900 27600 82800 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[7\]
(
82800 27600 89700 34500 li1
82800 27600 89700 34500 met1
82800 27600 89700 41400 met2
82800 34500 89700 41400 met1
82800 34500 89700 41400 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[8\]
(
89700 34500 96600 41400 li1
89700 34500 96600 41400 met1
89700 27600 96600 41400 met2
89700 27600 96600 34500 met1
89700 27600 96600 34500 li1
)
clkgen.delay_155ns_2.genblk1\[4\].dly_binary.signal_w\[9\]
(
96600 27600 103500 34500 li1
96600 27600 103500 34500 met1
96600 27600 103500 41400 met2
96600 34500 103500 41400 met1
96600 34500 103500 41400 li1
)
clkgen.delay_155ns_3.bypass_enable_w\[0\]
(
6900 20700 13800 27600 li1
6900 20700 13800 27600 met1
6900 20700 13800 41400 met2
6900 34500 62100 41400 met3
55200 34500 62100 48300 met2
55200 41400 82800 48300 met1
75900 41400 82800 48300 li1
)
clkgen.delay_155ns_3.bypass_enable_w\[1\]
(
34500 48300 41400 55200 li1
34500 48300 82800 55200 met1
75900 34500 82800 55200 met2
75900 34500 103500 41400 met1
96600 34500 103500 41400 li1
)
clkgen.delay_155ns_3.bypass_enable_w\[2\]
(
96600 34500 103500 41400 li1
96600 34500 131100 41400 met1
124200 34500 131100 41400 li1
6900 0 13800 6900 li1
6900 0 96600 6900 met1
89700 0 96600 41400 met2
89700 34500 103500 41400 met1
)
clkgen.delay_155ns_3.bypass_enable_w\[3\]
(
75900 34500 82800 41400 li1
75900 34500 89700 41400 met1
82800 34500 89700 48300 met2
82800 41400 89700 48300 met1
82800 41400 89700 48300 li1
)
clkgen.delay_155ns_3.bypass_enable_w\[4\]
(
75900 20700 82800 27600 li1
75900 20700 89700 27600 met1
82800 20700 89700 48300 met2
82800 41400 89700 48300 met1
82800 41400 89700 48300 li1
)
clkgen.delay_155ns_3.enable_dlycontrol_w
(
117300 34500 124200 41400 li1
117300 34500 131100 41400 met1
124200 34500 131100 41400 li1
103500 34500 110400 41400 met1
103500 20700 110400 41400 met2
103500 20700 110400 27600 met1
103500 20700 110400 27600 li1
75900 41400 82800 48300 li1
75900 41400 82800 48300 met1
75900 34500 82800 48300 met2
75900 34500 82800 41400 met1
75900 34500 82800 41400 li1
89700 41400 96600 48300 li1
75900 41400 96600 48300 met1
103500 34500 124200 41400 met1
75900 34500 103500 41400 met1
96600 34500 103500 41400 li1
6900 41400 13800 48300 li1
6900 41400 82800 48300 met1
96600 34500 110400 41400 met1
)
clkgen.delay_155ns_3.genblk1\[0\].dly_binary.bypass_in
(
20700 34500 27600 41400 met1
20700 27600 27600 41400 met2
20700 27600 27600 34500 met1
20700 27600 27600 34500 li1
13800 34500 20700 41400 li1
13800 34500 69000 41400 met1
62100 34500 69000 48300 met2
62100 41400 82800 48300 met1
75900 41400 82800 48300 li1
)
clkgen.delay_155ns_3.genblk1\[0\].dly_binary.in
(
13800 34500 20700 41400 li1
13800 34500 34500 41400 met1
27600 27600 34500 41400 met2
27600 27600 34500 34500 met1
27600 27600 34500 34500 li1
27600 20700 34500 27600 li1
27600 20700 34500 27600 met1
27600 20700 34500 34500 met2
)
clkgen.delay_155ns_3.genblk1\[0\].dly_binary.out
(
20700 27600 34500 34500 met1
27600 27600 34500 41400 met2
27600 34500 41400 41400 met1
34500 34500 41400 41400 li1
13800 34500 20700 41400 li1
13800 34500 27600 41400 met1
20700 27600 27600 41400 met2
20700 27600 27600 34500 met1
20700 27600 27600 34500 li1
)
clkgen.delay_155ns_3.genblk1\[0\].dly_binary.signal_w\[0\]
(
13800 34500 20700 41400 li1
13800 34500 27600 41400 met1
20700 27600 27600 41400 met2
20700 27600 27600 34500 met1
20700 27600 27600 34500 li1
)
clkgen.delay_155ns_3.genblk1\[0\].dly_binary.signal_w\[1\]
(
27600 27600 34500 34500 li1
27600 27600 34500 34500 met1
)
clkgen.delay_155ns_3.genblk1\[1\].dly_binary.bypass_in
(
13800 34500 20700 41400 li1
13800 34500 41400 41400 met1
34500 34500 41400 41400 li1
34500 34500 103500 41400 met1
96600 34500 103500 41400 li1
)
clkgen.delay_155ns_3.genblk1\[1\].dly_binary.out
(
41400 34500 48300 41400 li1
41400 34500 69000 41400 met1
62100 27600 69000 41400 met2
62100 27600 69000 34500 met1
62100 27600 69000 34500 li1
34500 34500 41400 41400 li1
34500 34500 48300 41400 met1
)
clkgen.delay_155ns_3.genblk1\[1\].dly_binary.signal_w\[0\]
(
13800 34500 20700 41400 li1
13800 34500 27600 41400 met1
20700 27600 27600 41400 met2
20700 27600 27600 34500 met1
20700 27600 27600 34500 li1
)
clkgen.delay_155ns_3.genblk1\[1\].dly_binary.signal_w\[1\]
(
20700 34500 27600 41400 li1
20700 34500 34500 41400 met1
27600 27600 34500 41400 met2
27600 27600 34500 34500 met1
27600 27600 34500 34500 li1
)
clkgen.delay_155ns_3.genblk1\[1\].dly_binary.signal_w\[2\]
(
27600 34500 34500 41400 li1
27600 34500 41400 41400 met1
34500 34500 41400 41400 li1
)
clkgen.delay_155ns_3.genblk1\[2\].dly_binary.bypass_in
(
62100 34500 69000 41400 met1
62100 27600 69000 41400 met2
62100 27600 69000 34500 met1
62100 27600 69000 34500 li1
41400 34500 48300 41400 li1
41400 34500 103500 41400 met1
96600 34500 103500 41400 li1
)
clkgen.delay_155ns_3.genblk1\[2\].dly_binary.out
(
62100 27600 75900 34500 met1
69000 27600 75900 34500 li1
62100 27600 69000 34500 li1
62100 27600 69000 34500 met1
62100 27600 69000 48300 met2
62100 41400 69000 48300 met1
62100 41400 69000 48300 li1
)
clkgen.delay_155ns_3.genblk1\[2\].dly_binary.signal_w\[0\]
(
41400 34500 48300 41400 li1
41400 34500 48300 41400 met1
41400 34500 48300 48300 met2
41400 41400 48300 48300 met1
41400 41400 48300 48300 li1
)
clkgen.delay_155ns_3.genblk1\[2\].dly_binary.signal_w\[1\]
(
34500 41400 41400 48300 li1
34500 41400 41400 48300 met1
34500 34500 41400 48300 met2
34500 34500 41400 41400 met1
34500 34500 41400 41400 li1
)
clkgen.delay_155ns_3.genblk1\[2\].dly_binary.signal_w\[2\]
(
41400 34500 48300 41400 li1
41400 34500 48300 41400 met1
)
clkgen.delay_155ns_3.genblk1\[2\].dly_binary.signal_w\[3\]
(
48300 27600 55200 34500 li1
48300 27600 62100 34500 met1
55200 27600 62100 41400 met2
55200 34500 62100 41400 met1
55200 34500 62100 41400 li1
)
clkgen.delay_155ns_3.genblk1\[2\].dly_binary.signal_w\[4\]
(
55200 27600 62100 34500 li1
55200 27600 69000 34500 met1
62100 27600 69000 34500 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.bypass_in
(
69000 27600 75900 34500 li1
69000 27600 82800 34500 met1
75900 27600 82800 41400 met2
75900 34500 82800 41400 met1
75900 34500 82800 41400 li1
62100 41400 69000 48300 li1
62100 41400 82800 48300 met1
75900 34500 82800 48300 met2
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.out
(
69000 27600 75900 34500 li1
69000 27600 82800 34500 met1
75900 27600 82800 34500 li1
55200 20700 62100 27600 li1
55200 20700 62100 27600 met1
55200 20700 62100 34500 met2
55200 27600 75900 34500 met1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[0\]
(
62100 41400 69000 48300 li1
62100 41400 69000 48300 met1
62100 27600 69000 48300 met2
62100 27600 69000 34500 met1
62100 27600 69000 34500 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[1\]
(
62100 27600 69000 34500 li1
62100 27600 75900 34500 met1
69000 27600 75900 34500 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[2\]
(
69000 27600 75900 34500 li1
69000 27600 82800 34500 met1
75900 27600 82800 34500 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[3\]
(
75900 20700 82800 27600 li1
75900 20700 89700 27600 met1
82800 20700 89700 34500 met2
82800 27600 89700 34500 met1
82800 27600 89700 34500 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[4\]
(
82800 27600 89700 34500 li1
82800 27600 96600 34500 met1
89700 20700 96600 34500 met2
89700 20700 96600 27600 met1
89700 20700 96600 27600 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[5\]
(
89700 27600 96600 34500 li1
89700 27600 103500 34500 met1
96600 27600 103500 34500 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[6\]
(
96600 27600 103500 34500 li1
96600 27600 110400 34500 met1
103500 27600 110400 34500 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[7\]
(
110400 27600 117300 34500 li1
110400 27600 124200 34500 met1
117300 27600 124200 34500 li1
)
clkgen.delay_155ns_3.genblk1\[3\].dly_binary.signal_w\[8\]
(
69000 27600 75900 34500 li1
69000 27600 110400 34500 met1
103500 27600 110400 34500 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.bypass_in
(
55200 20700 62100 27600 li1
55200 20700 82800 27600 met1
75900 20700 82800 34500 met2
75900 27600 82800 34500 met1
75900 27600 82800 34500 li1
75900 27600 82800 48300 met2
75900 41400 89700 48300 met1
82800 41400 89700 48300 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[0\]
(
48300 27600 55200 34500 li1
48300 27600 62100 34500 met1
55200 20700 62100 34500 met2
55200 20700 62100 27600 met1
55200 20700 62100 27600 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[10\]
(
117300 20700 124200 27600 li1
117300 20700 138000 27600 met1
131100 20700 138000 27600 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[11\]
(
117300 20700 124200 27600 li1
117300 20700 124200 27600 met1
117300 13800 124200 27600 met2
117300 13800 124200 20700 met1
117300 13800 124200 20700 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[12\]
(
131100 13800 138000 20700 li1
131100 13800 138000 20700 met1
131100 13800 138000 27600 met2
131100 20700 138000 27600 met1
131100 20700 138000 27600 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[13\]
(
138000 20700 144900 27600 li1
138000 20700 151800 27600 met1
144900 20700 151800 27600 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[14\]
(
131100 20700 138000 27600 li1
131100 20700 144900 27600 met1
138000 13800 144900 27600 met2
138000 13800 144900 20700 met1
138000 13800 144900 20700 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[15\]
(
144900 13800 151800 20700 li1
144900 13800 151800 20700 met1
144900 13800 151800 41400 met2
144900 34500 151800 41400 met1
144900 34500 151800 41400 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[16\]
(
75900 27600 82800 34500 li1
75900 27600 138000 34500 met1
131100 27600 138000 41400 met2
131100 34500 144900 41400 met1
138000 34500 144900 41400 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[1\]
(
55200 27600 62100 34500 li1
55200 27600 69000 34500 met1
62100 20700 69000 34500 met2
62100 20700 69000 27600 met1
62100 20700 69000 27600 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[2\]
(
69000 20700 75900 27600 li1
69000 20700 75900 27600 met1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[3\]
(
62100 20700 69000 27600 li1
62100 20700 82800 27600 met1
75900 20700 82800 27600 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[4\]
(
82800 20700 89700 27600 li1
82800 20700 89700 27600 met1
82800 13800 89700 27600 met2
82800 13800 89700 20700 met1
82800 13800 89700 20700 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[5\]
(
89700 13800 96600 20700 li1
89700 13800 96600 20700 met1
89700 13800 96600 27600 met2
89700 20700 96600 27600 met1
89700 20700 96600 27600 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[6\]
(
96600 20700 103500 27600 li1
96600 20700 103500 27600 met1
96600 13800 103500 27600 met2
96600 13800 103500 20700 met1
96600 13800 103500 20700 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[7\]
(
103500 13800 110400 20700 li1
103500 13800 110400 20700 met1
103500 13800 110400 27600 met2
103500 20700 110400 27600 met1
103500 20700 110400 27600 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[8\]
(
110400 20700 117300 27600 li1
110400 20700 124200 27600 met1
117300 13800 124200 27600 met2
117300 13800 124200 20700 met1
117300 13800 124200 20700 li1
)
clkgen.delay_155ns_3.genblk1\[4\].dly_binary.signal_w\[9\]
(
103500 13800 110400 20700 li1
103500 13800 110400 20700 met1
103500 13800 110400 27600 met2
103500 20700 117300 27600 met1
110400 20700 117300 27600 li1
)
clkgen.enable_loop_in
(
27600 20700 34500 27600 li1
27600 20700 48300 27600 met1
41400 20700 48300 27600 li1
)
dlycontrol1_in[0]
(
103500 6900 124200 13800 met1
117300 0 124200 13800 met2
117300 0 124200 6900 met1
117300 0 124200 6900 li1
13800 13800 34500 20700 met1
27600 6900 34500 20700 met2
27600 6900 110400 13800 met1
103500 6900 110400 13800 li1
13800 13800 20700 20700 met1
13800 13800 20700 20700 met2
0 13800 20700 20700 met3
)
dlycontrol1_in[1]
(
96600 0 124200 6900 met1
117300 0 124200 6900 li1
13800 13800 27600 20700 met1
20700 0 27600 20700 met2
20700 0 103500 6900 met1
96600 0 103500 6900 li1
13800 13800 20700 20700 met1
13800 13800 20700 20700 met2
0 13800 20700 20700 met3
)
dlycontrol1_in[2]
(
96600 0 124200 6900 met1
117300 0 124200 6900 li1
13800 13800 27600 20700 met1
20700 0 27600 20700 met2
20700 0 103500 6900 met1
96600 0 103500 6900 li1
13800 13800 20700 20700 met1
13800 13800 20700 20700 met2
0 13800 20700 20700 met3
)
dlycontrol1_in[3]
(
117300 13800 131100 20700 met1
124200 13800 131100 20700 li1
13800 20700 110400 27600 met1
103500 13800 110400 27600 met2
103500 13800 124200 20700 met1
117300 13800 124200 20700 li1
13800 20700 20700 27600 met1
13800 20700 20700 27600 met2
0 20700 20700 27600 met3
)
dlycontrol1_in[4]
(
103500 6900 124200 13800 met1
117300 6900 124200 13800 li1
13800 13800 20700 27600 met2
13800 13800 27600 20700 met1
20700 6900 27600 20700 met2
20700 6900 110400 13800 met3
103500 6900 110400 13800 met2
103500 6900 110400 13800 met1
103500 6900 110400 13800 li1
13800 20700 20700 27600 met2
0 20700 20700 27600 met3
)
dlycontrol2_in[0]
(
124200 13800 131100 27600 met2
124200 13800 131100 20700 met1
124200 13800 131100 20700 li1
13800 20700 131100 27600 met3
124200 20700 131100 27600 met2
124200 20700 131100 27600 met1
124200 20700 131100 27600 li1
0 20700 20700 27600 met3
)
dlycontrol2_in[1]
(
117300 27600 124200 34500 li1
117300 27600 131100 34500 met1
124200 20700 131100 34500 met2
13800 20700 131100 27600 met3
124200 20700 131100 27600 met2
124200 20700 131100 27600 met1
124200 20700 131100 27600 li1
0 20700 20700 27600 met3
)
dlycontrol2_in[2]
(
103500 13800 110400 20700 li1
103500 13800 124200 20700 met1
117300 13800 124200 20700 li1
13800 27600 75900 34500 met3
69000 13800 75900 34500 met2
69000 13800 110400 20700 met1
0 27600 20700 34500 met3
)
dlycontrol2_in[3]
(
75900 6900 82800 13800 li1
75900 6900 82800 13800 met1
75900 0 82800 13800 met2
75900 0 117300 6900 met1
110400 0 117300 6900 li1
13800 27600 27600 34500 met1
20700 13800 27600 34500 met2
20700 13800 82800 20700 met3
75900 6900 82800 20700 met2
13800 27600 20700 34500 met1
13800 27600 20700 34500 met2
0 27600 20700 34500 met3
)
dlycontrol2_in[4]
(
82800 27600 89700 34500 li1
82800 27600 96600 34500 met1
89700 27600 96600 34500 li1
13800 27600 89700 34500 met1
13800 27600 20700 34500 met2
0 27600 20700 34500 met3
)
dlycontrol3_in[0]
(
6900 20700 13800 27600 li1
6900 20700 13800 27600 met1
6900 13800 13800 27600 met2
6900 13800 138000 20700 met3
131100 13800 138000 20700 met2
131100 13800 138000 20700 met1
131100 13800 138000 20700 li1
6900 20700 20700 27600 met1
13800 20700 20700 41400 met2
0 34500 20700 41400 met3
)
dlycontrol3_in[1]
(
34500 48300 151800 55200 met1
144900 48300 151800 55200 li1
13800 34500 41400 41400 met3
34500 34500 41400 55200 met2
34500 48300 41400 55200 met1
34500 48300 41400 55200 li1
0 34500 20700 41400 met3
)
dlycontrol3_in[2]
(
6900 0 13800 6900 li1
6900 0 13800 6900 met1
6900 0 13800 6900 met2
6900 0 131100 6900 met3
124200 0 131100 6900 met2
124200 0 131100 6900 met1
124200 0 131100 6900 li1
6900 0 13800 41400 met2
6900 34500 20700 41400 met1
13800 34500 20700 41400 met2
0 34500 20700 41400 met3
)
dlycontrol3_in[3]
(
41400 41400 48300 48300 li1
41400 41400 82800 48300 met1
75900 41400 82800 48300 li1
13800 41400 48300 48300 met1
13800 41400 20700 48300 met2
0 41400 20700 48300 met3
)
dlycontrol3_in[4]
(
75900 20700 82800 27600 li1
75900 20700 110400 27600 met1
103500 6900 110400 27600 met2
103500 6900 110400 13800 met1
103500 6900 110400 13800 li1
13800 34500 20700 48300 met2
13800 34500 48300 41400 met1
41400 20700 48300 41400 met2
41400 20700 82800 27600 met1
13800 41400 20700 48300 met2
0 41400 20700 48300 met3
)
dlycontrol4_in[0]
(
103500 41400 138000 48300 met1
131100 34500 138000 48300 met2
131100 34500 138000 41400 met1
131100 34500 138000 41400 li1
13800 41400 110400 48300 met3
103500 41400 110400 48300 met2
103500 41400 110400 48300 met1
103500 41400 110400 48300 li1
0 41400 20700 48300 met3
)
dlycontrol4_in[1]
(
110400 34500 117300 41400 li1
110400 34500 138000 41400 met1
131100 27600 138000 41400 met2
131100 27600 138000 34500 met1
131100 27600 138000 34500 li1
13800 41400 27600 48300 met1
20700 34500 27600 48300 met2
20700 34500 117300 41400 met1
13800 41400 20700 48300 met1
13800 41400 20700 48300 met2
0 41400 20700 48300 met3
)
dlycontrol4_in[2]
(
117300 34500 144900 41400 met1
138000 27600 144900 41400 met2
138000 27600 144900 34500 met1
138000 27600 144900 34500 li1
13800 41400 20700 55200 met2
13800 41400 27600 48300 met1
20700 34500 27600 48300 met2
20700 34500 124200 41400 met3
117300 34500 124200 41400 met2
117300 34500 124200 41400 met1
117300 34500 124200 41400 li1
13800 48300 20700 55200 met2
0 48300 20700 55200 met3
)
dlycontrol4_in[3]
(
131100 41400 138000 48300 li1
131100 41400 151800 48300 met1
144900 41400 151800 48300 li1
13800 48300 34500 55200 met3
27600 41400 34500 55200 met2
27600 41400 138000 48300 met1
0 48300 20700 55200 met3
)
dlycontrol4_in[4]
(
131100 55200 138000 64000 li1
131100 55200 151800 64000 met1
144900 55200 151800 64000 li1
13800 48300 20700 64000 met2
13800 55200 138000 64000 met1
13800 48300 20700 55200 met2
0 48300 20700 55200 met3
)
dlycontrol4_in[5]
(
117300 34500 144900 41400 met1
138000 27600 144900 41400 met2
138000 27600 144900 34500 met1
138000 27600 144900 34500 li1
13800 55200 124200 64000 met1
117300 34500 124200 64000 met2
117300 34500 124200 41400 met1
117300 34500 124200 41400 li1
13800 55200 20700 64000 met1
13800 55200 20700 64000 met2
0 55200 20700 64000 met3
)
edgedetect.dly_315ns_1.bypass_enable_w\[0\]
(
96600 41400 103500 48300 li1
96600 41400 110400 48300 met1
103500 41400 110400 48300 li1
)
edgedetect.dly_315ns_1.bypass_enable_w\[1\]
(
96600 41400 103500 48300 li1
96600 41400 110400 48300 met1
103500 34500 110400 48300 met2
103500 34500 117300 41400 met1
110400 34500 117300 41400 li1
)
edgedetect.dly_315ns_1.bypass_enable_w\[2\]
(
82800 55200 89700 64000 li1
82800 55200 110400 64000 met1
103500 34500 110400 64000 met2
103500 34500 124200 41400 met1
117300 34500 124200 41400 li1
)
edgedetect.dly_315ns_1.bypass_enable_w\[3\]
(
96600 27600 103500 34500 li1
96600 27600 131100 34500 met1
124200 27600 131100 48300 met2
124200 41400 138000 48300 met1
131100 41400 138000 48300 li1
)
edgedetect.dly_315ns_1.bypass_enable_w\[4\]
(
110400 34500 117300 41400 li1
110400 34500 117300 41400 met1
110400 34500 117300 64000 met2
110400 55200 138000 64000 met1
131100 55200 138000 64000 li1
)
edgedetect.dly_315ns_1.bypass_enable_w\[5\]
(
96600 41400 103500 48300 li1
96600 41400 110400 48300 met1
103500 34500 110400 48300 met2
103500 34500 124200 41400 met1
117300 34500 124200 41400 li1
)
edgedetect.dly_315ns_1.enable_dlycontrol_w
(
138000 55200 144900 64000 li1
138000 55200 151800 64000 met1
144900 41400 151800 64000 met2
144900 41400 151800 48300 met1
144900 41400 151800 48300 li1
124200 27600 131100 34500 li1
124200 27600 138000 34500 met1
110400 34500 117300 41400 li1
110400 34500 138000 41400 met1
96600 27600 103500 34500 li1
96600 27600 103500 34500 met1
96600 27600 103500 41400 met2
96600 34500 103500 41400 met1
131100 34500 138000 41400 li1
131100 34500 138000 41400 met1
131100 27600 138000 41400 met2
131100 27600 138000 34500 met1
131100 27600 138000 34500 li1
131100 34500 151800 41400 met1
144900 34500 151800 48300 met2
96600 41400 103500 48300 li1
96600 41400 103500 48300 met1
96600 34500 103500 48300 met2
96600 34500 117300 41400 met1
6900 34500 13800 41400 li1
6900 34500 55200 41400 met1
48300 34500 55200 64000 met2
48300 55200 89700 64000 met1
82800 55200 89700 64000 li1
82800 55200 103500 64000 met1
96600 41400 103500 64000 met2
)
edgedetect.dly_315ns_1.genblk1\[0\].dly_binary.bypass_in
(
6900 34500 13800 41400 li1
6900 34500 20700 41400 met1
13800 34500 20700 48300 met2
13800 41400 20700 48300 li1
13800 41400 20700 48300 met1
13800 41400 20700 48300 met2
13800 41400 103500 48300 met3
96600 41400 103500 48300 met2
96600 41400 103500 48300 met1
96600 41400 103500 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[0\].dly_binary.in
(
124200 13800 131100 20700 li1
124200 13800 131100 20700 met1
124200 13800 131100 34500 met2
124200 27600 151800 34500 met1
144900 27600 151800 34500 li1
6900 34500 13800 41400 li1
6900 34500 20700 41400 met1
89700 34500 96600 41400 li1
89700 34500 124200 41400 met1
117300 34500 124200 41400 li1
13800 34500 96600 41400 met1
6900 55200 13800 64000 li1
6900 55200 20700 64000 met1
13800 41400 20700 64000 met2
13800 41400 20700 48300 met1
13800 41400 20700 48300 li1
117300 34500 131100 41400 met1
124200 27600 131100 41400 met2
13800 34500 20700 48300 met2
13800 34500 20700 41400 met1
)
edgedetect.dly_315ns_1.genblk1\[0\].dly_binary.out
(
6900 55200 13800 64000 li1
6900 55200 20700 64000 met1
13800 41400 20700 64000 met2
13800 41400 20700 48300 met1
13800 41400 20700 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[0\].dly_binary.signal_w\[0\]
(
6900 34500 13800 41400 li1
6900 34500 13800 41400 met1
6900 27600 13800 41400 met2
6900 27600 13800 34500 met1
6900 27600 13800 34500 li1
)
edgedetect.dly_315ns_1.genblk1\[0\].dly_binary.signal_w\[1\]
(
13800 27600 20700 34500 li1
13800 27600 20700 34500 met1
13800 27600 20700 48300 met2
13800 41400 20700 48300 met1
13800 41400 20700 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[1\].dly_binary.bypass_in
(
138000 13800 144900 20700 li1
138000 13800 151800 20700 met1
144900 13800 151800 64000 met2
144900 55200 151800 64000 met1
144900 55200 151800 64000 li1
13800 41400 20700 64000 met2
13800 55200 20700 64000 met1
13800 55200 20700 64000 li1
96600 41400 151800 48300 met1
144900 41400 151800 48300 met2
13800 41400 20700 48300 li1
13800 41400 20700 48300 met1
13800 41400 20700 48300 met2
13800 41400 103500 48300 met3
96600 41400 103500 48300 met2
96600 41400 103500 48300 met1
96600 41400 103500 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[1\].dly_binary.out
(
6900 41400 13800 48300 li1
6900 41400 20700 48300 met1
13800 41400 20700 48300 li1
13800 41400 75900 48300 met1
69000 41400 75900 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[1\].dly_binary.signal_w\[0\]
(
6900 55200 13800 64000 li1
6900 55200 13800 64000 met1
6900 41400 13800 64000 met2
6900 41400 13800 48300 met1
6900 41400 13800 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[1\].dly_binary.signal_w\[1\]
(
13800 41400 20700 48300 li1
13800 41400 27600 48300 met1
20700 41400 27600 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[1\].dly_binary.signal_w\[2\]
(
13800 41400 20700 48300 li1
13800 41400 34500 48300 met1
27600 41400 34500 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[2\].dly_binary.bypass_in
(
6900 41400 13800 48300 li1
6900 41400 75900 48300 met1
69000 41400 75900 48300 li1
69000 41400 82800 48300 met1
75900 41400 82800 64000 met2
75900 55200 89700 64000 met1
82800 55200 89700 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[2\].dly_binary.out
(
6900 48300 13800 55200 li1
6900 48300 13800 55200 met1
6900 48300 13800 64000 met2
6900 55200 82800 64000 met1
75900 55200 82800 64000 li1
6900 41400 13800 48300 li1
6900 41400 13800 48300 met1
6900 41400 13800 55200 met2
)
edgedetect.dly_315ns_1.genblk1\[2\].dly_binary.signal_w\[0\]
(
27600 34500 34500 41400 li1
27600 34500 69000 41400 met1
62100 34500 69000 48300 met2
62100 41400 69000 48300 met1
62100 41400 69000 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[2\].dly_binary.signal_w\[1\]
(
20700 34500 27600 41400 li1
20700 34500 27600 41400 met1
20700 34500 27600 55200 met2
20700 48300 27600 55200 met1
20700 48300 27600 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[2\].dly_binary.signal_w\[2\]
(
27600 48300 34500 55200 li1
27600 48300 41400 55200 met1
34500 48300 41400 64000 met2
34500 55200 41400 64000 met1
34500 55200 41400 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[2\].dly_binary.signal_w\[3\]
(
41400 55200 48300 64000 li1
41400 55200 55200 64000 met1
48300 48300 55200 64000 met2
48300 48300 55200 55200 met1
48300 48300 55200 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[2\].dly_binary.signal_w\[4\]
(
6900 41400 13800 48300 li1
6900 41400 27600 48300 met1
20700 41400 27600 55200 met2
20700 48300 48300 55200 met1
41400 48300 48300 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.bypass_in
(
138000 55200 144900 64000 li1
138000 55200 151800 64000 met1
144900 20700 151800 64000 met2
144900 20700 151800 27600 met1
144900 20700 151800 27600 li1
6900 48300 13800 55200 li1
6900 48300 13800 55200 met1
6900 48300 13800 64000 met2
6900 55200 82800 64000 met1
75900 55200 82800 64000 li1
96600 27600 151800 34500 met1
144900 27600 151800 34500 met2
75900 55200 103500 64000 met1
96600 27600 103500 64000 met2
96600 27600 103500 34500 met1
96600 27600 103500 34500 li1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.out
(
13800 48300 20700 55200 li1
13800 48300 82800 55200 met1
75900 41400 82800 55200 met2
75900 41400 82800 48300 met1
75900 41400 82800 48300 li1
6900 48300 13800 55200 li1
6900 48300 20700 55200 met1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[0\]
(
41400 27600 48300 34500 li1
41400 27600 69000 34500 met1
62100 27600 69000 64000 met2
62100 55200 82800 64000 met1
75900 55200 82800 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[1\]
(
34500 27600 41400 34500 li1
34500 27600 48300 34500 met1
41400 27600 48300 64000 met2
41400 55200 69000 64000 met1
62100 55200 69000 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[2\]
(
13800 55200 20700 64000 li1
13800 55200 75900 64000 met1
69000 55200 75900 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[3\]
(
6900 55200 13800 64000 li1
6900 55200 27600 64000 met1
20700 55200 27600 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[4\]
(
27600 55200 34500 64000 li1
27600 55200 34500 64000 met1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[5\]
(
20700 55200 27600 64000 li1
20700 55200 41400 64000 met1
34500 55200 41400 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[6\]
(
41400 55200 48300 64000 li1
41400 55200 55200 64000 met1
48300 55200 55200 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[7\]
(
55200 55200 62100 64000 li1
55200 55200 62100 64000 met1
)
edgedetect.dly_315ns_1.genblk1\[3\].dly_binary.signal_w\[8\]
(
6900 48300 13800 55200 li1
6900 48300 55200 55200 met1
48300 48300 55200 64000 met2
48300 55200 55200 64000 met1
48300 55200 55200 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.bypass_in
(
124200 34500 131100 41400 li1
124200 34500 131100 41400 met1
124200 6900 131100 41400 met2
124200 6900 131100 13800 met1
124200 6900 131100 13800 li1
13800 48300 20700 55200 li1
13800 48300 82800 55200 met1
75900 41400 82800 55200 met2
75900 41400 82800 48300 met1
75900 41400 82800 48300 li1
110400 34500 117300 41400 li1
110400 34500 131100 41400 met1
75900 34500 82800 48300 met2
75900 34500 117300 41400 met1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.out
(
20700 48300 27600 55200 met1
20700 41400 27600 55200 met2
20700 41400 27600 48300 met1
20700 41400 27600 48300 li1
20700 48300 41400 55200 met1
34500 48300 41400 55200 li1
13800 48300 20700 55200 li1
13800 48300 27600 55200 met1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[0\]
(
13800 48300 20700 55200 li1
13800 48300 20700 55200 met1
13800 48300 20700 55200 met2
13800 48300 82800 55200 met3
75900 41400 82800 55200 met2
75900 41400 82800 48300 met1
75900 41400 82800 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[10\]
(
89700 55200 96600 64000 li1
89700 55200 110400 64000 met1
103500 55200 110400 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[11\]
(
103500 55200 110400 64000 li1
103500 55200 117300 64000 met1
110400 55200 117300 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[12\]
(
110400 55200 117300 64000 li1
110400 55200 124200 64000 met1
117300 55200 124200 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[13\]
(
124200 55200 131100 64000 li1
124200 55200 138000 64000 met1
131100 48300 138000 64000 met2
131100 48300 138000 55200 met1
131100 48300 138000 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[14\]
(
82800 48300 89700 55200 li1
82800 48300 124200 55200 met1
117300 48300 124200 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[15\]
(
75900 48300 82800 55200 li1
75900 48300 89700 55200 met1
82800 48300 89700 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[16\]
(
13800 48300 20700 55200 li1
13800 48300 82800 55200 met1
75900 48300 82800 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[1\]
(
6900 48300 13800 55200 li1
6900 48300 27600 55200 met1
20700 48300 27600 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[2\]
(
27600 48300 34500 55200 li1
27600 48300 41400 55200 met1
34500 48300 41400 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[3\]
(
41400 48300 48300 55200 li1
41400 48300 55200 55200 met1
48300 48300 55200 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[4\]
(
55200 48300 62100 55200 li1
55200 48300 69000 55200 met1
62100 48300 69000 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[5\]
(
62100 48300 69000 55200 li1
62100 48300 75900 55200 met1
69000 48300 75900 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[6\]
(
69000 48300 75900 55200 li1
69000 48300 75900 55200 met1
69000 48300 75900 64000 met2
69000 55200 75900 64000 met1
69000 55200 75900 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[7\]
(
62100 55200 69000 64000 li1
62100 55200 82800 64000 met1
75900 55200 82800 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[8\]
(
82800 55200 89700 64000 li1
82800 55200 96600 64000 met1
89700 55200 96600 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[4\].dly_binary.signal_w\[9\]
(
96600 55200 103500 64000 li1
96600 55200 110400 64000 met1
103500 55200 110400 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.bypass_in
(
20700 41400 27600 48300 li1
20700 41400 34500 48300 met1
27600 41400 34500 55200 met2
27600 48300 41400 55200 met1
34500 48300 41400 55200 li1
34500 48300 89700 55200 met1
82800 41400 89700 55200 met2
82800 41400 103500 48300 met1
96600 41400 103500 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.out
(
20700 41400 27600 48300 li1
20700 41400 27600 48300 met1
20700 34500 27600 48300 met2
20700 34500 96600 41400 met1
89700 34500 96600 41400 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[0\]
(
27600 41400 34500 48300 li1
27600 41400 34500 48300 met1
27600 41400 34500 55200 met2
27600 48300 41400 55200 met1
34500 48300 41400 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[10\]
(
82800 34500 89700 41400 li1
82800 34500 89700 41400 met1
82800 34500 89700 48300 met2
82800 41400 89700 48300 met1
82800 41400 89700 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[11\]
(
89700 41400 96600 48300 li1
89700 41400 96600 48300 met1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[12\]
(
96600 41400 103500 48300 li1
96600 41400 110400 48300 met1
103500 41400 110400 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[13\]
(
110400 41400 117300 48300 li1
110400 41400 117300 48300 met1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[14\]
(
103500 41400 110400 48300 li1
103500 41400 110400 48300 met1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[15\]
(
110400 41400 117300 48300 li1
110400 41400 124200 48300 met1
117300 41400 124200 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[16\]
(
124200 41400 131100 48300 li1
124200 41400 138000 48300 met1
131100 41400 138000 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[17\]
(
117300 41400 124200 48300 li1
117300 41400 124200 48300 met1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[18\]
(
124200 41400 131100 48300 li1
124200 41400 138000 48300 met1
131100 41400 138000 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[19\]
(
138000 41400 144900 48300 li1
138000 41400 151800 48300 met1
144900 41400 151800 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[1\]
(
20700 41400 27600 48300 li1
20700 41400 34500 48300 met1
27600 41400 34500 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[20\]
(
89700 41400 96600 48300 li1
89700 41400 138000 48300 met1
131100 41400 138000 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[21\]
(
82800 41400 89700 48300 li1
82800 41400 96600 48300 met1
89700 41400 96600 55200 met2
89700 48300 96600 55200 met1
89700 48300 96600 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[22\]
(
89700 48300 96600 55200 li1
89700 48300 103500 55200 met1
96600 48300 103500 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[23\]
(
96600 48300 103500 55200 li1
96600 48300 110400 55200 met1
103500 48300 110400 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[24\]
(
103500 48300 110400 55200 li1
103500 48300 117300 55200 met1
110400 48300 117300 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[25\]
(
110400 48300 117300 55200 li1
110400 48300 124200 55200 met1
117300 48300 124200 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[26\]
(
124200 48300 131100 55200 li1
124200 48300 138000 55200 met1
131100 48300 138000 64000 met2
131100 55200 138000 64000 met1
131100 55200 138000 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[27\]
(
117300 55200 124200 64000 li1
117300 55200 138000 64000 met1
131100 48300 138000 64000 met2
131100 48300 138000 55200 met1
131100 48300 138000 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[28\]
(
138000 48300 144900 55200 li1
138000 48300 151800 55200 met1
144900 48300 151800 55200 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[29\]
(
131100 48300 138000 55200 li1
131100 48300 144900 55200 met1
138000 48300 144900 64000 met2
138000 55200 151800 64000 met1
144900 55200 151800 64000 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[2\]
(
34500 41400 41400 48300 li1
34500 41400 48300 48300 met1
41400 41400 48300 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[30\]
(
131100 55200 138000 64000 li1
131100 55200 138000 64000 met1
131100 41400 138000 64000 met2
131100 41400 144900 48300 met1
138000 41400 144900 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[31\]
(
144900 41400 151800 48300 li1
144900 41400 151800 48300 met1
144900 34500 151800 48300 met2
144900 34500 151800 41400 met1
144900 34500 151800 41400 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[32\]
(
131100 34500 151800 41400 met1
144900 34500 151800 41400 li1
20700 41400 27600 48300 li1
20700 41400 27600 48300 met1
20700 34500 27600 48300 met2
20700 34500 138000 41400 met3
131100 34500 138000 41400 met2
131100 34500 138000 41400 met1
131100 34500 138000 41400 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[3\]
(
41400 41400 48300 48300 li1
41400 41400 55200 48300 met1
48300 41400 55200 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[4\]
(
48300 41400 55200 48300 li1
48300 41400 62100 48300 met1
55200 41400 62100 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[5\]
(
55200 41400 62100 48300 li1
55200 41400 62100 48300 met1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[6\]
(
48300 41400 55200 48300 li1
48300 41400 69000 48300 met1
62100 41400 69000 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[7\]
(
69000 41400 75900 48300 li1
69000 41400 75900 48300 met1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[8\]
(
62100 41400 69000 48300 li1
62100 41400 75900 48300 met1
69000 41400 75900 48300 li1
)
edgedetect.dly_315ns_1.genblk1\[5\].dly_binary.signal_w\[9\]
(
75900 34500 82800 41400 li1
75900 34500 89700 41400 met1
82800 34500 89700 48300 met2
82800 41400 89700 48300 met1
82800 41400 89700 48300 li1
)
edgedetect.ena_in
(
41400 20700 48300 27600 li1
41400 20700 103500 27600 met1
96600 6900 103500 27600 met2
96600 6900 110400 13800 met1
103500 6900 110400 13800 li1
)
edgedetect.start_conv_edge_w
(
41400 20700 48300 27600 li1
41400 20700 62100 27600 met1
55200 20700 62100 41400 met2
55200 34500 96600 41400 met1
89700 34500 96600 41400 li1
)
ena_in
(
110400 6900 124200 13800 met1
117300 6900 124200 13800 li1
13800 6900 110400 13800 met3
103500 6900 110400 13800 met2
103500 6900 117300 13800 met1
110400 6900 117300 13800 li1
0 6900 20700 13800 met3
)
enable_dlycontrol_in
(
103500 13800 110400 20700 met1
103500 0 110400 20700 met2
103500 0 110400 6900 met1
103500 0 110400 6900 li1
124200 13800 131100 20700 li1
124200 13800 151800 20700 met1
144900 13800 151800 34500 met2
144900 27600 151800 34500 met1
144900 27600 151800 34500 li1
6900 34500 13800 41400 li1
6900 34500 13800 41400 met1
6900 34500 13800 48300 met2
6900 41400 13800 48300 met1
6900 41400 13800 48300 li1
103500 13800 131100 20700 met1
6900 6900 13800 41400 met2
6900 6900 82800 13800 met1
75900 6900 82800 20700 met2
75900 13800 82800 20700 met1
75900 13800 82800 20700 li1
75900 13800 103500 20700 met1
96600 13800 103500 20700 li1
96600 13800 110400 20700 met1
13800 6900 20700 13800 met1
13800 6900 20700 13800 met2
0 6900 20700 13800 met3
)
ndecision_finish_in
(
27600 27600 34500 34500 li1
27600 27600 144900 34500 met1
138000 27600 144900 48300 met2
138000 27600 144900 34500 met1
138000 27600 144900 34500 li1
138000 41400 144900 48300 met2
138000 41400 160000 48300 met3
)
nsample_n_in
(
103500 0 110400 6900 li1
103500 0 131100 6900 met1
124200 0 131100 6900 li1
96600 0 103500 20700 met2
96600 0 110400 6900 met1
96600 0 103500 20700 met2
)
nsample_n_out
(
103500 0 110400 6900 li1
103500 0 131100 6900 met1
124200 0 131100 20700 met2
124200 13800 144900 20700 met1
138000 0 144900 20700 met2
)
nsample_p_in
(
96600 55200 144900 64000 met1
138000 55200 144900 64000 li1
89700 55200 96600 64000 li1
89700 55200 103500 64000 met1
96600 41400 103500 64000 met2
96600 55200 103500 64000 met1
96600 41400 103500 64000 met2
)
nsample_p_out
(
82800 55200 89700 64000 li1
82800 55200 131100 64000 met1
124200 41400 131100 64000 met2
124200 41400 144900 48300 met1
138000 41400 144900 64000 met2
)
sample_n_in
(
62100 6900 69000 13800 li1
62100 6900 69000 13800 met1
62100 0 69000 13800 met2
62100 0 124200 6900 met1
117300 0 124200 6900 li1
13800 13800 62100 20700 met3
55200 6900 62100 20700 met2
55200 6900 69000 13800 met1
13800 13800 20700 20700 met3
13800 0 20700 20700 met2
)
sample_n_out
(
55200 13800 69000 20700 met1
62100 6900 69000 20700 met2
62100 6900 69000 13800 met1
62100 6900 69000 13800 li1
55200 13800 62100 20700 met1
55200 0 62100 20700 met2
)
sample_p_in
(
6900 34500 13800 41400 li1
6900 34500 20700 41400 met1
13800 34500 20700 55200 met2
13800 48300 62100 55200 met1
55200 48300 62100 55200 li1
13800 41400 20700 64000 met2
)
sample_p_out
(
55200 48300 62100 55200 li1
55200 48300 62100 55200 met1
55200 41400 62100 64000 met2
)
start_conv_in
(
13800 6900 75900 13800 met3
69000 6900 75900 27600 met2
69000 20700 151800 27600 met1
144900 20700 151800 27600 li1
6900 55200 13800 64000 li1
6900 55200 13800 64000 met1
6900 55200 13800 64000 met2
6900 55200 20700 64000 met3
13800 6900 20700 64000 met4
13800 6900 20700 13800 met3
13800 6900 20700 13800 met4
0 6900 20700 13800 met3
)
