Analysis & Synthesis report for mide_cpu
Sun Nov 22 22:03:58 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component|altsyncram_det2:auto_generated
 16. Source assignments for memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated
 17. Source assignments for memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated
 18. Source assignments for instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0|altsyncram_i6j1:auto_generated
 19. Source assignments for instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_1|altsyncram_i6j1:auto_generated
 20. Parameter Settings for User Entity Instance: instr_fetch:IF|syncRegister:PC_REG
 21. Parameter Settings for User Entity Instance: syncRegister:IF_ID_REG
 22. Parameter Settings for User Entity Instance: syncRegister:ID_EX_REG
 23. Parameter Settings for User Entity Instance: syncRegister:EX_MEM_REG
 24. Parameter Settings for User Entity Instance: memory:MEM|iomemory:mem|address_decoder:AddrDecoder
 25. Parameter Settings for User Entity Instance: memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: syncRegister:MEM_WB_REG
 29. Parameter Settings for Inferred Entity Instance: instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0
 30. Parameter Settings for Inferred Entity Instance: instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_1
 31. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit3|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div2
 34. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div5
 35. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit2|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div3
 38. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit4|lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div6
 41. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div4
 42. Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div7
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "syncRegister:MEM_WB_REG"
 45. Port Connectivity Checks: "memory:MEM|iomemory:mem|vram:zoomed_image"
 46. Port Connectivity Checks: "memory:MEM|iomemory:mem|rom:full_image"
 47. Port Connectivity Checks: "memory:MEM|iomemory:mem|ram:RAM"
 48. Port Connectivity Checks: "memory:MEM|iomemory:mem|address_decoder:AddrDecoder"
 49. Port Connectivity Checks: "syncRegister:EX_MEM_REG"
 50. Port Connectivity Checks: "execute:EXE|escalar_ALU:escalarALU"
 51. Port Connectivity Checks: "execute:EXE"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 22 22:03:58 2020       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; mide_cpu                                    ;
; Top-level Entity Name           ; mide_cpu                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1328                                        ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,010,240                                   ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; mide_cpu           ; mide_cpu           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Iteration limit for constant Verilog loops                                      ; 500000             ; 5000               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processors 12-16       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+-------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+-------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; ../processor/VectorALU/vectorALU_unit.sv        ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/VectorALU/vectorALU_unit.sv                  ;         ;
; ../processor/VectorALU/vectorALU.sv             ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/VectorALU/vectorALU.sv                       ;         ;
; ../processor/registers/vectorialRegAddress.sv   ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/registers/vectorialRegAddress.sv             ;         ;
; ../processor/registers/vectorial_registers.sv   ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/registers/vectorial_registers.sv             ;         ;
; ../processor/registers/top_vectorial_reg.sv     ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/registers/top_vectorial_reg.sv               ;         ;
; ../processor/registers/syncRegister.sv          ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/registers/syncRegister.sv                    ;         ;
; ../processor/registers/scalar_registers.sv      ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/registers/scalar_registers.sv                ;         ;
; ../processor/Instruction_Fetch/mux_fetch.sv     ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/Instruction_Fetch/mux_fetch.sv               ;         ;
; ../processor/Instruction_Fetch/instr_fetch.sv   ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/Instruction_Fetch/instr_fetch.sv             ;         ;
; ../processor/Instruction_Fetch/add4.sv          ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/Instruction_Fetch/add4.sv                    ;         ;
; ../processor/Instruction_Decode/SignExtend16.sv ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/Instruction_Decode/SignExtend16.sv           ;         ;
; ../processor/Instruction_Decode/instr_decode.sv ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/Instruction_Decode/instr_decode.sv           ;         ;
; ../processor/Instruction_Decode/extend5.sv      ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/Instruction_Decode/extend5.sv                ;         ;
; ../processor/Execute/execute.sv                 ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/Execute/execute.sv                           ;         ;
; ../processor/control/PC_deco.sv                 ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/control/PC_deco.sv                           ;         ;
; ../processor/control/forwarding_unit.sv         ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/control/forwarding_unit.sv                   ;         ;
; ../processor/control/Control_Unit.sv            ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/control/Control_Unit.sv                      ;         ;
; ../processor/ALU/sub.sv                         ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/ALU/sub.sv                                   ;         ;
; ../processor/ALU/sRight.sv                      ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/ALU/sRight.sv                                ;         ;
; ../processor/ALU/sLeft.sv                       ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/ALU/sLeft.sv                                 ;         ;
; ../processor/ALU/mux_ALU.sv                     ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/ALU/mux_ALU.sv                               ;         ;
; ../processor/ALU/mul.sv                         ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/ALU/mul.sv                                   ;         ;
; ../processor/ALU/escalar_ALU.sv                 ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/ALU/escalar_ALU.sv                           ;         ;
; ../processor/ALU/and_.sv                        ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/ALU/and_.sv                                  ;         ;
; ../processor/ALU/add.sv                         ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/ALU/add.sv                                   ;         ;
; ../processor/memory/ram.v                       ; yes             ; User Wizard-Generated File             ; A:/interpolation-asip/processor/memory/ram.v                                 ;         ;
; ../processor/memory/memory.sv                   ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/memory/memory.sv                             ;         ;
; ../processor/memory/iomemory.sv                 ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/memory/iomemory.sv                           ;         ;
; ../processor/memory/address_decoder.sv          ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/memory/address_decoder.sv                    ;         ;
; ../processor/mide_cpu.sv                        ; yes             ; User SystemVerilog HDL File            ; A:/interpolation-asip/processor/mide_cpu.sv                                  ;         ;
; ../processor/memory/vram.v                      ; yes             ; User Wizard-Generated File             ; A:/interpolation-asip/processor/memory/vram.v                                ;         ;
; ../processor/memory/rom.v                       ; yes             ; User Wizard-Generated File             ; A:/interpolation-asip/processor/memory/rom.v                                 ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_det2.tdf                          ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/altsyncram_det2.tdf                 ;         ;
; /interpolation-asip/binaries/interpolation.mif  ; yes             ; Auto-Found Memory Initialization File  ; /interpolation-asip/binaries/interpolation.mif                               ;         ;
; db/altsyncram_vof2.tdf                          ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/altsyncram_vof2.tdf                 ;         ;
; /interpolation-asip/binaries/sample.mif         ; yes             ; Auto-Found Memory Initialization File  ; /interpolation-asip/binaries/sample.mif                                      ;         ;
; db/decode_pma.tdf                               ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/decode_pma.tdf                      ;         ;
; db/decode_i2a.tdf                               ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/decode_i2a.tdf                      ;         ;
; db/mux_mib.tdf                                  ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/mux_mib.tdf                         ;         ;
; db/mux_9hb.tdf                                  ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/mux_9hb.tdf                         ;         ;
; db/altsyncram_lmq1.tdf                          ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/altsyncram_lmq1.tdf                 ;         ;
; db/decode_oma.tdf                               ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/decode_oma.tdf                      ;         ;
; db/decode_h2a.tdf                               ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/decode_h2a.tdf                      ;         ;
; db/mux_8hb.tdf                                  ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/mux_8hb.tdf                         ;         ;
; db/altsyncram_i6j1.tdf                          ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/altsyncram_i6j1.tdf                 ;         ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_gbm.tdf                           ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/lpm_divide_gbm.tdf                  ;         ;
; db/sign_div_unsign_mlh.tdf                      ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/sign_div_unsign_mlh.tdf             ;         ;
; db/alt_u_div_ive.tdf                            ; yes             ; Auto-Generated Megafunction            ; A:/interpolation-asip/quartus_project/db/alt_u_div_ive.tdf                   ;         ;
+-------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3046      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 5024      ;
;     -- 7 input functions                    ; 50        ;
;     -- 6 input functions                    ; 924       ;
;     -- 5 input functions                    ; 914       ;
;     -- 4 input functions                    ; 748       ;
;     -- <=3 input functions                  ; 2388      ;
;                                             ;           ;
; Dedicated logic registers                   ; 1328      ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2010240   ;
;                                             ;           ;
; Total DSP Blocks                            ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1859      ;
; Total fan-out                               ; 34277     ;
; Average fan-out                             ; 4.90      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |mide_cpu                                       ; 5024 (219)          ; 1328 (0)                  ; 2010240           ; 1          ; 50   ; 0            ; |mide_cpu                                                                                                                                                      ; mide_cpu            ; work         ;
;    |PC_deco:PCdeco|                             ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|PC_deco:PCdeco                                                                                                                                       ; PC_deco             ; work         ;
;    |execute:EXE|                                ; 3566 (576)          ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |mide_cpu|execute:EXE                                                                                                                                          ; execute             ; work         ;
;       |escalar_ALU:escalarALU|                  ; 187 (14)            ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU                                                                                                                   ; escalar_ALU         ; work         ;
;          |add:Add|                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|add:Add                                                                                                           ; add                 ; work         ;
;          |and_:And_|                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|and_:And_                                                                                                         ; and_                ; work         ;
;          |mul:Mul|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|mul:Mul                                                                                                           ; mul                 ; work         ;
;          |sLeft:SLeft|                          ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sLeft:SLeft                                                                                                       ; sLeft               ; work         ;
;          |sRight:SRight|                        ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sRight:SRight                                                                                                     ; sRight              ; work         ;
;          |sub:Sub|                              ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sub:Sub                                                                                                           ; sub                 ; work         ;
;       |vectorALU:vectorALU|                     ; 2803 (282)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU                                                                                                                      ; vectorALU           ; work         ;
;          |lpm_divide:Div0|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div0                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_gbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                                        ; lpm_divide_gbm      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                            ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_ive:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                      ; alt_u_div_ive       ; work         ;
;          |lpm_divide:Div1|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div1                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_gbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div1|lpm_divide_gbm:auto_generated                                                                        ; lpm_divide_gbm      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div1|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                            ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_ive:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div1|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                      ; alt_u_div_ive       ; work         ;
;          |lpm_divide:Div2|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div2                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_gbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div2|lpm_divide_gbm:auto_generated                                                                        ; lpm_divide_gbm      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div2|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                            ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_ive:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div2|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                      ; alt_u_div_ive       ; work         ;
;          |lpm_divide:Div3|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div3                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_gbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div3|lpm_divide_gbm:auto_generated                                                                        ; lpm_divide_gbm      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div3|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                            ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_ive:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div3|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                      ; alt_u_div_ive       ; work         ;
;          |lpm_divide:Div4|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div4                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_gbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div4|lpm_divide_gbm:auto_generated                                                                        ; lpm_divide_gbm      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div4|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                            ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_ive:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div4|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                      ; alt_u_div_ive       ; work         ;
;          |lpm_divide:Div5|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div5                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_gbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div5|lpm_divide_gbm:auto_generated                                                                        ; lpm_divide_gbm      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div5|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                            ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_ive:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div5|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                      ; alt_u_div_ive       ; work         ;
;          |lpm_divide:Div6|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div6                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_gbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div6|lpm_divide_gbm:auto_generated                                                                        ; lpm_divide_gbm      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div6|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                            ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_ive:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div6|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                      ; alt_u_div_ive       ; work         ;
;          |lpm_divide:Div7|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div7                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_gbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div7|lpm_divide_gbm:auto_generated                                                                        ; lpm_divide_gbm      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div7|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                            ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_ive:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|lpm_divide:Div7|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                      ; alt_u_div_ive       ; work         ;
;          |vectorALU_unit:unit1|                 ; 276 (95)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1                                                                                                 ; vectorALU_unit      ; work         ;
;             |lpm_divide:Div0|                   ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_gbm:auto_generated|  ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm      ; work         ;
;                   |sign_div_unsign_mlh:divider| ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                      |alt_u_div_ive:divider|    ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;          |vectorALU_unit:unit2|                 ; 276 (95)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit2                                                                                                 ; vectorALU_unit      ; work         ;
;             |lpm_divide:Div0|                   ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit2|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_gbm:auto_generated|  ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit2|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm      ; work         ;
;                   |sign_div_unsign_mlh:divider| ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit2|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                      |alt_u_div_ive:divider|    ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit2|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;          |vectorALU_unit:unit3|                 ; 245 (64)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit3                                                                                                 ; vectorALU_unit      ; work         ;
;             |lpm_divide:Div0|                   ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit3|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_gbm:auto_generated|  ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit3|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm      ; work         ;
;                   |sign_div_unsign_mlh:divider| ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit3|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                      |alt_u_div_ive:divider|    ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit3|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;          |vectorALU_unit:unit4|                 ; 276 (95)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit4                                                                                                 ; vectorALU_unit      ; work         ;
;             |lpm_divide:Div0|                   ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit4|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_gbm:auto_generated|  ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit4|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm      ; work         ;
;                   |sign_div_unsign_mlh:divider| ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit4|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                      |alt_u_div_ive:divider|    ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit4|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;    |forwarding_unit:Forwarding_unit|            ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|forwarding_unit:Forwarding_unit                                                                                                                      ; forwarding_unit     ; work         ;
;    |instr_decode:ID|                            ; 355 (10)            ; 512 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID                                                                                                                                      ; instr_decode        ; work         ;
;       |Control_Unit:CU|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID|Control_Unit:CU                                                                                                                      ; Control_Unit        ; work         ;
;       |scalar_registers:SR|                     ; 337 (337)           ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID|scalar_registers:SR                                                                                                                  ; scalar_registers    ; work         ;
;       |top_vectorial_reg:VR|                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID|top_vectorial_reg:VR                                                                                                                 ; top_vectorial_reg   ; work         ;
;          |vectorial_registers:VReg|             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg                                                                                        ; vectorial_registers ; work         ;
;             |altsyncram:vectorial_reg_rtl_0|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0                                                         ; altsyncram          ; work         ;
;                |altsyncram_i6j1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0|altsyncram_i6j1:auto_generated                          ; altsyncram_i6j1     ; work         ;
;             |altsyncram:vectorial_reg_rtl_1|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_1                                                         ; altsyncram          ; work         ;
;                |altsyncram_i6j1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mide_cpu|instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_1|altsyncram_i6j1:auto_generated                          ; altsyncram_i6j1     ; work         ;
;    |instr_fetch:IF|                             ; 16 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|instr_fetch:IF                                                                                                                                       ; instr_fetch         ; work         ;
;       |add4:pcP4|                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|instr_fetch:IF|add4:pcP4                                                                                                                             ; add4                ; work         ;
;       |syncRegister:PC_REG|                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|instr_fetch:IF|syncRegister:PC_REG                                                                                                                   ; syncRegister        ; work         ;
;    |memory:MEM|                                 ; 267 (128)           ; 10 (0)                    ; 2008192           ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM                                                                                                                                           ; memory              ; work         ;
;       |iomemory:mem|                            ; 139 (0)             ; 10 (0)                    ; 2008192           ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem                                                                                                                              ; iomemory            ; work         ;
;          |address_decoder:AddrDecoder|          ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|address_decoder:AddrDecoder                                                                                                  ; address_decoder     ; work         ;
;          |ram:RAM|                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|ram:RAM                                                                                                                      ; ram                 ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component                                                                                      ; altsyncram          ; work         ;
;                |altsyncram_det2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component|altsyncram_det2:auto_generated                                                       ; altsyncram_det2     ; work         ;
;          |rom:full_image|                       ; 84 (0)              ; 10 (0)                    ; 1280000           ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image                                                                                                               ; rom                 ; work         ;
;             |altsyncram:altsyncram_component|   ; 84 (0)              ; 10 (0)                    ; 1280000           ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component                                                                               ; altsyncram          ; work         ;
;                |altsyncram_vof2:auto_generated| ; 84 (1)              ; 10 (10)                   ; 1280000           ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated                                                ; altsyncram_vof2     ; work         ;
;                   |decode_i2a:rden_decode_a|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|decode_i2a:rden_decode_a                       ; decode_i2a          ; work         ;
;                   |decode_i2a:rden_decode_b|    ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|decode_i2a:rden_decode_b                       ; decode_i2a          ; work         ;
;                   |mux_9hb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|mux_9hb:mux5                                   ; mux_9hb             ; work         ;
;                   |mux_mib:mux4|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|mux_mib:mux4                                   ; mux_mib             ; work         ;
;          |vram:zoomed_image|                    ; 19 (0)              ; 0 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|vram:zoomed_image                                                                                                            ; vram                ; work         ;
;             |altsyncram:altsyncram_component|   ; 19 (0)              ; 0 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component                                                                            ; altsyncram          ; work         ;
;                |altsyncram_lmq1:auto_generated| ; 19 (0)              ; 0 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated                                             ; altsyncram_lmq1     ; work         ;
;                   |decode_h2a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|decode_h2a:rden_decode_b                    ; decode_h2a          ; work         ;
;                   |decode_oma:decode2|          ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|decode_oma:decode2                          ; decode_oma          ; work         ;
;    |syncRegister:EX_MEM_REG|                    ; 311 (311)           ; 201 (201)                 ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|syncRegister:EX_MEM_REG                                                                                                                              ; syncRegister        ; work         ;
;    |syncRegister:ID_EX_REG|                     ; 11 (11)             ; 366 (366)                 ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|syncRegister:ID_EX_REG                                                                                                                               ; syncRegister        ; work         ;
;    |syncRegister:IF_ID_REG|                     ; 6 (6)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|syncRegister:IF_ID_REG                                                                                                                               ; syncRegister        ; work         ;
;    |syncRegister:MEM_WB_REG|                    ; 199 (199)           ; 200 (200)                 ; 0                 ; 0          ; 0    ; 0            ; |mide_cpu|syncRegister:MEM_WB_REG                                                                                                                              ; syncRegister        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0|altsyncram_i6j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 128          ; 8            ; 128          ; 1024    ; None                                             ;
; instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_1|altsyncram_i6j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 128          ; 8            ; 128          ; 1024    ; None                                             ;
; memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component|altsyncram_det2:auto_generated|ALTSYNCRAM                              ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; A:/interpolation-asip/binaries/interpolation.mif ;
; memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|ALTSYNCRAM                       ; AUTO ; True Dual Port   ; 40000        ; 32           ; 160000       ; 8            ; 1280000 ; A:/interpolation-asip/binaries/sample.mif        ;
; memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 22500        ; 32           ; 90000        ; 8            ; 720000  ; None                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+----------------------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mide_cpu|memory:MEM|iomemory:mem|ram:RAM           ; ../processor/memory/ram.v  ;
; Altera ; ROM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image    ; ../processor/memory/rom.v  ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mide_cpu|memory:MEM|iomemory:mem|vram:zoomed_image ; ../processor/memory/vram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                             ; Reason for Removal                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|address_reg_b[3] ; Merged with memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|address_reg_b[3] ;
; memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|address_reg_b[2] ; Merged with memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|address_reg_b[2] ;
; memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|address_reg_b[1] ; Merged with memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|address_reg_b[1] ;
; memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|address_reg_b[0] ; Merged with memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|address_reg_b[0] ;
; syncRegister:ID_EX_REG|q[272..287]                                                                                        ; Merged with syncRegister:ID_EX_REG|q[271]                                                                                          ;
; instr_fetch:IF|syncRegister:PC_REG|q[10..31]                                                                              ; Lost fanout                                                                                                                        ;
; Total Number of Removed Registers = 42                                                                                    ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+------------------------------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal ; Registers Removed due to This Register                                              ;
+------------------------------------------+--------------------+-------------------------------------------------------------------------------------+
; instr_fetch:IF|syncRegister:PC_REG|q[31] ; Lost Fanouts       ; instr_fetch:IF|syncRegister:PC_REG|q[30], instr_fetch:IF|syncRegister:PC_REG|q[29], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[28], instr_fetch:IF|syncRegister:PC_REG|q[27], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[26], instr_fetch:IF|syncRegister:PC_REG|q[25], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[24], instr_fetch:IF|syncRegister:PC_REG|q[23], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[22], instr_fetch:IF|syncRegister:PC_REG|q[21], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[20], instr_fetch:IF|syncRegister:PC_REG|q[19], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[18], instr_fetch:IF|syncRegister:PC_REG|q[17], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[16], instr_fetch:IF|syncRegister:PC_REG|q[15], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[14], instr_fetch:IF|syncRegister:PC_REG|q[13], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[12], instr_fetch:IF|syncRegister:PC_REG|q[11], ;
;                                          ;                    ; instr_fetch:IF|syncRegister:PC_REG|q[10]                                            ;
+------------------------------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1328  ;
; Number of registers using Synchronous Clear  ; 785   ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 911   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[152]                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[131]                                                                                                             ;
; 3:1                ; 345 bits  ; 690 LEs       ; 0 LEs                ; 690 LEs                ; Yes        ; |mide_cpu|syncRegister:ID_EX_REG|q[104]                                                                                                              ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mide_cpu|syncRegister:MEM_WB_REG|q[189]                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mide_cpu|syncRegister:ID_EX_REG|q[320]                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |mide_cpu|syncRegister:ID_EX_REG|q[288]                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |mide_cpu|instr_fetch:IF|syncRegister:PC_REG|q[30]                                                                                                   ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |mide_cpu|instr_fetch:IF|syncRegister:PC_REG|q[19]                                                                                                   ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |mide_cpu|instr_fetch:IF|syncRegister:PC_REG|q[9]                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |mide_cpu|syncRegister:MEM_WB_REG|q[161]                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[96]                                                                                                              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[23]                                                                                                              ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |mide_cpu|syncRegister:ID_EX_REG|q[366]                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |mide_cpu|syncRegister:ID_EX_REG|q[361]                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[34]                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[92]                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |mide_cpu|syncRegister:ID_EX_REG|q[357]                                                                                                              ;
; 16:1               ; 12 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[169]                                                                                                             ;
; 16:1               ; 12 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[183]                                                                                                             ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |mide_cpu|syncRegister:MEM_WB_REG|q[137]                                                                                                             ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[161]                                                                                                             ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |mide_cpu|syncRegister:EX_MEM_REG|q[190]                                                                                                             ;
; 1:1                ; 15 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |mide_cpu|memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[9]                                                                   ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |mide_cpu|memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[3]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mide_cpu|memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|mux_8hb:mux3|l2_w1_n2_mux_dataout ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|mux_9hb:mux5|l2_w7_n4_mux_dataout    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |mide_cpu|data_WB[16]                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mide_cpu|memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|mux_mib:mux4|l2_w21_n4_mux_dataout   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|VALUinputA[19]                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|VALUinputB[10]                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sLeft:SLeft|ShiftLeft0                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sRight:SRight|ShiftRight0                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sRight:SRight|ShiftRight0                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sLeft:SLeft|ShiftLeft0                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sLeft:SLeft|ShiftLeft0                                                                                  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|escalar_ALU:escalarALU|sRight:SRight|ShiftRight0                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mide_cpu|syncRegister:IF_ID_REG|q                                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |mide_cpu|data_WB[100]                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mide_cpu|data_WB[4]                                                                                                                                 ;
; 5:1                ; 96 bits   ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|VALUinputA[68]                                                                                                                 ;
; 5:1                ; 96 bits   ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |mide_cpu|execute:EXE|VALUinputB[91]                                                                                                                 ;
; 26:1               ; 8 bits    ; 136 LEs       ; 136 LEs              ; 0 LEs                  ; No         ; |mide_cpu|vram_out                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component|altsyncram_det2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0|altsyncram_i6j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_1|altsyncram_i6j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_fetch:IF|syncRegister:PC_REG ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncRegister:IF_ID_REG ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncRegister:ID_EX_REG ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 382   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncRegister:EX_MEM_REG ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 201   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:MEM|iomemory:mem|address_decoder:AddrDecoder ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------------+----------------------+
; Parameter Name                     ; Value                                            ; Type                 ;
+------------------------------------+--------------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                  ; Untyped              ;
; WIDTH_A                            ; 32                                               ; Signed Integer       ;
; WIDTHAD_A                          ; 8                                                ; Signed Integer       ;
; NUMWORDS_A                         ; 256                                              ; Signed Integer       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped              ;
; WIDTH_B                            ; 32                                               ; Signed Integer       ;
; WIDTHAD_B                          ; 8                                                ; Signed Integer       ;
; NUMWORDS_B                         ; 256                                              ; Signed Integer       ;
; INDATA_REG_B                       ; CLOCK0                                           ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                           ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Signed Integer       ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped              ;
; BYTE_SIZE                          ; 8                                                ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped              ;
; INIT_FILE                          ; A:/interpolation-asip/binaries/interpolation.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                           ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                           ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                           ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                           ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_det2                                  ; Untyped              ;
+------------------------------------+--------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                     ; Type                               ;
+------------------------------------+-------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                           ; Untyped                            ;
; WIDTH_A                            ; 32                                        ; Signed Integer                     ;
; WIDTHAD_A                          ; 16                                        ; Signed Integer                     ;
; NUMWORDS_A                         ; 40000                                     ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                            ;
; WIDTH_B                            ; 8                                         ; Signed Integer                     ;
; WIDTHAD_B                          ; 18                                        ; Signed Integer                     ;
; NUMWORDS_B                         ; 160000                                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                            ;
; INIT_FILE                          ; A:/interpolation-asip/binaries/sample.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_B                                    ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_vof2                           ; Untyped                            ;
+------------------------------------+-------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 22500                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 90000                ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lmq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncRegister:MEM_WB_REG ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 200   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 128                  ; Untyped                                                                           ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 128                  ; Untyped                                                                           ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_i6j1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 128                  ; Untyped                                                                           ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 128                  ; Untyped                                                                           ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_i6j1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit4|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute:EXE|vectorALU:vectorALU|lpm_divide:Div7 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                            ;
; Entity Instance                           ; memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 40000                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 160000                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 22500                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 90000                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 128                                                                                          ;
;     -- NUMWORDS_A                         ; 8                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 128                                                                                          ;
;     -- NUMWORDS_B                         ; 8                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 128                                                                                          ;
;     -- NUMWORDS_A                         ; 8                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 128                                                                                          ;
;     -- NUMWORDS_B                         ; 8                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "syncRegister:MEM_WB_REG" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; stall ; Input ; Info     ; Stuck at GND             ;
+-------+-------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:MEM|iomemory:mem|vram:zoomed_image"                                                                                                                                              ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (15 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:MEM|iomemory:mem|rom:full_image"                                                                                                                                                 ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (18 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:MEM|iomemory:mem|ram:RAM"                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren_b    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:MEM|iomemory:mem|address_decoder:AddrDecoder"                                                     ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; button_read[31..1]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; interpolation_read[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; quadrant_read[31..4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram_address[31..8]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; encrypted_address[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; decrypted_address[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "syncRegister:EX_MEM_REG" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; stall ; Input ; Info     ; Stuck at GND             ;
+-------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:EXE|escalar_ALU:escalarALU"                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:EXE"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Carry    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OverFlow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Negative ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1328                        ;
;     ENA               ; 516                         ;
;     ENA SCLR          ; 395                         ;
;     SCLR              ; 342                         ;
;     SCLR SLD          ; 48                          ;
;     plain             ; 27                          ;
; arriav_lcell_comb     ; 5024                        ;
;     arith             ; 1892                        ;
;         0 data inputs ; 373                         ;
;         1 data inputs ; 395                         ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 360                         ;
;         4 data inputs ; 441                         ;
;         5 data inputs ; 311                         ;
;     extend            ; 50                          ;
;         7 data inputs ; 50                          ;
;     normal            ; 3050                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 891                         ;
;         3 data inputs ; 354                         ;
;         4 data inputs ; 276                         ;
;         5 data inputs ; 603                         ;
;         6 data inputs ; 924                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 31                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 50                          ;
; stratixv_ram_block    ; 536                         ;
;                       ;                             ;
; Max LUT depth         ; 91.20                       ;
; Average LUT depth     ; 53.64                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 22 22:03:42 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rsa-asip -c mide_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/clk/clk_controller_test.sv
    Info (12023): Found entity 1: clk_controller_test File: A:/interpolation-asip/processor/clk/clk_controller_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/clk/clk_controller.v
    Info (12023): Found entity 1: clk_controller File: A:/interpolation-asip/processor/clk/clk_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/clk/clk_controller.v
    Info (12023): Found entity 1: clk_controller File: A:/interpolation-asip/processor/clk/clk_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/clk/clk_controller/clk_controller_0002.v
    Info (12023): Found entity 1: clk_controller_0002 File: A:/interpolation-asip/processor/clk/clk_controller/clk_controller_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/top.sv
    Info (12023): Found entity 1: top File: A:/interpolation-asip/processor/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_fetch/ifetch_testv1.sv
    Info (12023): Found entity 1: Ifetch_testV1 File: A:/interpolation-asip/processor/Instruction_Fetch/Ifetch_testV1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/vectoralu/vectoralu_unit_test.sv
    Info (12023): Found entity 1: vectorALU_unit_test File: A:/interpolation-asip/processor/VectorALU/vectorALU_unit_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/vectoralu/vectoralu_unit.sv
    Info (12023): Found entity 1: vectorALU_unit File: A:/interpolation-asip/processor/VectorALU/vectorALU_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/vectoralu/vectoralu_test.sv
    Info (12023): Found entity 1: vectorALU_test File: A:/interpolation-asip/processor/VectorALU/vectorALU_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/vectoralu/vectoralu.sv
    Info (12023): Found entity 1: vectorALU File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/testbench/testsyncregister.sv
    Info (12023): Found entity 1: testSyncRegister File: A:/interpolation-asip/processor/registers/testbench/testSyncRegister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/testbench/testbench_vectorial.sv
    Info (12023): Found entity 1: testBench_vectorial File: A:/interpolation-asip/processor/registers/testbench/testBench_vectorial.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/testbench/scalar_registers_test.sv
    Info (12023): Found entity 1: scalar_registers_test File: A:/interpolation-asip/processor/registers/testbench/scalar_registers_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/vectorialregaddress.sv
    Info (12023): Found entity 1: vectorialRegAddress File: A:/interpolation-asip/processor/registers/vectorialRegAddress.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/vectorial_registers.sv
    Info (12023): Found entity 1: vectorial_registers File: A:/interpolation-asip/processor/registers/vectorial_registers.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/top_vectorial_reg.sv
    Info (12023): Found entity 1: top_vectorial_reg File: A:/interpolation-asip/processor/registers/top_vectorial_reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/syncregister.sv
    Info (12023): Found entity 1: syncRegister File: A:/interpolation-asip/processor/registers/syncRegister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/scalar_registers.sv
    Info (12023): Found entity 1: scalar_registers File: A:/interpolation-asip/processor/registers/scalar_registers.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/registers/decode_reg.sv
    Info (12023): Found entity 1: Decode_Reg File: A:/interpolation-asip/processor/registers/Decode_Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_fetch/mux_fetch.sv
    Info (12023): Found entity 1: mux_fetch File: A:/interpolation-asip/processor/Instruction_Fetch/mux_fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_fetch/instruction_mem.sv
    Info (12023): Found entity 1: instruction_mem File: A:/interpolation-asip/processor/Instruction_Fetch/instruction_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_fetch/instr_fetch.sv
    Info (12023): Found entity 1: instr_fetch File: A:/interpolation-asip/processor/Instruction_Fetch/instr_fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_fetch/add4.sv
    Info (12023): Found entity 1: add4 File: A:/interpolation-asip/processor/Instruction_Fetch/add4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_decode/signextend16.sv
    Info (12023): Found entity 1: SignExtend16 File: A:/interpolation-asip/processor/Instruction_Decode/SignExtend16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_decode/instr_decode.sv
    Info (12023): Found entity 1: instr_decode File: A:/interpolation-asip/processor/Instruction_Decode/instr_decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_decode/extend16.sv
    Info (12023): Found entity 1: extend16 File: A:/interpolation-asip/processor/Instruction_Decode/extend16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/instruction_decode/extend5.sv
    Info (12023): Found entity 1: extend5 File: A:/interpolation-asip/processor/Instruction_Decode/extend5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/submodules/altera_avalon_video_sync_generator.v
    Info (12023): Found entity 1: altera_avalon_video_sync_generator File: A:/interpolation-asip/processor/graphics/submodules/altera_avalon_video_sync_generator.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/video_sync_generator_test.sv
    Info (12023): Found entity 1: video_sync_generator_test File: A:/interpolation-asip/processor/graphics/video_sync_generator_test.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: A:/interpolation-asip/processor/graphics/video_sync_generator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/image_controller_test.sv
    Info (12023): Found entity 1: image_controller_test File: A:/interpolation-asip/processor/graphics/image_controller_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/image_controller.sv
    Info (12023): Found entity 1: image_controller File: A:/interpolation-asip/processor/graphics/image_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/graphics_controller_test.sv
    Info (12023): Found entity 1: graphics_controller_test File: A:/interpolation-asip/processor/graphics/graphics_controller_test.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/graphics_controller.sv
    Info (12023): Found entity 1: graphics_controller File: A:/interpolation-asip/processor/graphics/graphics_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/display_mem_test.sv
    Info (12023): Found entity 1: display_mem_test File: A:/interpolation-asip/processor/graphics/display_mem_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/color_decoder_test.sv
    Info (12023): Found entity 1: color_decoder_test File: A:/interpolation-asip/processor/graphics/color_decoder_test.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/graphics/color_decoder.sv
    Info (12023): Found entity 1: color_decoder File: A:/interpolation-asip/processor/graphics/color_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/execute/execute_test.sv
    Info (12023): Found entity 1: execute_test File: A:/interpolation-asip/processor/Execute/execute_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/execute/execute.sv
    Info (12023): Found entity 1: execute File: A:/interpolation-asip/processor/Execute/execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/control/pc_deco.sv
    Info (12023): Found entity 1: PC_deco File: A:/interpolation-asip/processor/control/PC_deco.sv Line: 1
Warning (10229): Verilog HDL Expression warning at forwarding_unit_test.sv(14): truncated literal to match 32 bits File: A:/interpolation-asip/processor/control/forwarding_unit_test.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/control/forwarding_unit_test.sv
    Info (12023): Found entity 1: forwarding_unit_test File: A:/interpolation-asip/processor/control/forwarding_unit_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/control/forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/control/control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: A:/interpolation-asip/processor/control/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/testbench/testalu.sv
    Info (12023): Found entity 1: testALU File: A:/interpolation-asip/processor/ALU/testbench/testALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/sub.sv
    Info (12023): Found entity 1: sub File: A:/interpolation-asip/processor/ALU/sub.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/sright.sv
    Info (12023): Found entity 1: sRight File: A:/interpolation-asip/processor/ALU/sRight.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/sleft.sv
    Info (12023): Found entity 1: sLeft File: A:/interpolation-asip/processor/ALU/sLeft.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/or_.sv
    Info (12023): Found entity 1: or_ File: A:/interpolation-asip/processor/ALU/or_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/mux_alu.sv
    Info (12023): Found entity 1: mux_ALU File: A:/interpolation-asip/processor/ALU/mux_ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/mul.sv
    Info (12023): Found entity 1: mul File: A:/interpolation-asip/processor/ALU/mul.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/escalar_alu.sv
    Info (12023): Found entity 1: escalar_ALU File: A:/interpolation-asip/processor/ALU/escalar_ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/and_.sv
    Info (12023): Found entity 1: and_ File: A:/interpolation-asip/processor/ALU/and_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/alu/add.sv
    Info (12023): Found entity 1: add File: A:/interpolation-asip/processor/ALU/add.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/ram.v
    Info (12023): Found entity 1: ram File: A:/interpolation-asip/processor/memory/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/memory_test.sv
    Info (12023): Found entity 1: memory_test File: A:/interpolation-asip/processor/memory/memory_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/memory.sv
    Info (12023): Found entity 1: memory File: A:/interpolation-asip/processor/memory/memory.sv Line: 2
Warning (10229): Verilog HDL Expression warning at iomemory_test.sv(21): truncated literal to match 32 bits File: A:/interpolation-asip/processor/memory/iomemory_test.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/iomemory_test.sv
    Info (12023): Found entity 1: iomemory_test File: A:/interpolation-asip/processor/memory/iomemory_test.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/iomemory.sv
    Info (12023): Found entity 1: iomemory File: A:/interpolation-asip/processor/memory/iomemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/address_decoder_test.sv
    Info (12023): Found entity 1: address_decoder_test File: A:/interpolation-asip/processor/memory/address_decoder_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/address_decoder.sv
    Info (12023): Found entity 1: address_decoder File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/mide_cpu_test.sv
    Info (12023): Found entity 1: mide_cpu_test File: A:/interpolation-asip/processor/mide_cpu_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/mide_cpu.sv
    Info (12023): Found entity 1: mide_cpu File: A:/interpolation-asip/processor/mide_cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/vram.v
    Info (12023): Found entity 1: vram File: A:/interpolation-asip/processor/memory/vram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /interpolation-asip/processor/memory/rom.v
    Info (12023): Found entity 1: rom File: A:/interpolation-asip/processor/memory/rom.v Line: 40
Info (12127): Elaborating entity "mide_cpu" for the top level hierarchy
Info (12128): Elaborating entity "PC_deco" for hierarchy "PC_deco:PCdeco" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 17
Info (12128): Elaborating entity "instr_fetch" for hierarchy "instr_fetch:IF" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 19
Info (12128): Elaborating entity "mux_fetch" for hierarchy "instr_fetch:IF|mux_fetch:muxF" File: A:/interpolation-asip/processor/Instruction_Fetch/instr_fetch.sv Line: 15
Info (12128): Elaborating entity "syncRegister" for hierarchy "instr_fetch:IF|syncRegister:PC_REG" File: A:/interpolation-asip/processor/Instruction_Fetch/instr_fetch.sv Line: 17
Info (12128): Elaborating entity "add4" for hierarchy "instr_fetch:IF|add4:pcP4" File: A:/interpolation-asip/processor/Instruction_Fetch/instr_fetch.sv Line: 19
Info (12128): Elaborating entity "instr_decode" for hierarchy "instr_decode:ID" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 28
Info (12128): Elaborating entity "Control_Unit" for hierarchy "instr_decode:ID|Control_Unit:CU" File: A:/interpolation-asip/processor/Instruction_Decode/instr_decode.sv Line: 34
Info (12128): Elaborating entity "scalar_registers" for hierarchy "instr_decode:ID|scalar_registers:SR" File: A:/interpolation-asip/processor/Instruction_Decode/instr_decode.sv Line: 37
Info (12128): Elaborating entity "SignExtend16" for hierarchy "instr_decode:ID|SignExtend16:SE16" File: A:/interpolation-asip/processor/Instruction_Decode/instr_decode.sv Line: 40
Info (12128): Elaborating entity "top_vectorial_reg" for hierarchy "instr_decode:ID|top_vectorial_reg:VR" File: A:/interpolation-asip/processor/Instruction_Decode/instr_decode.sv Line: 43
Info (12128): Elaborating entity "vectorialRegAddress" for hierarchy "instr_decode:ID|top_vectorial_reg:VR|vectorialRegAddress:decoAddress" File: A:/interpolation-asip/processor/registers/top_vectorial_reg.sv Line: 8
Info (12128): Elaborating entity "vectorial_registers" for hierarchy "instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg" File: A:/interpolation-asip/processor/registers/top_vectorial_reg.sv Line: 10
Info (12128): Elaborating entity "extend5" for hierarchy "instr_decode:ID|extend5:E5" File: A:/interpolation-asip/processor/Instruction_Decode/instr_decode.sv Line: 46
Info (12128): Elaborating entity "syncRegister" for hierarchy "syncRegister:ID_EX_REG" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 31
Info (12128): Elaborating entity "execute" for hierarchy "execute:EXE" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 33
Info (12128): Elaborating entity "escalar_ALU" for hierarchy "execute:EXE|escalar_ALU:escalarALU" File: A:/interpolation-asip/processor/Execute/execute.sv Line: 15
Info (12128): Elaborating entity "add" for hierarchy "execute:EXE|escalar_ALU:escalarALU|add:Add" File: A:/interpolation-asip/processor/ALU/escalar_ALU.sv Line: 10
Info (12128): Elaborating entity "sub" for hierarchy "execute:EXE|escalar_ALU:escalarALU|sub:Sub" File: A:/interpolation-asip/processor/ALU/escalar_ALU.sv Line: 11
Info (12128): Elaborating entity "mul" for hierarchy "execute:EXE|escalar_ALU:escalarALU|mul:Mul" File: A:/interpolation-asip/processor/ALU/escalar_ALU.sv Line: 12
Info (12128): Elaborating entity "sLeft" for hierarchy "execute:EXE|escalar_ALU:escalarALU|sLeft:SLeft" File: A:/interpolation-asip/processor/ALU/escalar_ALU.sv Line: 13
Info (12128): Elaborating entity "and_" for hierarchy "execute:EXE|escalar_ALU:escalarALU|and_:And_" File: A:/interpolation-asip/processor/ALU/escalar_ALU.sv Line: 14
Info (12128): Elaborating entity "sRight" for hierarchy "execute:EXE|escalar_ALU:escalarALU|sRight:SRight" File: A:/interpolation-asip/processor/ALU/escalar_ALU.sv Line: 15
Info (12128): Elaborating entity "mux_ALU" for hierarchy "execute:EXE|escalar_ALU:escalarALU|mux_ALU:main_mux" File: A:/interpolation-asip/processor/ALU/escalar_ALU.sv Line: 17
Info (12128): Elaborating entity "vectorALU" for hierarchy "execute:EXE|vectorALU:vectorALU" File: A:/interpolation-asip/processor/Execute/execute.sv Line: 17
Info (12128): Elaborating entity "vectorALU_unit" for hierarchy "execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 9
Info (12128): Elaborating entity "syncRegister" for hierarchy "syncRegister:EX_MEM_REG" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 39
Info (12128): Elaborating entity "memory" for hierarchy "memory:MEM" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 52
Info (12128): Elaborating entity "iomemory" for hierarchy "memory:MEM|iomemory:mem" File: A:/interpolation-asip/processor/memory/memory.sv Line: 18
Info (12128): Elaborating entity "address_decoder" for hierarchy "memory:MEM|iomemory:mem|address_decoder:AddrDecoder" File: A:/interpolation-asip/processor/memory/iomemory.sv Line: 17
Info (12128): Elaborating entity "ram" for hierarchy "memory:MEM|iomemory:mem|ram:RAM" File: A:/interpolation-asip/processor/memory/iomemory.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component" File: A:/interpolation-asip/processor/memory/ram.v Line: 98
Info (12130): Elaborated megafunction instantiation "memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component" File: A:/interpolation-asip/processor/memory/ram.v Line: 98
Info (12133): Instantiated megafunction "memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component" with the following parameter: File: A:/interpolation-asip/processor/memory/ram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "A:/interpolation-asip/binaries/interpolation.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_det2.tdf
    Info (12023): Found entity 1: altsyncram_det2 File: A:/interpolation-asip/quartus_project/db/altsyncram_det2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_det2" for hierarchy "memory:MEM|iomemory:mem|ram:RAM|altsyncram:altsyncram_component|altsyncram_det2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rom" for hierarchy "memory:MEM|iomemory:mem|rom:full_image" File: A:/interpolation-asip/processor/memory/iomemory.sv Line: 25
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component" File: A:/interpolation-asip/processor/memory/rom.v Line: 97
Info (12130): Elaborated megafunction instantiation "memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component" File: A:/interpolation-asip/processor/memory/rom.v Line: 97
Info (12133): Instantiated megafunction "memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component" with the following parameter: File: A:/interpolation-asip/processor/memory/rom.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "A:/interpolation-asip/binaries/sample.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "40000"
    Info (12134): Parameter "numwords_b" = "160000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vof2.tdf
    Info (12023): Found entity 1: altsyncram_vof2 File: A:/interpolation-asip/quartus_project/db/altsyncram_vof2.tdf Line: 36
Info (12128): Elaborating entity "altsyncram_vof2" for hierarchy "memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_pma.tdf
    Info (12023): Found entity 1: decode_pma File: A:/interpolation-asip/quartus_project/db/decode_pma.tdf Line: 23
Info (12128): Elaborating entity "decode_pma" for hierarchy "memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|decode_pma:decode2" File: A:/interpolation-asip/quartus_project/db/altsyncram_vof2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf
    Info (12023): Found entity 1: decode_i2a File: A:/interpolation-asip/quartus_project/db/decode_i2a.tdf Line: 23
Info (12128): Elaborating entity "decode_i2a" for hierarchy "memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|decode_i2a:rden_decode_a" File: A:/interpolation-asip/quartus_project/db/altsyncram_vof2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mib.tdf
    Info (12023): Found entity 1: mux_mib File: A:/interpolation-asip/quartus_project/db/mux_mib.tdf Line: 23
Info (12128): Elaborating entity "mux_mib" for hierarchy "memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|mux_mib:mux4" File: A:/interpolation-asip/quartus_project/db/altsyncram_vof2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf
    Info (12023): Found entity 1: mux_9hb File: A:/interpolation-asip/quartus_project/db/mux_9hb.tdf Line: 23
Info (12128): Elaborating entity "mux_9hb" for hierarchy "memory:MEM|iomemory:mem|rom:full_image|altsyncram:altsyncram_component|altsyncram_vof2:auto_generated|mux_9hb:mux5" File: A:/interpolation-asip/quartus_project/db/altsyncram_vof2.tdf Line: 55
Info (12128): Elaborating entity "vram" for hierarchy "memory:MEM|iomemory:mem|vram:zoomed_image" File: A:/interpolation-asip/processor/memory/iomemory.sv Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component" File: A:/interpolation-asip/processor/memory/vram.v Line: 91
Info (12130): Elaborated megafunction instantiation "memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component" File: A:/interpolation-asip/processor/memory/vram.v Line: 91
Info (12133): Instantiated megafunction "memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component" with the following parameter: File: A:/interpolation-asip/processor/memory/vram.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "22500"
    Info (12134): Parameter "numwords_b" = "90000"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lmq1.tdf
    Info (12023): Found entity 1: altsyncram_lmq1 File: A:/interpolation-asip/quartus_project/db/altsyncram_lmq1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_lmq1" for hierarchy "memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_oma.tdf
    Info (12023): Found entity 1: decode_oma File: A:/interpolation-asip/quartus_project/db/decode_oma.tdf Line: 23
Info (12128): Elaborating entity "decode_oma" for hierarchy "memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|decode_oma:decode2" File: A:/interpolation-asip/quartus_project/db/altsyncram_lmq1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h2a.tdf
    Info (12023): Found entity 1: decode_h2a File: A:/interpolation-asip/quartus_project/db/decode_h2a.tdf Line: 23
Info (12128): Elaborating entity "decode_h2a" for hierarchy "memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|decode_h2a:rden_decode_b" File: A:/interpolation-asip/quartus_project/db/altsyncram_lmq1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: A:/interpolation-asip/quartus_project/db/mux_8hb.tdf Line: 23
Info (12128): Elaborating entity "mux_8hb" for hierarchy "memory:MEM|iomemory:mem|vram:zoomed_image|altsyncram:altsyncram_component|altsyncram_lmq1:auto_generated|mux_8hb:mux3" File: A:/interpolation-asip/quartus_project/db/altsyncram_lmq1.tdf Line: 49
Info (12128): Elaborating entity "syncRegister" for hierarchy "syncRegister:MEM_WB_REG" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 63
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:Forwarding_unit" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 80
Warning (276027): Inferred dual-clock RAM node "instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|vectorial_reg_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|vectorial_reg_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "instr_decode:ID|scalar_registers:SR|scalar_reg" is uninferred due to asynchronous read logic File: A:/interpolation-asip/processor/registers/scalar_registers.sv Line: 6
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[12]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[11]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[10]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[9]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[8]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[13]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[14]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[15]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[16]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[17]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[18]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[19]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[20]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[21]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[22]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[23]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[24]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[25]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[26]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[27]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[28]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[29]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[30]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[31]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[32]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[33]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[34]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[35]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[36]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[37]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[38]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[39]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[40]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[41]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[42]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[43]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[44]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[45]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[46]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[47]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[48]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[49]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[50]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[51]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[52]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[53]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[54]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[55]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[56]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[57]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[58]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[59]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[60]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[61]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[62]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[63]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[64]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[65]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[66]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[67]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[68]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[69]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[70]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[71]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[72]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[73]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[74]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[75]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[76]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[77]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[78]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[79]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[80]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[81]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[82]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[83]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[84]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[85]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[86]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[87]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[88]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[89]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[90]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[91]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[92]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[93]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[94]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[95]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[96]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[97]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[98]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[99]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[100]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[101]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[102]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[103]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[104]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[105]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[106]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[107]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[108]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[109]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[110]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[111]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[112]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[113]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[114]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[115]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[116]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[117]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[118]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[119]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[120]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[121]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[122]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[123]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[124]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[125]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[126]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultB[127]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[8]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[9]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[10]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[11]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[12]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[13]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[14]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[15]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[16]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[17]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[18]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[19]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[20]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[21]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[22]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[23]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[24]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[25]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[26]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[27]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[28]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[29]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[30]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultB[31]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[8]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[9]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[10]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[11]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[12]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[13]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[14]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[15]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[16]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[17]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[18]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[19]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[20]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[21]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[22]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[23]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[24]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[25]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[26]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[27]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[28]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[29]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[30]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[31]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[32]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[33]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[34]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[35]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[36]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[37]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[38]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[39]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[40]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[41]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[42]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[43]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[44]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[45]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[46]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[47]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[48]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[49]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[50]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[51]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[52]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[53]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[54]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[55]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[56]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[57]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[58]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[59]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[60]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[61]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[62]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[63]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[64]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[65]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[66]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[67]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[68]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[69]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[70]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[71]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[72]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[73]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[74]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[75]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[76]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[77]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[78]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[79]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[80]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[81]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[82]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[83]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[84]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[85]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[86]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[87]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[88]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[89]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[90]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[91]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[92]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[93]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[94]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[95]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[96]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[97]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[98]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[99]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[100]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[101]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[102]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[103]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[104]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[105]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[106]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[107]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[108]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[109]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[110]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[111]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[112]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[113]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[114]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[115]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[116]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[117]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[118]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[119]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[120]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[121]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[122]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[123]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[124]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[125]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[126]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|vresultA[127]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[8]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[9]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[10]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[11]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[12]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[13]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[14]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[15]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[16]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[17]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[18]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[19]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[20]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[21]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[22]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[23]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[24]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[25]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[26]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[27]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[28]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[29]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[30]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "forwarding_unit:Forwarding_unit|resultA[31]" feeding internal logic into a wire File: A:/interpolation-asip/processor/control/forwarding_unit.sv Line: 5
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[8]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[9]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[8]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[9]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[10]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[11]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[12]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[13]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|decrypted_address[14]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[10]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[11]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[12]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[13]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[14]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[15]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[16]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[17]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[18]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[19]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[20]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[21]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[22]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[23]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[24]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[25]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[26]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[27]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[28]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[29]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[30]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_data[31]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|ram_address[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[8]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[9]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[10]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[11]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[12]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[13]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[14]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|encrypted_address[15]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[0]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[1]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[2]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[3]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[4]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[5]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[6]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[7]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[8]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[9]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[10]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[11]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[12]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[13]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[14]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[15]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[16]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[17]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[18]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[19]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[20]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[21]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[22]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[23]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[24]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[25]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[26]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[27]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[28]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[29]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[30]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
    Warning (13049): Converted tri-state buffer "memory:MEM|iomemory:mem|address_decoder:AddrDecoder|data_output[31]" feeding internal logic into a wire File: A:/interpolation-asip/processor/memory/address_decoder.sv Line: 4
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|vectorial_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|vectorial_reg_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|Div0" File: A:/interpolation-asip/processor/VectorALU/vectorALU_unit.sv Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit3|Div0" File: A:/interpolation-asip/processor/VectorALU/vectorALU_unit.sv Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|Div2" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 45
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|Div5" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit2|Div0" File: A:/interpolation-asip/processor/VectorALU/vectorALU_unit.sv Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|Div0" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|Div3" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit4|Div0" File: A:/interpolation-asip/processor/VectorALU/vectorALU_unit.sv Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|Div1" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|Div6" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|Div4" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute:EXE|vectorALU:vectorALU|Div7" File: A:/interpolation-asip/processor/VectorALU/vectorALU.sv Line: 56
Info (12130): Elaborated megafunction instantiation "instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0"
Info (12133): Instantiated megafunction "instr_decode:ID|top_vectorial_reg:VR|vectorial_registers:VReg|altsyncram:vectorial_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6j1.tdf
    Info (12023): Found entity 1: altsyncram_i6j1 File: A:/interpolation-asip/quartus_project/db/altsyncram_i6j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|lpm_divide:Div0" File: A:/interpolation-asip/processor/VectorALU/vectorALU_unit.sv Line: 8
Info (12133): Instantiated megafunction "execute:EXE|vectorALU:vectorALU|vectorALU_unit:unit1|lpm_divide:Div0" with the following parameter: File: A:/interpolation-asip/processor/VectorALU/vectorALU_unit.sv Line: 8
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: A:/interpolation-asip/quartus_project/db/lpm_divide_gbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: A:/interpolation-asip/quartus_project/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: A:/interpolation-asip/quartus_project/db/alt_u_div_ive.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 13 assignments for entity "clk_controller" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "clk_controller_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file A:/interpolation-asip/quartus_project/output_files/mide_cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "gpu_address[18]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[19]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[20]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[21]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[22]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[23]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[24]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[25]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[26]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[27]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[28]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[29]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[30]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
    Warning (15610): No output dependent on input pin "gpu_address[31]" File: A:/interpolation-asip/processor/mide_cpu.sv Line: 3
Info (21057): Implemented 6666 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 6079 logic cells
    Info (21064): Implemented 536 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 447 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Sun Nov 22 22:03:58 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in A:/interpolation-asip/quartus_project/output_files/mide_cpu.map.smsg.


