// Seed: 1505179347
module module_0 ();
endmodule
module module_1 (
    output logic id_0,
    output tri1  id_1,
    input  logic id_2
);
  assign id_1 = 1;
  assign #0 id_0 = (id_2);
  logic id_4;
  always begin
    id_0 <= id_2;
    id_0 = id_4;
  end
  xnor (id_0, id_2, id_4);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  module_0();
endmodule
