digraph "" {
	link_timer_m_start -> link_timer_cnt	 [weight=2.0];
	mr_lp_np_rx_m_set -> mr_lp_np_rx	 [weight=1.0];
	link_timer_cnt -> link_timer_cnt	 [weight=1.0];
	link_timer_cnt -> link_timer_done	 [weight=1.0];
	tx_config_ACK_m_set -> tx_config	 [weight=3.0];
	link_timer_done -> link_timer_m_start	 [weight=1.0];
	link_timer_done -> link_timer_m_inc	 [weight=4.0];
	link_timer_done -> pcs_an_next	 [weight=3.0];
	resolve_priority_m_set -> resolve_priority	 [weight=1.0];
	sync_status -> pcs_an_next	 [weight=4.0];
	link_timer_m_inc -> link_timer_cnt	 [weight=1.0];
	np_page_rx_m_set -> np_page_rx	 [weight=1.0];
	mr_page_rx_m_clr -> mr_page_rx	 [weight=1.0];
	mr_adv_ability -> toggle_tx	 [weight=1.0];
	mr_adv_ability -> tx_config	 [weight=1.0];
	xmit_DATA_m_set -> xmit	 [weight=2.0];
	S_PCS_AN_ACKNOWLEDGE_DETECT -> pcs_an_next	 [weight=2.0];
	S_PCS_AN_ABILITY_DETECT -> pcs_an_next	 [weight=2.0];
	mr_page_rx_m_set -> mr_page_rx	 [weight=2.0];
	rx_config -> mr_lp_adv_ability	 [weight=1.0];
	rx_config -> np_rx	 [weight=1.0];
	rx_config -> toggle_rx	 [weight=1.0];
	rx_config -> mr_lp_np_rx	 [weight=1.0];
	S_PCS_AN_ENABLE -> pcs_an_next	 [weight=10.0];
	mr_an_complete_m_set -> mr_an_complete	 [weight=2.0];
	consistency_match -> link_timer_m_start	 [weight=1.0];
	consistency_match -> pcs_an_next	 [weight=1.0];
	S_PCS_AN_STARTUP_RUN -> pcs_an_present	 [weight=1.0];
	S_PCS_AN_STARTUP_RUN -> pcs_an_next	 [weight=1.0];
	mr_np_loaded_m_clr -> mr_np_loaded	 [weight=1.0];
	mr_main_reset -> pcs_an_next	 [weight=3.0];
	tx_config_ABILITY_m_set -> tx_config	 [weight=2.0];
	rudi -> xmit	 [weight=4.0];
	rudi -> pcs_an_next	 [weight=1.0];
	acknowledge_match -> link_timer_m_start	 [weight=1.0];
	acknowledge_match -> pcs_an_next	 [weight=1.0];
	mr_lp_adv_ability_clr -> mr_lp_adv_ability	 [weight=1.0];
	reset -> link_timer_cnt	 [weight=3.0];
	reset -> xmit	 [weight=5.0];
	reset -> mr_lp_adv_ability	 [weight=3.0];
	reset -> np_rx	 [weight=2.0];
	reset -> mr_page_rx	 [weight=3.0];
	reset -> mr_np_loaded	 [weight=3.0];
	reset -> mr_an_complete	 [weight=3.0];
	reset -> np_page_rx	 [weight=2.0];
	reset -> pcs_an_present	 [weight=1.0];
	reset -> resolve_priority	 [weight=2.0];
	reset -> toggle_rx	 [weight=2.0];
	reset -> toggle_tx	 [weight=3.0];
	reset -> tx_config	 [weight=5.0];
	reset -> mr_lp_np_rx	 [weight=2.0];
	toggle_rx_m_set -> toggle_rx	 [weight=1.0];
	mr_np_tx -> tx_config	 [weight=1.0];
	rx_config_clr -> link_timer_m_start	 [weight=1.0];
	rx_config_clr -> link_timer_m_inc	 [weight=1.0];
	rx_config_clr -> pcs_an_next	 [weight=4.0];
	rx_config_set -> link_timer_m_start	 [weight=1.0];
	rx_config_set -> link_timer_m_inc	 [weight=1.0];
	rx_config_set -> rx_config_clr	 [weight=1.0];
	rx_config_set -> pcs_an_next	 [weight=2.0];
	rx_config_set -> mr_lp_adv_ability_set	 [weight=1.0];
	mr_np_loaded_m_set -> mr_np_loaded	 [weight=2.0];
	pcs_an_present -> link_timer_m_start	 [weight=4.0];
	pcs_an_present -> tx_config_ACK_m_set	 [weight=1.0];
	pcs_an_present -> resolve_priority_m_set	 [weight=2.0];
	pcs_an_present -> link_timer_m_inc	 [weight=3.0];
	pcs_an_present -> mr_page_rx_m_clr	 [weight=2.0];
	pcs_an_present -> xmit_DATA_m_set	 [weight=2.0];
	pcs_an_present -> mr_page_rx_m_set	 [weight=3.0];
	pcs_an_present -> mr_an_complete_m_set	 [weight=1.0];
	pcs_an_present -> mr_np_loaded_m_clr	 [weight=1.0];
	pcs_an_present -> tx_config_ABILITY_m_set	 [weight=1.0];
	pcs_an_present -> mr_lp_adv_ability_clr	 [weight=2.0];
	pcs_an_present -> toggle_rx_m_set	 [weight=3.0];
	pcs_an_present -> toggle_tx_toggle_m_set	 [weight=3.0];
	pcs_an_present -> xmit_CONFIGURATION_m_set	 [weight=2.0];
	pcs_an_present -> pcs_an_next	 [weight=12.0];
	pcs_an_present -> tx_config_m_clr	 [weight=2.0];
	pcs_an_present -> np_rx_m_set	 [weight=3.0];
	pcs_an_present -> mr_an_complete_m_clr	 [weight=2.0];
	pcs_an_present -> xmit_IDLE_m_set	 [weight=2.0];
	pcs_an_present -> toggle_tx_adv_m_set	 [weight=1.0];
	pcs_an_present -> mr_lp_adv_ability_set	 [weight=1.0];
	toggle_tx_toggle_m_set -> toggle_tx	 [weight=1.0];
	xmit_CONFIGURATION_m_set -> xmit	 [weight=3.0];
	tx_config_NP_m_set -> tx_config	 [weight=1.0];
	pcs_an_next -> pcs_an_present	 [weight=1.0];
	S_PCS_AN_DISABLE_LINK_OK -> pcs_an_next	 [weight=3.0];
	tx_config_m_clr -> tx_config	 [weight=4.0];
	np_rx_m_set -> np_rx	 [weight=1.0];
	S_PCS_AN_LINK_OK -> pcs_an_next	 [weight=2.0];
	S_PCS_AN_IDLE_DETECT -> pcs_an_next	 [weight=2.0];
	mr_an_complete_m_clr -> mr_an_complete	 [weight=1.0];
	toggle_tx -> toggle_tx	 [weight=1.0];
	toggle_tx -> tx_config	 [weight=1.0];
	xmit_IDLE_m_set -> xmit	 [weight=1.0];
	S_PCS_AN_RESTART -> pcs_an_next	 [weight=2.0];
	startup_enable -> pcs_an_next	 [weight=1.0];
	mr_an_enable -> link_timer_m_start	 [weight=1.0];
	mr_an_enable -> xmit	 [weight=4.0];
	mr_an_enable -> xmit_CONFIGURATION_m_set	 [weight=1.0];
	mr_an_enable -> pcs_an_next	 [weight=1.0];
	mr_an_enable -> tx_config_m_clr	 [weight=1.0];
	mr_an_enable -> xmit_IDLE_m_set	 [weight=1.0];
	mr_restart_an -> pcs_an_next	 [weight=3.0];
	ability_match -> link_timer_m_start	 [weight=2.0];
	ability_match -> link_timer_m_inc	 [weight=2.0];
	ability_match -> pcs_an_next	 [weight=7.0];
	ability_match -> mr_lp_adv_ability_set	 [weight=1.0];
	S_PCS_AN_COMPLETE_ACKNOWLEDGE -> pcs_an_next	 [weight=1.0];
	idle_match -> pcs_an_next	 [weight=1.0];
	toggle_tx_adv_m_set -> toggle_tx	 [weight=2.0];
	mr_lp_adv_ability_set -> mr_lp_adv_ability	 [weight=2.0];
}
