============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  04:05:04 pm
  Module:                 brent_kung_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[1]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    1390         -  
      Drv Adjust:+       0         0  
         Arrival:=    1390            
                                      
   Required Time:=    1390            
       Data Path:-    1390            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1390            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)                       1 36.4  1000     0       0    (-,-) 
  g8176/Y        -       A->Y  R     sky130_fd_sc_hd__clkinv_16      4 16.2   134   205     205    (-,-) 
  g8090__8938/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        1  5.6    50    66     271    (-,-) 
  g9442/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    51    61     332    (-,-) 
  g32/Y          -       A->Y  F     sky130_fd_sc_hd__nand2_2        2 11.5    55    64     396    (-,-) 
  g9702/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    64     460    (-,-) 
  g9641/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4        1  9.6    34    47     507    (-,-) 
  g9317/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    53    55     562    (-,-) 
  g9181/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 12.4    39    51     613    (-,-) 
  g9034/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_4        2 13.1    61    63     676    (-,-) 
  g7846__3680/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2  8.5    34    47     723    (-,-) 
  g9315/Y        -       A->Y  R     sky130_fd_sc_hd__nand3_2        1  5.9    60    56     779    (-,-) 
  g50/Y          -       A->Y  F     sky130_fd_sc_hd__nand2_2        1  5.6    36    50     829    (-,-) 
  g49/Y          -       A->Y  R     sky130_fd_sc_hd__inv_2          1 10.6    56    62     891    (-,-) 
  g9165/Y        -       B->Y  F     sky130_fd_sc_hd__nand2_4        4 22.2    58    72     962    (-,-) 
  g9068/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    65    1027    (-,-) 
  g9067/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 14.5    43    54    1082    (-,-) 
  g7775__1881/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        2 15.3    66    69    1151    (-,-) 
  g7731__1666/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 10.5    38    52    1203    (-,-) 
  g7723__1705/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1 10.1    72    71    1274    (-,-) 
  g7707__4319/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        1 51.3   135   116    1390    (-,-) 
  Cout           -       -     F     (port)                          -    -     -     0    1390    (-,-) 
#--------------------------------------------------------------------------------------------------------

