Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,31549
design__instance__area,353809
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,433
design__max_cap_violation__count__corner:nom_tt_025C_1v80,59
power__internal__total,0.017860157415270805
power__switching__total,0.006160973105579615
power__leakage__total,4.2305967440370296e-07
power__total,0.024021552875638008
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.077526
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.077526
timing__hold__ws__corner:nom_tt_025C_1v80,0.519743
timing__setup__ws__corner:nom_tt_025C_1v80,10.665757
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.519743
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,75
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,433
design__max_cap_violation__count__corner:nom_ss_100C_1v60,59
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.11591
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.11591
timing__hold__ws__corner:nom_ss_100C_1v60,1.257561
timing__setup__ws__corner:nom_ss_100C_1v60,6.078929
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.257561
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,433
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,59
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.058962
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.058962
timing__hold__ws__corner:nom_ff_n40C_1v95,0.245049
timing__setup__ws__corner:nom_ff_n40C_1v95,12.472441
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.245049
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,86
design__max_fanout_violation__count,433
design__max_cap_violation__count,60
clock__skew__worst_hold,0.125492
clock__skew__worst_setup,-0.11591
timing__hold__ws,0.236002
timing__setup__ws,5.630293
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.236002
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 856.52 511.36
design__core__bbox,2.76 2.72 853.76 508.64
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,437990
design__core__area,430538
design__instance__count__stdcell,31549
design__instance__area__stdcell,353809
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.821784
design__instance__utilization__stdcell,0.821784
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,789233
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,6400
antenna__violating__nets,25
antenna__violating__pins,28
route__antenna_violation__count,25
route__net,25458
route__net__special,2
route__drc_errors__iter:1,20174
route__wirelength__iter:1,950511
route__drc_errors__iter:2,5265
route__wirelength__iter:2,941366
route__drc_errors__iter:3,4838
route__wirelength__iter:3,938515
route__drc_errors__iter:4,313
route__wirelength__iter:4,936761
route__drc_errors__iter:5,0
route__wirelength__iter:5,936698
route__drc_errors,0
route__wirelength,936698
route__vias,187810
route__vias__singlecut,187810
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1175.9
timing__unannotated_net__count__corner:nom_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,433
design__max_cap_violation__count__corner:min_tt_025C_1v80,49
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.072209
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.072209
timing__hold__ws__corner:min_tt_025C_1v80,0.507044
timing__setup__ws__corner:min_tt_025C_1v80,10.914231
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.507044
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,47
design__max_fanout_violation__count__corner:min_ss_100C_1v60,433
design__max_cap_violation__count__corner:min_ss_100C_1v60,49
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.109851
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.109851
timing__hold__ws__corner:min_ss_100C_1v60,1.235283
timing__setup__ws__corner:min_ss_100C_1v60,6.548849
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.235283
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,433
design__max_cap_violation__count__corner:min_ff_n40C_1v95,50
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.054742
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.054742
timing__hold__ws__corner:min_ff_n40C_1v95,0.236002
timing__setup__ws__corner:min_ff_n40C_1v95,12.63225
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.236002
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,433
design__max_cap_violation__count__corner:max_tt_025C_1v80,60
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.085046
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.085046
timing__hold__ws__corner:max_tt_025C_1v80,0.532885
timing__setup__ws__corner:max_tt_025C_1v80,10.427319
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.532885
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,86
design__max_fanout_violation__count__corner:max_ss_100C_1v60,433
design__max_cap_violation__count__corner:max_ss_100C_1v60,60
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.125492
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.125492
timing__hold__ws__corner:max_ss_100C_1v60,1.28127
timing__setup__ws__corner:max_ss_100C_1v60,5.630293
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.28127
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,433
design__max_cap_violation__count__corner:max_ff_n40C_1v95,60
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.064895
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.064895
timing__hold__ws__corner:max_ff_n40C_1v95,0.253279
timing__setup__ws__corner:max_ff_n40C_1v95,12.317026
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.253279
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000110652
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000113451
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000158585
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000113451
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000016099999999999998318532534735680883386521600186824798583984375
ir__drop__worst,0.000111000000000000001118029280267052172348485328257083892822265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
