Running: C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/hlocal/TOC-master/TOC-master/proyecto1/simu1_isim_par.exe -prj C:/hlocal/TOC-master/TOC-master/proyecto1/simu1_par.prj work.simu1 work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/hlocal/TOC-master/TOC-master/proyecto1/netgen/par/sumador_timesim.v" into library work
Parsing VHDL file "C:/hlocal/TOC-master/TOC-master/proyecto1/simu1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module X_IPAD
Compiling module X_BUF
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_LUT4(INIT=16'b1100100100110110...
Compiling module mux
Compiling module X_MUX2
Compiling module X_ONE
Compiling module sumador
Compiling package standard
Compiling package std_logic_1164
Compiling package vl_types
Compiling architecture behavior of entity simu1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Compiled 41 Verilog Units
Built simulation executable C:/hlocal/TOC-master/TOC-master/proyecto1/simu1_isim_par.exe
Fuse Memory Usage: 33120 KB
Fuse CPU Usage: 358 ms
