#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 16 14:31:30 2020
# Process ID: 9908
# Current directory: C:/Users/Daniele/Downloads/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18892 C:\Users\Daniele\Downloads\RAM\RAM.xpr
# Log file: C:/Users/Daniele/Downloads/RAM/vivado.log
# Journal file: C:/Users/Daniele/Downloads/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Daniele/Downloads/RAM/RAM.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Giuseppe/Desktop/RAM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 14:31:54 2020...
_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MyRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_MyRAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Test_MyRAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Usa_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_MyRAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8eac986395a34a809fde28f78e9f5305 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_MyRAM_behav xil_defaultlib.Test_MyRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.Usa_RAM [usa_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.test_myram
Built simulation snapshot Test_MyRAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_MyRAM_behav -key {Behavioral:sim_1:Functional:Test_MyRAM} -tclbatch {Test_MyRAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_MyRAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Test_MyRAM.CUT.MEM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 842.617 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_MyRAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 842.617 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse -scan_for_includes {{C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/imports/Downloads/Registro.vhd} {C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/new/Mul.vhd} {C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/imports/new/RegAdder.vhd}}
import_files -norecurse {{C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/imports/Downloads/Registro.vhd} {C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/new/Mul.vhd} {C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/imports/new/RegAdder.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MyRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_MyRAM_vlog.prj"
"xvhdl --incr --relax -prj Test_MyRAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Usa_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_MyRAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8eac986395a34a809fde28f78e9f5305 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_MyRAM_behav xil_defaultlib.Test_MyRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <Usa_RAM>.  Please compare the definition of block <Usa_RAM> to its component declaration and its instantion to detect the mismatch. [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MyRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_MyRAM_vlog.prj"
"xvhdl --incr --relax -prj Test_MyRAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Usa_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_MyRAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8eac986395a34a809fde28f78e9f5305 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_MyRAM_behav xil_defaultlib.Test_MyRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 16 [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Usa_RAM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.176 ; gain = 110.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Usa_RAM' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd:16]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Daniele/Downloads/RAM/.Xil/Vivado-23228-DESKTOP-C7MDCSI/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'MEM' of component 'blk_mem_gen_0' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd:38]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Daniele/Downloads/RAM/.Xil/Vivado-23228-DESKTOP-C7MDCSI/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/Daniele/Downloads/RAM/.Xil/Vivado-23228-DESKTOP-C7MDCSI/realtime/blk_mem_gen_0_stub.v:6]
	Parameter nb bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Mul' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:5' bound to instance 'test' of component 'Mul' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Mul' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:14]
	Parameter nb bound to: 8 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:44]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'reg0' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:12]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro' (2#1) [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:12]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'reg1' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:49]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'reg2' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:50]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'reg3' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:51]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'reg4' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:52]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'reg5' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:53]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'reg6' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:54]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'reg7' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:55]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RegAdder' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:7' bound to instance 'sum1' of component 'RegAdder' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:58]
INFO: [Synth 8-638] synthesizing module 'RegAdder' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:15]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegAdder' (3#1) [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:15]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'regs1' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:59]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RegAdder' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:7' bound to instance 'sum2' of component 'RegAdder' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:61]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'regs2' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:62]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RegAdder' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:7' bound to instance 'sum3' of component 'RegAdder' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:64]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'regs3' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:65]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RegAdder' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:7' bound to instance 'sum4' of component 'RegAdder' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:67]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'regs4' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:68]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RegAdder' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:7' bound to instance 'suml1' of component 'RegAdder' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:71]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'regsl1' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:72]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RegAdder' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:7' bound to instance 'suml2' of component 'RegAdder' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:74]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'regsl2' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:75]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RegAdder' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd:7' bound to instance 'SommaRis' of component 'RegAdder' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:79]
	Parameter nb bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd:5' bound to instance 'RegRis' of component 'Registro' [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Mul' (4#1) [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Usa_RAM' (5#1) [C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.293 ; gain = 150.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.293 ; gain = 150.738
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 29 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.961 ; gain = 516.406
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1408.961 ; gain = 518.652
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MyRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_MyRAM_vlog.prj"
"xvhdl --incr --relax -prj Test_MyRAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_MyRAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8eac986395a34a809fde28f78e9f5305 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_MyRAM_behav xil_defaultlib.Test_MyRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nb=16)\]
Compiling architecture behavioral of entity xil_defaultlib.RegAdder [regadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Usa_RAM [usa_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.test_myram
Built simulation snapshot Test_MyRAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_MyRAM_behav -key {Behavioral:sim_1:Functional:Test_MyRAM} -tclbatch {Test_MyRAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_MyRAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Test_MyRAM.CUT.MEM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.008 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_MyRAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.008 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
Block Memory Generator module Test_MyRAM.CUT.MEM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 1000 ns
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1425.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MyRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_MyRAM_vlog.prj"
"xvhdl --incr --relax -prj Test_MyRAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Usa_RAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8eac986395a34a809fde28f78e9f5305 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_MyRAM_behav xil_defaultlib.Test_MyRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nb=16)\]
Compiling architecture behavioral of entity xil_defaultlib.RegAdder [regadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Usa_RAM [usa_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.test_myram
Built simulation snapshot Test_MyRAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_MyRAM_behav -key {Behavioral:sim_1:Functional:Test_MyRAM} -tclbatch {Test_MyRAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_MyRAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Test_MyRAM.CUT.MEM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.855 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_MyRAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1433.855 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MyRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_MyRAM_vlog.prj"
"xvhdl --incr --relax -prj Test_MyRAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Downloads/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_MyRAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8eac986395a34a809fde28f78e9f5305 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_MyRAM_behav xil_defaultlib.Test_MyRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nb=16)\]
Compiling architecture behavioral of entity xil_defaultlib.RegAdder [regadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Usa_RAM [usa_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.test_myram
Built simulation snapshot Test_MyRAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Daniele/Downloads/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_MyRAM_behav -key {Behavioral:sim_1:Functional:Test_MyRAM} -tclbatch {Test_MyRAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_MyRAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Test_MyRAM.CUT.MEM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1433.855 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_MyRAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1433.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 15:03:09 2020...
