// Seed: 3447776071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 ();
  wire id_1, id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_7 = 1;
  module_0(
      id_4, id_6, id_7, id_3, id_6
  );
  wire id_8;
  assign id_8 = (1);
  assign id_3 = id_8 != id_5;
endmodule
