-size (bytes) 4096

-block size (bytes) 4

-associativity 1

-read-write port 0
-exclusive read port 1
-exclusive write port 1
-single ended read ports 0

-UCA bank count 1
-technology (u) 0.032


-page size (bits) 8192
-burst length 8
-internal prefetch width 8

-output/input bus width 32

-tag size (b) "default"

-access mode (normal, sequential, fast) - "normal"

-cache type "ram"

-design objective (weight delay, dynamic power, leakage power, cycle time, area) 0:0:50:0:50

-deviate (delay, dynamic power, leakage power, cycle time, area) 50:1000:100:1000:1000

-Optimize ED or ED^2 (ED, ED^2, NONE): "ED"

-operating temperature (K) 350

-Wire signalling (fullswing, lowswing, default) - "default"

-Data array cell type - "itrs-lop"

-Data array peripheral type - "itrs-lop"

-Tag array cell type - "itrs-lop"

-Tag array peripheral type - "itrs-lop"

-Interconnect projection - "conservative"

-Wire inside mat - "default"

-Wire outside mat - "default"


-Cache model (NUCA, UCA)  - "UCA"

-Core count 8

-Cache level (L2/L3) - "L3"

-NUCA bank count 0

-NUCAdesign objective (weight delay, dynamic power, leakage power, cycle time, area) 0:0:0:0:100
-NUCAdeviate (delay, dynamic power, leakage power, cycle time, area) 0:0:0:0:100

-Add ECC - "true"
-Print level (DETAILED, CONCISE) - "DETAILED"
-Print input parameters - "true"
-Force cache config - "false"
