{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743986265004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743986265004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 02:37:44 2025 " "Processing started: Mon Apr  7 02:37:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743986265004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986265004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quadra_top -c quadra_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off quadra_top -c quadra_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986265004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743986265114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743986265114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mateusz/Documents/IntelIPVerification/rtl-model/lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/mateusz/Documents/IntelIPVerification/rtl-model/lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lut " "Found entity 1: lut" {  } { { "../rtl-model/lut.sv" "" { Text "/home/mateusz/Documents/IntelIPVerification/rtl-model/lut.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743986269737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986269737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mateusz/Documents/IntelIPVerification/rtl-model/quadra.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/mateusz/Documents/IntelIPVerification/rtl-model/quadra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra " "Found entity 1: quadra" {  } { { "../rtl-model/quadra.sv" "" { Text "/home/mateusz/Documents/IntelIPVerification/rtl-model/quadra.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743986269738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986269738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mateusz/Documents/IntelIPVerification/rtl-model/quadra_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/mateusz/Documents/IntelIPVerification/rtl-model/quadra_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_top " "Found entity 1: quadra_top" {  } { { "../rtl-model/quadra_top.sv" "" { Text "/home/mateusz/Documents/IntelIPVerification/rtl-model/quadra_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743986269739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986269739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mateusz/Documents/IntelIPVerification/rtl-model/square.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/mateusz/Documents/IntelIPVerification/rtl-model/square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "../rtl-model/square.sv" "" { Text "/home/mateusz/Documents/IntelIPVerification/rtl-model/square.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743986269739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986269739 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 quadra_tb.v(72) " "Verilog HDL error at quadra_tb.v(72): '0 is a SystemVerilog feature" {  } { { "../rtl-model/quadra_tb.v" "" { Text "/home/mateusz/Documents/IntelIPVerification/rtl-model/quadra_tb.v" 72 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1743986269740 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 quadra_tb.v(85) " "Verilog HDL error at quadra_tb.v(85): '0 is a SystemVerilog feature" {  } { { "../rtl-model/quadra_tb.v" "" { Text "/home/mateusz/Documents/IntelIPVerification/rtl-model/quadra_tb.v" 85 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1743986269740 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "quadra_tb quadra_tb.v(15) " "Ignored design unit \"quadra_tb\" at quadra_tb.v(15) due to previous errors" {  } { { "../rtl-model/quadra_tb.v" "" { Text "/home/mateusz/Documents/IntelIPVerification/rtl-model/quadra_tb.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1743986269740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mateusz/Documents/IntelIPVerification/rtl-model/quadra_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/mateusz/Documents/IntelIPVerification/rtl-model/quadra_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986269740 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743986269773 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr  7 02:37:49 2025 " "Processing ended: Mon Apr  7 02:37:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743986269773 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743986269773 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743986269773 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986269773 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743986270453 ""}
