TimeQuest Timing Analyzer report for multi
Fri Feb 24 17:37:36 2017
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_IN5'
 13. Slow 1200mV 85C Model Setup: 'CLK_IN6'
 14. Slow 1200mV 85C Model Setup: 'CLK_IN4'
 15. Slow 1200mV 85C Model Hold: 'CLK_IN6'
 16. Slow 1200mV 85C Model Hold: 'CLK_IN5'
 17. Slow 1200mV 85C Model Hold: 'CLK_IN4'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_IN4'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_IN5'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_IN6'
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'CLK_IN5'
 31. Slow 1200mV 0C Model Setup: 'CLK_IN6'
 32. Slow 1200mV 0C Model Setup: 'CLK_IN4'
 33. Slow 1200mV 0C Model Hold: 'CLK_IN6'
 34. Slow 1200mV 0C Model Hold: 'CLK_IN5'
 35. Slow 1200mV 0C Model Hold: 'CLK_IN4'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_IN4'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_IN5'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_IN6'
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'CLK_IN5'
 48. Fast 1200mV 0C Model Setup: 'CLK_IN6'
 49. Fast 1200mV 0C Model Setup: 'CLK_IN4'
 50. Fast 1200mV 0C Model Hold: 'CLK_IN6'
 51. Fast 1200mV 0C Model Hold: 'CLK_IN5'
 52. Fast 1200mV 0C Model Hold: 'CLK_IN4'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_IN4'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_IN5'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_IN6'
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Board Trace Model Assignments
 63. Input Transition Times
 64. Slow Corner Signal Integrity Metrics
 65. Fast Corner Signal Integrity Metrics
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; multi                                              ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25F324C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; CLK_IN4    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_IN4 } ;
; CLK_IN5    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_IN5 } ;
; CLK_IN6    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_IN6 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 242.42 MHz  ; 242.42 MHz      ; CLK_IN5    ;                                                               ;
; 252.91 MHz  ; 250.0 MHz       ; CLK_IN4    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 250.0 MHz       ; CLK_IN6    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; CLK_IN5 ; -7.008 ; -53.596          ;
; CLK_IN6 ; -3.157 ; -3.157           ;
; CLK_IN4 ; -2.954 ; -14.164          ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLK_IN6 ; 0.382 ; 0.000            ;
; CLK_IN5 ; 0.810 ; 0.000            ;
; CLK_IN4 ; 2.796 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; CLK_IN4 ; -3.000 ; -21.392                        ;
; CLK_IN5 ; -3.000 ; -11.000                        ;
; CLK_IN6 ; -3.000 ; -4.000                         ;
+---------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_IN5'                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -7.008 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.400     ; 7.583      ;
; -6.931 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.400     ; 7.506      ;
; -6.818 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.400     ; 7.393      ;
; -6.741 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.400     ; 7.316      ;
; -6.702 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.337     ; 7.340      ;
; -6.694 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.337     ; 7.332      ;
; -6.682 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.400     ; 7.257      ;
; -6.668 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.338     ; 7.305      ;
; -6.591 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.338     ; 7.228      ;
; -6.564 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.400     ; 7.139      ;
; -6.538 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.337     ; 7.176      ;
; -6.479 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.079     ; 7.375      ;
; -6.393 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.338     ; 7.030      ;
; -6.373 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.400     ; 6.948      ;
; -6.335 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.016     ; 7.294      ;
; -6.306 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.338     ; 6.943      ;
; -6.271 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.338     ; 6.908      ;
; -6.229 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.337     ; 6.867      ;
; -6.190 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.017     ; 7.148      ;
; -6.119 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.337     ; 6.757      ;
; -5.992 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.338     ; 6.629      ;
; -5.799 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.337     ; 6.437      ;
; -5.703 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.338     ; 6.340      ;
; -5.547 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.337     ; 6.185      ;
; -4.808 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.447     ; 5.336      ;
; -4.731 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.447     ; 5.259      ;
; -4.638 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.447     ; 5.166      ;
; -4.449 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.447     ; 4.977      ;
; -4.331 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.447     ; 4.859      ;
; -4.299 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.447     ; 4.827      ;
; -4.246 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.126     ; 5.095      ;
; -3.982 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.447     ; 4.510      ;
; -3.125 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 4.059      ;
; -3.068 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 4.002      ;
; -3.048 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.982      ;
; -2.993 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.927      ;
; -2.991 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.925      ;
; -2.981 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.915      ;
; -2.904 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.838      ;
; -2.903 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.837      ;
; -2.864 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.798      ;
; -2.826 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.760      ;
; -2.818 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.752      ;
; -2.811 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.745      ;
; -2.769 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.703      ;
; -2.766 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.700      ;
; -2.733 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.667      ;
; -2.700 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.634      ;
; -2.698 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.632      ;
; -2.666 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.600      ;
; -2.621 ; regs:inst2|reg[0][7]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.075     ; 3.541      ;
; -2.615 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.260      ; 3.870      ;
; -2.613 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.547      ;
; -2.595 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.529      ;
; -2.580 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.514      ;
; -2.574 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.508      ;
; -2.563 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.497      ;
; -2.563 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.260      ; 3.818      ;
; -2.544 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.478      ;
; -2.508 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.260      ; 3.763      ;
; -2.504 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.260      ; 3.759      ;
; -2.495 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.260      ; 3.750      ;
; -2.488 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][0] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.422      ;
; -2.463 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.260      ; 3.718      ;
; -2.426 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.360      ;
; -2.341 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.260      ; 3.596      ;
; -2.232 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.166      ;
; -2.179 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.061     ; 3.113      ;
; -0.467 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][3] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.093      ; 1.545      ;
; -0.467 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][5] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.093      ; 1.545      ;
; -0.322 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][0] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.093      ; 1.400      ;
; -0.322 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][1] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.093      ; 1.400      ;
; -0.322 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][2] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.093      ; 1.400      ;
; -0.322 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][4] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.093      ; 1.400      ;
; -0.322 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][6] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.093      ; 1.400      ;
; -0.179 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][7] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.414      ; 1.578      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_IN6'                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.157 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst13|mem_halt ; CLK_IN4      ; CLK_IN6     ; 1.000        ; -0.579     ; 3.563      ;
; 0.318  ; decoder:inst13|mem_halt                                                                                      ; decoder:inst13|mem_halt ; CLK_IN6      ; CLK_IN6     ; 1.000        ; -0.038     ; 0.659      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_IN4'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.954 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.119     ; 3.863      ;
; -2.953 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.114     ; 3.867      ;
; -2.897 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.112     ; 3.813      ;
; -2.896 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.117     ; 3.807      ;
; -2.464 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.029     ; 3.430      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_IN6'                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; decoder:inst13|mem_halt                                                                                      ; decoder:inst13|mem_halt ; CLK_IN6      ; CLK_IN6     ; 0.000        ; 0.038      ; 0.577      ;
; 3.559 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst13|mem_halt ; CLK_IN4      ; CLK_IN6     ; 0.000        ; -0.409     ; 3.337      ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_IN5'                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.810 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][7] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.598      ; 1.595      ;
; 0.972 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][0] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.263      ; 1.422      ;
; 0.972 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][1] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.263      ; 1.422      ;
; 0.972 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][2] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.263      ; 1.422      ;
; 0.972 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][4] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.263      ; 1.422      ;
; 0.972 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][6] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.263      ; 1.422      ;
; 1.119 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][3] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.263      ; 1.569      ;
; 1.119 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][5] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.263      ; 1.569      ;
; 2.409 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.071      ; 2.677      ;
; 2.416 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 2.634      ;
; 2.531 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.264     ; 2.464      ;
; 2.579 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.264     ; 2.512      ;
; 2.621 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 2.839      ;
; 2.631 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.396      ; 3.184      ;
; 2.684 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][0] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 2.902      ;
; 2.721 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 2.939      ;
; 2.736 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 2.954      ;
; 2.739 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 2.957      ;
; 2.747 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.396      ; 3.300      ;
; 2.758 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.264     ; 2.691      ;
; 2.767 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.264     ; 2.700      ;
; 2.777 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.396      ; 3.330      ;
; 2.786 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.396      ; 3.339      ;
; 2.788 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.396      ; 3.341      ;
; 2.843 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.396      ; 3.396      ;
; 2.852 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.070      ;
; 2.857 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.075      ;
; 2.860 ; regs:inst2|reg[0][7]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.075      ; 3.092      ;
; 2.885 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.103      ;
; 2.894 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.396      ; 3.447      ;
; 2.899 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.117      ;
; 2.948 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.264     ; 2.881      ;
; 2.968 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.186      ;
; 2.998 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.216      ;
; 3.002 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.220      ;
; 3.013 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.231      ;
; 3.027 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.245      ;
; 3.044 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.262      ;
; 3.045 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.263      ;
; 3.064 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.282      ;
; 3.087 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.264     ; 3.020      ;
; 3.090 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.308      ;
; 3.115 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.333      ;
; 3.129 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.347      ;
; 3.131 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.264     ; 3.064      ;
; 3.159 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.377      ;
; 3.170 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.388      ;
; 3.225 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.443      ;
; 3.236 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.454      ;
; 3.276 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.494      ;
; 3.302 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.520      ;
; 3.353 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.061      ; 3.571      ;
; 3.557 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.232     ; 3.522      ;
; 3.560 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.232     ; 3.525      ;
; 3.593 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.232     ; 3.558      ;
; 3.596 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.232     ; 3.561      ;
; 3.608 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.232     ; 3.573      ;
; 3.623 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.232     ; 3.588      ;
; 3.780 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.103      ; 4.080      ;
; 4.106 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.232     ; 4.071      ;
; 4.556 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.159      ; 4.912      ;
; 4.581 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.174     ; 4.604      ;
; 4.680 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.176     ; 4.701      ;
; 4.710 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.161      ; 5.068      ;
; 4.725 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.174     ; 4.748      ;
; 4.891 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.176     ; 4.912      ;
; 4.913 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.176     ; 4.934      ;
; 4.977 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.176     ; 4.998      ;
; 5.051 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.174     ; 5.074      ;
; 5.054 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.174     ; 5.077      ;
; 5.222 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.174     ; 5.245      ;
; 5.358 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.174     ; 5.381      ;
; 5.394 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.176     ; 5.415      ;
; 5.422 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.174     ; 5.445      ;
; 5.498 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.176     ; 5.519      ;
; 5.508 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.176     ; 5.529      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_IN4'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.796 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_IN4      ; CLK_IN4     ; 0.000        ; -0.002     ; 2.981      ;
; 3.007 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.108      ; 3.272      ;
; 3.045 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_IN4      ; CLK_IN4     ; 0.000        ; -0.001     ; 3.231      ;
; 3.312 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.005      ; 3.504      ;
; 3.325 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.004      ; 3.516      ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_IN4'                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN4 ; Rise       ; CLK_IN4                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.090  ; 0.320        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.091  ; 0.321        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.093  ; 0.323        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 0.094  ; 0.324        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~input|o                                                                                               ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk0                                                  ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|inclk[0]                                                                                 ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|outclk                                                                                   ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; 0.439  ; 0.669        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 0.440  ; 0.670        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 0.440  ; 0.670        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.441  ; 0.671        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.448  ; 0.678        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~input|i                                                                                               ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|inclk[0]                                                                                 ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|outclk                                                                                   ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk0                                                  ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~input|o                                                                                               ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_IN5'                                                             ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN5 ; Rise       ; CLK_IN5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~input|o               ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][0]|clk           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][1]|clk           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][2]|clk           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][3]|clk           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][4]|clk           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][5]|clk           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][6]|clk           ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][7]|clk           ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|inclk[0] ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|outclk   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~input|i               ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|inclk[0] ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|outclk   ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][7]|clk           ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][0]|clk           ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][1]|clk           ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][2]|clk           ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][3]|clk           ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][4]|clk           ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][5]|clk           ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][6]|clk           ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~input|o               ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_IN6'                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN6 ; Rise       ; CLK_IN6                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; 0.303  ; 0.303        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; inst13|mem_halt|clk     ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; CLK_IN6~input|o         ;
; 0.456  ; 0.672        ; 0.216          ; High Pulse Width ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; CLK_IN6~input|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; CLK_IN6~input|i         ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; CLK_IN6~input|o         ;
; 0.696  ; 0.696        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; inst13|mem_halt|clk     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pin_name1[*]  ; CLK_IN4    ; 13.161 ; 13.215 ; Rise       ; CLK_IN4         ;
;  pin_name1[0] ; CLK_IN4    ; 12.115 ; 12.183 ; Rise       ; CLK_IN4         ;
;  pin_name1[1] ; CLK_IN4    ; 12.757 ; 12.771 ; Rise       ; CLK_IN4         ;
;  pin_name1[2] ; CLK_IN4    ; 12.611 ; 12.634 ; Rise       ; CLK_IN4         ;
;  pin_name1[3] ; CLK_IN4    ; 13.161 ; 13.215 ; Rise       ; CLK_IN4         ;
;  pin_name1[4] ; CLK_IN4    ; 13.119 ; 13.113 ; Rise       ; CLK_IN4         ;
;  pin_name1[5] ; CLK_IN4    ; 12.638 ; 12.585 ; Rise       ; CLK_IN4         ;
;  pin_name1[6] ; CLK_IN4    ; 12.996 ; 12.983 ; Rise       ; CLK_IN4         ;
;  pin_name1[7] ; CLK_IN4    ; 12.570 ; 12.574 ; Rise       ; CLK_IN4         ;
; pin_name1[*]  ; CLK_IN5    ; 9.340  ; 9.394  ; Rise       ; CLK_IN5         ;
;  pin_name1[0] ; CLK_IN5    ; 8.263  ; 8.341  ; Rise       ; CLK_IN5         ;
;  pin_name1[1] ; CLK_IN5    ; 8.828  ; 8.842  ; Rise       ; CLK_IN5         ;
;  pin_name1[2] ; CLK_IN5    ; 8.647  ; 8.670  ; Rise       ; CLK_IN5         ;
;  pin_name1[3] ; CLK_IN5    ; 9.340  ; 9.394  ; Rise       ; CLK_IN5         ;
;  pin_name1[4] ; CLK_IN5    ; 9.279  ; 9.273  ; Rise       ; CLK_IN5         ;
;  pin_name1[5] ; CLK_IN5    ; 8.817  ; 8.764  ; Rise       ; CLK_IN5         ;
;  pin_name1[6] ; CLK_IN5    ; 9.156  ; 9.143  ; Rise       ; CLK_IN5         ;
;  pin_name1[7] ; CLK_IN5    ; 8.749  ; 8.759  ; Rise       ; CLK_IN5         ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; pin_name1[*]  ; CLK_IN4    ; 8.232 ; 8.211 ; Rise       ; CLK_IN4         ;
;  pin_name1[0] ; CLK_IN4    ; 8.982 ; 8.969 ; Rise       ; CLK_IN4         ;
;  pin_name1[1] ; CLK_IN4    ; 9.070 ; 9.054 ; Rise       ; CLK_IN4         ;
;  pin_name1[2] ; CLK_IN4    ; 8.232 ; 8.211 ; Rise       ; CLK_IN4         ;
;  pin_name1[3] ; CLK_IN4    ; 8.510 ; 8.592 ; Rise       ; CLK_IN4         ;
;  pin_name1[4] ; CLK_IN4    ; 8.716 ; 8.748 ; Rise       ; CLK_IN4         ;
;  pin_name1[5] ; CLK_IN4    ; 8.338 ; 8.295 ; Rise       ; CLK_IN4         ;
;  pin_name1[6] ; CLK_IN4    ; 8.598 ; 8.623 ; Rise       ; CLK_IN4         ;
;  pin_name1[7] ; CLK_IN4    ; 8.274 ; 8.286 ; Rise       ; CLK_IN4         ;
; pin_name1[*]  ; CLK_IN5    ; 7.681 ; 7.665 ; Rise       ; CLK_IN5         ;
;  pin_name1[0] ; CLK_IN5    ; 7.728 ; 7.714 ; Rise       ; CLK_IN5         ;
;  pin_name1[1] ; CLK_IN5    ; 7.681 ; 7.665 ; Rise       ; CLK_IN5         ;
;  pin_name1[2] ; CLK_IN5    ; 7.916 ; 7.893 ; Rise       ; CLK_IN5         ;
;  pin_name1[3] ; CLK_IN5    ; 8.424 ; 8.506 ; Rise       ; CLK_IN5         ;
;  pin_name1[4] ; CLK_IN5    ; 8.355 ; 8.383 ; Rise       ; CLK_IN5         ;
;  pin_name1[5] ; CLK_IN5    ; 7.924 ; 7.900 ; Rise       ; CLK_IN5         ;
;  pin_name1[6] ; CLK_IN5    ; 8.008 ; 8.027 ; Rise       ; CLK_IN5         ;
;  pin_name1[7] ; CLK_IN5    ; 7.976 ; 7.988 ; Rise       ; CLK_IN5         ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 271.08 MHz  ; 250.0 MHz       ; CLK_IN5    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 280.82 MHz  ; 250.0 MHz       ; CLK_IN4    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 250.0 MHz       ; CLK_IN6    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; CLK_IN5 ; -6.183 ; -47.316         ;
; CLK_IN6 ; -2.676 ; -2.676          ;
; CLK_IN4 ; -2.561 ; -12.266         ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLK_IN6 ; 0.333 ; 0.000           ;
; CLK_IN5 ; 0.802 ; 0.000           ;
; CLK_IN4 ; 2.525 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; CLK_IN4 ; -3.000 ; -21.392                       ;
; CLK_IN5 ; -3.000 ; -11.000                       ;
; CLK_IN6 ; -3.000 ; -4.000                        ;
+---------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_IN5'                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -6.183 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.356     ; 6.802      ;
; -6.097 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.356     ; 6.716      ;
; -6.007 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.356     ; 6.626      ;
; -5.955 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.356     ; 6.574      ;
; -5.947 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.296     ; 6.626      ;
; -5.916 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.356     ; 6.535      ;
; -5.888 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.296     ; 6.567      ;
; -5.872 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.298     ; 6.549      ;
; -5.818 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.296     ; 6.497      ;
; -5.815 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.356     ; 6.434      ;
; -5.789 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.298     ; 6.466      ;
; -5.734 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.071     ; 6.638      ;
; -5.660 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.298     ; 6.337      ;
; -5.636 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.011     ; 6.600      ;
; -5.609 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.356     ; 6.228      ;
; -5.554 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.298     ; 6.231      ;
; -5.520 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.298     ; 6.197      ;
; -5.478 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.013     ; 6.440      ;
; -5.451 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.296     ; 6.130      ;
; -5.365 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.296     ; 6.044      ;
; -5.289 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.298     ; 5.966      ;
; -5.115 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.296     ; 5.794      ;
; -4.984 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.298     ; 5.661      ;
; -4.848 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.296     ; 5.527      ;
; -4.212 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.397     ; 4.790      ;
; -4.126 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.397     ; 4.704      ;
; -4.036 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.397     ; 4.614      ;
; -3.862 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.397     ; 4.440      ;
; -3.761 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.397     ; 4.339      ;
; -3.731 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.397     ; 4.309      ;
; -3.680 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.112     ; 4.543      ;
; -3.457 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.397     ; 4.035      ;
; -2.689 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.055     ; 3.629      ;
; -2.666 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.607      ;
; -2.603 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.055     ; 3.543      ;
; -2.588 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.529      ;
; -2.568 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.509      ;
; -2.559 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.055     ; 3.499      ;
; -2.483 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.424      ;
; -2.482 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.423      ;
; -2.459 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.400      ;
; -2.448 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.389      ;
; -2.402 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.343      ;
; -2.397 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.338      ;
; -2.392 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.333      ;
; -2.358 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.299      ;
; -2.339 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.055     ; 3.279      ;
; -2.333 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.274      ;
; -2.319 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.260      ;
; -2.307 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.248      ;
; -2.277 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.231      ; 3.503      ;
; -2.234 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.175      ;
; -2.232 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.173      ;
; -2.211 ; regs:inst2|reg[0][7]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.066     ; 3.140      ;
; -2.196 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.055     ; 3.136      ;
; -2.183 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.231      ; 3.409      ;
; -2.180 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.121      ;
; -2.178 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.119      ;
; -2.157 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.230      ; 3.382      ;
; -2.151 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.231      ; 3.377      ;
; -2.137 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.231      ; 3.363      ;
; -2.133 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.074      ;
; -2.113 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.230      ; 3.338      ;
; -2.106 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][0] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 3.047      ;
; -2.032 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 2.973      ;
; -1.951 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.231      ; 3.177      ;
; -1.922 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.055     ; 2.862      ;
; -1.874 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.054     ; 2.815      ;
; -0.375 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][3] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.033      ; 1.393      ;
; -0.375 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][5] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.033      ; 1.393      ;
; -0.246 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][0] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.033      ; 1.264      ;
; -0.246 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][1] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.033      ; 1.264      ;
; -0.246 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][2] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.033      ; 1.264      ;
; -0.246 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][4] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.033      ; 1.264      ;
; -0.246 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][6] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.033      ; 1.264      ;
; -0.119 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][7] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.318      ; 1.422      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_IN6'                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -2.676 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst13|mem_halt ; CLK_IN4      ; CLK_IN6     ; 1.000        ; -0.466     ; 3.195      ;
; 0.398  ; decoder:inst13|mem_halt                                                                                      ; decoder:inst13|mem_halt ; CLK_IN6      ; CLK_IN6     ; 1.000        ; -0.034     ; 0.583      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_IN4'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.561 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.111     ; 3.470      ;
; -2.559 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.106     ; 3.473      ;
; -2.513 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.109     ; 3.424      ;
; -2.513 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.104     ; 3.429      ;
; -2.120 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.026     ; 3.089      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_IN6'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; decoder:inst13|mem_halt                                                                                      ; decoder:inst13|mem_halt ; CLK_IN6      ; CLK_IN6     ; 0.000        ; 0.034      ; 0.511      ;
; 3.128 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst13|mem_halt ; CLK_IN4      ; CLK_IN6     ; 0.000        ; -0.309     ; 2.993      ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_IN5'                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.802 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][7] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.481      ; 1.457      ;
; 0.929 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][0] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.184      ; 1.287      ;
; 0.929 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][1] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.184      ; 1.287      ;
; 0.929 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][2] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.184      ; 1.287      ;
; 0.929 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][4] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.184      ; 1.287      ;
; 0.929 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][6] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.184      ; 1.287      ;
; 1.074 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][3] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.185      ; 1.433      ;
; 1.074 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][5] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.185      ; 1.433      ;
; 2.165 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.061      ; 2.410      ;
; 2.190 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.388      ;
; 2.250 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.235     ; 2.199      ;
; 2.345 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.351      ; 2.840      ;
; 2.356 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.236     ; 2.304      ;
; 2.406 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.605      ;
; 2.421 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][0] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.619      ;
; 2.448 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.647      ;
; 2.482 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.351      ; 2.977      ;
; 2.501 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.699      ;
; 2.502 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.351      ; 2.997      ;
; 2.508 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.707      ;
; 2.519 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.351      ; 3.014      ;
; 2.521 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.236     ; 2.469      ;
; 2.524 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.351      ; 3.019      ;
; 2.527 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.236     ; 2.475      ;
; 2.543 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.351      ; 3.038      ;
; 2.543 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.742      ;
; 2.585 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.783      ;
; 2.596 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.351      ; 3.091      ;
; 2.622 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.821      ;
; 2.623 ; regs:inst2|reg[0][7]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.066      ; 2.833      ;
; 2.655 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.853      ;
; 2.680 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.879      ;
; 2.686 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.236     ; 2.634      ;
; 2.699 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.898      ;
; 2.717 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.916      ;
; 2.741 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.940      ;
; 2.746 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.944      ;
; 2.750 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.235     ; 2.699      ;
; 2.777 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.975      ;
; 2.779 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.977      ;
; 2.784 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 2.982      ;
; 2.794 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.055      ; 2.993      ;
; 2.828 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.026      ;
; 2.863 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.061      ;
; 2.863 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.236     ; 2.811      ;
; 2.875 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.073      ;
; 2.905 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.103      ;
; 2.954 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.152      ;
; 2.957 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.155      ;
; 2.999 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.197      ;
; 3.036 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.234      ;
; 3.081 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.054      ; 3.279      ;
; 3.207 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.202     ; 3.189      ;
; 3.207 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.202     ; 3.189      ;
; 3.229 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.201     ; 3.212      ;
; 3.233 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.201     ; 3.216      ;
; 3.247 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.202     ; 3.229      ;
; 3.256 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.202     ; 3.238      ;
; 3.399 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.095      ; 3.678      ;
; 3.691 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.202     ; 3.673      ;
; 4.075 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.144      ; 4.403      ;
; 4.125 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.151     ; 4.158      ;
; 4.188 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.153     ; 4.219      ;
; 4.210 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.146      ; 4.540      ;
; 4.274 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.151     ; 4.307      ;
; 4.408 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.153     ; 4.439      ;
; 4.432 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.153     ; 4.463      ;
; 4.460 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.153     ; 4.491      ;
; 4.529 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.151     ; 4.562      ;
; 4.555 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.151     ; 4.588      ;
; 4.688 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.151     ; 4.721      ;
; 4.789 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.150     ; 4.823      ;
; 4.826 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.153     ; 4.857      ;
; 4.858 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.150     ; 4.892      ;
; 4.906 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.152     ; 4.938      ;
; 4.931 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.152     ; 4.963      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_IN4'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.525 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.000      ; 2.694      ;
; 2.706 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.101      ; 2.951      ;
; 2.749 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.002      ; 2.920      ;
; 2.980 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.007      ; 3.156      ;
; 2.988 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.005      ; 3.162      ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_IN4'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN4 ; Rise       ; CLK_IN4                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.085  ; 0.315        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.087  ; 0.317        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 0.088  ; 0.318        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~input|o                                                                                               ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk0                                                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|inclk[0]                                                                                 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|outclk                                                                                   ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; 0.452  ; 0.682        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 0.453  ; 0.683        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 0.454  ; 0.684        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.455  ; 0.685        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~input|i                                                                                               ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|inclk[0]                                                                                 ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|outclk                                                                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk0                                                  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~input|o                                                                                               ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_IN5'                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN5 ; Rise       ; CLK_IN5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~input|o               ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][0]|clk           ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][1]|clk           ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][2]|clk           ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][3]|clk           ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][4]|clk           ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][5]|clk           ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][6]|clk           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|inclk[0] ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|outclk   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][7]|clk           ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~input|i               ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][7]|clk           ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|inclk[0] ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|outclk   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][0]|clk           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][1]|clk           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][2]|clk           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][3]|clk           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][4]|clk           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][5]|clk           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][6]|clk           ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~input|o               ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_IN6'                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN6 ; Rise       ; CLK_IN6                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; CLK_IN6~input|o         ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; inst13|mem_halt|clk     ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; CLK_IN6~input|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; CLK_IN6~input|i         ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; inst13|mem_halt|clk     ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; CLK_IN6~input|o         ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pin_name1[*]  ; CLK_IN4    ; 12.151 ; 12.112 ; Rise       ; CLK_IN4         ;
;  pin_name1[0] ; CLK_IN4    ; 11.191 ; 11.167 ; Rise       ; CLK_IN4         ;
;  pin_name1[1] ; CLK_IN4    ; 11.771 ; 11.716 ; Rise       ; CLK_IN4         ;
;  pin_name1[2] ; CLK_IN4    ; 11.611 ; 11.567 ; Rise       ; CLK_IN4         ;
;  pin_name1[3] ; CLK_IN4    ; 12.151 ; 12.112 ; Rise       ; CLK_IN4         ;
;  pin_name1[4] ; CLK_IN4    ; 12.069 ; 11.986 ; Rise       ; CLK_IN4         ;
;  pin_name1[5] ; CLK_IN4    ; 11.662 ; 11.615 ; Rise       ; CLK_IN4         ;
;  pin_name1[6] ; CLK_IN4    ; 11.944 ; 11.857 ; Rise       ; CLK_IN4         ;
;  pin_name1[7] ; CLK_IN4    ; 11.587 ; 11.545 ; Rise       ; CLK_IN4         ;
; pin_name1[*]  ; CLK_IN5    ; 8.734  ; 8.695  ; Rise       ; CLK_IN5         ;
;  pin_name1[0] ; CLK_IN5    ; 7.692  ; 7.704  ; Rise       ; CLK_IN5         ;
;  pin_name1[1] ; CLK_IN5    ; 8.258  ; 8.203  ; Rise       ; CLK_IN5         ;
;  pin_name1[2] ; CLK_IN5    ; 8.036  ; 7.992  ; Rise       ; CLK_IN5         ;
;  pin_name1[3] ; CLK_IN5    ; 8.734  ; 8.695  ; Rise       ; CLK_IN5         ;
;  pin_name1[4] ; CLK_IN5    ; 8.615  ; 8.536  ; Rise       ; CLK_IN5         ;
;  pin_name1[5] ; CLK_IN5    ; 8.245  ; 8.198  ; Rise       ; CLK_IN5         ;
;  pin_name1[6] ; CLK_IN5    ; 8.490  ; 8.407  ; Rise       ; CLK_IN5         ;
;  pin_name1[7] ; CLK_IN5    ; 8.170  ; 8.128  ; Rise       ; CLK_IN5         ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; pin_name1[*]  ; CLK_IN4    ; 7.683 ; 7.618 ; Rise       ; CLK_IN4         ;
;  pin_name1[0] ; CLK_IN4    ; 8.393 ; 8.307 ; Rise       ; CLK_IN4         ;
;  pin_name1[1] ; CLK_IN4    ; 8.480 ; 8.387 ; Rise       ; CLK_IN4         ;
;  pin_name1[2] ; CLK_IN4    ; 7.712 ; 7.618 ; Rise       ; CLK_IN4         ;
;  pin_name1[3] ; CLK_IN4    ; 7.964 ; 7.929 ; Rise       ; CLK_IN4         ;
;  pin_name1[4] ; CLK_IN4    ; 8.160 ; 8.114 ; Rise       ; CLK_IN4         ;
;  pin_name1[5] ; CLK_IN4    ; 7.755 ; 7.744 ; Rise       ; CLK_IN4         ;
;  pin_name1[6] ; CLK_IN4    ; 8.040 ; 7.991 ; Rise       ; CLK_IN4         ;
;  pin_name1[7] ; CLK_IN4    ; 7.683 ; 7.678 ; Rise       ; CLK_IN4         ;
; pin_name1[*]  ; CLK_IN5    ; 7.239 ; 7.146 ; Rise       ; CLK_IN5         ;
;  pin_name1[0] ; CLK_IN5    ; 7.268 ; 7.182 ; Rise       ; CLK_IN5         ;
;  pin_name1[1] ; CLK_IN5    ; 7.239 ; 7.146 ; Rise       ; CLK_IN5         ;
;  pin_name1[2] ; CLK_IN5    ; 7.444 ; 7.348 ; Rise       ; CLK_IN5         ;
;  pin_name1[3] ; CLK_IN5    ; 7.917 ; 7.882 ; Rise       ; CLK_IN5         ;
;  pin_name1[4] ; CLK_IN5    ; 7.860 ; 7.799 ; Rise       ; CLK_IN5         ;
;  pin_name1[5] ; CLK_IN5    ; 7.453 ; 7.424 ; Rise       ; CLK_IN5         ;
;  pin_name1[6] ; CLK_IN5    ; 7.540 ; 7.477 ; Rise       ; CLK_IN5         ;
;  pin_name1[7] ; CLK_IN5    ; 7.416 ; 7.411 ; Rise       ; CLK_IN5         ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; CLK_IN5 ; -3.289 ; -24.749         ;
; CLK_IN6 ; -1.206 ; -1.206          ;
; CLK_IN4 ; -1.005 ; -4.696          ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLK_IN6 ; 0.201 ; 0.000           ;
; CLK_IN5 ; 0.340 ; 0.000           ;
; CLK_IN4 ; 1.298 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; CLK_IN4 ; -3.000 ; -13.011                       ;
; CLK_IN5 ; -3.000 ; -11.440                       ;
; CLK_IN6 ; -3.000 ; -4.129                        ;
+---------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_IN5'                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -3.289 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.232     ; 4.024      ;
; -3.237 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.232     ; 3.972      ;
; -3.145 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.232     ; 3.880      ;
; -3.144 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.191     ; 3.920      ;
; -3.135 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.193     ; 3.909      ;
; -3.133 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.191     ; 3.909      ;
; -3.097 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.232     ; 3.832      ;
; -3.083 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.193     ; 3.857      ;
; -3.078 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.232     ; 3.813      ;
; -3.041 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.191     ; 3.817      ;
; -2.993 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.232     ; 3.728      ;
; -2.976 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.059     ; 3.884      ;
; -2.952 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.193     ; 3.726      ;
; -2.939 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.018     ; 3.888      ;
; -2.934 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.232     ; 3.669      ;
; -2.905 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.193     ; 3.679      ;
; -2.883 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.193     ; 3.657      ;
; -2.850 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.020     ; 3.797      ;
; -2.829 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.191     ; 3.605      ;
; -2.770 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.191     ; 3.546      ;
; -2.673 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.193     ; 3.447      ;
; -2.565 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.193     ; 3.339      ;
; -2.564 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.191     ; 3.340      ;
; -2.456 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.191     ; 3.232      ;
; -2.312 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.243     ; 3.036      ;
; -2.260 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.243     ; 2.984      ;
; -2.198 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.243     ; 2.922      ;
; -2.101 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.243     ; 2.825      ;
; -2.032 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.243     ; 2.756      ;
; -1.999 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.070     ; 2.896      ;
; -1.980 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.243     ; 2.704      ;
; -1.842 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 1.000        ; -0.243     ; 2.566      ;
; -1.346 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.297      ;
; -1.310 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.261      ;
; -1.294 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.245      ;
; -1.258 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.209      ;
; -1.258 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.209      ;
; -1.230 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.181      ;
; -1.191 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.142      ;
; -1.187 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.138      ;
; -1.178 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.129      ;
; -1.139 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.090      ;
; -1.135 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.086      ;
; -1.116 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.067      ;
; -1.099 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.050      ;
; -1.077 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.028      ;
; -1.057 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.008      ;
; -1.054 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 2.005      ;
; -1.045 ; regs:inst2|reg[0][7]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.043     ; 1.989      ;
; -1.038 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.989      ;
; -1.033 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.137      ; 2.157      ;
; -1.030 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.981      ;
; -1.028 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.979      ;
; -1.027 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.978      ;
; -1.019 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.970      ;
; -1.014 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.965      ;
; -0.997 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.137      ; 2.121      ;
; -0.997 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.137      ; 2.121      ;
; -0.980 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.931      ;
; -0.950 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.901      ;
; -0.948 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.137      ; 2.072      ;
; -0.946 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][0] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.897      ;
; -0.926 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.137      ; 2.050      ;
; -0.917 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.137      ; 2.041      ;
; -0.911 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.862      ;
; -0.878 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; 0.137      ; 2.002      ;
; -0.828 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.779      ;
; -0.768 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 1.000        ; -0.036     ; 1.719      ;
; 0.245  ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][3] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.117      ; 0.849      ;
; 0.245  ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][5] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.117      ; 0.849      ;
; 0.332  ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][0] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.117      ; 0.762      ;
; 0.332  ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][1] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.117      ; 0.762      ;
; 0.332  ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][2] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.117      ; 0.762      ;
; 0.332  ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][4] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.117      ; 0.762      ;
; 0.332  ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][6] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.117      ; 0.762      ;
; 0.397  ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][7] ; CLK_IN6      ; CLK_IN5     ; 1.000        ; 0.290      ; 0.870      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_IN6'                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -1.206 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst13|mem_halt ; CLK_IN4      ; CLK_IN6     ; 1.000        ; -0.398     ; 1.785      ;
; 0.626  ; decoder:inst13|mem_halt                                                                                      ; decoder:inst13|mem_halt ; CLK_IN6      ; CLK_IN6     ; 1.000        ; -0.022     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_IN4'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.005 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.076     ; 1.938      ;
; -1.003 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.073     ; 1.939      ;
; -0.982 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.075     ; 1.916      ;
; -0.969 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.072     ; 1.906      ;
; -0.737 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; CLK_IN4      ; CLK_IN4     ; 1.000        ; -0.033     ; 1.691      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_IN6'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; decoder:inst13|mem_halt                                                                                      ; decoder:inst13|mem_halt ; CLK_IN6      ; CLK_IN6     ; 0.000        ; 0.022      ; 0.307      ;
; 1.763 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst13|mem_halt ; CLK_IN4      ; CLK_IN6     ; 0.000        ; -0.291     ; 1.586      ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_IN5'                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][7] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.397      ; 0.851      ;
; 0.432 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][0] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.217      ; 0.763      ;
; 0.432 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][1] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.217      ; 0.763      ;
; 0.432 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][2] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.217      ; 0.763      ;
; 0.432 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][4] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.217      ; 0.763      ;
; 0.432 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][6] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.217      ; 0.763      ;
; 0.507 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][3] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.217      ; 0.838      ;
; 0.507 ; decoder:inst13|mem_halt                                                                                       ; regs:inst2|reg[0][5] ; CLK_IN6      ; CLK_IN5     ; 0.000        ; 0.217      ; 0.838      ;
; 1.261 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.381      ;
; 1.272 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.046      ; 1.442      ;
; 1.339 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.134     ; 1.329      ;
; 1.341 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.134     ; 1.331      ;
; 1.392 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.512      ;
; 1.398 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.216      ; 1.698      ;
; 1.398 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][0] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.518      ;
; 1.443 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.563      ;
; 1.447 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.567      ;
; 1.448 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.568      ;
; 1.460 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.134     ; 1.450      ;
; 1.471 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.216      ; 1.771      ;
; 1.472 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.134     ; 1.462      ;
; 1.481 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.216      ; 1.781      ;
; 1.481 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.216      ; 1.781      ;
; 1.489 ; regs:inst2|reg[0][6]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.216      ; 1.789      ;
; 1.510 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.630      ;
; 1.515 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.635      ;
; 1.516 ; regs:inst2|reg[0][7]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.043      ; 1.643      ;
; 1.520 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.640      ;
; 1.526 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.216      ; 1.826      ;
; 1.526 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.646      ;
; 1.553 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][7] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.216      ; 1.853      ;
; 1.566 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.134     ; 1.556      ;
; 1.583 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.703      ;
; 1.591 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.711      ;
; 1.593 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.713      ;
; 1.598 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][3] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.718      ;
; 1.600 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][1] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.720      ;
; 1.603 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][2] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.723      ;
; 1.605 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.725      ;
; 1.628 ; regs:inst2|reg[0][1]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.748      ;
; 1.632 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.134     ; 1.622      ;
; 1.638 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.758      ;
; 1.664 ; regs:inst2|reg[0][4]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.784      ;
; 1.665 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][5] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.785      ;
; 1.672 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.134     ; 1.662      ;
; 1.674 ; regs:inst2|reg[0][5]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.794      ;
; 1.674 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.794      ;
; 1.703 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.123     ; 1.704      ;
; 1.708 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.123     ; 1.709      ;
; 1.711 ; regs:inst2|reg[0][0]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.831      ;
; 1.719 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.839      ;
; 1.723 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.123     ; 1.724      ;
; 1.725 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.123     ; 1.726      ;
; 1.731 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.123     ; 1.732      ;
; 1.732 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.123     ; 1.733      ;
; 1.746 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][6] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.866      ;
; 1.756 ; regs:inst2|reg[0][3]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.876      ;
; 1.783 ; regs:inst2|reg[0][2]                                                                                          ; regs:inst2|reg[0][4] ; CLK_IN5      ; CLK_IN5     ; 0.000        ; 0.036      ; 1.903      ;
; 1.812 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.057      ; 1.993      ;
; 1.990 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.123     ; 1.991      ;
; 2.216 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.088      ; 2.428      ;
; 2.225 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.091     ; 2.258      ;
; 2.285 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][1] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.092     ; 2.317      ;
; 2.309 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][7] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; 0.089      ; 2.522      ;
; 2.313 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.091     ; 2.346      ;
; 2.410 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][0] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.092     ; 2.442      ;
; 2.414 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.092     ; 2.446      ;
; 2.453 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.092     ; 2.485      ;
; 2.478 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][6] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.091     ; 2.511      ;
; 2.503 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][4] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.091     ; 2.536      ;
; 2.595 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.091     ; 2.628      ;
; 2.676 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.091     ; 2.709      ;
; 2.694 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][2] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.092     ; 2.726      ;
; 2.706 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.091     ; 2.739      ;
; 2.748 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][3] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.092     ; 2.780      ;
; 2.768 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; regs:inst2|reg[0][5] ; CLK_IN4      ; CLK_IN5     ; 0.000        ; -0.092     ; 2.800      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_IN4'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.298 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.003      ; 1.405      ;
; 1.408 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.055      ; 1.547      ;
; 1.436 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.005      ; 1.545      ;
; 1.615 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.008      ; 1.727      ;
; 1.629 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0 ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_IN4      ; CLK_IN4     ; 0.000        ; 0.006      ; 1.739      ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_IN4'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN4 ; Rise       ; CLK_IN4                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; -0.117 ; 0.113        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -0.117 ; 0.113        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -0.116 ; 0.114        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; -0.116 ; 0.114        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; -0.114 ; 0.116        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -0.114 ; 0.116        ; 0.230          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~input|o                                                                                               ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk0                                                  ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|inclk[0]                                                                                 ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN4 ; Rise       ; CLK_IN4~input|i                                                                                               ;
; 0.650  ; 0.880        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 0.650  ; 0.880        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 0.652  ; 0.882        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.652  ; 0.882        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 0.676  ; 0.892        ; 0.216          ; High Pulse Width ; CLK_IN4 ; Rise       ; RAMDUAL:inst6|altsyncram:altsyncram_component|altsyncram_6334:auto_generated|address_reg_b[0]                 ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|inclk[0]                                                                                 ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~inputclkctrl|outclk                                                                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk0                                                  ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; CLK_IN4~input|o                                                                                               ;
; 0.898  ; 0.898        ; 0.000          ; High Pulse Width ; CLK_IN4 ; Rise       ; inst6|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_IN5'                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN5 ; Rise       ; CLK_IN5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; -0.067 ; 0.117        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][7]|clk           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~input|o               ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][0]|clk           ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][1]|clk           ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][2]|clk           ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][3]|clk           ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][4]|clk           ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][5]|clk           ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; inst2|reg[0][6]|clk           ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|inclk[0] ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN5 ; Rise       ; CLK_IN5~input|i               ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][0]          ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][1]          ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][2]          ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][3]          ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][4]          ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][5]          ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][6]          ;
; 0.665  ; 0.881        ; 0.216          ; High Pulse Width ; CLK_IN5 ; Rise       ; regs:inst2|reg[0][7]          ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|inclk[0] ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~inputclkctrl|outclk   ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][0]|clk           ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][1]|clk           ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][2]|clk           ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][4]|clk           ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][6]|clk           ;
; 0.874  ; 0.874        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][3]|clk           ;
; 0.874  ; 0.874        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][5]|clk           ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; CLK_IN5~input|o               ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; CLK_IN5 ; Rise       ; inst2|reg[0][7]|clk           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_IN6'                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_IN6 ; Rise       ; CLK_IN6                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; -0.129 ; 0.055        ; 0.184          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; inst13|mem_halt|clk     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; CLK_IN6~input|o         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; CLK_IN6~input|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN6 ; Rise       ; CLK_IN6~input|i         ;
; 0.724  ; 0.940        ; 0.216          ; High Pulse Width ; CLK_IN6 ; Rise       ; decoder:inst13|mem_halt ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; CLK_IN6~input|o         ;
; 0.946  ; 0.946        ; 0.000          ; High Pulse Width ; CLK_IN6 ; Rise       ; inst13|mem_halt|clk     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; pin_name1[*]  ; CLK_IN4    ; 7.357 ; 7.500 ; Rise       ; CLK_IN4         ;
;  pin_name1[0] ; CLK_IN4    ; 6.760 ; 6.900 ; Rise       ; CLK_IN4         ;
;  pin_name1[1] ; CLK_IN4    ; 7.089 ; 7.217 ; Rise       ; CLK_IN4         ;
;  pin_name1[2] ; CLK_IN4    ; 7.003 ; 7.119 ; Rise       ; CLK_IN4         ;
;  pin_name1[3] ; CLK_IN4    ; 7.357 ; 7.500 ; Rise       ; CLK_IN4         ;
;  pin_name1[4] ; CLK_IN4    ; 7.320 ; 7.460 ; Rise       ; CLK_IN4         ;
;  pin_name1[5] ; CLK_IN4    ; 7.029 ; 7.143 ; Rise       ; CLK_IN4         ;
;  pin_name1[6] ; CLK_IN4    ; 7.250 ; 7.366 ; Rise       ; CLK_IN4         ;
;  pin_name1[7] ; CLK_IN4    ; 6.994 ; 7.099 ; Rise       ; CLK_IN4         ;
; pin_name1[*]  ; CLK_IN5    ; 5.412 ; 5.572 ; Rise       ; CLK_IN5         ;
;  pin_name1[0] ; CLK_IN5    ; 4.804 ; 4.947 ; Rise       ; CLK_IN5         ;
;  pin_name1[1] ; CLK_IN5    ; 5.056 ; 5.209 ; Rise       ; CLK_IN5         ;
;  pin_name1[2] ; CLK_IN5    ; 5.009 ; 5.125 ; Rise       ; CLK_IN5         ;
;  pin_name1[3] ; CLK_IN5    ; 5.404 ; 5.572 ; Rise       ; CLK_IN5         ;
;  pin_name1[4] ; CLK_IN5    ; 5.412 ; 5.552 ; Rise       ; CLK_IN5         ;
;  pin_name1[5] ; CLK_IN5    ; 5.112 ; 5.235 ; Rise       ; CLK_IN5         ;
;  pin_name1[6] ; CLK_IN5    ; 5.342 ; 5.458 ; Rise       ; CLK_IN5         ;
;  pin_name1[7] ; CLK_IN5    ; 5.107 ; 5.203 ; Rise       ; CLK_IN5         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; pin_name1[*]  ; CLK_IN4    ; 4.728 ; 4.852 ; Rise       ; CLK_IN4         ;
;  pin_name1[0] ; CLK_IN4    ; 5.148 ; 5.270 ; Rise       ; CLK_IN4         ;
;  pin_name1[1] ; CLK_IN4    ; 5.211 ; 5.342 ; Rise       ; CLK_IN4         ;
;  pin_name1[2] ; CLK_IN4    ; 4.728 ; 4.852 ; Rise       ; CLK_IN4         ;
;  pin_name1[3] ; CLK_IN4    ; 4.947 ; 5.121 ; Rise       ; CLK_IN4         ;
;  pin_name1[4] ; CLK_IN4    ; 5.017 ; 5.173 ; Rise       ; CLK_IN4         ;
;  pin_name1[5] ; CLK_IN4    ; 4.811 ; 4.912 ; Rise       ; CLK_IN4         ;
;  pin_name1[6] ; CLK_IN4    ; 4.946 ; 5.083 ; Rise       ; CLK_IN4         ;
;  pin_name1[7] ; CLK_IN4    ; 4.780 ; 4.870 ; Rise       ; CLK_IN4         ;
; pin_name1[*]  ; CLK_IN5    ; 4.435 ; 4.566 ; Rise       ; CLK_IN5         ;
;  pin_name1[0] ; CLK_IN5    ; 4.440 ; 4.566 ; Rise       ; CLK_IN5         ;
;  pin_name1[1] ; CLK_IN5    ; 4.435 ; 4.566 ; Rise       ; CLK_IN5         ;
;  pin_name1[2] ; CLK_IN5    ; 4.559 ; 4.678 ; Rise       ; CLK_IN5         ;
;  pin_name1[3] ; CLK_IN5    ; 4.898 ; 5.072 ; Rise       ; CLK_IN5         ;
;  pin_name1[4] ; CLK_IN5    ; 4.817 ; 4.967 ; Rise       ; CLK_IN5         ;
;  pin_name1[5] ; CLK_IN5    ; 4.572 ; 4.679 ; Rise       ; CLK_IN5         ;
;  pin_name1[6] ; CLK_IN5    ; 4.629 ; 4.764 ; Rise       ; CLK_IN5         ;
;  pin_name1[7] ; CLK_IN5    ; 4.603 ; 4.693 ; Rise       ; CLK_IN5         ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.008  ; 0.201 ; N/A      ; N/A     ; -3.000              ;
;  CLK_IN4         ; -2.954  ; 1.298 ; N/A      ; N/A     ; -3.000              ;
;  CLK_IN5         ; -7.008  ; 0.340 ; N/A      ; N/A     ; -3.000              ;
;  CLK_IN6         ; -3.157  ; 0.201 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -70.917 ; 0.0   ; 0.0      ; 0.0     ; -36.392             ;
;  CLK_IN4         ; -14.164 ; 0.000 ; N/A      ; N/A     ; -21.392             ;
;  CLK_IN5         ; -53.596 ; 0.000 ; N/A      ; N/A     ; -11.440             ;
;  CLK_IN6         ; -3.157  ; 0.000 ; N/A      ; N/A     ; -4.129              ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pin_name1[*]  ; CLK_IN4    ; 13.161 ; 13.215 ; Rise       ; CLK_IN4         ;
;  pin_name1[0] ; CLK_IN4    ; 12.115 ; 12.183 ; Rise       ; CLK_IN4         ;
;  pin_name1[1] ; CLK_IN4    ; 12.757 ; 12.771 ; Rise       ; CLK_IN4         ;
;  pin_name1[2] ; CLK_IN4    ; 12.611 ; 12.634 ; Rise       ; CLK_IN4         ;
;  pin_name1[3] ; CLK_IN4    ; 13.161 ; 13.215 ; Rise       ; CLK_IN4         ;
;  pin_name1[4] ; CLK_IN4    ; 13.119 ; 13.113 ; Rise       ; CLK_IN4         ;
;  pin_name1[5] ; CLK_IN4    ; 12.638 ; 12.585 ; Rise       ; CLK_IN4         ;
;  pin_name1[6] ; CLK_IN4    ; 12.996 ; 12.983 ; Rise       ; CLK_IN4         ;
;  pin_name1[7] ; CLK_IN4    ; 12.570 ; 12.574 ; Rise       ; CLK_IN4         ;
; pin_name1[*]  ; CLK_IN5    ; 9.340  ; 9.394  ; Rise       ; CLK_IN5         ;
;  pin_name1[0] ; CLK_IN5    ; 8.263  ; 8.341  ; Rise       ; CLK_IN5         ;
;  pin_name1[1] ; CLK_IN5    ; 8.828  ; 8.842  ; Rise       ; CLK_IN5         ;
;  pin_name1[2] ; CLK_IN5    ; 8.647  ; 8.670  ; Rise       ; CLK_IN5         ;
;  pin_name1[3] ; CLK_IN5    ; 9.340  ; 9.394  ; Rise       ; CLK_IN5         ;
;  pin_name1[4] ; CLK_IN5    ; 9.279  ; 9.273  ; Rise       ; CLK_IN5         ;
;  pin_name1[5] ; CLK_IN5    ; 8.817  ; 8.764  ; Rise       ; CLK_IN5         ;
;  pin_name1[6] ; CLK_IN5    ; 9.156  ; 9.143  ; Rise       ; CLK_IN5         ;
;  pin_name1[7] ; CLK_IN5    ; 8.749  ; 8.759  ; Rise       ; CLK_IN5         ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; pin_name1[*]  ; CLK_IN4    ; 4.728 ; 4.852 ; Rise       ; CLK_IN4         ;
;  pin_name1[0] ; CLK_IN4    ; 5.148 ; 5.270 ; Rise       ; CLK_IN4         ;
;  pin_name1[1] ; CLK_IN4    ; 5.211 ; 5.342 ; Rise       ; CLK_IN4         ;
;  pin_name1[2] ; CLK_IN4    ; 4.728 ; 4.852 ; Rise       ; CLK_IN4         ;
;  pin_name1[3] ; CLK_IN4    ; 4.947 ; 5.121 ; Rise       ; CLK_IN4         ;
;  pin_name1[4] ; CLK_IN4    ; 5.017 ; 5.173 ; Rise       ; CLK_IN4         ;
;  pin_name1[5] ; CLK_IN4    ; 4.811 ; 4.912 ; Rise       ; CLK_IN4         ;
;  pin_name1[6] ; CLK_IN4    ; 4.946 ; 5.083 ; Rise       ; CLK_IN4         ;
;  pin_name1[7] ; CLK_IN4    ; 4.780 ; 4.870 ; Rise       ; CLK_IN4         ;
; pin_name1[*]  ; CLK_IN5    ; 4.435 ; 4.566 ; Rise       ; CLK_IN5         ;
;  pin_name1[0] ; CLK_IN5    ; 4.440 ; 4.566 ; Rise       ; CLK_IN5         ;
;  pin_name1[1] ; CLK_IN5    ; 4.435 ; 4.566 ; Rise       ; CLK_IN5         ;
;  pin_name1[2] ; CLK_IN5    ; 4.559 ; 4.678 ; Rise       ; CLK_IN5         ;
;  pin_name1[3] ; CLK_IN5    ; 4.898 ; 5.072 ; Rise       ; CLK_IN5         ;
;  pin_name1[4] ; CLK_IN5    ; 4.817 ; 4.967 ; Rise       ; CLK_IN5         ;
;  pin_name1[5] ; CLK_IN5    ; 4.572 ; 4.679 ; Rise       ; CLK_IN5         ;
;  pin_name1[6] ; CLK_IN5    ; 4.629 ; 4.764 ; Rise       ; CLK_IN5         ;
;  pin_name1[7] ; CLK_IN5    ; 4.603 ; 4.693 ; Rise       ; CLK_IN5         ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pin_name1[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name1[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name1[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name1[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name1[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name1[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name1[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name1[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_IN                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_IN3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_IN                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_IN4                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_IN5                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_IN6                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_IN6                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_IN7                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_IN4    ; CLK_IN4  ; 19       ; 0        ; 0        ; 0        ;
; CLK_IN4    ; CLK_IN5  ; 1696     ; 0        ; 0        ; 0        ;
; CLK_IN5    ; CLK_IN5  ; 44       ; 0        ; 0        ; 0        ;
; CLK_IN6    ; CLK_IN5  ; 8        ; 0        ; 0        ; 0        ;
; CLK_IN4    ; CLK_IN6  ; 2        ; 0        ; 0        ; 0        ;
; CLK_IN6    ; CLK_IN6  ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_IN4    ; CLK_IN4  ; 19       ; 0        ; 0        ; 0        ;
; CLK_IN4    ; CLK_IN5  ; 1696     ; 0        ; 0        ; 0        ;
; CLK_IN5    ; CLK_IN5  ; 44       ; 0        ; 0        ; 0        ;
; CLK_IN6    ; CLK_IN5  ; 8        ; 0        ; 0        ; 0        ;
; CLK_IN4    ; CLK_IN6  ; 2        ; 0        ; 0        ; 0        ;
; CLK_IN6    ; CLK_IN6  ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 68    ; 68   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Feb 24 17:37:34 2017
Info: Command: quartus_sta multi -c multi
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_IN5 CLK_IN5
    Info (332105): create_clock -period 1.000 -name CLK_IN6 CLK_IN6
    Info (332105): create_clock -period 1.000 -name CLK_IN4 CLK_IN4
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.008             -53.596 CLK_IN5 
    Info (332119):    -3.157              -3.157 CLK_IN6 
    Info (332119):    -2.954             -14.164 CLK_IN4 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 CLK_IN6 
    Info (332119):     0.810               0.000 CLK_IN5 
    Info (332119):     2.796               0.000 CLK_IN4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.392 CLK_IN4 
    Info (332119):    -3.000             -11.000 CLK_IN5 
    Info (332119):    -3.000              -4.000 CLK_IN6 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.183             -47.316 CLK_IN5 
    Info (332119):    -2.676              -2.676 CLK_IN6 
    Info (332119):    -2.561             -12.266 CLK_IN4 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 CLK_IN6 
    Info (332119):     0.802               0.000 CLK_IN5 
    Info (332119):     2.525               0.000 CLK_IN4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.392 CLK_IN4 
    Info (332119):    -3.000             -11.000 CLK_IN5 
    Info (332119):    -3.000              -4.000 CLK_IN6 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.289             -24.749 CLK_IN5 
    Info (332119):    -1.206              -1.206 CLK_IN6 
    Info (332119):    -1.005              -4.696 CLK_IN4 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 CLK_IN6 
    Info (332119):     0.340               0.000 CLK_IN5 
    Info (332119):     1.298               0.000 CLK_IN4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.011 CLK_IN4 
    Info (332119):    -3.000             -11.440 CLK_IN5 
    Info (332119):    -3.000              -4.129 CLK_IN6 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 422 megabytes
    Info: Processing ended: Fri Feb 24 17:37:36 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


