<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p98" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_98{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_98{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_98{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_98{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_98{left:145px;bottom:882px;letter-spacing:-0.24px;}
#t6_98{left:169px;bottom:867px;letter-spacing:-0.22px;word-spacing:-0.1px;}
#t7_98{left:169px;bottom:852px;letter-spacing:-0.23px;word-spacing:-0.03px;}
#t8_98{left:145px;bottom:837px;letter-spacing:-0.22px;}
#t9_98{left:145px;bottom:823px;letter-spacing:-0.24px;word-spacing:0.03px;}
#ta_98{left:145px;bottom:780px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tb_98{left:145px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tc_98{left:145px;bottom:723px;}
#td_98{left:182px;bottom:723px;letter-spacing:-0.12px;}
#te_98{left:182px;bottom:706px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tf_98{left:145px;bottom:677px;}
#tg_98{left:182px;bottom:677px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#th_98{left:182px;bottom:661px;letter-spacing:-0.12px;word-spacing:-0.32px;}
#ti_98{left:182px;bottom:644px;letter-spacing:-0.12px;word-spacing:-0.91px;}
#tj_98{left:565px;bottom:645px;letter-spacing:-0.22px;}
#tk_98{left:585px;bottom:644px;letter-spacing:-0.12px;word-spacing:-0.94px;}
#tl_98{left:182px;bottom:627px;letter-spacing:-0.11px;}
#tm_98{left:145px;bottom:598px;}
#tn_98{left:182px;bottom:598px;letter-spacing:-0.12px;word-spacing:-0.63px;}
#to_98{left:182px;bottom:581px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tp_98{left:145px;bottom:538px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tq_98{left:145px;bottom:511px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tr_98{left:145px;bottom:483px;letter-spacing:-0.11px;word-spacing:0.03px;}
#ts_98{left:145px;bottom:466px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tt_98{left:145px;bottom:450px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tu_98{left:145px;bottom:433px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tv_98{left:145px;bottom:404px;}
#tw_98{left:182px;bottom:404px;letter-spacing:-0.11px;word-spacing:-0.72px;}
#tx_98{left:182px;bottom:387px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ty_98{left:145px;bottom:358px;}
#tz_98{left:182px;bottom:358px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_98{left:182px;bottom:341px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t11_98{left:182px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_98{left:145px;bottom:295px;}
#t13_98{left:182px;bottom:295px;letter-spacing:-0.12px;word-spacing:-0.72px;}
#t14_98{left:182px;bottom:279px;letter-spacing:-0.1px;word-spacing:-0.32px;}
#t15_98{left:182px;bottom:262px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#t16_98{left:182px;bottom:245px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_98{left:182px;bottom:222px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_98{left:182px;bottom:205px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t19_98{left:182px;bottom:188px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1a_98{left:182px;bottom:172px;letter-spacing:-0.13px;word-spacing:-0.17px;}
#t1b_98{left:182px;bottom:155px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_98{left:182px;bottom:132px;letter-spacing:-0.11px;word-spacing:-0.92px;}
#t1d_98{left:182px;bottom:115px;letter-spacing:-0.12px;}
#t1e_98{left:182px;bottom:98px;letter-spacing:-0.14px;word-spacing:0.04px;}

.s1_98{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_98{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_98{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s4_98{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s5_98{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_98{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts98" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg98Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg98" style="-webkit-user-select: none;"><object width="825" height="990" data="98/98.svg" type="image/svg+xml" id="pdf98" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_98" class="t s1_98">Programmers’ Model </span>
<span id="t2_98" class="t s2_98">A2-60 </span><span id="t3_98" class="t s1_98">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_98" class="t s2_98">ARM DDI 0100I </span>
<span id="t5_98" class="t v0_98 s3_98">IF the page pointed to by (R14_abt – 4) is not mapped </span>
<span id="t6_98" class="t v0_98 s3_98">THEN map the page </span>
<span id="t7_98" class="t v0_98 s3_98">ELSE map the page following the page including (R14_abt – 4) </span>
<span id="t8_98" class="t v0_98 s3_98">ENDIF </span>
<span id="t9_98" class="t v0_98 s3_98">retry the instruction </span>
<span id="ta_98" class="t s4_98">SWI exceptions </span>
<span id="tb_98" class="t s5_98">SWI exceptions must not occur during Jazelle state execution, for the following reasons: </span>
<span id="tc_98" class="t s5_98">• </span><span id="td_98" class="t s5_98">ARM and Thumb state SWIs are supported in the ARM architecture. Opcode SWIs are not </span>
<span id="te_98" class="t s5_98">supported, due to the additional complexity they would introduce in the SWI usage model. </span>
<span id="tf_98" class="t s5_98">• </span><span id="tg_98" class="t s5_98">Jazelle Extension subarchitectures and implementations need to have a mechanism to return to ARM </span>
<span id="th_98" class="t s5_98">or Thumb state handlers in order to execute the more complex opcode. If a opcode needs to make an </span>
<span id="ti_98" class="t s5_98">OS call, it can make use of this mechanism to cause an ARM or Thumb </span><span id="tj_98" class="t v0_98 s3_98">SWI </span><span id="tk_98" class="t s5_98">instruction to be executed, </span>
<span id="tl_98" class="t s5_98">with a small overhead in percentage terms compared with the cost of the OS call itself. </span>
<span id="tm_98" class="t s5_98">• </span><span id="tn_98" class="t s5_98">SWI calling conventions are highly OS-dependent, and would potentially require the subarchitecture </span>
<span id="to_98" class="t s5_98">to be OS aware. </span>
<span id="tp_98" class="t s4_98">Undefined Instruction exceptions </span>
<span id="tq_98" class="t s5_98">Undefined Instruction exceptions must not occur during Jazelle state execution. </span>
<span id="tr_98" class="t s5_98">When the Jazelle Extension hardware synthesizes a coprocessor instruction and passes it to a hardware </span>
<span id="ts_98" class="t s5_98">coprocessor (most likely, a VFP coprocessor), and the coprocessor rejects the instruction, there are </span>
<span id="tt_98" class="t s5_98">considerable complications involved if this was allowed to result in the ARM processor’s Undefined </span>
<span id="tu_98" class="t s5_98">Instruction trap. These include: </span>
<span id="tv_98" class="t s5_98">• </span><span id="tw_98" class="t s5_98">The coprocessor instruction is not available to be loaded from memory (something that is relied upon </span>
<span id="tx_98" class="t s5_98">by most Undefined Instruction handlers). </span>
<span id="ty_98" class="t s5_98">• </span><span id="tz_98" class="t s5_98">The coprocessor instruction cannot typically be determined from the opcode that is loadable from </span>
<span id="t10_98" class="t s5_98">memory without considerable knowledge of implementation and subarchitecture details of the </span>
<span id="t11_98" class="t s5_98">Jazelle Extension hardware. </span>
<span id="t12_98" class="t s5_98">• </span><span id="t13_98" class="t s5_98">The coprocessor-generated Undefined Instruction exceptions (and VFP-generated ones in particular) </span>
<span id="t14_98" class="t s5_98">can typically be either precise (that is, caused by the instruction at (R14_und – 4)) or imprecise (that </span>
<span id="t15_98" class="t s5_98">is, caused by a pending exceptional condition generated by some earlier instruction and nothing to do </span>
<span id="t16_98" class="t s5_98">with the instruction at (R14_und – 4)). </span>
<span id="t17_98" class="t s5_98">Precise Undefined Instruction exceptions typically must be handled by emulating the instruction at </span>
<span id="t18_98" class="t s5_98">(R14_und – 4), followed by returning to the instruction that follows it. Imprecise Undefined </span>
<span id="t19_98" class="t s5_98">Instruction exceptions typically need to be handled by getting details of the exceptional condition </span>
<span id="t1a_98" class="t s5_98">and/or the earlier instruction from the coprocessor, fixing things up in some way, and then returning </span>
<span id="t1b_98" class="t s5_98">to the instruction at (R14_und – 4). </span>
<span id="t1c_98" class="t s5_98">This means that there are two different possible return addresses, not necessarily at a fixed offset from </span>
<span id="t1d_98" class="t s5_98">each other as they are when dealing with coprocessor instructions in memory, making it difficult to </span>
<span id="t1e_98" class="t s5_98">define the value R14_und should have on entry to the Undefined Instruction handler. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
