

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Thu Jul 07 19:01:54 2022

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4321
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4321 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTDbits	set	3971
    48  0000                     _PORTCbits	set	3970
    49  0000                     _TRISD	set	3989
    50  0000                     _TRISC	set	3988
    51  0000                     _ADCON1	set	4033
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  001FBC                     __pcinit:
    57                           	callstack 0
    58  001FBC                     start_initialization:
    59                           	callstack 0
    60  001FBC                     __initialization:
    61                           	callstack 0
    62  001FBC                     end_of_initialization:
    63                           	callstack 0
    64  001FBC                     __end_of__initialization:
    65                           	callstack 0
    66  001FBC  0100               	movlb	0
    67  001FBE  EFE1  F00F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000000                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000000                     
    73                           ; 2 bytes @ 0x0
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 22 in file "LAB4inC.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  2   14[None  ] int 
    86 ;; Registers used:
    87 ;;		wreg, status,2
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1
    93 ;;      Params:         0       0       0
    94 ;;      Locals:         0       0       0
    95 ;;      Temps:          0       0       0
    96 ;;      Totals:         0       0       0
    97 ;;Total ram usage:        0 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  001FC2                     __ptext0:
   107                           	callstack 0
   108  001FC2                     _main:
   109                           	callstack 31
   110  001FC2                     
   111                           ;LAB4inC.c: 24:     ADCON1 = 0xff;
   112  001FC2  68C1               	setf	193,c	;volatile
   113  001FC4                     
   114                           ;LAB4inC.c: 25:     TRISC = 0x02;
   115  001FC4  0E02               	movlw	2
   116  001FC6  6E94               	movwf	148,c	;volatile
   117                           
   118                           ;LAB4inC.c: 26:     TRISD = 0x02;
   119  001FC8  0E02               	movlw	2
   120  001FCA  6E95               	movwf	149,c	;volatile
   121  001FCC                     l702:
   122                           
   123                           ;LAB4inC.c: 29:     {;LAB4inC.c: 31:         if(PORTCbits.RC1 == 1)
   124  001FCC  A282               	btfss	130,1,c	;volatile
   125  001FCE  EFEB  F00F         	goto	u11
   126  001FD2  EFED  F00F         	goto	u10
   127  001FD6                     u11:
   128  001FD6  EFF0  F00F         	goto	l16
   129  001FDA                     u10:
   130  001FDA                     
   131                           ;LAB4inC.c: 32:         {;LAB4inC.c: 33:             PORTCbits.RC0 = 0;
   132  001FDA  9082               	bcf	130,0,c	;volatile
   133                           
   134                           ;LAB4inC.c: 34:         }
   135  001FDC  EFF1  F00F         	goto	l17
   136  001FE0                     l16:
   137                           
   138                           ;LAB4inC.c: 36:         {;LAB4inC.c: 37:             PORTCbits.RC0 = 1;
   139  001FE0  8082               	bsf	130,0,c	;volatile
   140  001FE2                     l17:
   141                           
   142                           ;LAB4inC.c: 42:         if(PORTDbits.RD1 == 1)
   143  001FE2  A283               	btfss	131,1,c	;volatile
   144  001FE4  EFF6  F00F         	goto	u21
   145  001FE8  EFF8  F00F         	goto	u20
   146  001FEC                     u21:
   147  001FEC  EFFB  F00F         	goto	l18
   148  001FF0                     u20:
   149  001FF0                     
   150                           ;LAB4inC.c: 43:         {;LAB4inC.c: 44:             PORTDbits.RD0 = 0;
   151  001FF0  9083               	bcf	131,0,c	;volatile
   152                           
   153                           ;LAB4inC.c: 45:         }
   154  001FF2  EFE6  F00F         	goto	l702
   155  001FF6                     l18:
   156                           
   157                           ;LAB4inC.c: 47:         {;LAB4inC.c: 48:             PORTDbits.RD0 = 1;
   158  001FF6  8083               	bsf	131,0,c	;volatile
   159  001FF8  EFE6  F00F         	goto	l702
   160  001FFC  EF00  F000         	goto	start
   161  002000                     __end_of_main:
   162                           	callstack 0
   163  0000                     
   164                           	psect	rparam
   165  0000                     
   166                           	psect	idloc
   167                           
   168                           ;Config register IDLOC0 @ 0x200000
   169                           ;	unspecified, using default values
   170  200000                     	org	2097152
   171  200000  FF                 	db	255
   172                           
   173                           ;Config register IDLOC1 @ 0x200001
   174                           ;	unspecified, using default values
   175  200001                     	org	2097153
   176  200001  FF                 	db	255
   177                           
   178                           ;Config register IDLOC2 @ 0x200002
   179                           ;	unspecified, using default values
   180  200002                     	org	2097154
   181  200002  FF                 	db	255
   182                           
   183                           ;Config register IDLOC3 @ 0x200003
   184                           ;	unspecified, using default values
   185  200003                     	org	2097155
   186  200003  FF                 	db	255
   187                           
   188                           ;Config register IDLOC4 @ 0x200004
   189                           ;	unspecified, using default values
   190  200004                     	org	2097156
   191  200004  FF                 	db	255
   192                           
   193                           ;Config register IDLOC5 @ 0x200005
   194                           ;	unspecified, using default values
   195  200005                     	org	2097157
   196  200005  FF                 	db	255
   197                           
   198                           ;Config register IDLOC6 @ 0x200006
   199                           ;	unspecified, using default values
   200  200006                     	org	2097158
   201  200006  FF                 	db	255
   202                           
   203                           ;Config register IDLOC7 @ 0x200007
   204                           ;	unspecified, using default values
   205  200007                     	org	2097159
   206  200007  FF                 	db	255
   207                           
   208                           	psect	config
   209                           
   210                           ; Padding undefined space
   211  300000                     	org	3145728
   212  300000  FF                 	db	255
   213                           
   214                           ;Config register CONFIG1H @ 0x300001
   215                           ;	Oscillator
   216                           ;	OSC = INTIO2, Internal oscillator block, port function on RA6 and RA7
   217                           ;	Fail-Safe Clock Monitor Enable bit
   218                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   219                           ;	Internal/External Oscillator Switchover bit
   220                           ;	IESO = OFF, Oscillator Switchover mode disabled
   221  300001                     	org	3145729
   222  300001  08                 	db	8
   223                           
   224                           ;Config register CONFIG2L @ 0x300002
   225                           ;	Power-up Timer Enable bit
   226                           ;	PWRT = OFF, PWRT disabled
   227                           ;	Brown-out Reset Enable bits
   228                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   229                           ;	Brown-out Reset Voltage bits
   230                           ;	BORV = 3, Minimum Setting
   231  300002                     	org	3145730
   232  300002  19                 	db	25
   233                           
   234                           ;Config register CONFIG2H @ 0x300003
   235                           ;	Watchdog Timer Enable bit
   236                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   237                           ;	Watchdog Timer Postscale Select bits
   238                           ;	WDTPS = 32768, 1:32768
   239  300003                     	org	3145731
   240  300003  1E                 	db	30
   241                           
   242                           ; Padding undefined space
   243  300004                     	org	3145732
   244  300004  FF                 	db	255
   245                           
   246                           ;Config register CONFIG3H @ 0x300005
   247                           ;	CCP2 MUX bit
   248                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
   249                           ;	PORTB A/D Enable bit
   250                           ;	PBADEN = ANA, PORTB<4:0> pins are configured as analog input channels on Reset
   251                           ;	Low-Power Timer1 Oscillator Enable bit
   252                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   253                           ;	MCLR Pin Enable bit
   254                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   255  300005                     	org	3145733
   256  300005  83                 	db	131
   257                           
   258                           ;Config register CONFIG4L @ 0x300006
   259                           ;	Stack Full/Underflow Reset Enable bit
   260                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   261                           ;	Single-Supply ICSP Enable bit
   262                           ;	LVP = ON, Single-Supply ICSP enabled
   263                           ;	Boot Block Size Select bits
   264                           ;	BBSIZ = BB256, 256 Word
   265                           ;	Extended Instruction Set Enable bit
   266                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   267                           ;	Background Debugger Enable bit
   268                           ;	DEBUG = 0x1, unprogrammed default
   269  300006                     	org	3145734
   270  300006  84                 	db	132
   271                           
   272                           ; Padding undefined space
   273  300007                     	org	3145735
   274  300007  FF                 	db	255
   275                           
   276                           ;Config register CONFIG5L @ 0x300008
   277                           ;	Code Protection bit
   278                           ;	CP0 = OFF, Block 0 not code-protected
   279                           ;	Code Protection bit
   280                           ;	CP1 = OFF, Block 1 not code-protected
   281  300008                     	org	3145736
   282  300008  03                 	db	3
   283                           
   284                           ;Config register CONFIG5H @ 0x300009
   285                           ;	Boot Block Code Protection bitProtect Boot
   286                           ;	CPB = OFF, Boot block not code-protected
   287                           ;	Data EEPROM Code Protection bit
   288                           ;	CPD = OFF, Data EEPROM not code-protected
   289  300009                     	org	3145737
   290  300009  C0                 	db	192
   291                           
   292                           ;Config register CONFIG6L @ 0x30000A
   293                           ;	Write Protection bit
   294                           ;	WRT0 = OFF, Block 0 not write-protected
   295                           ;	Write Protection bit
   296                           ;	WRT1 = OFF, Block 1 not write-protected
   297  30000A                     	org	3145738
   298  30000A  03                 	db	3
   299                           
   300                           ;Config register CONFIG6H @ 0x30000B
   301                           ;	Configuration Register Write Protection bit
   302                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   303                           ;	Boot Block Write Protection bit
   304                           ;	WRTB = OFF, Boot block not write-protected
   305                           ;	Data EEPROM Write Protection bit
   306                           ;	WRTD = OFF, Data EEPROM not write-protected
   307  30000B                     	org	3145739
   308  30000B  E0                 	db	224
   309                           
   310                           ;Config register CONFIG7L @ 0x30000C
   311                           ;	Table Read Protection bit
   312                           ;	EBTR0 = OFF, Block 0 not protected from table reads executed in other blocks
   313                           ;	Table Read Protection bit
   314                           ;	EBTR1 = OFF, Block 1 not protected from table reads executed in other blocks
   315  30000C                     	org	3145740
   316  30000C  03                 	db	3
   317                           
   318                           ;Config register CONFIG7H @ 0x30000D
   319                           ;	Boot Block Table Read Protection bit
   320                           ;	EBTRB = OFF, Boot block not protected from table reads executed in other blocks
   321  30000D                     	org	3145741
   322  30000D  40                 	db	64
   323                           tosu	equ	0xFFF
   324                           tosh	equ	0xFFE
   325                           tosl	equ	0xFFD
   326                           stkptr	equ	0xFFC
   327                           pclatu	equ	0xFFB
   328                           pclath	equ	0xFFA
   329                           pcl	equ	0xFF9
   330                           tblptru	equ	0xFF8
   331                           tblptrh	equ	0xFF7
   332                           tblptrl	equ	0xFF6
   333                           tablat	equ	0xFF5
   334                           prodh	equ	0xFF4
   335                           prodl	equ	0xFF3
   336                           indf0	equ	0xFEF
   337                           postinc0	equ	0xFEE
   338                           postdec0	equ	0xFED
   339                           preinc0	equ	0xFEC
   340                           plusw0	equ	0xFEB
   341                           fsr0h	equ	0xFEA
   342                           fsr0l	equ	0xFE9
   343                           wreg	equ	0xFE8
   344                           indf1	equ	0xFE7
   345                           postinc1	equ	0xFE6
   346                           postdec1	equ	0xFE5
   347                           preinc1	equ	0xFE4
   348                           plusw1	equ	0xFE3
   349                           fsr1h	equ	0xFE2
   350                           fsr1l	equ	0xFE1
   351                           bsr	equ	0xFE0
   352                           indf2	equ	0xFDF
   353                           postinc2	equ	0xFDE
   354                           postdec2	equ	0xFDD
   355                           preinc2	equ	0xFDC
   356                           plusw2	equ	0xFDB
   357                           fsr2h	equ	0xFDA
   358                           fsr2l	equ	0xFD9
   359                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
ABS                  0      0       0       7        0.0%
BIGRAM             1FF      0       0       8        0.0%
DATA                 0      0       0       9        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Thu Jul 07 19:01:54 2022

                     l16 1FE0                       l17 1FE2                       l18 1FF6  
                     u10 1FDA                       u11 1FD6                       u20 1FF0  
                     u21 1FEC                      l700 1FC4                      l702 1FCC  
                    l704 1FDA                      l706 1FF0                      l698 1FC2  
                   _main 1FC2                     start 0000             ___param_bank 000000  
                  ?_main 0000                    _TRISC 000F94                    _TRISD 000F95  
        __initialization 1FBC             __end_of_main 2000                   ??_main 0000  
          __activetblptr 000000                   _ADCON1 000FC1               __accesstop 0080  
__end_of__initialization 1FBC            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 1FBC  
                __ramtop 0200                  __ptext0 1FC2     end_of_initialization 1FBC  
              _PORTCbits 000F82                _PORTDbits 000F83      start_initialization 1FBC  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 003E  
