// Seed: 2853318908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always
    if (id_7) begin : LABEL_0
      id_3[1] = 1;
    end
  tri id_9 = 1;
endmodule
module module_1;
  always id_1[1'h0] <= 1;
  assign id_1 = id_1[1'b0];
  assign id_1 = id_1;
  integer id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_5
  );
  wire id_7;
  wire id_8;
endmodule
