----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 01/10/2021 11:47:14 PM
-- Design Name: 
-- Module Name: semaforo - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity semaforo is
  generic (
  	T1 		: integer;		-- numero de pulsos asociados al estado 1
    T2 		: integer;		-- numero de pulsos asociados al estado 2
    T3 		: integer;		-- numero de pulsos asociados al estado 3
    T4 		: integer;		-- numero de pulsos asociados al estado 4
    divisor	: integer		-- este numero indica la cantidad de ciclos de clock para generar un pulso 
    );
-- en esta seccion definimos las entradas y salidas de nuestro sistema    
    Port ( 
    clk 		: in std_logic;		-- clock
    u			: in std_logic;		-- se単al de emeregencia, calle Urriola
    p			: in std_logic;		-- se単al de emeregencia, calle Prat
    v_u 		: out std_logic;	-- luz verde, Urriola
    a_u 		: out std_logic;	-- luz amarilla, Urriola
    r_u 		: out std_logic;	-- luz roja, Urriola
    v_p 		: out std_logic;	-- luz verde, Prat
    a_p 		: out std_logic;	-- luz amarilla, Prat
    r_p 		: out std_logic     -- luz roja, Prat
    );
end semaforo;

architecture Behavioral of semaforo is
type state is (S1, S2, S3, S4);  		-- enumeracion de los posibles estados
-- se単ales que seran parte de nuestro dise単o
signal currentState 	: state:=S1;	
signal previousState 	: state:=S1;
signal luces			: std_logic_vector(5 downto 0):=(others=>'0');
signal time_pulse		: std_logic:='0';

begin

  v_u 		<=luces(0);
  a_u 		<=luces(1);
  r_u 		<=luces(2);
  v_p 		<=luces(3);
  a_p 		<=luces(4);
  r_p 		<=luces(5);
  
  process (clk)
  variable counter	: integer:=0;
  begin
  	if rising_edge(clk) then
    	if counter=divisor then
        	counter		:=0;
            time_pulse	<= '1';
        else
        	counter:=counter+1;
            time_pulse	<= '0';
        end if;
    end if;
  end process;
  
   
  process (clk, u, p, time_pulse,currentState,previousState)
  	variable timer : integer:=0;
  	begin
    	if rising_edge(clk) then
            
            if time_pulse = '1' then
                previousState <= currentState;
                if previousState = currentState then
                    timer := timer + 1;
                else
                    timer := 0 ;
                end if;
            end if;
            
        	case currentState is
            	when S1      =>
                	if u = '1' then
                	   currentState <= S3;
                	else
                	   if timer < T1 then
                	       currentState <= S1;
                        else
                            currentState <= S2;
                        end if;
                    end if; 
                    luces <= "001100";
                when S2      =>  
                	if timer < T2 then
                    	currentState <= S2;
                    else
                    	currentState <= S3;
                    end if;
                    luces <= "010100";
                when S3      => 
                    if p = '1' then
                           currentState <= S1;
                    else
                        if timer < T3 then
                            currentState <= S3;
                        else
                            currentState <= S4;
                        end if;
                    end if;
                    luces <= "100001";
                when S4      =>  
                	if timer < T4 then
                    	currentState <= S4;
                    else
                    	currentState <= S1;
                    end if;
                    luces <= "100010";
                when others  => 
                	currentState <= S1;
            end case;
        end if;
  end process;
end Behavioral;
