   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_fsmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	FSMC_NORSRAMDeInit
  20              		.thumb
  21              		.thumb_func
  23              	FSMC_NORSRAMDeInit:
  24              	.LFB110:
  25              		.file 1 "../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c"
   1:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
   2:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
   3:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @file    stm32f4xx_fsmc.c
   4:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @version V1.0.2
   6:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @date    05-March-2012
   7:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  * @brief    This file provides firmware functions to manage the following 
   8:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          functionalities of the FSMC peripheral:           
   9:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with SRAM, PSRAM, NOR and OneNAND memories
  10:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with NAND memories
  11:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with 16-bit PC Card compatible memories  
  12:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interrupts and flags management   
  13:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           
  14:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  15:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @attention
  16:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  17:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  18:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  19:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  20:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * You may not use this file except in compliance with the License.
  21:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * You may obtain a copy of the License at:
  22:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  23:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  24:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  25:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * Unless required by applicable law or agreed to in writing, software 
  26:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  27:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  28:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * See the License for the specific language governing permissions and
  29:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * limitations under the License.
  30:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  31:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  32:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  33:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  34:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  35:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_fsmc.h"
  36:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_rcc.h"
  37:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  38:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  39:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  40:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  41:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  42:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC 
  43:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief FSMC driver modules
  44:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  45:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */ 
  46:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  47:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private typedef -----------------------------------------------------------*/
  48:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private define ------------------------------------------------------------*/
  49:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  50:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* --------------------- FSMC registers bit mask ---------------------------- */
  51:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* FSMC BCRx Mask */
  52:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_SET          ((uint32_t)0x00000001)
  53:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_RESET        ((uint32_t)0x000FFFFE)
  54:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_FACCEN_SET         ((uint32_t)0x00000040)
  55:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  56:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* FSMC PCRx Mask */
  57:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_SET          ((uint32_t)0x00000004)
  58:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_RESET        ((uint32_t)0x000FFFFB)
  59:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_SET          ((uint32_t)0x00000040)
  60:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_RESET        ((uint32_t)0x000FFFBF)
  61:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_MEMORYTYPE_NAND    ((uint32_t)0x00000008)
  62:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  63:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private macro -------------------------------------------------------------*/
  64:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private variables ---------------------------------------------------------*/
  65:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private function prototypes -----------------------------------------------*/
  66:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private functions ---------------------------------------------------------*/
  67:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  68:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Private_Functions
  69:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  70:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  71:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  72:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group1 NOR/SRAM Controller functions
  73:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   NOR/SRAM Controller functions 
  74:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
  75:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
  76:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
  77:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     NOR/SRAM Controller functions
  78:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
  79:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  80:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
  81:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
  82:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
  83:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
  84:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
  85:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
  86:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  87:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
  88:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
  89:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
  90:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
  91:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
  92:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
  93:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_NORSRAMInitTypeDef structure, for example:
  94:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
  95:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NORSRAMInitStructure variable with the allowed values of
  96:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
  97:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
  98:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the NOR/SRAM Controller by calling the function
  99:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
 100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the NOR/SRAM Bank, for example:
 102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE);  
 103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
 105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    
 106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default 
 112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *   reset values.
 113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
 122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
  26              		.loc 1 122 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM1 */
 127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  42              		.loc 1 127 0
  43 0008 7B68     		ldr	r3, [r7, #4]
  44 000a 002B     		cmp	r3, #0
  45 000c 07D1     		bne	.L2
 128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  46              		.loc 1 129 0
  47 000e 4FF02043 		mov	r3, #-1610612736
  48 0012 7A68     		ldr	r2, [r7, #4]
  49 0014 43F2DB01 		movw	r1, #12507
  50 0018 43F82210 		str	r1, [r3, r2, lsl #2]
  51 001c 06E0     		b	.L3
  52              	.L2:
 130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
 132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {   
 134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  53              		.loc 1 134 0
  54 001e 4FF02043 		mov	r3, #-1610612736
  55 0022 7A68     		ldr	r2, [r7, #4]
  56 0024 43F2D201 		movw	r1, #12498
  57 0028 43F82210 		str	r1, [r3, r2, lsl #2]
  58              	.L3:
 135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  59              		.loc 1 136 0
  60 002c 4FF02043 		mov	r3, #-1610612736
  61 0030 7A68     		ldr	r2, [r7, #4]
  62 0032 02F10102 		add	r2, r2, #1
  63 0036 6FF07041 		mvn	r1, #-268435456
  64 003a 43F82210 		str	r1, [r3, r2, lsl #2]
 137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
  65              		.loc 1 137 0
  66 003e 054B     		ldr	r3, .L4
  67 0040 7A68     		ldr	r2, [r7, #4]
  68 0042 6FF07041 		mvn	r1, #-268435456
  69 0046 43F82210 		str	r1, [r3, r2, lsl #2]
 138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
  70              		.loc 1 138 0
  71 004a 07F10C07 		add	r7, r7, #12
  72 004e BD46     		mov	sp, r7
  73 0050 80BC     		pop	{r7}
  74 0052 7047     		bx	lr
  75              	.L5:
  76              		.align	2
  77              	.L4:
  78 0054 040100A0 		.word	-1610612476
  79              		.cfi_endproc
  80              	.LFE110:
  82              		.align	2
  83              		.global	FSMC_NORSRAMInit
  84              		.thumb
  85              		.thumb_func
  87              	FSMC_NORSRAMInit:
  88              	.LFB111:
 139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
 142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         parameters in the FSMC_NORSRAMInitStruct.
 143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef structure
 144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC NOR/SRAM 
 145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         specified Banks.                       
 146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** { 
  89              		.loc 1 149 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 1, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0058 80B4     		push	{r7}
  95              	.LCFI3:
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 7, -4
  98 005a 83B0     		sub	sp, sp, #12
  99              	.LCFI4:
 100              		.cfi_def_cfa_offset 16
 101 005c 00AF     		add	r7, sp, #0
 102              	.LCFI5:
 103              		.cfi_def_cfa_register 7
 104 005e 7860     		str	r0, [r7, #4]
 150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
 152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
 153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
 154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
 155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
 156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait));
 157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
 158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
 159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
 160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
 161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
 162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
 163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
 164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_
 165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_A
 166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Data
 167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Bus
 168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision
 169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLa
 170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessM
 171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM control register configuration */ 
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 105              		.loc 1 173 0
 106 0060 4FF02043 		mov	r3, #-1610612736
 107 0064 7A68     		ldr	r2, [r7, #4]
 108 0066 1268     		ldr	r2, [r2, #0]
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 109              		.loc 1 174 0
 110 0068 7968     		ldr	r1, [r7, #4]
 111 006a 4868     		ldr	r0, [r1, #4]
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 112              		.loc 1 175 0
 113 006c 7968     		ldr	r1, [r7, #4]
 114 006e 8968     		ldr	r1, [r1, #8]
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 115              		.loc 1 174 0
 116 0070 0843     		orrs	r0, r0, r1
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 117              		.loc 1 176 0
 118 0072 7968     		ldr	r1, [r7, #4]
 119 0074 C968     		ldr	r1, [r1, #12]
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 120              		.loc 1 175 0
 121 0076 0843     		orrs	r0, r0, r1
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 122              		.loc 1 177 0
 123 0078 7968     		ldr	r1, [r7, #4]
 124 007a 0969     		ldr	r1, [r1, #16]
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 125              		.loc 1 176 0
 126 007c 0843     		orrs	r0, r0, r1
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 127              		.loc 1 178 0
 128 007e 7968     		ldr	r1, [r7, #4]
 129 0080 4969     		ldr	r1, [r1, #20]
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 130              		.loc 1 177 0
 131 0082 0843     		orrs	r0, r0, r1
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 132              		.loc 1 179 0
 133 0084 7968     		ldr	r1, [r7, #4]
 134 0086 8969     		ldr	r1, [r1, #24]
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 135              		.loc 1 178 0
 136 0088 0843     		orrs	r0, r0, r1
 180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 137              		.loc 1 180 0
 138 008a 7968     		ldr	r1, [r7, #4]
 139 008c C969     		ldr	r1, [r1, #28]
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 140              		.loc 1 179 0
 141 008e 0843     		orrs	r0, r0, r1
 181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 142              		.loc 1 181 0
 143 0090 7968     		ldr	r1, [r7, #4]
 144 0092 096A     		ldr	r1, [r1, #32]
 180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 145              		.loc 1 180 0
 146 0094 0843     		orrs	r0, r0, r1
 182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 147              		.loc 1 182 0
 148 0096 7968     		ldr	r1, [r7, #4]
 149 0098 496A     		ldr	r1, [r1, #36]
 181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 150              		.loc 1 181 0
 151 009a 0843     		orrs	r0, r0, r1
 183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 152              		.loc 1 183 0
 153 009c 7968     		ldr	r1, [r7, #4]
 154 009e 896A     		ldr	r1, [r1, #40]
 182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 155              		.loc 1 182 0
 156 00a0 0843     		orrs	r0, r0, r1
 184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 157              		.loc 1 184 0
 158 00a2 7968     		ldr	r1, [r7, #4]
 159 00a4 C96A     		ldr	r1, [r1, #44]
 183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 160              		.loc 1 183 0
 161 00a6 0843     		orrs	r0, r0, r1
 185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 162              		.loc 1 185 0
 163 00a8 7968     		ldr	r1, [r7, #4]
 164 00aa 096B     		ldr	r1, [r1, #48]
 184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 165              		.loc 1 184 0
 166 00ac 0143     		orrs	r1, r1, r0
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 167              		.loc 1 173 0
 168 00ae 43F82210 		str	r1, [r3, r2, lsl #2]
 186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 169              		.loc 1 186 0
 170 00b2 7B68     		ldr	r3, [r7, #4]
 171 00b4 9B68     		ldr	r3, [r3, #8]
 172 00b6 082B     		cmp	r3, #8
 173 00b8 0DD1     		bne	.L7
 187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 174              		.loc 1 188 0
 175 00ba 4FF02043 		mov	r3, #-1610612736
 176 00be 7A68     		ldr	r2, [r7, #4]
 177 00c0 1268     		ldr	r2, [r2, #0]
 178 00c2 4FF02041 		mov	r1, #-1610612736
 179 00c6 7868     		ldr	r0, [r7, #4]
 180 00c8 0068     		ldr	r0, [r0, #0]
 181 00ca 51F82010 		ldr	r1, [r1, r0, lsl #2]
 182 00ce 41F04001 		orr	r1, r1, #64
 183 00d2 43F82210 		str	r1, [r3, r2, lsl #2]
 184              	.L7:
 189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register configuration */
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 185              		.loc 1 191 0
 186 00d6 4FF02043 		mov	r3, #-1610612736
 187 00da 7A68     		ldr	r2, [r7, #4]
 188 00dc 1268     		ldr	r2, [r2, #0]
 189 00de 02F10102 		add	r2, r2, #1
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 190              		.loc 1 192 0
 191 00e2 7968     		ldr	r1, [r7, #4]
 192 00e4 496B     		ldr	r1, [r1, #52]
 193 00e6 0868     		ldr	r0, [r1, #0]
 193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 194              		.loc 1 193 0
 195 00e8 7968     		ldr	r1, [r7, #4]
 196 00ea 496B     		ldr	r1, [r1, #52]
 197 00ec 4968     		ldr	r1, [r1, #4]
 198 00ee 4FEA0111 		lsl	r1, r1, #4
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 199              		.loc 1 192 0
 200 00f2 0843     		orrs	r0, r0, r1
 194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 201              		.loc 1 194 0
 202 00f4 7968     		ldr	r1, [r7, #4]
 203 00f6 496B     		ldr	r1, [r1, #52]
 204 00f8 8968     		ldr	r1, [r1, #8]
 205 00fa 4FEA0121 		lsl	r1, r1, #8
 193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 206              		.loc 1 193 0
 207 00fe 0843     		orrs	r0, r0, r1
 195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 208              		.loc 1 195 0
 209 0100 7968     		ldr	r1, [r7, #4]
 210 0102 496B     		ldr	r1, [r1, #52]
 211 0104 C968     		ldr	r1, [r1, #12]
 212 0106 4FEA0141 		lsl	r1, r1, #16
 194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 213              		.loc 1 194 0
 214 010a 0843     		orrs	r0, r0, r1
 196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 215              		.loc 1 196 0
 216 010c 7968     		ldr	r1, [r7, #4]
 217 010e 496B     		ldr	r1, [r1, #52]
 218 0110 0969     		ldr	r1, [r1, #16]
 219 0112 4FEA0151 		lsl	r1, r1, #20
 195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 220              		.loc 1 195 0
 221 0116 0843     		orrs	r0, r0, r1
 197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 222              		.loc 1 197 0
 223 0118 7968     		ldr	r1, [r7, #4]
 224 011a 496B     		ldr	r1, [r1, #52]
 225 011c 4969     		ldr	r1, [r1, #20]
 226 011e 4FEA0161 		lsl	r1, r1, #24
 196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 227              		.loc 1 196 0
 228 0122 0843     		orrs	r0, r0, r1
 198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****              FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 229              		.loc 1 198 0
 230 0124 7968     		ldr	r1, [r7, #4]
 231 0126 496B     		ldr	r1, [r1, #52]
 232 0128 8969     		ldr	r1, [r1, #24]
 197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 233              		.loc 1 197 0
 234 012a 0143     		orrs	r1, r1, r0
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 235              		.loc 1 191 0
 236 012c 43F82210 		str	r1, [r3, r2, lsl #2]
 199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
 202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 237              		.loc 1 202 0
 238 0130 7B68     		ldr	r3, [r7, #4]
 239 0132 DB6A     		ldr	r3, [r3, #44]
 240 0134 B3F5804F 		cmp	r3, #16384
 241 0138 24D1     		bne	.L8
 203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Ad
 205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 242              		.loc 1 210 0
 243 013a 184B     		ldr	r3, .L10
 244 013c 7A68     		ldr	r2, [r7, #4]
 245 013e 1268     		ldr	r2, [r2, #0]
 211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 246              		.loc 1 211 0
 247 0140 7968     		ldr	r1, [r7, #4]
 248 0142 896B     		ldr	r1, [r1, #56]
 249 0144 0868     		ldr	r0, [r1, #0]
 212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 250              		.loc 1 212 0
 251 0146 7968     		ldr	r1, [r7, #4]
 252 0148 896B     		ldr	r1, [r1, #56]
 253 014a 4968     		ldr	r1, [r1, #4]
 254 014c 4FEA0111 		lsl	r1, r1, #4
 211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 255              		.loc 1 211 0
 256 0150 0843     		orrs	r0, r0, r1
 213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 257              		.loc 1 213 0
 258 0152 7968     		ldr	r1, [r7, #4]
 259 0154 896B     		ldr	r1, [r1, #56]
 260 0156 8968     		ldr	r1, [r1, #8]
 261 0158 4FEA0121 		lsl	r1, r1, #8
 212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 262              		.loc 1 212 0
 263 015c 0843     		orrs	r0, r0, r1
 214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 264              		.loc 1 214 0
 265 015e 7968     		ldr	r1, [r7, #4]
 266 0160 896B     		ldr	r1, [r1, #56]
 267 0162 0969     		ldr	r1, [r1, #16]
 268 0164 4FEA0151 		lsl	r1, r1, #20
 213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 269              		.loc 1 213 0
 270 0168 0843     		orrs	r0, r0, r1
 215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 271              		.loc 1 215 0
 272 016a 7968     		ldr	r1, [r7, #4]
 273 016c 896B     		ldr	r1, [r1, #56]
 274 016e 4969     		ldr	r1, [r1, #20]
 275 0170 4FEA0161 		lsl	r1, r1, #24
 214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 276              		.loc 1 214 0
 277 0174 0843     		orrs	r0, r0, r1
 216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 278              		.loc 1 216 0
 279 0176 7968     		ldr	r1, [r7, #4]
 280 0178 896B     		ldr	r1, [r1, #56]
 281 017a 8969     		ldr	r1, [r1, #24]
 215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 282              		.loc 1 215 0
 283 017c 0143     		orrs	r1, r1, r0
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 284              		.loc 1 210 0
 285 017e 43F82210 		str	r1, [r3, r2, lsl #2]
 286 0182 06E0     		b	.L6
 287              	.L8:
 217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 288              		.loc 1 220 0
 289 0184 054B     		ldr	r3, .L10
 290 0186 7A68     		ldr	r2, [r7, #4]
 291 0188 1268     		ldr	r2, [r2, #0]
 292 018a 6FF07041 		mvn	r1, #-268435456
 293 018e 43F82210 		str	r1, [r3, r2, lsl #2]
 294              	.L6:
 221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 295              		.loc 1 222 0
 296 0192 07F10C07 		add	r7, r7, #12
 297 0196 BD46     		mov	sp, r7
 298 0198 80BC     		pop	{r7}
 299 019a 7047     		bx	lr
 300              	.L11:
 301              		.align	2
 302              	.L10:
 303 019c 040100A0 		.word	-1610612476
 304              		.cfi_endproc
 305              	.LFE111:
 307              		.align	2
 308              		.global	FSMC_NORSRAMStructInit
 309              		.thumb
 310              		.thumb_func
 312              	FSMC_NORSRAMStructInit:
 313              	.LFB112:
 223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
 226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
 227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {  
 314              		.loc 1 231 0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 8
 317              		@ frame_needed = 1, uses_anonymous_args = 0
 318              		@ link register save eliminated.
 319 01a0 80B4     		push	{r7}
 320              	.LCFI6:
 321              		.cfi_def_cfa_offset 4
 322              		.cfi_offset 7, -4
 323 01a2 83B0     		sub	sp, sp, #12
 324              	.LCFI7:
 325              		.cfi_def_cfa_offset 16
 326 01a4 00AF     		add	r7, sp, #0
 327              	.LCFI8:
 328              		.cfi_def_cfa_register 7
 329 01a6 7860     		str	r0, [r7, #4]
 232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 330              		.loc 1 233 0
 331 01a8 7B68     		ldr	r3, [r7, #4]
 332 01aa 4FF00002 		mov	r2, #0
 333 01ae 1A60     		str	r2, [r3, #0]
 234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 334              		.loc 1 234 0
 335 01b0 7B68     		ldr	r3, [r7, #4]
 336 01b2 4FF00202 		mov	r2, #2
 337 01b6 5A60     		str	r2, [r3, #4]
 235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 338              		.loc 1 235 0
 339 01b8 7B68     		ldr	r3, [r7, #4]
 340 01ba 4FF00002 		mov	r2, #0
 341 01be 9A60     		str	r2, [r3, #8]
 236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 342              		.loc 1 236 0
 343 01c0 7B68     		ldr	r3, [r7, #4]
 344 01c2 4FF00002 		mov	r2, #0
 345 01c6 DA60     		str	r2, [r3, #12]
 237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 346              		.loc 1 237 0
 347 01c8 7B68     		ldr	r3, [r7, #4]
 348 01ca 4FF00002 		mov	r2, #0
 349 01ce 1A61     		str	r2, [r3, #16]
 238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 350              		.loc 1 238 0
 351 01d0 7B68     		ldr	r3, [r7, #4]
 352 01d2 4FF00002 		mov	r2, #0
 353 01d6 5A61     		str	r2, [r3, #20]
 239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 354              		.loc 1 239 0
 355 01d8 7B68     		ldr	r3, [r7, #4]
 356 01da 4FF00002 		mov	r2, #0
 357 01de 9A61     		str	r2, [r3, #24]
 240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 358              		.loc 1 240 0
 359 01e0 7B68     		ldr	r3, [r7, #4]
 360 01e2 4FF00002 		mov	r2, #0
 361 01e6 DA61     		str	r2, [r3, #28]
 241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 362              		.loc 1 241 0
 363 01e8 7B68     		ldr	r3, [r7, #4]
 364 01ea 4FF00002 		mov	r2, #0
 365 01ee 1A62     		str	r2, [r3, #32]
 242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 366              		.loc 1 242 0
 367 01f0 7B68     		ldr	r3, [r7, #4]
 368 01f2 4FF48052 		mov	r2, #4096
 369 01f6 5A62     		str	r2, [r3, #36]
 243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 370              		.loc 1 243 0
 371 01f8 7B68     		ldr	r3, [r7, #4]
 372 01fa 4FF40052 		mov	r2, #8192
 373 01fe 9A62     		str	r2, [r3, #40]
 244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 374              		.loc 1 244 0
 375 0200 7B68     		ldr	r3, [r7, #4]
 376 0202 4FF00002 		mov	r2, #0
 377 0206 DA62     		str	r2, [r3, #44]
 245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 378              		.loc 1 245 0
 379 0208 7B68     		ldr	r3, [r7, #4]
 380 020a 4FF00002 		mov	r2, #0
 381 020e 1A63     		str	r2, [r3, #48]
 246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 382              		.loc 1 246 0
 383 0210 7B68     		ldr	r3, [r7, #4]
 384 0212 5B6B     		ldr	r3, [r3, #52]
 385 0214 4FF00F02 		mov	r2, #15
 386 0218 1A60     		str	r2, [r3, #0]
 247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 387              		.loc 1 247 0
 388 021a 7B68     		ldr	r3, [r7, #4]
 389 021c 5B6B     		ldr	r3, [r3, #52]
 390 021e 4FF00F02 		mov	r2, #15
 391 0222 5A60     		str	r2, [r3, #4]
 248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 392              		.loc 1 248 0
 393 0224 7B68     		ldr	r3, [r7, #4]
 394 0226 5B6B     		ldr	r3, [r3, #52]
 395 0228 4FF0FF02 		mov	r2, #255
 396 022c 9A60     		str	r2, [r3, #8]
 249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 397              		.loc 1 249 0
 398 022e 7B68     		ldr	r3, [r7, #4]
 399 0230 5B6B     		ldr	r3, [r3, #52]
 400 0232 4FF00F02 		mov	r2, #15
 401 0236 DA60     		str	r2, [r3, #12]
 250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 402              		.loc 1 250 0
 403 0238 7B68     		ldr	r3, [r7, #4]
 404 023a 5B6B     		ldr	r3, [r3, #52]
 405 023c 4FF00F02 		mov	r2, #15
 406 0240 1A61     		str	r2, [r3, #16]
 251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 407              		.loc 1 251 0
 408 0242 7B68     		ldr	r3, [r7, #4]
 409 0244 5B6B     		ldr	r3, [r3, #52]
 410 0246 4FF00F02 		mov	r2, #15
 411 024a 5A61     		str	r2, [r3, #20]
 252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 412              		.loc 1 252 0
 413 024c 7B68     		ldr	r3, [r7, #4]
 414 024e 5B6B     		ldr	r3, [r3, #52]
 415 0250 4FF00002 		mov	r2, #0
 416 0254 9A61     		str	r2, [r3, #24]
 253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 417              		.loc 1 253 0
 418 0256 7B68     		ldr	r3, [r7, #4]
 419 0258 9B6B     		ldr	r3, [r3, #56]
 420 025a 4FF00F02 		mov	r2, #15
 421 025e 1A60     		str	r2, [r3, #0]
 254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 422              		.loc 1 254 0
 423 0260 7B68     		ldr	r3, [r7, #4]
 424 0262 9B6B     		ldr	r3, [r3, #56]
 425 0264 4FF00F02 		mov	r2, #15
 426 0268 5A60     		str	r2, [r3, #4]
 255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 427              		.loc 1 255 0
 428 026a 7B68     		ldr	r3, [r7, #4]
 429 026c 9B6B     		ldr	r3, [r3, #56]
 430 026e 4FF0FF02 		mov	r2, #255
 431 0272 9A60     		str	r2, [r3, #8]
 256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 432              		.loc 1 256 0
 433 0274 7B68     		ldr	r3, [r7, #4]
 434 0276 9B6B     		ldr	r3, [r3, #56]
 435 0278 4FF00F02 		mov	r2, #15
 436 027c DA60     		str	r2, [r3, #12]
 257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 437              		.loc 1 257 0
 438 027e 7B68     		ldr	r3, [r7, #4]
 439 0280 9B6B     		ldr	r3, [r3, #56]
 440 0282 4FF00F02 		mov	r2, #15
 441 0286 1A61     		str	r2, [r3, #16]
 258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 442              		.loc 1 258 0
 443 0288 7B68     		ldr	r3, [r7, #4]
 444 028a 9B6B     		ldr	r3, [r3, #56]
 445 028c 4FF00F02 		mov	r2, #15
 446 0290 5A61     		str	r2, [r3, #20]
 259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 447              		.loc 1 259 0
 448 0292 7B68     		ldr	r3, [r7, #4]
 449 0294 9B6B     		ldr	r3, [r3, #56]
 450 0296 4FF00002 		mov	r2, #0
 451 029a 9A61     		str	r2, [r3, #24]
 260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 452              		.loc 1 260 0
 453 029c 07F10C07 		add	r7, r7, #12
 454 02a0 BD46     		mov	sp, r7
 455 02a2 80BC     		pop	{r7}
 456 02a4 7047     		bx	lr
 457              		.cfi_endproc
 458              	.LFE112:
 460 02a6 00BF     		.align	2
 461              		.global	FSMC_NORSRAMCmd
 462              		.thumb
 463              		.thumb_func
 465              	FSMC_NORSRAMCmd:
 466              	.LFB113:
 261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 467              		.loc 1 274 0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 8
 470              		@ frame_needed = 1, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 472 02a8 80B4     		push	{r7}
 473              	.LCFI9:
 474              		.cfi_def_cfa_offset 4
 475              		.cfi_offset 7, -4
 476 02aa 83B0     		sub	sp, sp, #12
 477              	.LCFI10:
 478              		.cfi_def_cfa_offset 16
 479 02ac 00AF     		add	r7, sp, #0
 480              	.LCFI11:
 481              		.cfi_def_cfa_register 7
 482 02ae 7860     		str	r0, [r7, #4]
 483 02b0 0B46     		mov	r3, r1
 484 02b2 FB70     		strb	r3, [r7, #3]
 275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 485              		.loc 1 278 0
 486 02b4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 487 02b6 002B     		cmp	r3, #0
 488 02b8 0CD0     		beq	.L14
 279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 489              		.loc 1 281 0
 490 02ba 4FF02043 		mov	r3, #-1610612736
 491 02be 4FF02042 		mov	r2, #-1610612736
 492 02c2 7968     		ldr	r1, [r7, #4]
 493 02c4 52F82120 		ldr	r2, [r2, r1, lsl #2]
 494 02c8 42F00101 		orr	r1, r2, #1
 495 02cc 7A68     		ldr	r2, [r7, #4]
 496 02ce 43F82210 		str	r1, [r3, r2, lsl #2]
 497 02d2 0BE0     		b	.L13
 498              	.L14:
 282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 499              		.loc 1 286 0
 500 02d4 4FF02042 		mov	r2, #-1610612736
 501 02d8 4FF02043 		mov	r3, #-1610612736
 502 02dc 7968     		ldr	r1, [r7, #4]
 503 02de 53F82110 		ldr	r1, [r3, r1, lsl #2]
 504 02e2 054B     		ldr	r3, .L16
 505 02e4 0B40     		ands	r3, r3, r1
 506 02e6 7968     		ldr	r1, [r7, #4]
 507 02e8 42F82130 		str	r3, [r2, r1, lsl #2]
 508              	.L13:
 287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 509              		.loc 1 288 0
 510 02ec 07F10C07 		add	r7, r7, #12
 511 02f0 BD46     		mov	sp, r7
 512 02f2 80BC     		pop	{r7}
 513 02f4 7047     		bx	lr
 514              	.L17:
 515 02f6 00BF     		.align	2
 516              	.L16:
 517 02f8 FEFF0F00 		.word	1048574
 518              		.cfi_endproc
 519              	.LFE113:
 521              		.align	2
 522              		.global	FSMC_NANDDeInit
 523              		.thumb
 524              		.thumb_func
 526              	FSMC_NANDDeInit:
 527              	.LFB114:
 289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group2 NAND Controller functions
 294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   NAND Controller functions 
 295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     NAND Controller functions
 299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
 302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  8-bit or 16-bit NAND memory connected to the NAND Bank:
 303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
 305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
 309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
 310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
 312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
 313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
 314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_NANDInitTypeDef structure, for example:
 315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDInitTypeDef  FSMC_NANDInitStructure;
 316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NANDInitStructure variable with the allowed values of
 317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
 318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the NAND Controller by calling the function
 320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDInit(&FSMC_NANDInitStructure); 
 321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the NAND Bank, for example:
 323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDCmd(FSMC_Bank3_NAND, ENABLE);  
 324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the NAND Bank. 
 326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    
 327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @note To enable the Error Correction Code (ECC), you have to use the function
 328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDECCCmd(FSMC_Bank3_NAND, ENABLE);  
 329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and to get the current ECC value you have to use the function
 330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           ECCval = FSMC_GetECC(FSMC_Bank3_NAND); 
 331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.
 338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
 342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDDeInit(uint32_t FSMC_Bank)
 345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 528              		.loc 1 345 0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 8
 531              		@ frame_needed = 1, uses_anonymous_args = 0
 532              		@ link register save eliminated.
 533 02fc 80B4     		push	{r7}
 534              	.LCFI12:
 535              		.cfi_def_cfa_offset 4
 536              		.cfi_offset 7, -4
 537 02fe 83B0     		sub	sp, sp, #12
 538              	.LCFI13:
 539              		.cfi_def_cfa_offset 16
 540 0300 00AF     		add	r7, sp, #0
 541              	.LCFI14:
 542              		.cfi_def_cfa_register 7
 543 0302 7860     		str	r0, [r7, #4]
 346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 544              		.loc 1 349 0
 545 0304 7B68     		ldr	r3, [r7, #4]
 546 0306 102B     		cmp	r3, #16
 547 0308 10D1     		bne	.L19
 350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank2 registers to their reset values */
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = 0x00000018;
 548              		.loc 1 352 0
 549 030a 134B     		ldr	r3, .L21
 550 030c 4FF01802 		mov	r2, #24
 551 0310 1A60     		str	r2, [r3, #0]
 353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 552              		.loc 1 353 0
 553 0312 114B     		ldr	r3, .L21
 554 0314 4FF04002 		mov	r2, #64
 555 0318 5A60     		str	r2, [r3, #4]
 354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 556              		.loc 1 354 0
 557 031a 0F4B     		ldr	r3, .L21
 558 031c 4FF0FC32 		mov	r2, #-50529028
 559 0320 9A60     		str	r2, [r3, #8]
 355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 560              		.loc 1 355 0
 561 0322 0D4B     		ldr	r3, .L21
 562 0324 4FF0FC32 		mov	r2, #-50529028
 563 0328 DA60     		str	r2, [r3, #12]
 564 032a 0FE0     		b	.L18
 565              	.L19:
 356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank3_NAND */  
 358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank3 registers to their reset values */
 361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = 0x00000018;
 566              		.loc 1 361 0
 567 032c 0B4B     		ldr	r3, .L21+4
 568 032e 4FF01802 		mov	r2, #24
 569 0332 1A60     		str	r2, [r3, #0]
 362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 = 0x00000040;
 570              		.loc 1 362 0
 571 0334 094B     		ldr	r3, .L21+4
 572 0336 4FF04002 		mov	r2, #64
 573 033a 5A60     		str	r2, [r3, #4]
 363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 574              		.loc 1 363 0
 575 033c 074B     		ldr	r3, .L21+4
 576 033e 4FF0FC32 		mov	r2, #-50529028
 577 0342 9A60     		str	r2, [r3, #8]
 364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 578              		.loc 1 364 0
 579 0344 054B     		ldr	r3, .L21+4
 580 0346 4FF0FC32 		mov	r2, #-50529028
 581 034a DA60     		str	r2, [r3, #12]
 582              	.L18:
 365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 583              		.loc 1 366 0
 584 034c 07F10C07 		add	r7, r7, #12
 585 0350 BD46     		mov	sp, r7
 586 0352 80BC     		pop	{r7}
 587 0354 7047     		bx	lr
 588              	.L22:
 589 0356 00BF     		.align	2
 590              	.L21:
 591 0358 600000A0 		.word	-1610612640
 592 035c 800000A0 		.word	-1610612608
 593              		.cfi_endproc
 594              	.LFE114:
 596              		.align	2
 597              		.global	FSMC_NANDInit
 598              		.thumb
 599              		.thumb_func
 601              	FSMC_NANDInit:
 602              	.LFB115:
 367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NAND Banks according to the specified parameters
 370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         in the FSMC_NANDInitStruct.
 371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
 372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         contains the configuration information for the FSMC NAND specified Banks.              
 373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 603              		.loc 1 376 0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 24
 606              		@ frame_needed = 1, uses_anonymous_args = 0
 607              		@ link register save eliminated.
 608 0360 80B4     		push	{r7}
 609              	.LCFI15:
 610              		.cfi_def_cfa_offset 4
 611              		.cfi_offset 7, -4
 612 0362 87B0     		sub	sp, sp, #28
 613              	.LCFI16:
 614              		.cfi_def_cfa_offset 32
 615 0364 00AF     		add	r7, sp, #0
 616              	.LCFI17:
 617              		.cfi_def_cfa_register 7
 618 0366 7860     		str	r0, [r7, #4]
 377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 619              		.loc 1 377 0
 620 0368 4FF00003 		mov	r3, #0
 621 036c 7B61     		str	r3, [r7, #20]
 622 036e 4FF00003 		mov	r3, #0
 623 0372 3B61     		str	r3, [r7, #16]
 624 0374 4FF00003 		mov	r3, #0
 625 0378 FB60     		str	r3, [r7, #12]
 378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
 381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
 382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
 383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
 384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
 385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
 386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
 387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupT
 389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupT
 390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTim
 391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSet
 393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSet
 394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetup
 395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 626              		.loc 1 397 0
 627 037a 7B68     		ldr	r3, [r7, #4]
 628 037c 5A68     		ldr	r2, [r3, #4]
 398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 629              		.loc 1 399 0
 630 037e 7B68     		ldr	r3, [r7, #4]
 631 0380 9B68     		ldr	r3, [r3, #8]
 398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 632              		.loc 1 398 0
 633 0382 1A43     		orrs	r2, r2, r3
 400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 634              		.loc 1 400 0
 635 0384 7B68     		ldr	r3, [r7, #4]
 636 0386 DB68     		ldr	r3, [r3, #12]
 399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 637              		.loc 1 399 0
 638 0388 1A43     		orrs	r2, r2, r3
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 639              		.loc 1 401 0
 640 038a 7B68     		ldr	r3, [r7, #4]
 641 038c 1B69     		ldr	r3, [r3, #16]
 400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 642              		.loc 1 400 0
 643 038e 1A43     		orrs	r2, r2, r3
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 644              		.loc 1 402 0
 645 0390 7B68     		ldr	r3, [r7, #4]
 646 0392 5B69     		ldr	r3, [r3, #20]
 647 0394 4FEA4323 		lsl	r3, r3, #9
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 648              		.loc 1 401 0
 649 0398 1A43     		orrs	r2, r2, r3
 403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 650              		.loc 1 403 0
 651 039a 7B68     		ldr	r3, [r7, #4]
 652 039c 9B69     		ldr	r3, [r3, #24]
 653 039e 4FEA4333 		lsl	r3, r3, #13
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 654              		.loc 1 402 0
 655 03a2 1343     		orrs	r3, r3, r2
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 656              		.loc 1 397 0
 657 03a4 43F00803 		orr	r3, r3, #8
 658 03a8 7B61     		str	r3, [r7, #20]
 404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 659              		.loc 1 406 0
 660 03aa 7B68     		ldr	r3, [r7, #4]
 661 03ac DB69     		ldr	r3, [r3, #28]
 662 03ae 1A68     		ldr	r2, [r3, #0]
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 663              		.loc 1 407 0
 664 03b0 7B68     		ldr	r3, [r7, #4]
 665 03b2 DB69     		ldr	r3, [r3, #28]
 666 03b4 5B68     		ldr	r3, [r3, #4]
 667 03b6 4FEA0323 		lsl	r3, r3, #8
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 668              		.loc 1 406 0
 669 03ba 1A43     		orrs	r2, r2, r3
 408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 670              		.loc 1 408 0
 671 03bc 7B68     		ldr	r3, [r7, #4]
 672 03be DB69     		ldr	r3, [r3, #28]
 673 03c0 9B68     		ldr	r3, [r3, #8]
 674 03c2 4FEA0343 		lsl	r3, r3, #16
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 675              		.loc 1 407 0
 676 03c6 1A43     		orrs	r2, r2, r3
 409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 677              		.loc 1 409 0
 678 03c8 7B68     		ldr	r3, [r7, #4]
 679 03ca DB69     		ldr	r3, [r3, #28]
 680 03cc DB68     		ldr	r3, [r3, #12]
 681 03ce 4FEA0363 		lsl	r3, r3, #24
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 682              		.loc 1 406 0
 683 03d2 1343     		orrs	r3, r3, r2
 684 03d4 3B61     		str	r3, [r7, #16]
 410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 685              		.loc 1 412 0
 686 03d6 7B68     		ldr	r3, [r7, #4]
 687 03d8 1B6A     		ldr	r3, [r3, #32]
 688 03da 1A68     		ldr	r2, [r3, #0]
 413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 689              		.loc 1 413 0
 690 03dc 7B68     		ldr	r3, [r7, #4]
 691 03de 1B6A     		ldr	r3, [r3, #32]
 692 03e0 5B68     		ldr	r3, [r3, #4]
 693 03e2 4FEA0323 		lsl	r3, r3, #8
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 694              		.loc 1 412 0
 695 03e6 1A43     		orrs	r2, r2, r3
 414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 696              		.loc 1 414 0
 697 03e8 7B68     		ldr	r3, [r7, #4]
 698 03ea 1B6A     		ldr	r3, [r3, #32]
 699 03ec 9B68     		ldr	r3, [r3, #8]
 700 03ee 4FEA0343 		lsl	r3, r3, #16
 413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 701              		.loc 1 413 0
 702 03f2 1A43     		orrs	r2, r2, r3
 415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 703              		.loc 1 415 0
 704 03f4 7B68     		ldr	r3, [r7, #4]
 705 03f6 1B6A     		ldr	r3, [r3, #32]
 706 03f8 DB68     		ldr	r3, [r3, #12]
 707 03fa 4FEA0363 		lsl	r3, r3, #24
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 708              		.loc 1 412 0
 709 03fe 1343     		orrs	r3, r3, r2
 710 0400 FB60     		str	r3, [r7, #12]
 416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 711              		.loc 1 417 0
 712 0402 7B68     		ldr	r3, [r7, #4]
 713 0404 1B68     		ldr	r3, [r3, #0]
 714 0406 102B     		cmp	r3, #16
 715 0408 09D1     		bne	.L24
 418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank2_NAND registers configuration */
 420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = tmppcr;
 716              		.loc 1 420 0
 717 040a 0C4B     		ldr	r3, .L26
 718 040c 7A69     		ldr	r2, [r7, #20]
 719 040e 1A60     		str	r2, [r3, #0]
 421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 720              		.loc 1 421 0
 721 0410 0A4B     		ldr	r3, .L26
 722 0412 3A69     		ldr	r2, [r7, #16]
 723 0414 9A60     		str	r2, [r3, #8]
 422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 724              		.loc 1 422 0
 725 0416 094B     		ldr	r3, .L26
 726 0418 FA68     		ldr	r2, [r7, #12]
 727 041a DA60     		str	r2, [r3, #12]
 728 041c 08E0     		b	.L23
 729              	.L24:
 423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank3_NAND registers configuration */
 427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = tmppcr;
 730              		.loc 1 427 0
 731 041e 084B     		ldr	r3, .L26+4
 732 0420 7A69     		ldr	r2, [r7, #20]
 733 0422 1A60     		str	r2, [r3, #0]
 428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = tmppmem;
 734              		.loc 1 428 0
 735 0424 064B     		ldr	r3, .L26+4
 736 0426 3A69     		ldr	r2, [r7, #16]
 737 0428 9A60     		str	r2, [r3, #8]
 429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = tmppatt;
 738              		.loc 1 429 0
 739 042a 054B     		ldr	r3, .L26+4
 740 042c FA68     		ldr	r2, [r7, #12]
 741 042e DA60     		str	r2, [r3, #12]
 742              	.L23:
 430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 743              		.loc 1 431 0
 744 0430 07F11C07 		add	r7, r7, #28
 745 0434 BD46     		mov	sp, r7
 746 0436 80BC     		pop	{r7}
 747 0438 7047     		bx	lr
 748              	.L27:
 749 043a 00BF     		.align	2
 750              	.L26:
 751 043c 600000A0 		.word	-1610612640
 752 0440 800000A0 		.word	-1610612608
 753              		.cfi_endproc
 754              	.LFE115:
 756              		.align	2
 757              		.global	FSMC_NANDStructInit
 758              		.thumb
 759              		.thumb_func
 761              	FSMC_NANDStructInit:
 762              	.LFB116:
 432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NANDInitStruct member with its default value.
 436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which
 437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         will be initialized.
 438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** { 
 763              		.loc 1 441 0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 8
 766              		@ frame_needed = 1, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 768 0444 80B4     		push	{r7}
 769              	.LCFI18:
 770              		.cfi_def_cfa_offset 4
 771              		.cfi_offset 7, -4
 772 0446 83B0     		sub	sp, sp, #12
 773              	.LCFI19:
 774              		.cfi_def_cfa_offset 16
 775 0448 00AF     		add	r7, sp, #0
 776              	.LCFI20:
 777              		.cfi_def_cfa_register 7
 778 044a 7860     		str	r0, [r7, #4]
 442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset NAND Init structure parameters values */
 443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 779              		.loc 1 443 0
 780 044c 7B68     		ldr	r3, [r7, #4]
 781 044e 4FF01002 		mov	r2, #16
 782 0452 1A60     		str	r2, [r3, #0]
 444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 783              		.loc 1 444 0
 784 0454 7B68     		ldr	r3, [r7, #4]
 785 0456 4FF00002 		mov	r2, #0
 786 045a 5A60     		str	r2, [r3, #4]
 445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 787              		.loc 1 445 0
 788 045c 7B68     		ldr	r3, [r7, #4]
 789 045e 4FF00002 		mov	r2, #0
 790 0462 9A60     		str	r2, [r3, #8]
 446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 791              		.loc 1 446 0
 792 0464 7B68     		ldr	r3, [r7, #4]
 793 0466 4FF00002 		mov	r2, #0
 794 046a DA60     		str	r2, [r3, #12]
 447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 795              		.loc 1 447 0
 796 046c 7B68     		ldr	r3, [r7, #4]
 797 046e 4FF00002 		mov	r2, #0
 798 0472 1A61     		str	r2, [r3, #16]
 448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 799              		.loc 1 448 0
 800 0474 7B68     		ldr	r3, [r7, #4]
 801 0476 4FF00002 		mov	r2, #0
 802 047a 5A61     		str	r2, [r3, #20]
 449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 803              		.loc 1 449 0
 804 047c 7B68     		ldr	r3, [r7, #4]
 805 047e 4FF00002 		mov	r2, #0
 806 0482 9A61     		str	r2, [r3, #24]
 450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 807              		.loc 1 450 0
 808 0484 7B68     		ldr	r3, [r7, #4]
 809 0486 DB69     		ldr	r3, [r3, #28]
 810 0488 4FF0FC02 		mov	r2, #252
 811 048c 1A60     		str	r2, [r3, #0]
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 812              		.loc 1 451 0
 813 048e 7B68     		ldr	r3, [r7, #4]
 814 0490 DB69     		ldr	r3, [r3, #28]
 815 0492 4FF0FC02 		mov	r2, #252
 816 0496 5A60     		str	r2, [r3, #4]
 452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 817              		.loc 1 452 0
 818 0498 7B68     		ldr	r3, [r7, #4]
 819 049a DB69     		ldr	r3, [r3, #28]
 820 049c 4FF0FC02 		mov	r2, #252
 821 04a0 9A60     		str	r2, [r3, #8]
 453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 822              		.loc 1 453 0
 823 04a2 7B68     		ldr	r3, [r7, #4]
 824 04a4 DB69     		ldr	r3, [r3, #28]
 825 04a6 4FF0FC02 		mov	r2, #252
 826 04aa DA60     		str	r2, [r3, #12]
 454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 827              		.loc 1 454 0
 828 04ac 7B68     		ldr	r3, [r7, #4]
 829 04ae 1B6A     		ldr	r3, [r3, #32]
 830 04b0 4FF0FC02 		mov	r2, #252
 831 04b4 1A60     		str	r2, [r3, #0]
 455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 832              		.loc 1 455 0
 833 04b6 7B68     		ldr	r3, [r7, #4]
 834 04b8 1B6A     		ldr	r3, [r3, #32]
 835 04ba 4FF0FC02 		mov	r2, #252
 836 04be 5A60     		str	r2, [r3, #4]
 456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 837              		.loc 1 456 0
 838 04c0 7B68     		ldr	r3, [r7, #4]
 839 04c2 1B6A     		ldr	r3, [r3, #32]
 840 04c4 4FF0FC02 		mov	r2, #252
 841 04c8 9A60     		str	r2, [r3, #8]
 457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 842              		.loc 1 457 0
 843 04ca 7B68     		ldr	r3, [r7, #4]
 844 04cc 1B6A     		ldr	r3, [r3, #32]
 845 04ce 4FF0FC02 		mov	r2, #252
 846 04d2 DA60     		str	r2, [r3, #12]
 458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 847              		.loc 1 458 0
 848 04d4 07F10C07 		add	r7, r7, #12
 849 04d8 BD46     		mov	sp, r7
 850 04da 80BC     		pop	{r7}
 851 04dc 7047     		bx	lr
 852              		.cfi_endproc
 853              	.LFE116:
 855 04de 00BF     		.align	2
 856              		.global	FSMC_NANDCmd
 857              		.thumb
 858              		.thumb_func
 860              	FSMC_NANDCmd:
 861              	.LFB117:
 459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 862              		.loc 1 470 0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 8
 865              		@ frame_needed = 1, uses_anonymous_args = 0
 866              		@ link register save eliminated.
 867 04e0 80B4     		push	{r7}
 868              	.LCFI21:
 869              		.cfi_def_cfa_offset 4
 870              		.cfi_offset 7, -4
 871 04e2 83B0     		sub	sp, sp, #12
 872              	.LCFI22:
 873              		.cfi_def_cfa_offset 16
 874 04e4 00AF     		add	r7, sp, #0
 875              	.LCFI23:
 876              		.cfi_def_cfa_register 7
 877 04e6 7860     		str	r0, [r7, #4]
 878 04e8 0B46     		mov	r3, r1
 879 04ea FB70     		strb	r3, [r7, #3]
 471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 880              		.loc 1 474 0
 881 04ec FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 882 04ee 002B     		cmp	r3, #0
 883 04f0 10D0     		beq	.L30
 475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 884              		.loc 1 477 0
 885 04f2 7B68     		ldr	r3, [r7, #4]
 886 04f4 102B     		cmp	r3, #16
 887 04f6 06D1     		bne	.L31
 478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 888              		.loc 1 479 0
 889 04f8 114B     		ldr	r3, .L34
 890 04fa 114A     		ldr	r2, .L34
 891 04fc 1268     		ldr	r2, [r2, #0]
 892 04fe 42F00402 		orr	r2, r2, #4
 893 0502 1A60     		str	r2, [r3, #0]
 894 0504 16E0     		b	.L29
 895              	.L31:
 480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 896              		.loc 1 483 0
 897 0506 0F4B     		ldr	r3, .L34+4
 898 0508 0E4A     		ldr	r2, .L34+4
 899 050a 1268     		ldr	r2, [r2, #0]
 900 050c 42F00402 		orr	r2, r2, #4
 901 0510 1A60     		str	r2, [r3, #0]
 902 0512 0FE0     		b	.L29
 903              	.L30:
 484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 904              		.loc 1 489 0
 905 0514 7B68     		ldr	r3, [r7, #4]
 906 0516 102B     		cmp	r3, #16
 907 0518 06D1     		bne	.L33
 490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 908              		.loc 1 491 0
 909 051a 094A     		ldr	r2, .L34
 910 051c 084B     		ldr	r3, .L34
 911 051e 1968     		ldr	r1, [r3, #0]
 912 0520 094B     		ldr	r3, .L34+8
 913 0522 0B40     		ands	r3, r3, r1
 914 0524 1360     		str	r3, [r2, #0]
 915 0526 05E0     		b	.L29
 916              	.L33:
 492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 917              		.loc 1 495 0
 918 0528 064A     		ldr	r2, .L34+4
 919 052a 064B     		ldr	r3, .L34+4
 920 052c 1968     		ldr	r1, [r3, #0]
 921 052e 064B     		ldr	r3, .L34+8
 922 0530 0B40     		ands	r3, r3, r1
 923 0532 1360     		str	r3, [r2, #0]
 924              	.L29:
 496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 925              		.loc 1 498 0
 926 0534 07F10C07 		add	r7, r7, #12
 927 0538 BD46     		mov	sp, r7
 928 053a 80BC     		pop	{r7}
 929 053c 7047     		bx	lr
 930              	.L35:
 931 053e 00BF     		.align	2
 932              	.L34:
 933 0540 600000A0 		.word	-1610612640
 934 0544 800000A0 		.word	-1610612608
 935 0548 FBFF0F00 		.word	1048571
 936              		.cfi_endproc
 937              	.LFE117:
 939              		.align	2
 940              		.global	FSMC_NANDECCCmd
 941              		.thumb
 942              		.thumb_func
 944              	FSMC_NANDECCCmd:
 945              	.LFB118:
 499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the FSMC NAND ECC feature.
 501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC NAND ECC feature.  
 506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 946              		.loc 1 510 0
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 8
 949              		@ frame_needed = 1, uses_anonymous_args = 0
 950              		@ link register save eliminated.
 951 054c 80B4     		push	{r7}
 952              	.LCFI24:
 953              		.cfi_def_cfa_offset 4
 954              		.cfi_offset 7, -4
 955 054e 83B0     		sub	sp, sp, #12
 956              	.LCFI25:
 957              		.cfi_def_cfa_offset 16
 958 0550 00AF     		add	r7, sp, #0
 959              	.LCFI26:
 960              		.cfi_def_cfa_register 7
 961 0552 7860     		str	r0, [r7, #4]
 962 0554 0B46     		mov	r3, r1
 963 0556 FB70     		strb	r3, [r7, #3]
 511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 964              		.loc 1 514 0
 965 0558 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 966 055a 002B     		cmp	r3, #0
 967 055c 10D0     		beq	.L37
 515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 968              		.loc 1 517 0
 969 055e 7B68     		ldr	r3, [r7, #4]
 970 0560 102B     		cmp	r3, #16
 971 0562 06D1     		bne	.L38
 518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 972              		.loc 1 519 0
 973 0564 114B     		ldr	r3, .L41
 974 0566 114A     		ldr	r2, .L41
 975 0568 1268     		ldr	r2, [r2, #0]
 976 056a 42F04002 		orr	r2, r2, #64
 977 056e 1A60     		str	r2, [r3, #0]
 978 0570 16E0     		b	.L36
 979              	.L38:
 520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 980              		.loc 1 523 0
 981 0572 0F4B     		ldr	r3, .L41+4
 982 0574 0E4A     		ldr	r2, .L41+4
 983 0576 1268     		ldr	r2, [r2, #0]
 984 0578 42F04002 		orr	r2, r2, #64
 985 057c 1A60     		str	r2, [r3, #0]
 986 057e 0FE0     		b	.L36
 987              	.L37:
 524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 988              		.loc 1 529 0
 989 0580 7B68     		ldr	r3, [r7, #4]
 990 0582 102B     		cmp	r3, #16
 991 0584 06D1     		bne	.L40
 530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 992              		.loc 1 531 0
 993 0586 094A     		ldr	r2, .L41
 994 0588 084B     		ldr	r3, .L41
 995 058a 1968     		ldr	r1, [r3, #0]
 996 058c 094B     		ldr	r3, .L41+8
 997 058e 0B40     		ands	r3, r3, r1
 998 0590 1360     		str	r3, [r2, #0]
 999 0592 05E0     		b	.L36
 1000              	.L40:
 532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 1001              		.loc 1 535 0
 1002 0594 064A     		ldr	r2, .L41+4
 1003 0596 064B     		ldr	r3, .L41+4
 1004 0598 1968     		ldr	r1, [r3, #0]
 1005 059a 064B     		ldr	r3, .L41+8
 1006 059c 0B40     		ands	r3, r3, r1
 1007 059e 1360     		str	r3, [r2, #0]
 1008              	.L36:
 536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1009              		.loc 1 538 0
 1010 05a0 07F10C07 		add	r7, r7, #12
 1011 05a4 BD46     		mov	sp, r7
 1012 05a6 80BC     		pop	{r7}
 1013 05a8 7047     		bx	lr
 1014              	.L42:
 1015 05aa 00BF     		.align	2
 1016              	.L41:
 1017 05ac 600000A0 		.word	-1610612640
 1018 05b0 800000A0 		.word	-1610612608
 1019 05b4 BFFF0F00 		.word	1048511
 1020              		.cfi_endproc
 1021              	.LFE118:
 1023              		.align	2
 1024              		.global	FSMC_GetECC
 1025              		.thumb
 1026              		.thumb_func
 1028              	FSMC_GetECC:
 1029              	.LFB119:
 539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Returns the error correction code register value.
 542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The Error Correction Code (ECC) value.
 547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
 549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1030              		.loc 1 549 0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 16
 1033              		@ frame_needed = 1, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 1035 05b8 80B4     		push	{r7}
 1036              	.LCFI27:
 1037              		.cfi_def_cfa_offset 4
 1038              		.cfi_offset 7, -4
 1039 05ba 85B0     		sub	sp, sp, #20
 1040              	.LCFI28:
 1041              		.cfi_def_cfa_offset 24
 1042 05bc 00AF     		add	r7, sp, #0
 1043              	.LCFI29:
 1044              		.cfi_def_cfa_register 7
 1045 05be 7860     		str	r0, [r7, #4]
 550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t eccval = 0x00000000;
 1046              		.loc 1 550 0
 1047 05c0 4FF00003 		mov	r3, #0
 1048 05c4 FB60     		str	r3, [r7, #12]
 551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1049              		.loc 1 552 0
 1050 05c6 7B68     		ldr	r3, [r7, #4]
 1051 05c8 102B     		cmp	r3, #16
 1052 05ca 03D1     		bne	.L44
 553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Get the ECCR2 register value */
 555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank2->ECCR2;
 1053              		.loc 1 555 0
 1054 05cc 064B     		ldr	r3, .L47
 1055 05ce 5B69     		ldr	r3, [r3, #20]
 1056 05d0 FB60     		str	r3, [r7, #12]
 1057 05d2 02E0     		b	.L45
 1058              	.L44:
 556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Get the ECCR3 register value */
 560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank3->ECCR3;
 1059              		.loc 1 560 0
 1060 05d4 054B     		ldr	r3, .L47+4
 1061 05d6 5B69     		ldr	r3, [r3, #20]
 1062 05d8 FB60     		str	r3, [r7, #12]
 1063              	.L45:
 561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Return the error correction code value */
 563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return(eccval);
 1064              		.loc 1 563 0
 1065 05da FB68     		ldr	r3, [r7, #12]
 564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1066              		.loc 1 564 0
 1067 05dc 1846     		mov	r0, r3
 1068 05de 07F11407 		add	r7, r7, #20
 1069 05e2 BD46     		mov	sp, r7
 1070 05e4 80BC     		pop	{r7}
 1071 05e6 7047     		bx	lr
 1072              	.L48:
 1073              		.align	2
 1074              	.L47:
 1075 05e8 600000A0 		.word	-1610612640
 1076 05ec 800000A0 		.word	-1610612608
 1077              		.cfi_endproc
 1078              	.LFE119:
 1080              		.align	2
 1081              		.global	FSMC_PCCARDDeInit
 1082              		.thumb
 1083              		.thumb_func
 1085              	FSMC_PCCARDDeInit:
 1086              	.LFB120:
 565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group3 PCCARD Controller functions
 570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   PCCARD Controller functions 
 571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     PCCARD Controller functions
 575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
 578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  16-bit PC Card compatible memory connected to the PCCARD Bank:
 579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
 581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
 585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
 586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
 588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
 589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
 590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_PCCARDInitTypeDef structure, for example:
 591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDInitTypeDef  FSMC_PCCARDInitStructure;
 592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_PCCARDInitStructure variable with the allowed values of
 593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
 594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the PCCARD Controller by calling the function
 596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDInit(&FSMC_PCCARDInitStructure); 
 597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the PCCARD Bank:
 599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDCmd(ENABLE);  
 600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
 602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
 609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  None                       
 610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDDeInit(void)
 613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1087              		.loc 1 613 0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 1, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 1092 05f0 80B4     		push	{r7}
 1093              	.LCFI30:
 1094              		.cfi_def_cfa_offset 4
 1095              		.cfi_offset 7, -4
 1096 05f2 00AF     		add	r7, sp, #0
 1097              	.LCFI31:
 1098              		.cfi_def_cfa_register 7
 614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the FSMC_Bank4 registers to their reset values */
 615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = 0x00000018; 
 1099              		.loc 1 615 0
 1100 05f4 0B4B     		ldr	r3, .L50
 1101 05f6 4FF01802 		mov	r2, #24
 1102 05fa 1A60     		str	r2, [r3, #0]
 616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->SR4 = 0x00000000;	
 1103              		.loc 1 616 0
 1104 05fc 094B     		ldr	r3, .L50
 1105 05fe 4FF00002 		mov	r2, #0
 1106 0602 5A60     		str	r2, [r3, #4]
 617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 1107              		.loc 1 617 0
 1108 0604 074B     		ldr	r3, .L50
 1109 0606 4FF0FC32 		mov	r2, #-50529028
 1110 060a 9A60     		str	r2, [r3, #8]
 618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 1111              		.loc 1 618 0
 1112 060c 054B     		ldr	r3, .L50
 1113 060e 4FF0FC32 		mov	r2, #-50529028
 1114 0612 DA60     		str	r2, [r3, #12]
 619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 1115              		.loc 1 619 0
 1116 0614 034B     		ldr	r3, .L50
 1117 0616 4FF0FC32 		mov	r2, #-50529028
 1118 061a 1A61     		str	r2, [r3, #16]
 620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1119              		.loc 1 620 0
 1120 061c BD46     		mov	sp, r7
 1121 061e 80BC     		pop	{r7}
 1122 0620 7047     		bx	lr
 1123              	.L51:
 1124 0622 00BF     		.align	2
 1125              	.L50:
 1126 0624 A00000A0 		.word	-1610612576
 1127              		.cfi_endproc
 1128              	.LFE120:
 1130              		.align	2
 1131              		.global	FSMC_PCCARDInit
 1132              		.thumb
 1133              		.thumb_func
 1135              	FSMC_PCCARDInit:
 1136              	.LFB121:
 621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC PCCARD Bank according to the specified parameters
 624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         in the FSMC_PCCARDInitStruct.
 625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
 626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC PCCARD Bank.                  
 627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1137              		.loc 1 630 0
 1138              		.cfi_startproc
 1139              		@ args = 0, pretend = 0, frame = 8
 1140              		@ frame_needed = 1, uses_anonymous_args = 0
 1141              		@ link register save eliminated.
 1142 0628 80B4     		push	{r7}
 1143              	.LCFI32:
 1144              		.cfi_def_cfa_offset 4
 1145              		.cfi_offset 7, -4
 1146 062a 83B0     		sub	sp, sp, #12
 1147              	.LCFI33:
 1148              		.cfi_def_cfa_offset 16
 1149 062c 00AF     		add	r7, sp, #0
 1150              	.LCFI34:
 1151              		.cfi_def_cfa_register 7
 1152 062e 7860     		str	r0, [r7, #4]
 631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
 633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
 634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
 635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTi
 637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetu
 638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetu
 639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupT
 640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_Setu
 642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitS
 643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldS
 644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSet
 645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime))
 646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTim
 647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTim
 648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)
 649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
 651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 1153              		.loc 1 651 0
 1154 0630 2C4B     		ldr	r3, .L53
 1155 0632 7A68     		ldr	r2, [r7, #4]
 1156 0634 1168     		ldr	r1, [r2, #0]
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 1157              		.loc 1 653 0
 1158 0636 7A68     		ldr	r2, [r7, #4]
 1159 0638 5268     		ldr	r2, [r2, #4]
 1160 063a 4FEA4222 		lsl	r2, r2, #9
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 1161              		.loc 1 652 0
 1162 063e 1143     		orrs	r1, r1, r2
 654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 1163              		.loc 1 654 0
 1164 0640 7A68     		ldr	r2, [r7, #4]
 1165 0642 9268     		ldr	r2, [r2, #8]
 1166 0644 4FEA4232 		lsl	r2, r2, #13
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 1167              		.loc 1 653 0
 1168 0648 0A43     		orrs	r2, r2, r1
 1169 064a 42F01002 		orr	r2, r2, #16
 651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 1170              		.loc 1 651 0
 1171 064e 1A60     		str	r2, [r3, #0]
 655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 1172              		.loc 1 657 0
 1173 0650 244B     		ldr	r3, .L53
 1174 0652 7A68     		ldr	r2, [r7, #4]
 1175 0654 D268     		ldr	r2, [r2, #12]
 1176 0656 1168     		ldr	r1, [r2, #0]
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 1177              		.loc 1 658 0
 1178 0658 7A68     		ldr	r2, [r7, #4]
 1179 065a D268     		ldr	r2, [r2, #12]
 1180 065c 5268     		ldr	r2, [r2, #4]
 1181 065e 4FEA0222 		lsl	r2, r2, #8
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 1182              		.loc 1 657 0
 1183 0662 1143     		orrs	r1, r1, r2
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 1184              		.loc 1 659 0
 1185 0664 7A68     		ldr	r2, [r7, #4]
 1186 0666 D268     		ldr	r2, [r2, #12]
 1187 0668 9268     		ldr	r2, [r2, #8]
 1188 066a 4FEA0242 		lsl	r2, r2, #16
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 1189              		.loc 1 658 0
 1190 066e 1143     		orrs	r1, r1, r2
 660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24
 1191              		.loc 1 660 0
 1192 0670 7A68     		ldr	r2, [r7, #4]
 1193 0672 D268     		ldr	r2, [r2, #12]
 1194 0674 D268     		ldr	r2, [r2, #12]
 1195 0676 4FEA0262 		lsl	r2, r2, #24
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 1196              		.loc 1 659 0
 1197 067a 0A43     		orrs	r2, r2, r1
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 1198              		.loc 1 657 0
 1199 067c 9A60     		str	r2, [r3, #8]
 661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 1200              		.loc 1 663 0
 1201 067e 194B     		ldr	r3, .L53
 1202 0680 7A68     		ldr	r2, [r7, #4]
 1203 0682 1269     		ldr	r2, [r2, #16]
 1204 0684 1168     		ldr	r1, [r2, #0]
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 1205              		.loc 1 664 0
 1206 0686 7A68     		ldr	r2, [r7, #4]
 1207 0688 1269     		ldr	r2, [r2, #16]
 1208 068a 5268     		ldr	r2, [r2, #4]
 1209 068c 4FEA0222 		lsl	r2, r2, #8
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 1210              		.loc 1 663 0
 1211 0690 1143     		orrs	r1, r1, r2
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 1212              		.loc 1 665 0
 1213 0692 7A68     		ldr	r2, [r7, #4]
 1214 0694 1269     		ldr	r2, [r2, #16]
 1215 0696 9268     		ldr	r2, [r2, #8]
 1216 0698 4FEA0242 		lsl	r2, r2, #16
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 1217              		.loc 1 664 0
 1218 069c 1143     		orrs	r1, r1, r2
 666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime <<
 1219              		.loc 1 666 0
 1220 069e 7A68     		ldr	r2, [r7, #4]
 1221 06a0 1269     		ldr	r2, [r2, #16]
 1222 06a2 D268     		ldr	r2, [r2, #12]
 1223 06a4 4FEA0262 		lsl	r2, r2, #24
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 1224              		.loc 1 665 0
 1225 06a8 0A43     		orrs	r2, r2, r1
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 1226              		.loc 1 663 0
 1227 06aa DA60     		str	r2, [r3, #12]
 667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 1228              		.loc 1 669 0
 1229 06ac 0D4B     		ldr	r3, .L53
 1230 06ae 7A68     		ldr	r2, [r7, #4]
 1231 06b0 5269     		ldr	r2, [r2, #20]
 1232 06b2 1168     		ldr	r1, [r2, #0]
 670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1233              		.loc 1 670 0
 1234 06b4 7A68     		ldr	r2, [r7, #4]
 1235 06b6 5269     		ldr	r2, [r2, #20]
 1236 06b8 5268     		ldr	r2, [r2, #4]
 1237 06ba 4FEA0222 		lsl	r2, r2, #8
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 1238              		.loc 1 669 0
 1239 06be 1143     		orrs	r1, r1, r2
 671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 1240              		.loc 1 671 0
 1241 06c0 7A68     		ldr	r2, [r7, #4]
 1242 06c2 5269     		ldr	r2, [r2, #20]
 1243 06c4 9268     		ldr	r2, [r2, #8]
 1244 06c6 4FEA0242 		lsl	r2, r2, #16
 670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1245              		.loc 1 670 0
 1246 06ca 1143     		orrs	r1, r1, r2
 672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);   
 1247              		.loc 1 672 0
 1248 06cc 7A68     		ldr	r2, [r7, #4]
 1249 06ce 5269     		ldr	r2, [r2, #20]
 1250 06d0 D268     		ldr	r2, [r2, #12]
 1251 06d2 4FEA0262 		lsl	r2, r2, #24
 671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 1252              		.loc 1 671 0
 1253 06d6 0A43     		orrs	r2, r2, r1
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 1254              		.loc 1 669 0
 1255 06d8 1A61     		str	r2, [r3, #16]
 673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1256              		.loc 1 673 0
 1257 06da 07F10C07 		add	r7, r7, #12
 1258 06de BD46     		mov	sp, r7
 1259 06e0 80BC     		pop	{r7}
 1260 06e2 7047     		bx	lr
 1261              	.L54:
 1262              		.align	2
 1263              	.L53:
 1264 06e4 A00000A0 		.word	-1610612576
 1265              		.cfi_endproc
 1266              	.LFE121:
 1268              		.align	2
 1269              		.global	FSMC_PCCARDStructInit
 1270              		.thumb
 1271              		.thumb_func
 1273              	FSMC_PCCARDStructInit:
 1274              	.LFB122:
 674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
 677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure
 678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1275              		.loc 1 682 0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 8
 1278              		@ frame_needed = 1, uses_anonymous_args = 0
 1279              		@ link register save eliminated.
 1280 06e8 80B4     		push	{r7}
 1281              	.LCFI35:
 1282              		.cfi_def_cfa_offset 4
 1283              		.cfi_offset 7, -4
 1284 06ea 83B0     		sub	sp, sp, #12
 1285              	.LCFI36:
 1286              		.cfi_def_cfa_offset 16
 1287 06ec 00AF     		add	r7, sp, #0
 1288              	.LCFI37:
 1289              		.cfi_def_cfa_register 7
 1290 06ee 7860     		str	r0, [r7, #4]
 683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset PCCARD Init structure parameters values */
 684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 1291              		.loc 1 684 0
 1292 06f0 7B68     		ldr	r3, [r7, #4]
 1293 06f2 4FF00002 		mov	r2, #0
 1294 06f6 1A60     		str	r2, [r3, #0]
 685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 1295              		.loc 1 685 0
 1296 06f8 7B68     		ldr	r3, [r7, #4]
 1297 06fa 4FF00002 		mov	r2, #0
 1298 06fe 5A60     		str	r2, [r3, #4]
 686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 1299              		.loc 1 686 0
 1300 0700 7B68     		ldr	r3, [r7, #4]
 1301 0702 4FF00002 		mov	r2, #0
 1302 0706 9A60     		str	r2, [r3, #8]
 687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1303              		.loc 1 687 0
 1304 0708 7B68     		ldr	r3, [r7, #4]
 1305 070a DB68     		ldr	r3, [r3, #12]
 1306 070c 4FF0FC02 		mov	r2, #252
 1307 0710 1A60     		str	r2, [r3, #0]
 688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1308              		.loc 1 688 0
 1309 0712 7B68     		ldr	r3, [r7, #4]
 1310 0714 DB68     		ldr	r3, [r3, #12]
 1311 0716 4FF0FC02 		mov	r2, #252
 1312 071a 5A60     		str	r2, [r3, #4]
 689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1313              		.loc 1 689 0
 1314 071c 7B68     		ldr	r3, [r7, #4]
 1315 071e DB68     		ldr	r3, [r3, #12]
 1316 0720 4FF0FC02 		mov	r2, #252
 1317 0724 9A60     		str	r2, [r3, #8]
 690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1318              		.loc 1 690 0
 1319 0726 7B68     		ldr	r3, [r7, #4]
 1320 0728 DB68     		ldr	r3, [r3, #12]
 1321 072a 4FF0FC02 		mov	r2, #252
 1322 072e DA60     		str	r2, [r3, #12]
 691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1323              		.loc 1 691 0
 1324 0730 7B68     		ldr	r3, [r7, #4]
 1325 0732 1B69     		ldr	r3, [r3, #16]
 1326 0734 4FF0FC02 		mov	r2, #252
 1327 0738 1A60     		str	r2, [r3, #0]
 692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1328              		.loc 1 692 0
 1329 073a 7B68     		ldr	r3, [r7, #4]
 1330 073c 1B69     		ldr	r3, [r3, #16]
 1331 073e 4FF0FC02 		mov	r2, #252
 1332 0742 5A60     		str	r2, [r3, #4]
 693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1333              		.loc 1 693 0
 1334 0744 7B68     		ldr	r3, [r7, #4]
 1335 0746 1B69     		ldr	r3, [r3, #16]
 1336 0748 4FF0FC02 		mov	r2, #252
 1337 074c 9A60     		str	r2, [r3, #8]
 694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 1338              		.loc 1 694 0
 1339 074e 7B68     		ldr	r3, [r7, #4]
 1340 0750 1B69     		ldr	r3, [r3, #16]
 1341 0752 4FF0FC02 		mov	r2, #252
 1342 0756 DA60     		str	r2, [r3, #12]
 695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1343              		.loc 1 695 0
 1344 0758 7B68     		ldr	r3, [r7, #4]
 1345 075a 5B69     		ldr	r3, [r3, #20]
 1346 075c 4FF0FC02 		mov	r2, #252
 1347 0760 1A60     		str	r2, [r3, #0]
 696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1348              		.loc 1 696 0
 1349 0762 7B68     		ldr	r3, [r7, #4]
 1350 0764 5B69     		ldr	r3, [r3, #20]
 1351 0766 4FF0FC02 		mov	r2, #252
 1352 076a 5A60     		str	r2, [r3, #4]
 697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1353              		.loc 1 697 0
 1354 076c 7B68     		ldr	r3, [r7, #4]
 1355 076e 5B69     		ldr	r3, [r3, #20]
 1356 0770 4FF0FC02 		mov	r2, #252
 1357 0774 9A60     		str	r2, [r3, #8]
 698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1358              		.loc 1 698 0
 1359 0776 7B68     		ldr	r3, [r7, #4]
 1360 0778 5B69     		ldr	r3, [r3, #20]
 1361 077a 4FF0FC02 		mov	r2, #252
 1362 077e DA60     		str	r2, [r3, #12]
 699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1363              		.loc 1 699 0
 1364 0780 07F10C07 		add	r7, r7, #12
 1365 0784 BD46     		mov	sp, r7
 1366 0786 80BC     		pop	{r7}
 1367 0788 7047     		bx	lr
 1368              		.cfi_endproc
 1369              	.LFE122:
 1371 078a 00BF     		.align	2
 1372              		.global	FSMC_PCCARDCmd
 1373              		.thumb
 1374              		.thumb_func
 1376              	FSMC_PCCARDCmd:
 1377              	.LFB123:
 700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDCmd(FunctionalState NewState)
 708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1378              		.loc 1 708 0
 1379              		.cfi_startproc
 1380              		@ args = 0, pretend = 0, frame = 8
 1381              		@ frame_needed = 1, uses_anonymous_args = 0
 1382              		@ link register save eliminated.
 1383 078c 80B4     		push	{r7}
 1384              	.LCFI38:
 1385              		.cfi_def_cfa_offset 4
 1386              		.cfi_offset 7, -4
 1387 078e 83B0     		sub	sp, sp, #12
 1388              	.LCFI39:
 1389              		.cfi_def_cfa_offset 16
 1390 0790 00AF     		add	r7, sp, #0
 1391              	.LCFI40:
 1392              		.cfi_def_cfa_register 7
 1393 0792 0346     		mov	r3, r0
 1394 0794 FB71     		strb	r3, [r7, #7]
 709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 1395              		.loc 1 711 0
 1396 0796 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1397 0798 002B     		cmp	r3, #0
 1398 079a 06D0     		beq	.L57
 712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 1399              		.loc 1 714 0
 1400 079c 084B     		ldr	r3, .L59
 1401 079e 084A     		ldr	r2, .L59
 1402 07a0 1268     		ldr	r2, [r2, #0]
 1403 07a2 42F00402 		orr	r2, r2, #4
 1404 07a6 1A60     		str	r2, [r3, #0]
 1405 07a8 05E0     		b	.L56
 1406              	.L57:
 715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 1407              		.loc 1 719 0
 1408 07aa 054A     		ldr	r2, .L59
 1409 07ac 044B     		ldr	r3, .L59
 1410 07ae 1968     		ldr	r1, [r3, #0]
 1411 07b0 044B     		ldr	r3, .L59+4
 1412 07b2 0B40     		ands	r3, r3, r1
 1413 07b4 1360     		str	r3, [r2, #0]
 1414              	.L56:
 720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1415              		.loc 1 721 0
 1416 07b6 07F10C07 		add	r7, r7, #12
 1417 07ba BD46     		mov	sp, r7
 1418 07bc 80BC     		pop	{r7}
 1419 07be 7047     		bx	lr
 1420              	.L60:
 1421              		.align	2
 1422              	.L59:
 1423 07c0 A00000A0 		.word	-1610612576
 1424 07c4 FBFF0F00 		.word	1048571
 1425              		.cfi_endproc
 1426              	.LFE123:
 1428              		.align	2
 1429              		.global	FSMC_ITConfig
 1430              		.thumb
 1431              		.thumb_func
 1433              	FSMC_ITConfig:
 1434              	.LFB124:
 722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group4  Interrupts and flags management functions
 727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief    Interrupts and flags management functions
 728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      Interrupts and flags management functions
 732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified FSMC interrupts.
 740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
 746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the specified FSMC interrupts.
 751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
 755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1435              		.loc 1 755 0
 1436              		.cfi_startproc
 1437              		@ args = 0, pretend = 0, frame = 16
 1438              		@ frame_needed = 1, uses_anonymous_args = 0
 1439              		@ link register save eliminated.
 1440 07c8 80B4     		push	{r7}
 1441              	.LCFI41:
 1442              		.cfi_def_cfa_offset 4
 1443              		.cfi_offset 7, -4
 1444 07ca 85B0     		sub	sp, sp, #20
 1445              	.LCFI42:
 1446              		.cfi_def_cfa_offset 24
 1447 07cc 00AF     		add	r7, sp, #0
 1448              	.LCFI43:
 1449              		.cfi_def_cfa_register 7
 1450 07ce F860     		str	r0, [r7, #12]
 1451 07d0 B960     		str	r1, [r7, #8]
 1452 07d2 1346     		mov	r3, r2
 1453 07d4 FB71     		strb	r3, [r7, #7]
 756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));	
 758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 1454              		.loc 1 760 0
 1455 07d6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1456 07d8 002B     		cmp	r3, #0
 1457 07da 1BD0     		beq	.L62
 761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank2 interrupts */
 763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1458              		.loc 1 763 0
 1459 07dc FB68     		ldr	r3, [r7, #12]
 1460 07de 102B     		cmp	r3, #16
 1461 07e0 06D1     		bne	.L63
 764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 |= FSMC_IT;
 1462              		.loc 1 765 0
 1463 07e2 1F4B     		ldr	r3, .L68
 1464 07e4 1E4A     		ldr	r2, .L68
 1465 07e6 5168     		ldr	r1, [r2, #4]
 1466 07e8 BA68     		ldr	r2, [r7, #8]
 1467 07ea 0A43     		orrs	r2, r2, r1
 1468 07ec 5A60     		str	r2, [r3, #4]
 1469 07ee 32E0     		b	.L61
 1470              	.L63:
 766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank3 interrupts */
 768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1471              		.loc 1 768 0
 1472 07f0 FB68     		ldr	r3, [r7, #12]
 1473 07f2 B3F5807F 		cmp	r3, #256
 1474 07f6 06D1     		bne	.L65
 769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 |= FSMC_IT;
 1475              		.loc 1 770 0
 1476 07f8 1A4B     		ldr	r3, .L68+4
 1477 07fa 1A4A     		ldr	r2, .L68+4
 1478 07fc 5168     		ldr	r1, [r2, #4]
 1479 07fe BA68     		ldr	r2, [r7, #8]
 1480 0800 0A43     		orrs	r2, r2, r1
 1481 0802 5A60     		str	r2, [r3, #4]
 1482 0804 27E0     		b	.L61
 1483              	.L65:
 771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank4 interrupts */
 773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 |= FSMC_IT;    
 1484              		.loc 1 775 0
 1485 0806 184B     		ldr	r3, .L68+8
 1486 0808 174A     		ldr	r2, .L68+8
 1487 080a 5168     		ldr	r1, [r2, #4]
 1488 080c BA68     		ldr	r2, [r7, #8]
 1489 080e 0A43     		orrs	r2, r2, r1
 1490 0810 5A60     		str	r2, [r3, #4]
 1491 0812 20E0     		b	.L61
 1492              	.L62:
 776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank2 interrupts */
 781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1493              		.loc 1 781 0
 1494 0814 FB68     		ldr	r3, [r7, #12]
 1495 0816 102B     		cmp	r3, #16
 1496 0818 08D1     		bne	.L66
 782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 1497              		.loc 1 784 0
 1498 081a 114B     		ldr	r3, .L68
 1499 081c 104A     		ldr	r2, .L68
 1500 081e 5168     		ldr	r1, [r2, #4]
 1501 0820 BA68     		ldr	r2, [r7, #8]
 1502 0822 6FEA0202 		mvn	r2, r2
 1503 0826 0A40     		ands	r2, r2, r1
 1504 0828 5A60     		str	r2, [r3, #4]
 1505 082a 14E0     		b	.L61
 1506              	.L66:
 785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank3 interrupts */
 787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1507              		.loc 1 787 0
 1508 082c FB68     		ldr	r3, [r7, #12]
 1509 082e B3F5807F 		cmp	r3, #256
 1510 0832 08D1     		bne	.L67
 788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 1511              		.loc 1 789 0
 1512 0834 0B4B     		ldr	r3, .L68+4
 1513 0836 0B4A     		ldr	r2, .L68+4
 1514 0838 5168     		ldr	r1, [r2, #4]
 1515 083a BA68     		ldr	r2, [r7, #8]
 1516 083c 6FEA0202 		mvn	r2, r2
 1517 0840 0A40     		ands	r2, r2, r1
 1518 0842 5A60     		str	r2, [r3, #4]
 1519 0844 07E0     		b	.L61
 1520              	.L67:
 790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank4 interrupts */
 792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 1521              		.loc 1 794 0
 1522 0846 084B     		ldr	r3, .L68+8
 1523 0848 074A     		ldr	r2, .L68+8
 1524 084a 5168     		ldr	r1, [r2, #4]
 1525 084c BA68     		ldr	r2, [r7, #8]
 1526 084e 6FEA0202 		mvn	r2, r2
 1527 0852 0A40     		ands	r2, r2, r1
 1528 0854 5A60     		str	r2, [r3, #4]
 1529              	.L61:
 795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1530              		.loc 1 797 0
 1531 0856 07F11407 		add	r7, r7, #20
 1532 085a BD46     		mov	sp, r7
 1533 085c 80BC     		pop	{r7}
 1534 085e 7047     		bx	lr
 1535              	.L69:
 1536              		.align	2
 1537              	.L68:
 1538 0860 600000A0 		.word	-1610612640
 1539 0864 800000A0 		.word	-1610612608
 1540 0868 A00000A0 		.word	-1610612576
 1541              		.cfi_endproc
 1542              	.LFE124:
 1544              		.align	2
 1545              		.global	FSMC_GetFlagStatus
 1546              		.thumb
 1547              		.thumb_func
 1549              	FSMC_GetFlagStatus:
 1550              	.LFB125:
 798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC flag is set or not.
 801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to check.
 807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
 812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_FLAG (SET or RESET).
 813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1551              		.loc 1 815 0
 1552              		.cfi_startproc
 1553              		@ args = 0, pretend = 0, frame = 16
 1554              		@ frame_needed = 1, uses_anonymous_args = 0
 1555              		@ link register save eliminated.
 1556 086c 80B4     		push	{r7}
 1557              	.LCFI44:
 1558              		.cfi_def_cfa_offset 4
 1559              		.cfi_offset 7, -4
 1560 086e 85B0     		sub	sp, sp, #20
 1561              	.LCFI45:
 1562              		.cfi_def_cfa_offset 24
 1563 0870 00AF     		add	r7, sp, #0
 1564              	.LCFI46:
 1565              		.cfi_def_cfa_register 7
 1566 0872 7860     		str	r0, [r7, #4]
 1567 0874 3960     		str	r1, [r7, #0]
 816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FlagStatus bitstatus = RESET;
 1568              		.loc 1 816 0
 1569 0876 4FF00003 		mov	r3, #0
 1570 087a FB73     		strb	r3, [r7, #15]
 817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x00000000;
 1571              		.loc 1 817 0
 1572 087c 4FF00003 		mov	r3, #0
 1573 0880 BB60     		str	r3, [r7, #8]
 818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
 822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1574              		.loc 1 823 0
 1575 0882 7B68     		ldr	r3, [r7, #4]
 1576 0884 102B     		cmp	r3, #16
 1577 0886 03D1     		bne	.L71
 824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 1578              		.loc 1 825 0
 1579 0888 104B     		ldr	r3, .L77
 1580 088a 5B68     		ldr	r3, [r3, #4]
 1581 088c BB60     		str	r3, [r7, #8]
 1582 088e 0AE0     		b	.L72
 1583              	.L71:
 826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1584              		.loc 1 827 0
 1585 0890 7B68     		ldr	r3, [r7, #4]
 1586 0892 B3F5807F 		cmp	r3, #256
 1587 0896 03D1     		bne	.L73
 828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 1588              		.loc 1 829 0
 1589 0898 0D4B     		ldr	r3, .L77+4
 1590 089a 5B68     		ldr	r3, [r3, #4]
 1591 089c BB60     		str	r3, [r7, #8]
 1592 089e 02E0     		b	.L72
 1593              	.L73:
 830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1594              		.loc 1 834 0
 1595 08a0 0C4B     		ldr	r3, .L77+8
 1596 08a2 5B68     		ldr	r3, [r3, #4]
 1597 08a4 BB60     		str	r3, [r7, #8]
 1598              	.L72:
 835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   } 
 836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Get the flag status */
 838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 1599              		.loc 1 838 0
 1600 08a6 BA68     		ldr	r2, [r7, #8]
 1601 08a8 3B68     		ldr	r3, [r7, #0]
 1602 08aa 1340     		ands	r3, r3, r2
 1603 08ac 002B     		cmp	r3, #0
 1604 08ae 03D0     		beq	.L74
 839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 1605              		.loc 1 840 0
 1606 08b0 4FF00103 		mov	r3, #1
 1607 08b4 FB73     		strb	r3, [r7, #15]
 1608 08b6 02E0     		b	.L75
 1609              	.L74:
 841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 1610              		.loc 1 844 0
 1611 08b8 4FF00003 		mov	r3, #0
 1612 08bc FB73     		strb	r3, [r7, #15]
 1613              	.L75:
 845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Return the flag status */
 847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return bitstatus;
 1614              		.loc 1 847 0
 1615 08be FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1616              		.loc 1 848 0
 1617 08c0 1846     		mov	r0, r3
 1618 08c2 07F11407 		add	r7, r7, #20
 1619 08c6 BD46     		mov	sp, r7
 1620 08c8 80BC     		pop	{r7}
 1621 08ca 7047     		bx	lr
 1622              	.L78:
 1623              		.align	2
 1624              	.L77:
 1625 08cc 600000A0 		.word	-1610612640
 1626 08d0 800000A0 		.word	-1610612608
 1627 08d4 A00000A0 		.word	-1610612576
 1628              		.cfi_endproc
 1629              	.LFE125:
 1631              		.align	2
 1632              		.global	FSMC_ClearFlag
 1633              		.thumb
 1634              		.thumb_func
 1636              	FSMC_ClearFlag:
 1637              	.LFB126:
 849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's pending flags.
 852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to clear.
 858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1638              		.loc 1 865 0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 8
 1641              		@ frame_needed = 1, uses_anonymous_args = 0
 1642              		@ link register save eliminated.
 1643 08d8 80B4     		push	{r7}
 1644              	.LCFI47:
 1645              		.cfi_def_cfa_offset 4
 1646              		.cfi_offset 7, -4
 1647 08da 83B0     		sub	sp, sp, #12
 1648              	.LCFI48:
 1649              		.cfi_def_cfa_offset 16
 1650 08dc 00AF     		add	r7, sp, #0
 1651              	.LCFI49:
 1652              		.cfi_def_cfa_register 7
 1653 08de 7860     		str	r0, [r7, #4]
 1654 08e0 3960     		str	r1, [r7, #0]
 866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  /* Check the parameters */
 867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
 869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1655              		.loc 1 870 0
 1656 08e2 7B68     		ldr	r3, [r7, #4]
 1657 08e4 102B     		cmp	r3, #16
 1658 08e6 08D1     		bne	.L80
 871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 1659              		.loc 1 872 0
 1660 08e8 114B     		ldr	r3, .L83
 1661 08ea 114A     		ldr	r2, .L83
 1662 08ec 5168     		ldr	r1, [r2, #4]
 1663 08ee 3A68     		ldr	r2, [r7, #0]
 1664 08f0 6FEA0202 		mvn	r2, r2
 1665 08f4 0A40     		ands	r2, r2, r1
 1666 08f6 5A60     		str	r2, [r3, #4]
 1667 08f8 14E0     		b	.L79
 1668              	.L80:
 873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1669              		.loc 1 874 0
 1670 08fa 7B68     		ldr	r3, [r7, #4]
 1671 08fc B3F5807F 		cmp	r3, #256
 1672 0900 08D1     		bne	.L82
 875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 1673              		.loc 1 876 0
 1674 0902 0C4B     		ldr	r3, .L83+4
 1675 0904 0B4A     		ldr	r2, .L83+4
 1676 0906 5168     		ldr	r1, [r2, #4]
 1677 0908 3A68     		ldr	r2, [r7, #0]
 1678 090a 6FEA0202 		mvn	r2, r2
 1679 090e 0A40     		ands	r2, r2, r1
 1680 0910 5A60     		str	r2, [r3, #4]
 1681 0912 07E0     		b	.L79
 1682              	.L82:
 877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 1683              		.loc 1 881 0
 1684 0914 084B     		ldr	r3, .L83+8
 1685 0916 084A     		ldr	r2, .L83+8
 1686 0918 5168     		ldr	r1, [r2, #4]
 1687 091a 3A68     		ldr	r2, [r7, #0]
 1688 091c 6FEA0202 		mvn	r2, r2
 1689 0920 0A40     		ands	r2, r2, r1
 1690 0922 5A60     		str	r2, [r3, #4]
 1691              	.L79:
 882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1692              		.loc 1 883 0
 1693 0924 07F10C07 		add	r7, r7, #12
 1694 0928 BD46     		mov	sp, r7
 1695 092a 80BC     		pop	{r7}
 1696 092c 7047     		bx	lr
 1697              	.L84:
 1698 092e 00BF     		.align	2
 1699              	.L83:
 1700 0930 600000A0 		.word	-1610612640
 1701 0934 800000A0 		.word	-1610612608
 1702 0938 A00000A0 		.word	-1610612576
 1703              		.cfi_endproc
 1704              	.LFE126:
 1706              		.align	2
 1707              		.global	FSMC_GetITStatus
 1708              		.thumb
 1709              		.thumb_func
 1711              	FSMC_GetITStatus:
 1712              	.LFB127:
 884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC interrupt has occurred or not.
 887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt source to check.
 893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
 897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_IT (SET or RESET).
 898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1713              		.loc 1 900 0
 1714              		.cfi_startproc
 1715              		@ args = 0, pretend = 0, frame = 24
 1716              		@ frame_needed = 1, uses_anonymous_args = 0
 1717              		@ link register save eliminated.
 1718 093c 80B4     		push	{r7}
 1719              	.LCFI50:
 1720              		.cfi_def_cfa_offset 4
 1721              		.cfi_offset 7, -4
 1722 093e 87B0     		sub	sp, sp, #28
 1723              	.LCFI51:
 1724              		.cfi_def_cfa_offset 32
 1725 0940 00AF     		add	r7, sp, #0
 1726              	.LCFI52:
 1727              		.cfi_def_cfa_register 7
 1728 0942 7860     		str	r0, [r7, #4]
 1729 0944 3960     		str	r1, [r7, #0]
 901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ITStatus bitstatus = RESET;
 1730              		.loc 1 901 0
 1731 0946 4FF00003 		mov	r3, #0
 1732 094a FB75     		strb	r3, [r7, #23]
 902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 1733              		.loc 1 902 0
 1734 094c 4FF00003 		mov	r3, #0
 1735 0950 3B61     		str	r3, [r7, #16]
 1736 0952 4FF00003 		mov	r3, #0
 1737 0956 FB60     		str	r3, [r7, #12]
 1738 0958 4FF00003 		mov	r3, #0
 1739 095c BB60     		str	r3, [r7, #8]
 903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_IT(FSMC_IT));
 907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1740              		.loc 1 908 0
 1741 095e 7B68     		ldr	r3, [r7, #4]
 1742 0960 102B     		cmp	r3, #16
 1743 0962 03D1     		bne	.L86
 909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 1744              		.loc 1 910 0
 1745 0964 164B     		ldr	r3, .L92
 1746 0966 5B68     		ldr	r3, [r3, #4]
 1747 0968 3B61     		str	r3, [r7, #16]
 1748 096a 0AE0     		b	.L87
 1749              	.L86:
 911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1750              		.loc 1 912 0
 1751 096c 7B68     		ldr	r3, [r7, #4]
 1752 096e B3F5807F 		cmp	r3, #256
 1753 0972 03D1     		bne	.L88
 913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 1754              		.loc 1 914 0
 1755 0974 134B     		ldr	r3, .L92+4
 1756 0976 5B68     		ldr	r3, [r3, #4]
 1757 0978 3B61     		str	r3, [r7, #16]
 1758 097a 02E0     		b	.L87
 1759              	.L88:
 915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1760              		.loc 1 919 0
 1761 097c 124B     		ldr	r3, .L92+8
 1762 097e 5B68     		ldr	r3, [r3, #4]
 1763 0980 3B61     		str	r3, [r7, #16]
 1764              	.L87:
 920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   } 
 921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   itstatus = tmpsr & FSMC_IT;
 1765              		.loc 1 922 0
 1766 0982 3A69     		ldr	r2, [r7, #16]
 1767 0984 3B68     		ldr	r3, [r7, #0]
 1768 0986 1340     		ands	r3, r3, r2
 1769 0988 FB60     		str	r3, [r7, #12]
 923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   itenable = tmpsr & (FSMC_IT >> 3);
 1770              		.loc 1 924 0
 1771 098a 3B68     		ldr	r3, [r7, #0]
 1772 098c 4FEAD302 		lsr	r2, r3, #3
 1773 0990 3B69     		ldr	r3, [r7, #16]
 1774 0992 1340     		ands	r3, r3, r2
 1775 0994 BB60     		str	r3, [r7, #8]
 925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 1776              		.loc 1 925 0
 1777 0996 FB68     		ldr	r3, [r7, #12]
 1778 0998 002B     		cmp	r3, #0
 1779 099a 06D0     		beq	.L89
 1780              		.loc 1 925 0 is_stmt 0 discriminator 1
 1781 099c BB68     		ldr	r3, [r7, #8]
 1782 099e 002B     		cmp	r3, #0
 1783 09a0 03D0     		beq	.L89
 926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 1784              		.loc 1 927 0 is_stmt 1
 1785 09a2 4FF00103 		mov	r3, #1
 1786 09a6 FB75     		strb	r3, [r7, #23]
 1787 09a8 02E0     		b	.L90
 1788              	.L89:
 928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 1789              		.loc 1 931 0
 1790 09aa 4FF00003 		mov	r3, #0
 1791 09ae FB75     		strb	r3, [r7, #23]
 1792              	.L90:
 932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return bitstatus; 
 1793              		.loc 1 933 0
 1794 09b0 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1795              		.loc 1 934 0
 1796 09b2 1846     		mov	r0, r3
 1797 09b4 07F11C07 		add	r7, r7, #28
 1798 09b8 BD46     		mov	sp, r7
 1799 09ba 80BC     		pop	{r7}
 1800 09bc 7047     		bx	lr
 1801              	.L93:
 1802 09be 00BF     		.align	2
 1803              	.L92:
 1804 09c0 600000A0 		.word	-1610612640
 1805 09c4 800000A0 		.word	-1610612608
 1806 09c8 A00000A0 		.word	-1610612576
 1807              		.cfi_endproc
 1808              	.LFE127:
 1810              		.align	2
 1811              		.global	FSMC_ClearITPendingBit
 1812              		.thumb
 1813              		.thumb_func
 1815              	FSMC_ClearITPendingBit:
 1816              	.LFB128:
 935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's interrupt pending bits.
 938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the interrupt pending bit to clear.
 944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1817              		.loc 1 951 0
 1818              		.cfi_startproc
 1819              		@ args = 0, pretend = 0, frame = 8
 1820              		@ frame_needed = 1, uses_anonymous_args = 0
 1821              		@ link register save eliminated.
 1822 09cc 80B4     		push	{r7}
 1823              	.LCFI53:
 1824              		.cfi_def_cfa_offset 4
 1825              		.cfi_offset 7, -4
 1826 09ce 83B0     		sub	sp, sp, #12
 1827              	.LCFI54:
 1828              		.cfi_def_cfa_offset 16
 1829 09d0 00AF     		add	r7, sp, #0
 1830              	.LCFI55:
 1831              		.cfi_def_cfa_register 7
 1832 09d2 7860     		str	r0, [r7, #4]
 1833 09d4 3960     		str	r1, [r7, #0]
 952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));
 955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1834              		.loc 1 956 0
 1835 09d6 7B68     		ldr	r3, [r7, #4]
 1836 09d8 102B     		cmp	r3, #16
 1837 09da 0AD1     		bne	.L95
 957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 1838              		.loc 1 958 0
 1839 09dc 144B     		ldr	r3, .L98
 1840 09de 144A     		ldr	r2, .L98
 1841 09e0 5168     		ldr	r1, [r2, #4]
 1842 09e2 3A68     		ldr	r2, [r7, #0]
 1843 09e4 4FEAD202 		lsr	r2, r2, #3
 1844 09e8 6FEA0202 		mvn	r2, r2
 1845 09ec 0A40     		ands	r2, r2, r1
 1846 09ee 5A60     		str	r2, [r3, #4]
 1847 09f0 18E0     		b	.L94
 1848              	.L95:
 959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1849              		.loc 1 960 0
 1850 09f2 7B68     		ldr	r3, [r7, #4]
 1851 09f4 B3F5807F 		cmp	r3, #256
 1852 09f8 0AD1     		bne	.L97
 961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 1853              		.loc 1 962 0
 1854 09fa 0E4B     		ldr	r3, .L98+4
 1855 09fc 0D4A     		ldr	r2, .L98+4
 1856 09fe 5168     		ldr	r1, [r2, #4]
 1857 0a00 3A68     		ldr	r2, [r7, #0]
 1858 0a02 4FEAD202 		lsr	r2, r2, #3
 1859 0a06 6FEA0202 		mvn	r2, r2
 1860 0a0a 0A40     		ands	r2, r2, r1
 1861 0a0c 5A60     		str	r2, [r3, #4]
 1862 0a0e 09E0     		b	.L94
 1863              	.L97:
 963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 1864              		.loc 1 967 0
 1865 0a10 094B     		ldr	r3, .L98+8
 1866 0a12 094A     		ldr	r2, .L98+8
 1867 0a14 5168     		ldr	r1, [r2, #4]
 1868 0a16 3A68     		ldr	r2, [r7, #0]
 1869 0a18 4FEAD202 		lsr	r2, r2, #3
 1870 0a1c 6FEA0202 		mvn	r2, r2
 1871 0a20 0A40     		ands	r2, r2, r1
 1872 0a22 5A60     		str	r2, [r3, #4]
 1873              	.L94:
 968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1874              		.loc 1 969 0
 1875 0a24 07F10C07 		add	r7, r7, #12
 1876 0a28 BD46     		mov	sp, r7
 1877 0a2a 80BC     		pop	{r7}
 1878 0a2c 7047     		bx	lr
 1879              	.L99:
 1880 0a2e 00BF     		.align	2
 1881              	.L98:
 1882 0a30 600000A0 		.word	-1610612640
 1883 0a34 800000A0 		.word	-1610612608
 1884 0a38 A00000A0 		.word	-1610612576
 1885              		.cfi_endproc
 1886              	.LFE128:
 1888              	.Letext0:
 1889              		.file 2 "/opt/CodeSourcery/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/st
 1890              		.file 3 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/CMSIS/Device/ST/STM
 1891              		.file 4 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/STM32F4xx_StdPeriph
 1892              		.file 5 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/CMSIS/Include/core_
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_fsmc.c
     /tmp/ccQhQAic.s:18     .text:00000000 $t
     /tmp/ccQhQAic.s:23     .text:00000000 FSMC_NORSRAMDeInit
     /tmp/ccQhQAic.s:78     .text:00000054 $d
     /tmp/ccQhQAic.s:82     .text:00000058 $t
     /tmp/ccQhQAic.s:87     .text:00000058 FSMC_NORSRAMInit
     /tmp/ccQhQAic.s:303    .text:0000019c $d
     /tmp/ccQhQAic.s:307    .text:000001a0 $t
     /tmp/ccQhQAic.s:312    .text:000001a0 FSMC_NORSRAMStructInit
     /tmp/ccQhQAic.s:465    .text:000002a8 FSMC_NORSRAMCmd
     /tmp/ccQhQAic.s:517    .text:000002f8 $d
     /tmp/ccQhQAic.s:521    .text:000002fc $t
     /tmp/ccQhQAic.s:526    .text:000002fc FSMC_NANDDeInit
     /tmp/ccQhQAic.s:591    .text:00000358 $d
     /tmp/ccQhQAic.s:596    .text:00000360 $t
     /tmp/ccQhQAic.s:601    .text:00000360 FSMC_NANDInit
     /tmp/ccQhQAic.s:751    .text:0000043c $d
     /tmp/ccQhQAic.s:756    .text:00000444 $t
     /tmp/ccQhQAic.s:761    .text:00000444 FSMC_NANDStructInit
     /tmp/ccQhQAic.s:860    .text:000004e0 FSMC_NANDCmd
     /tmp/ccQhQAic.s:933    .text:00000540 $d
     /tmp/ccQhQAic.s:939    .text:0000054c $t
     /tmp/ccQhQAic.s:944    .text:0000054c FSMC_NANDECCCmd
     /tmp/ccQhQAic.s:1017   .text:000005ac $d
     /tmp/ccQhQAic.s:1023   .text:000005b8 $t
     /tmp/ccQhQAic.s:1028   .text:000005b8 FSMC_GetECC
     /tmp/ccQhQAic.s:1075   .text:000005e8 $d
     /tmp/ccQhQAic.s:1080   .text:000005f0 $t
     /tmp/ccQhQAic.s:1085   .text:000005f0 FSMC_PCCARDDeInit
     /tmp/ccQhQAic.s:1126   .text:00000624 $d
     /tmp/ccQhQAic.s:1130   .text:00000628 $t
     /tmp/ccQhQAic.s:1135   .text:00000628 FSMC_PCCARDInit
     /tmp/ccQhQAic.s:1264   .text:000006e4 $d
     /tmp/ccQhQAic.s:1268   .text:000006e8 $t
     /tmp/ccQhQAic.s:1273   .text:000006e8 FSMC_PCCARDStructInit
     /tmp/ccQhQAic.s:1376   .text:0000078c FSMC_PCCARDCmd
     /tmp/ccQhQAic.s:1423   .text:000007c0 $d
     /tmp/ccQhQAic.s:1428   .text:000007c8 $t
     /tmp/ccQhQAic.s:1433   .text:000007c8 FSMC_ITConfig
     /tmp/ccQhQAic.s:1538   .text:00000860 $d
     /tmp/ccQhQAic.s:1544   .text:0000086c $t
     /tmp/ccQhQAic.s:1549   .text:0000086c FSMC_GetFlagStatus
     /tmp/ccQhQAic.s:1625   .text:000008cc $d
     /tmp/ccQhQAic.s:1631   .text:000008d8 $t
     /tmp/ccQhQAic.s:1636   .text:000008d8 FSMC_ClearFlag
     /tmp/ccQhQAic.s:1700   .text:00000930 $d
     /tmp/ccQhQAic.s:1706   .text:0000093c $t
     /tmp/ccQhQAic.s:1711   .text:0000093c FSMC_GetITStatus
     /tmp/ccQhQAic.s:1804   .text:000009c0 $d
     /tmp/ccQhQAic.s:1810   .text:000009cc $t
     /tmp/ccQhQAic.s:1815   .text:000009cc FSMC_ClearITPendingBit
     /tmp/ccQhQAic.s:1882   .text:00000a30 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.ee386580922180e5cad1057f989de60d
                           .group:00000000 wm4.stm32f4xx.h.54.6e1f0ee5c76cc1e53c8ea6d18297b5fd
                           .group:00000000 wm4.core_cm4.h.32.f824aba4d431a5bb4a51726bd5b62834
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_adc.h.108.1710484bf41297b93f825b3b15cbdff8
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_cryp.h.31.94bbbb19b99df10306f31e78c333a77b
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_hash.h.31.5c109425d30f0b9cc0a26ad38182d91f
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rcc.h.30.820e94551583d2b835c8cf3ad722e16c
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.misc.h.31.041217492a6cb86f2fb26099f373a465
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stm32f4xx_fsmc.h.247.1e8d312dbf1ce4cb0bc952a923d40bc4

NO UNDEFINED SYMBOLS
