Classic Timing Analyzer report for lab
Thu Jan 04 11:20:08 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                    ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -3.705 ns                        ; SW[0]                                                   ; Integrate:lmao|lab_cu:CU|state.S0            ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.064 ns                        ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] ; HEX0[1]                                      ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.341 ns                         ; SW[0]                                                   ; Integrate:lmao|lab_cu:CU|state.S7            ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 122.46 MHz ( period = 8.166 ns ) ; Integrate:lmao|lab_cu:CU|state.S4                       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                         ;                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; On                 ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                     ; To                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 122.46 MHz ( period = 8.166 ns )                    ; Integrate:lmao|lab_cu:CU|state.S4                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.935 ns                ;
; N/A                                     ; 125.52 MHz ( period = 7.967 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.736 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; Integrate:lmao|lab_cu:CU|state.S4                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.669 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; Integrate:lmao|lab_cu:CU|state.S4                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.99 MHz ( period = 7.813 ns )                    ; Integrate:lmao|lab_cu:CU|state.S4                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 129.15 MHz ( period = 7.743 ns )                    ; Integrate:lmao|lab_cu:CU|state.S4                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.505 ns                ;
; N/A                                     ; 129.23 MHz ( period = 7.738 ns )                    ; Integrate:lmao|lab_cu:CU|state.S2                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.507 ns                ;
; N/A                                     ; 129.72 MHz ( period = 7.709 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.470 ns                ;
; N/A                                     ; 129.77 MHz ( period = 7.706 ns )                    ; Integrate:lmao|lab_cu:CU|state.S4                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.467 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; Integrate:lmao|lab_cu:CU|state.S4                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.437 ns                ;
; N/A                                     ; 130.67 MHz ( period = 7.653 ns )                    ; Integrate:lmao|lab_cu:CU|state.S4                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.87 MHz ( period = 7.641 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 131.34 MHz ( period = 7.614 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.375 ns                ;
; N/A                                     ; 131.61 MHz ( period = 7.598 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.337 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 132.94 MHz ( period = 7.522 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.283 ns                ;
; N/A                                     ; 133.21 MHz ( period = 7.507 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; Integrate:lmao|lab_cu:CU|state.S2                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.241 ns                ;
; N/A                                     ; 133.74 MHz ( period = 7.477 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.238 ns                ;
; N/A                                     ; 133.78 MHz ( period = 7.475 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.85 MHz ( period = 7.471 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 134.16 MHz ( period = 7.454 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.216 ns                ;
; N/A                                     ; 134.16 MHz ( period = 7.454 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[21][1]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.209 ns                ;
; N/A                                     ; 134.64 MHz ( period = 7.427 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; Integrate:lmao|lab_cu:CU|state.S2                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; Integrate:lmao|lab_cu:CU|state.S2                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.146 ns                ;
; N/A                                     ; 135.92 MHz ( period = 7.357 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.116 ns                ;
; N/A                                     ; 136.07 MHz ( period = 7.349 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 136.37 MHz ( period = 7.333 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.081 ns                ;
; N/A                                     ; 136.63 MHz ( period = 7.319 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.080 ns                ;
; N/A                                     ; 136.71 MHz ( period = 7.315 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.076 ns                ;
; N/A                                     ; 136.71 MHz ( period = 7.315 ns )                    ; Integrate:lmao|lab_cu:CU|state.S2                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 137.17 MHz ( period = 7.290 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.051 ns                ;
; N/A                                     ; 137.40 MHz ( period = 7.278 ns )                    ; Integrate:lmao|lab_cu:CU|state.S2                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 137.61 MHz ( period = 7.267 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[4] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.029 ns                ;
; N/A                                     ; 137.97 MHz ( period = 7.248 ns )                    ; Integrate:lmao|lab_cu:CU|state.S2                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 138.27 MHz ( period = 7.232 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.993 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.989 ns                ;
; N/A                                     ; 138.39 MHz ( period = 7.226 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; Integrate:lmao|lab_cu:CU|state.S2                        ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.60 MHz ( period = 7.215 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.976 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.75 MHz ( period = 7.207 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.89 MHz ( period = 7.200 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.962 ns                ;
; N/A                                     ; 138.97 MHz ( period = 7.196 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 139.04 MHz ( period = 7.192 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[21][0]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.940 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 139.98 MHz ( period = 7.144 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.905 ns                ;
; N/A                                     ; 140.49 MHz ( period = 7.118 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.871 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.866 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 141.30 MHz ( period = 7.077 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[3] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.810 ns                ;
; N/A                                     ; 141.90 MHz ( period = 7.047 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.808 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.88 MHz ( period = 6.999 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 143.25 MHz ( period = 6.981 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.742 ns                ;
; N/A                                     ; 144.89 MHz ( period = 6.902 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[2] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[21][5]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]             ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.526 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[29][0]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 153.02 MHz ( period = 6.535 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[21][6]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.305 ns                ;
; N/A                                     ; 153.66 MHz ( period = 6.508 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[21][4]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.278 ns                ;
; N/A                                     ; 154.01 MHz ( period = 6.493 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 158.03 MHz ( period = 6.328 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]             ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.093 ns                ;
; N/A                                     ; 158.20 MHz ( period = 6.321 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[21][2]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.090 ns                ;
; N/A                                     ; 159.26 MHz ( period = 6.279 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[21][7]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.048 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; Integrate:lmao|lab_cu:CU|state.S6                        ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 161.24 MHz ( period = 6.202 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[29][1]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.956 ns                ;
; N/A                                     ; 161.81 MHz ( period = 6.180 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 163.05 MHz ( period = 6.133 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[29][5]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.879 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.53 MHz ( period = 6.115 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.876 ns                ;
; N/A                                     ; 163.85 MHz ( period = 6.103 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.858 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[31]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[23]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[30]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[29]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[28]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[21]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[20]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[22]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[27]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[25]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[26]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[24]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[19]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[18]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 165.67 MHz ( period = 6.036 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[22][0]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 165.98 MHz ( period = 6.025 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:PCregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.786 ns                ;
; N/A                                     ; 166.47 MHz ( period = 6.007 ns )                    ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[1] ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[31]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[23]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[30]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[29]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[28]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[21]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[20]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[22]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[27]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[25]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[26]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[24]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[19]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[18]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 166.72 MHz ( period = 5.998 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[29][6]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.745 ns                ;
; N/A                                     ; 169.52 MHz ( period = 5.899 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[21][3]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.668 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[29][2]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; 171.47 MHz ( period = 5.832 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]             ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.606 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]             ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 172.12 MHz ( period = 5.810 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[22][1]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.564 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[31]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[23]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[30]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[29]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[28]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[21]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[20]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[22]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[27]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[25]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[26]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[24]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[19]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[18]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                    ; Integrate:lmao|lab4B_p2:SC|counter[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.50 MHz ( period = 5.797 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[29][3]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.543 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[29][4]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.533 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[7]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[8]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[5]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[6]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                    ; Integrate:lmao|lab4B_p2:SC|counter[1]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[31]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[23]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[30]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[29]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[28]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[21]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[20]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[22]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[27]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[25]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[26]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[24]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[19]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[18]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                    ; Integrate:lmao|lab4B_p2:SC|counter[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[29][7]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.494 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[7]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[8]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[5]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[4]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[6]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[0]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[3]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[2]                    ; Integrate:lmao|lab4B_p2:SC|counter[1]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[22][7]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 176.83 MHz ( period = 5.655 ns )                    ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|RAM[28][7]       ; Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[1]                    ; Integrate:lmao|lab4B_p2:SC|counter[19]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.410 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[1]                    ; Integrate:lmao|lab4B_p2:SC|counter[18]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.410 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; Integrate:lmao|lab4B_p2:SC|counter[1]                    ; Integrate:lmao|lab4B_p2:SC|counter[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.410 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                          ;                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------+
; tsu                                                                                      ;
+-------+--------------+------------+-------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------+----------+
; N/A   ; None         ; -3.705 ns  ; SW[0] ; Integrate:lmao|lab_cu:CU|state.S0 ; CLOCK_50 ;
; N/A   ; None         ; -4.093 ns  ; SW[0] ; Integrate:lmao|lab_cu:CU|state.S7 ; CLOCK_50 ;
+-------+--------------+------------+-------+-----------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+----------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                     ; To      ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------+---------+------------+
; N/A   ; None         ; 15.064 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]  ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 15.031 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[2]  ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 15.030 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]  ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 15.023 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[2]  ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 15.012 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[0]  ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.984 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[2]  ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.921 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[2]  ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.911 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[0]  ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.874 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[0]  ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 14.872 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[2]  ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 14.831 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[3]  ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.807 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[3]  ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.795 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[3]  ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.770 ns  ; Integrate:lmao|lab_cu:CU|state.S2                        ; LEDG[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.726 ns  ; Integrate:lmao|lab_cu:CU|state.S2                        ; LEDG[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.704 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[3]  ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.677 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[3]  ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 14.662 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]  ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.654 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[0]  ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.616 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[0]  ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.605 ns  ; Integrate:lmao|lab_cu:CU|state.S1                        ; LEDG[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.561 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]  ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.524 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]  ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 14.349 ns  ; Integrate:lmao|lab_cu:CU|state.S1                        ; LEDG[0] ; CLOCK_50   ;
; N/A   ; None         ; 14.308 ns  ; Integrate:lmao|lab_cu:CU|state.S10                       ; LEDG[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.197 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]  ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 14.180 ns  ; Integrate:lmao|lab_cu:CU|state.S6                        ; LEDG[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.162 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[2]  ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 14.042 ns  ; Integrate:lmao|lab_cu:CU|state.S4                        ; LEDG[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.963 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[3]  ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.953 ns  ; Integrate:lmao|lab_cu:CU|state.S10                       ; LEDG[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.847 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[7] ; LEDR[9] ; CLOCK_50   ;
; N/A   ; None         ; 13.825 ns  ; Integrate:lmao|lab_cu:CU|state.S6                        ; LEDG[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.793 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[0]  ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.789 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[2]  ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.786 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[0]  ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.706 ns  ; Integrate:lmao|lab_cu:CU|state.S5                        ; LEDG[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.593 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[3]  ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.579 ns  ; Integrate:lmao|lab_cu:CU|state.S8                        ; LEDG[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.541 ns  ; Integrate:lmao|lab_cu:CU|state.S9                        ; LEDG[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.442 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]  ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.299 ns  ; Integrate:lmao|lab_cu:CU|state.S10                       ; LEDG[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.184 ns  ; Integrate:lmao|lab_cu:CU|state.S7                        ; LEDG[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.148 ns  ; Integrate:lmao|lab_cu:CU|state.S9                        ; LEDG[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.143 ns  ; Integrate:lmao|lab_cu:CU|state.S0                        ; LEDG[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.877 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[6] ; LEDR[8] ; CLOCK_50   ;
; N/A   ; None         ; 12.795 ns  ; Integrate:lmao|lab_cu:CU|state.S8                        ; LEDG[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.396 ns  ; Integrate:lmao|lab_dp_pro:DP|ModuleReg:IRregister|OUT[5] ; LEDR[7] ; CLOCK_50   ;
; N/A   ; None         ; 12.292 ns  ; Integrate:lmao|lab_cu:CU|state.S10                       ; LEDR[0] ; CLOCK_50   ;
+-------+--------------+------------+----------------------------------------------------------+---------+------------+


+------------------------------------------------------------------------------------------------+
; th                                                                                             ;
+---------------+-------------+-----------+-------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------+----------+
; N/A           ; None        ; 4.341 ns  ; SW[0] ; Integrate:lmao|lab_cu:CU|state.S7 ; CLOCK_50 ;
; N/A           ; None        ; 3.953 ns  ; SW[0] ; Integrate:lmao|lab_cu:CU|state.S0 ; CLOCK_50 ;
+---------------+-------------+-----------+-------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Jan 04 11:20:08 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Integrate:lmao|lab4B_p2:SC|Q" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 122.46 MHz between source register "Integrate:lmao|lab_cu:CU|state.S4" and destination register "Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]" (period= 8.166 ns)
    Info: + Longest register to register delay is 7.935 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y18_N7; Fanout = 18; REG Node = 'Integrate:lmao|lab_cu:CU|state.S4'
        Info: 2: + IC(0.634 ns) + CELL(0.521 ns) = 1.155 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 40; COMB Node = 'Integrate:lmao|lab_dp_pro:DP|address[4]~2'
        Info: 3: + IC(1.024 ns) + CELL(0.521 ns) = 2.700 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 16; COMB Node = 'Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]~6'
        Info: 4: + IC(1.246 ns) + CELL(0.516 ns) = 4.462 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 1; COMB Node = 'Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~5'
        Info: 5: + IC(0.539 ns) + CELL(0.178 ns) = 5.179 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 1; COMB Node = 'Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~6'
        Info: 6: + IC(0.553 ns) + CELL(0.178 ns) = 5.910 ns; Loc. = LCCOMB_X37_Y20_N24; Fanout = 1; COMB Node = 'Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~7'
        Info: 7: + IC(1.135 ns) + CELL(0.178 ns) = 7.223 ns; Loc. = LCCOMB_X33_Y21_N20; Fanout = 1; COMB Node = 'Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~8'
        Info: 8: + IC(0.297 ns) + CELL(0.319 ns) = 7.839 ns; Loc. = LCCOMB_X33_Y21_N28; Fanout = 1; COMB Node = 'Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~18'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.935 ns; Loc. = LCFF_X33_Y21_N29; Fanout = 3; REG Node = 'Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]'
        Info: Total cell delay = 2.507 ns ( 31.59 % )
        Info: Total interconnect delay = 5.428 ns ( 68.41 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 7.015 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao|lab4B_p2:SC|Q'
            Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao|lab4B_p2:SC|Q~clkctrl'
            Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 7.015 ns; Loc. = LCFF_X33_Y21_N29; Fanout = 3; REG Node = 'Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1]'
            Info: Total cell delay = 2.507 ns ( 35.74 % )
            Info: Total interconnect delay = 4.508 ns ( 64.26 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 7.007 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao|lab4B_p2:SC|Q'
            Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao|lab4B_p2:SC|Q~clkctrl'
            Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 7.007 ns; Loc. = LCFF_X38_Y18_N7; Fanout = 18; REG Node = 'Integrate:lmao|lab_cu:CU|state.S4'
            Info: Total cell delay = 2.507 ns ( 35.78 % )
            Info: Total interconnect delay = 4.500 ns ( 64.22 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "Integrate:lmao|lab_cu:CU|state.S0" (data pin = "SW[0]", clock pin = "CLOCK_50") is -3.705 ns
    Info: + Longest pin to register delay is 3.344 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(1.677 ns) + CELL(0.545 ns) = 3.248 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 1; COMB Node = 'Integrate:lmao|lab_cu:CU|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.344 ns; Loc. = LCFF_X43_Y20_N29; Fanout = 2; REG Node = 'Integrate:lmao|lab_cu:CU|state.S0'
        Info: Total cell delay = 1.667 ns ( 49.85 % )
        Info: Total interconnect delay = 1.677 ns ( 50.15 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 7.011 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao|lab4B_p2:SC|Q'
        Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao|lab4B_p2:SC|Q~clkctrl'
        Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 7.011 ns; Loc. = LCFF_X43_Y20_N29; Fanout = 2; REG Node = 'Integrate:lmao|lab_cu:CU|state.S0'
        Info: Total cell delay = 2.507 ns ( 35.76 % )
        Info: Total interconnect delay = 4.504 ns ( 64.24 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX0[1]" through register "Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]" is 15.064 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 7.021 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao|lab4B_p2:SC|Q'
        Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao|lab4B_p2:SC|Q~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 7.021 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 36; REG Node = 'Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]'
        Info: Total cell delay = 2.507 ns ( 35.71 % )
        Info: Total interconnect delay = 4.514 ns ( 64.29 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.766 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 36; REG Node = 'Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1]'
        Info: 2: + IC(1.288 ns) + CELL(0.545 ns) = 1.833 ns; Loc. = LCCOMB_X32_Y20_N26; Fanout = 1; COMB Node = 'decoder:decode|WideOr5~0'
        Info: 3: + IC(3.093 ns) + CELL(2.840 ns) = 7.766 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'HEX0[1]'
        Info: Total cell delay = 3.385 ns ( 43.59 % )
        Info: Total interconnect delay = 4.381 ns ( 56.41 % )
Info: th for register "Integrate:lmao|lab_cu:CU|state.S7" (data pin = "SW[0]", clock pin = "CLOCK_50") is 4.341 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 7.011 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao|lab4B_p2:SC|Q'
        Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao|lab4B_p2:SC|Q~clkctrl'
        Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 7.011 ns; Loc. = LCFF_X43_Y20_N1; Fanout = 12; REG Node = 'Integrate:lmao|lab_cu:CU|state.S7'
        Info: Total cell delay = 2.507 ns ( 35.76 % )
        Info: Total interconnect delay = 4.504 ns ( 64.24 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(1.656 ns) + CELL(0.178 ns) = 2.860 ns; Loc. = LCCOMB_X43_Y20_N0; Fanout = 1; COMB Node = 'Integrate:lmao|lab_cu:CU|Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.956 ns; Loc. = LCFF_X43_Y20_N1; Fanout = 12; REG Node = 'Integrate:lmao|lab_cu:CU|state.S7'
        Info: Total cell delay = 1.300 ns ( 43.98 % )
        Info: Total interconnect delay = 1.656 ns ( 56.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Thu Jan 04 11:20:08 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


