
build/oroca_bldc.elf:     file format elf32-littlearm


Disassembly of section .text:

0800c000 <Reset_Handler>:
 800c000:	b672      	cpsid	i
 800c002:	4833      	ldr	r0, [pc, #204]	; (800c0d0 <endfiniloop+0x6>)
 800c004:	f380 8809 	msr	PSP, r0
 800c008:	f240 0000 	movw	r0, #0
 800c00c:	f2cc 0000 	movt	r0, #49152	; 0xc000
 800c010:	f64e 7134 	movw	r1, #61236	; 0xef34
 800c014:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c018:	6008      	str	r0, [r1, #0]
 800c01a:	f3bf 8f4f 	dsb	sy
 800c01e:	f3bf 8f6f 	isb	sy
 800c022:	f240 0000 	movw	r0, #0
 800c026:	f2c0 00f0 	movt	r0, #240	; 0xf0
 800c02a:	f64e 5188 	movw	r1, #60808	; 0xed88
 800c02e:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c032:	6008      	str	r0, [r1, #0]
 800c034:	f3bf 8f4f 	dsb	sy
 800c038:	f3bf 8f6f 	isb	sy
 800c03c:	f04f 0000 	mov.w	r0, #0
 800c040:	eee1 0a10 	vmsr	fpscr, r0
 800c044:	f64e 713c 	movw	r1, #61244	; 0xef3c
 800c048:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c04c:	6008      	str	r0, [r1, #0]
 800c04e:	2006      	movs	r0, #6
 800c050:	f380 8814 	msr	CONTROL, r0
 800c054:	f3bf 8f6f 	isb	sy
 800c058:	f001 f8ba 	bl	800d1d0 <__core_init>
 800c05c:	f004 f8e8 	bl	8010230 <__early_init>
 800c060:	481c      	ldr	r0, [pc, #112]	; (800c0d4 <endfiniloop+0xa>)
 800c062:	491d      	ldr	r1, [pc, #116]	; (800c0d8 <endfiniloop+0xe>)
 800c064:	4a1d      	ldr	r2, [pc, #116]	; (800c0dc <endfiniloop+0x12>)

0800c066 <msloop>:
 800c066:	4291      	cmp	r1, r2
 800c068:	bf3c      	itt	cc
 800c06a:	f841 0b04 	strcc.w	r0, [r1], #4
 800c06e:	e7fa      	bcc.n	800c066 <msloop>
 800c070:	491b      	ldr	r1, [pc, #108]	; (800c0e0 <endfiniloop+0x16>)
 800c072:	4a17      	ldr	r2, [pc, #92]	; (800c0d0 <endfiniloop+0x6>)

0800c074 <psloop>:
 800c074:	4291      	cmp	r1, r2
 800c076:	bf3c      	itt	cc
 800c078:	f841 0b04 	strcc.w	r0, [r1], #4
 800c07c:	e7fa      	bcc.n	800c074 <psloop>
 800c07e:	4919      	ldr	r1, [pc, #100]	; (800c0e4 <endfiniloop+0x1a>)
 800c080:	4a19      	ldr	r2, [pc, #100]	; (800c0e8 <endfiniloop+0x1e>)
 800c082:	4b1a      	ldr	r3, [pc, #104]	; (800c0ec <endfiniloop+0x22>)

0800c084 <dloop>:
 800c084:	429a      	cmp	r2, r3
 800c086:	bf3e      	ittt	cc
 800c088:	f851 0b04 	ldrcc.w	r0, [r1], #4
 800c08c:	f842 0b04 	strcc.w	r0, [r2], #4
 800c090:	e7f8      	bcc.n	800c084 <dloop>
 800c092:	2000      	movs	r0, #0
 800c094:	4916      	ldr	r1, [pc, #88]	; (800c0f0 <endfiniloop+0x26>)
 800c096:	4a17      	ldr	r2, [pc, #92]	; (800c0f4 <endfiniloop+0x2a>)

0800c098 <bloop>:
 800c098:	4291      	cmp	r1, r2
 800c09a:	bf3c      	itt	cc
 800c09c:	f841 0b04 	strcc.w	r0, [r1], #4
 800c0a0:	e7fa      	bcc.n	800c098 <bloop>
 800c0a2:	f001 f89d 	bl	800d1e0 <__late_init>
 800c0a6:	4c14      	ldr	r4, [pc, #80]	; (800c0f8 <endfiniloop+0x2e>)
 800c0a8:	4d14      	ldr	r5, [pc, #80]	; (800c0fc <endfiniloop+0x32>)

0800c0aa <initloop>:
 800c0aa:	42ac      	cmp	r4, r5
 800c0ac:	da03      	bge.n	800c0b6 <endinitloop>
 800c0ae:	f854 1b04 	ldr.w	r1, [r4], #4
 800c0b2:	4788      	blx	r1
 800c0b4:	e7f9      	b.n	800c0aa <initloop>

0800c0b6 <endinitloop>:
 800c0b6:	f006 fc8b 	bl	80129d0 <main>
 800c0ba:	4c11      	ldr	r4, [pc, #68]	; (800c100 <endfiniloop+0x36>)
 800c0bc:	4d11      	ldr	r5, [pc, #68]	; (800c104 <endfiniloop+0x3a>)

0800c0be <finiloop>:
 800c0be:	42ac      	cmp	r4, r5
 800c0c0:	da03      	bge.n	800c0ca <endfiniloop>
 800c0c2:	f854 1b04 	ldr.w	r1, [r4], #4
 800c0c6:	4788      	blx	r1
 800c0c8:	e7f9      	b.n	800c0be <finiloop>

0800c0ca <endfiniloop>:
 800c0ca:	f001 b891 	b.w	800d1f0 <__default_exit>
 800c0ce:	0000      	.short	0x0000
 800c0d0:	20000800 	.word	0x20000800
 800c0d4:	55555555 	.word	0x55555555
 800c0d8:	20000000 	.word	0x20000000
 800c0dc:	20000400 	.word	0x20000400
 800c0e0:	20000400 	.word	0x20000400
 800c0e4:	08017f10 	.word	0x08017f10
 800c0e8:	20000800 	.word	0x20000800
 800c0ec:	2000108c 	.word	0x2000108c
 800c0f0:	20001090 	.word	0x20001090
 800c0f4:	20002fa8 	.word	0x20002fa8
 800c0f8:	0800c000 	.word	0x0800c000
 800c0fc:	0800c000 	.word	0x0800c000
 800c100:	0800c000 	.word	0x0800c000
 800c104:	0800c000 	.word	0x0800c000
	...

0800c110 <_port_switch>:
 800c110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c114:	ed2d 8a10 	vpush	{s16-s31}
 800c118:	f8c1 d00c 	str.w	sp, [r1, #12]
 800c11c:	f8d0 d00c 	ldr.w	sp, [r0, #12]
 800c120:	ecbd 8a10 	vpop	{s16-s31}
 800c124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c128 <_port_thread_start>:
 800c128:	2300      	movs	r3, #0
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	4628      	mov	r0, r5
 800c130:	47a0      	blx	r4
 800c132:	2000      	movs	r0, #0
 800c134:	f001 fb6c 	bl	800d810 <chThdExit>

0800c138 <_port_switch_from_isr>:
 800c138:	f001 fa8a 	bl	800d650 <chSchDoReschedule>

0800c13c <_port_exit_from_isr>:
 800c13c:	df00      	svc	0
 800c13e:	e7fe      	b.n	800c13e <_port_exit_from_isr+0x2>

0800c140 <__aeabi_drsub>:
 800c140:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800c144:	e002      	b.n	800c14c <__adddf3>
 800c146:	bf00      	nop

0800c148 <__aeabi_dsub>:
 800c148:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800c14c <__adddf3>:
 800c14c:	b530      	push	{r4, r5, lr}
 800c14e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800c152:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800c156:	ea94 0f05 	teq	r4, r5
 800c15a:	bf08      	it	eq
 800c15c:	ea90 0f02 	teqeq	r0, r2
 800c160:	bf1f      	itttt	ne
 800c162:	ea54 0c00 	orrsne.w	ip, r4, r0
 800c166:	ea55 0c02 	orrsne.w	ip, r5, r2
 800c16a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800c16e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c172:	f000 80e2 	beq.w	800c33a <__adddf3+0x1ee>
 800c176:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800c17a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800c17e:	bfb8      	it	lt
 800c180:	426d      	neglt	r5, r5
 800c182:	dd0c      	ble.n	800c19e <__adddf3+0x52>
 800c184:	442c      	add	r4, r5
 800c186:	ea80 0202 	eor.w	r2, r0, r2
 800c18a:	ea81 0303 	eor.w	r3, r1, r3
 800c18e:	ea82 0000 	eor.w	r0, r2, r0
 800c192:	ea83 0101 	eor.w	r1, r3, r1
 800c196:	ea80 0202 	eor.w	r2, r0, r2
 800c19a:	ea81 0303 	eor.w	r3, r1, r3
 800c19e:	2d36      	cmp	r5, #54	; 0x36
 800c1a0:	bf88      	it	hi
 800c1a2:	bd30      	pophi	{r4, r5, pc}
 800c1a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c1a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c1ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800c1b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800c1b4:	d002      	beq.n	800c1bc <__adddf3+0x70>
 800c1b6:	4240      	negs	r0, r0
 800c1b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c1bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800c1c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c1c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800c1c8:	d002      	beq.n	800c1d0 <__adddf3+0x84>
 800c1ca:	4252      	negs	r2, r2
 800c1cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c1d0:	ea94 0f05 	teq	r4, r5
 800c1d4:	f000 80a7 	beq.w	800c326 <__adddf3+0x1da>
 800c1d8:	f1a4 0401 	sub.w	r4, r4, #1
 800c1dc:	f1d5 0e20 	rsbs	lr, r5, #32
 800c1e0:	db0d      	blt.n	800c1fe <__adddf3+0xb2>
 800c1e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 800c1e6:	fa22 f205 	lsr.w	r2, r2, r5
 800c1ea:	1880      	adds	r0, r0, r2
 800c1ec:	f141 0100 	adc.w	r1, r1, #0
 800c1f0:	fa03 f20e 	lsl.w	r2, r3, lr
 800c1f4:	1880      	adds	r0, r0, r2
 800c1f6:	fa43 f305 	asr.w	r3, r3, r5
 800c1fa:	4159      	adcs	r1, r3
 800c1fc:	e00e      	b.n	800c21c <__adddf3+0xd0>
 800c1fe:	f1a5 0520 	sub.w	r5, r5, #32
 800c202:	f10e 0e20 	add.w	lr, lr, #32
 800c206:	2a01      	cmp	r2, #1
 800c208:	fa03 fc0e 	lsl.w	ip, r3, lr
 800c20c:	bf28      	it	cs
 800c20e:	f04c 0c02 	orrcs.w	ip, ip, #2
 800c212:	fa43 f305 	asr.w	r3, r3, r5
 800c216:	18c0      	adds	r0, r0, r3
 800c218:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800c21c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c220:	d507      	bpl.n	800c232 <__adddf3+0xe6>
 800c222:	f04f 0e00 	mov.w	lr, #0
 800c226:	f1dc 0c00 	rsbs	ip, ip, #0
 800c22a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800c22e:	eb6e 0101 	sbc.w	r1, lr, r1
 800c232:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c236:	d31b      	bcc.n	800c270 <__adddf3+0x124>
 800c238:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c23c:	d30c      	bcc.n	800c258 <__adddf3+0x10c>
 800c23e:	0849      	lsrs	r1, r1, #1
 800c240:	ea5f 0030 	movs.w	r0, r0, rrx
 800c244:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800c248:	f104 0401 	add.w	r4, r4, #1
 800c24c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800c250:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800c254:	f080 809a 	bcs.w	800c38c <__adddf3+0x240>
 800c258:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800c25c:	bf08      	it	eq
 800c25e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c262:	f150 0000 	adcs.w	r0, r0, #0
 800c266:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c26a:	ea41 0105 	orr.w	r1, r1, r5
 800c26e:	bd30      	pop	{r4, r5, pc}
 800c270:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800c274:	4140      	adcs	r0, r0
 800c276:	eb41 0101 	adc.w	r1, r1, r1
 800c27a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c27e:	f1a4 0401 	sub.w	r4, r4, #1
 800c282:	d1e9      	bne.n	800c258 <__adddf3+0x10c>
 800c284:	f091 0f00 	teq	r1, #0
 800c288:	bf04      	itt	eq
 800c28a:	4601      	moveq	r1, r0
 800c28c:	2000      	moveq	r0, #0
 800c28e:	fab1 f381 	clz	r3, r1
 800c292:	bf08      	it	eq
 800c294:	3320      	addeq	r3, #32
 800c296:	f1a3 030b 	sub.w	r3, r3, #11
 800c29a:	f1b3 0220 	subs.w	r2, r3, #32
 800c29e:	da0c      	bge.n	800c2ba <__adddf3+0x16e>
 800c2a0:	320c      	adds	r2, #12
 800c2a2:	dd08      	ble.n	800c2b6 <__adddf3+0x16a>
 800c2a4:	f102 0c14 	add.w	ip, r2, #20
 800c2a8:	f1c2 020c 	rsb	r2, r2, #12
 800c2ac:	fa01 f00c 	lsl.w	r0, r1, ip
 800c2b0:	fa21 f102 	lsr.w	r1, r1, r2
 800c2b4:	e00c      	b.n	800c2d0 <__adddf3+0x184>
 800c2b6:	f102 0214 	add.w	r2, r2, #20
 800c2ba:	bfd8      	it	le
 800c2bc:	f1c2 0c20 	rsble	ip, r2, #32
 800c2c0:	fa01 f102 	lsl.w	r1, r1, r2
 800c2c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 800c2c8:	bfdc      	itt	le
 800c2ca:	ea41 010c 	orrle.w	r1, r1, ip
 800c2ce:	4090      	lslle	r0, r2
 800c2d0:	1ae4      	subs	r4, r4, r3
 800c2d2:	bfa2      	ittt	ge
 800c2d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800c2d8:	4329      	orrge	r1, r5
 800c2da:	bd30      	popge	{r4, r5, pc}
 800c2dc:	ea6f 0404 	mvn.w	r4, r4
 800c2e0:	3c1f      	subs	r4, #31
 800c2e2:	da1c      	bge.n	800c31e <__adddf3+0x1d2>
 800c2e4:	340c      	adds	r4, #12
 800c2e6:	dc0e      	bgt.n	800c306 <__adddf3+0x1ba>
 800c2e8:	f104 0414 	add.w	r4, r4, #20
 800c2ec:	f1c4 0220 	rsb	r2, r4, #32
 800c2f0:	fa20 f004 	lsr.w	r0, r0, r4
 800c2f4:	fa01 f302 	lsl.w	r3, r1, r2
 800c2f8:	ea40 0003 	orr.w	r0, r0, r3
 800c2fc:	fa21 f304 	lsr.w	r3, r1, r4
 800c300:	ea45 0103 	orr.w	r1, r5, r3
 800c304:	bd30      	pop	{r4, r5, pc}
 800c306:	f1c4 040c 	rsb	r4, r4, #12
 800c30a:	f1c4 0220 	rsb	r2, r4, #32
 800c30e:	fa20 f002 	lsr.w	r0, r0, r2
 800c312:	fa01 f304 	lsl.w	r3, r1, r4
 800c316:	ea40 0003 	orr.w	r0, r0, r3
 800c31a:	4629      	mov	r1, r5
 800c31c:	bd30      	pop	{r4, r5, pc}
 800c31e:	fa21 f004 	lsr.w	r0, r1, r4
 800c322:	4629      	mov	r1, r5
 800c324:	bd30      	pop	{r4, r5, pc}
 800c326:	f094 0f00 	teq	r4, #0
 800c32a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800c32e:	bf06      	itte	eq
 800c330:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800c334:	3401      	addeq	r4, #1
 800c336:	3d01      	subne	r5, #1
 800c338:	e74e      	b.n	800c1d8 <__adddf3+0x8c>
 800c33a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c33e:	bf18      	it	ne
 800c340:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c344:	d029      	beq.n	800c39a <__adddf3+0x24e>
 800c346:	ea94 0f05 	teq	r4, r5
 800c34a:	bf08      	it	eq
 800c34c:	ea90 0f02 	teqeq	r0, r2
 800c350:	d005      	beq.n	800c35e <__adddf3+0x212>
 800c352:	ea54 0c00 	orrs.w	ip, r4, r0
 800c356:	bf04      	itt	eq
 800c358:	4619      	moveq	r1, r3
 800c35a:	4610      	moveq	r0, r2
 800c35c:	bd30      	pop	{r4, r5, pc}
 800c35e:	ea91 0f03 	teq	r1, r3
 800c362:	bf1e      	ittt	ne
 800c364:	2100      	movne	r1, #0
 800c366:	2000      	movne	r0, #0
 800c368:	bd30      	popne	{r4, r5, pc}
 800c36a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800c36e:	d105      	bne.n	800c37c <__adddf3+0x230>
 800c370:	0040      	lsls	r0, r0, #1
 800c372:	4149      	adcs	r1, r1
 800c374:	bf28      	it	cs
 800c376:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800c37a:	bd30      	pop	{r4, r5, pc}
 800c37c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800c380:	bf3c      	itt	cc
 800c382:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800c386:	bd30      	popcc	{r4, r5, pc}
 800c388:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c38c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800c390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c394:	f04f 0000 	mov.w	r0, #0
 800c398:	bd30      	pop	{r4, r5, pc}
 800c39a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c39e:	bf1a      	itte	ne
 800c3a0:	4619      	movne	r1, r3
 800c3a2:	4610      	movne	r0, r2
 800c3a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800c3a8:	bf1c      	itt	ne
 800c3aa:	460b      	movne	r3, r1
 800c3ac:	4602      	movne	r2, r0
 800c3ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c3b2:	bf06      	itte	eq
 800c3b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800c3b8:	ea91 0f03 	teqeq	r1, r3
 800c3bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800c3c0:	bd30      	pop	{r4, r5, pc}
 800c3c2:	bf00      	nop

0800c3c4 <__aeabi_ui2d>:
 800c3c4:	f090 0f00 	teq	r0, #0
 800c3c8:	bf04      	itt	eq
 800c3ca:	2100      	moveq	r1, #0
 800c3cc:	4770      	bxeq	lr
 800c3ce:	b530      	push	{r4, r5, lr}
 800c3d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c3d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c3d8:	f04f 0500 	mov.w	r5, #0
 800c3dc:	f04f 0100 	mov.w	r1, #0
 800c3e0:	e750      	b.n	800c284 <__adddf3+0x138>
 800c3e2:	bf00      	nop

0800c3e4 <__aeabi_i2d>:
 800c3e4:	f090 0f00 	teq	r0, #0
 800c3e8:	bf04      	itt	eq
 800c3ea:	2100      	moveq	r1, #0
 800c3ec:	4770      	bxeq	lr
 800c3ee:	b530      	push	{r4, r5, lr}
 800c3f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c3f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c3f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800c3fc:	bf48      	it	mi
 800c3fe:	4240      	negmi	r0, r0
 800c400:	f04f 0100 	mov.w	r1, #0
 800c404:	e73e      	b.n	800c284 <__adddf3+0x138>
 800c406:	bf00      	nop

0800c408 <__aeabi_f2d>:
 800c408:	0042      	lsls	r2, r0, #1
 800c40a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800c40e:	ea4f 0131 	mov.w	r1, r1, rrx
 800c412:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800c416:	bf1f      	itttt	ne
 800c418:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800c41c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800c420:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800c424:	4770      	bxne	lr
 800c426:	f092 0f00 	teq	r2, #0
 800c42a:	bf14      	ite	ne
 800c42c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800c430:	4770      	bxeq	lr
 800c432:	b530      	push	{r4, r5, lr}
 800c434:	f44f 7460 	mov.w	r4, #896	; 0x380
 800c438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c43c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c440:	e720      	b.n	800c284 <__adddf3+0x138>
 800c442:	bf00      	nop

0800c444 <__aeabi_ul2d>:
 800c444:	ea50 0201 	orrs.w	r2, r0, r1
 800c448:	bf08      	it	eq
 800c44a:	4770      	bxeq	lr
 800c44c:	b530      	push	{r4, r5, lr}
 800c44e:	f04f 0500 	mov.w	r5, #0
 800c452:	e00a      	b.n	800c46a <__aeabi_l2d+0x16>

0800c454 <__aeabi_l2d>:
 800c454:	ea50 0201 	orrs.w	r2, r0, r1
 800c458:	bf08      	it	eq
 800c45a:	4770      	bxeq	lr
 800c45c:	b530      	push	{r4, r5, lr}
 800c45e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800c462:	d502      	bpl.n	800c46a <__aeabi_l2d+0x16>
 800c464:	4240      	negs	r0, r0
 800c466:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c46a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c46e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c472:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800c476:	f43f aedc 	beq.w	800c232 <__adddf3+0xe6>
 800c47a:	f04f 0203 	mov.w	r2, #3
 800c47e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c482:	bf18      	it	ne
 800c484:	3203      	addne	r2, #3
 800c486:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c48a:	bf18      	it	ne
 800c48c:	3203      	addne	r2, #3
 800c48e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800c492:	f1c2 0320 	rsb	r3, r2, #32
 800c496:	fa00 fc03 	lsl.w	ip, r0, r3
 800c49a:	fa20 f002 	lsr.w	r0, r0, r2
 800c49e:	fa01 fe03 	lsl.w	lr, r1, r3
 800c4a2:	ea40 000e 	orr.w	r0, r0, lr
 800c4a6:	fa21 f102 	lsr.w	r1, r1, r2
 800c4aa:	4414      	add	r4, r2
 800c4ac:	e6c1      	b.n	800c232 <__adddf3+0xe6>
 800c4ae:	bf00      	nop

0800c4b0 <__aeabi_dmul>:
 800c4b0:	b570      	push	{r4, r5, r6, lr}
 800c4b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c4b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c4ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c4be:	bf1d      	ittte	ne
 800c4c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c4c4:	ea94 0f0c 	teqne	r4, ip
 800c4c8:	ea95 0f0c 	teqne	r5, ip
 800c4cc:	f000 f8de 	bleq	800c68c <__aeabi_dmul+0x1dc>
 800c4d0:	442c      	add	r4, r5
 800c4d2:	ea81 0603 	eor.w	r6, r1, r3
 800c4d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c4da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c4de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c4e2:	bf18      	it	ne
 800c4e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c4e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c4ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c4f0:	d038      	beq.n	800c564 <__aeabi_dmul+0xb4>
 800c4f2:	fba0 ce02 	umull	ip, lr, r0, r2
 800c4f6:	f04f 0500 	mov.w	r5, #0
 800c4fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c4fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800c502:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c506:	f04f 0600 	mov.w	r6, #0
 800c50a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c50e:	f09c 0f00 	teq	ip, #0
 800c512:	bf18      	it	ne
 800c514:	f04e 0e01 	orrne.w	lr, lr, #1
 800c518:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800c51c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800c520:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800c524:	d204      	bcs.n	800c530 <__aeabi_dmul+0x80>
 800c526:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c52a:	416d      	adcs	r5, r5
 800c52c:	eb46 0606 	adc.w	r6, r6, r6
 800c530:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800c534:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800c538:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800c53c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800c540:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800c544:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c548:	bf88      	it	hi
 800c54a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c54e:	d81e      	bhi.n	800c58e <__aeabi_dmul+0xde>
 800c550:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800c554:	bf08      	it	eq
 800c556:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c55a:	f150 0000 	adcs.w	r0, r0, #0
 800c55e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c562:	bd70      	pop	{r4, r5, r6, pc}
 800c564:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800c568:	ea46 0101 	orr.w	r1, r6, r1
 800c56c:	ea40 0002 	orr.w	r0, r0, r2
 800c570:	ea81 0103 	eor.w	r1, r1, r3
 800c574:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c578:	bfc2      	ittt	gt
 800c57a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c57e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c582:	bd70      	popgt	{r4, r5, r6, pc}
 800c584:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c588:	f04f 0e00 	mov.w	lr, #0
 800c58c:	3c01      	subs	r4, #1
 800c58e:	f300 80ab 	bgt.w	800c6e8 <__aeabi_dmul+0x238>
 800c592:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800c596:	bfde      	ittt	le
 800c598:	2000      	movle	r0, #0
 800c59a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800c59e:	bd70      	pople	{r4, r5, r6, pc}
 800c5a0:	f1c4 0400 	rsb	r4, r4, #0
 800c5a4:	3c20      	subs	r4, #32
 800c5a6:	da35      	bge.n	800c614 <__aeabi_dmul+0x164>
 800c5a8:	340c      	adds	r4, #12
 800c5aa:	dc1b      	bgt.n	800c5e4 <__aeabi_dmul+0x134>
 800c5ac:	f104 0414 	add.w	r4, r4, #20
 800c5b0:	f1c4 0520 	rsb	r5, r4, #32
 800c5b4:	fa00 f305 	lsl.w	r3, r0, r5
 800c5b8:	fa20 f004 	lsr.w	r0, r0, r4
 800c5bc:	fa01 f205 	lsl.w	r2, r1, r5
 800c5c0:	ea40 0002 	orr.w	r0, r0, r2
 800c5c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800c5c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c5cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c5d0:	fa21 f604 	lsr.w	r6, r1, r4
 800c5d4:	eb42 0106 	adc.w	r1, r2, r6
 800c5d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c5dc:	bf08      	it	eq
 800c5de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c5e2:	bd70      	pop	{r4, r5, r6, pc}
 800c5e4:	f1c4 040c 	rsb	r4, r4, #12
 800c5e8:	f1c4 0520 	rsb	r5, r4, #32
 800c5ec:	fa00 f304 	lsl.w	r3, r0, r4
 800c5f0:	fa20 f005 	lsr.w	r0, r0, r5
 800c5f4:	fa01 f204 	lsl.w	r2, r1, r4
 800c5f8:	ea40 0002 	orr.w	r0, r0, r2
 800c5fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c600:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c604:	f141 0100 	adc.w	r1, r1, #0
 800c608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c60c:	bf08      	it	eq
 800c60e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c612:	bd70      	pop	{r4, r5, r6, pc}
 800c614:	f1c4 0520 	rsb	r5, r4, #32
 800c618:	fa00 f205 	lsl.w	r2, r0, r5
 800c61c:	ea4e 0e02 	orr.w	lr, lr, r2
 800c620:	fa20 f304 	lsr.w	r3, r0, r4
 800c624:	fa01 f205 	lsl.w	r2, r1, r5
 800c628:	ea43 0302 	orr.w	r3, r3, r2
 800c62c:	fa21 f004 	lsr.w	r0, r1, r4
 800c630:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c634:	fa21 f204 	lsr.w	r2, r1, r4
 800c638:	ea20 0002 	bic.w	r0, r0, r2
 800c63c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c644:	bf08      	it	eq
 800c646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c64a:	bd70      	pop	{r4, r5, r6, pc}
 800c64c:	f094 0f00 	teq	r4, #0
 800c650:	d10f      	bne.n	800c672 <__aeabi_dmul+0x1c2>
 800c652:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800c656:	0040      	lsls	r0, r0, #1
 800c658:	eb41 0101 	adc.w	r1, r1, r1
 800c65c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c660:	bf08      	it	eq
 800c662:	3c01      	subeq	r4, #1
 800c664:	d0f7      	beq.n	800c656 <__aeabi_dmul+0x1a6>
 800c666:	ea41 0106 	orr.w	r1, r1, r6
 800c66a:	f095 0f00 	teq	r5, #0
 800c66e:	bf18      	it	ne
 800c670:	4770      	bxne	lr
 800c672:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800c676:	0052      	lsls	r2, r2, #1
 800c678:	eb43 0303 	adc.w	r3, r3, r3
 800c67c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800c680:	bf08      	it	eq
 800c682:	3d01      	subeq	r5, #1
 800c684:	d0f7      	beq.n	800c676 <__aeabi_dmul+0x1c6>
 800c686:	ea43 0306 	orr.w	r3, r3, r6
 800c68a:	4770      	bx	lr
 800c68c:	ea94 0f0c 	teq	r4, ip
 800c690:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c694:	bf18      	it	ne
 800c696:	ea95 0f0c 	teqne	r5, ip
 800c69a:	d00c      	beq.n	800c6b6 <__aeabi_dmul+0x206>
 800c69c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c6a0:	bf18      	it	ne
 800c6a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c6a6:	d1d1      	bne.n	800c64c <__aeabi_dmul+0x19c>
 800c6a8:	ea81 0103 	eor.w	r1, r1, r3
 800c6ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c6b0:	f04f 0000 	mov.w	r0, #0
 800c6b4:	bd70      	pop	{r4, r5, r6, pc}
 800c6b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c6ba:	bf06      	itte	eq
 800c6bc:	4610      	moveq	r0, r2
 800c6be:	4619      	moveq	r1, r3
 800c6c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c6c4:	d019      	beq.n	800c6fa <__aeabi_dmul+0x24a>
 800c6c6:	ea94 0f0c 	teq	r4, ip
 800c6ca:	d102      	bne.n	800c6d2 <__aeabi_dmul+0x222>
 800c6cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c6d0:	d113      	bne.n	800c6fa <__aeabi_dmul+0x24a>
 800c6d2:	ea95 0f0c 	teq	r5, ip
 800c6d6:	d105      	bne.n	800c6e4 <__aeabi_dmul+0x234>
 800c6d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c6dc:	bf1c      	itt	ne
 800c6de:	4610      	movne	r0, r2
 800c6e0:	4619      	movne	r1, r3
 800c6e2:	d10a      	bne.n	800c6fa <__aeabi_dmul+0x24a>
 800c6e4:	ea81 0103 	eor.w	r1, r1, r3
 800c6e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c6ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c6f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c6f4:	f04f 0000 	mov.w	r0, #0
 800c6f8:	bd70      	pop	{r4, r5, r6, pc}
 800c6fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c6fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800c702:	bd70      	pop	{r4, r5, r6, pc}

0800c704 <__aeabi_ddiv>:
 800c704:	b570      	push	{r4, r5, r6, lr}
 800c706:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c70a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c70e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c712:	bf1d      	ittte	ne
 800c714:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c718:	ea94 0f0c 	teqne	r4, ip
 800c71c:	ea95 0f0c 	teqne	r5, ip
 800c720:	f000 f8a7 	bleq	800c872 <__aeabi_ddiv+0x16e>
 800c724:	eba4 0405 	sub.w	r4, r4, r5
 800c728:	ea81 0e03 	eor.w	lr, r1, r3
 800c72c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c730:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c734:	f000 8088 	beq.w	800c848 <__aeabi_ddiv+0x144>
 800c738:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c73c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800c740:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800c744:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800c748:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800c74c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800c750:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800c754:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800c758:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800c75c:	429d      	cmp	r5, r3
 800c75e:	bf08      	it	eq
 800c760:	4296      	cmpeq	r6, r2
 800c762:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800c766:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800c76a:	d202      	bcs.n	800c772 <__aeabi_ddiv+0x6e>
 800c76c:	085b      	lsrs	r3, r3, #1
 800c76e:	ea4f 0232 	mov.w	r2, r2, rrx
 800c772:	1ab6      	subs	r6, r6, r2
 800c774:	eb65 0503 	sbc.w	r5, r5, r3
 800c778:	085b      	lsrs	r3, r3, #1
 800c77a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c77e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800c782:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800c786:	ebb6 0e02 	subs.w	lr, r6, r2
 800c78a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c78e:	bf22      	ittt	cs
 800c790:	1ab6      	subcs	r6, r6, r2
 800c792:	4675      	movcs	r5, lr
 800c794:	ea40 000c 	orrcs.w	r0, r0, ip
 800c798:	085b      	lsrs	r3, r3, #1
 800c79a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c79e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7a6:	bf22      	ittt	cs
 800c7a8:	1ab6      	subcs	r6, r6, r2
 800c7aa:	4675      	movcs	r5, lr
 800c7ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800c7b0:	085b      	lsrs	r3, r3, #1
 800c7b2:	ea4f 0232 	mov.w	r2, r2, rrx
 800c7b6:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7be:	bf22      	ittt	cs
 800c7c0:	1ab6      	subcs	r6, r6, r2
 800c7c2:	4675      	movcs	r5, lr
 800c7c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800c7c8:	085b      	lsrs	r3, r3, #1
 800c7ca:	ea4f 0232 	mov.w	r2, r2, rrx
 800c7ce:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7d6:	bf22      	ittt	cs
 800c7d8:	1ab6      	subcs	r6, r6, r2
 800c7da:	4675      	movcs	r5, lr
 800c7dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800c7e0:	ea55 0e06 	orrs.w	lr, r5, r6
 800c7e4:	d018      	beq.n	800c818 <__aeabi_ddiv+0x114>
 800c7e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800c7ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800c7ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800c7f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800c7f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800c7fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800c7fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800c802:	d1c0      	bne.n	800c786 <__aeabi_ddiv+0x82>
 800c804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c808:	d10b      	bne.n	800c822 <__aeabi_ddiv+0x11e>
 800c80a:	ea41 0100 	orr.w	r1, r1, r0
 800c80e:	f04f 0000 	mov.w	r0, #0
 800c812:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800c816:	e7b6      	b.n	800c786 <__aeabi_ddiv+0x82>
 800c818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c81c:	bf04      	itt	eq
 800c81e:	4301      	orreq	r1, r0
 800c820:	2000      	moveq	r0, #0
 800c822:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c826:	bf88      	it	hi
 800c828:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c82c:	f63f aeaf 	bhi.w	800c58e <__aeabi_dmul+0xde>
 800c830:	ebb5 0c03 	subs.w	ip, r5, r3
 800c834:	bf04      	itt	eq
 800c836:	ebb6 0c02 	subseq.w	ip, r6, r2
 800c83a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c83e:	f150 0000 	adcs.w	r0, r0, #0
 800c842:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c846:	bd70      	pop	{r4, r5, r6, pc}
 800c848:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800c84c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800c850:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800c854:	bfc2      	ittt	gt
 800c856:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c85a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c85e:	bd70      	popgt	{r4, r5, r6, pc}
 800c860:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c864:	f04f 0e00 	mov.w	lr, #0
 800c868:	3c01      	subs	r4, #1
 800c86a:	e690      	b.n	800c58e <__aeabi_dmul+0xde>
 800c86c:	ea45 0e06 	orr.w	lr, r5, r6
 800c870:	e68d      	b.n	800c58e <__aeabi_dmul+0xde>
 800c872:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c876:	ea94 0f0c 	teq	r4, ip
 800c87a:	bf08      	it	eq
 800c87c:	ea95 0f0c 	teqeq	r5, ip
 800c880:	f43f af3b 	beq.w	800c6fa <__aeabi_dmul+0x24a>
 800c884:	ea94 0f0c 	teq	r4, ip
 800c888:	d10a      	bne.n	800c8a0 <__aeabi_ddiv+0x19c>
 800c88a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c88e:	f47f af34 	bne.w	800c6fa <__aeabi_dmul+0x24a>
 800c892:	ea95 0f0c 	teq	r5, ip
 800c896:	f47f af25 	bne.w	800c6e4 <__aeabi_dmul+0x234>
 800c89a:	4610      	mov	r0, r2
 800c89c:	4619      	mov	r1, r3
 800c89e:	e72c      	b.n	800c6fa <__aeabi_dmul+0x24a>
 800c8a0:	ea95 0f0c 	teq	r5, ip
 800c8a4:	d106      	bne.n	800c8b4 <__aeabi_ddiv+0x1b0>
 800c8a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c8aa:	f43f aefd 	beq.w	800c6a8 <__aeabi_dmul+0x1f8>
 800c8ae:	4610      	mov	r0, r2
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	e722      	b.n	800c6fa <__aeabi_dmul+0x24a>
 800c8b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c8b8:	bf18      	it	ne
 800c8ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c8be:	f47f aec5 	bne.w	800c64c <__aeabi_dmul+0x19c>
 800c8c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800c8c6:	f47f af0d 	bne.w	800c6e4 <__aeabi_dmul+0x234>
 800c8ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800c8ce:	f47f aeeb 	bne.w	800c6a8 <__aeabi_dmul+0x1f8>
 800c8d2:	e712      	b.n	800c6fa <__aeabi_dmul+0x24a>
	...

0800c8e0 <__aeabi_d2iz>:
 800c8e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c8e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800c8e8:	d215      	bcs.n	800c916 <__aeabi_d2iz+0x36>
 800c8ea:	d511      	bpl.n	800c910 <__aeabi_d2iz+0x30>
 800c8ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800c8f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800c8f4:	d912      	bls.n	800c91c <__aeabi_d2iz+0x3c>
 800c8f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c8fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c8fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800c902:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c906:	fa23 f002 	lsr.w	r0, r3, r2
 800c90a:	bf18      	it	ne
 800c90c:	4240      	negne	r0, r0
 800c90e:	4770      	bx	lr
 800c910:	f04f 0000 	mov.w	r0, #0
 800c914:	4770      	bx	lr
 800c916:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800c91a:	d105      	bne.n	800c928 <__aeabi_d2iz+0x48>
 800c91c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800c920:	bf08      	it	eq
 800c922:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800c926:	4770      	bx	lr
 800c928:	f04f 0000 	mov.w	r0, #0
 800c92c:	4770      	bx	lr
 800c92e:	bf00      	nop

0800c930 <__aeabi_d2f>:
 800c930:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c934:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800c938:	bf24      	itt	cs
 800c93a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800c93e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800c942:	d90d      	bls.n	800c960 <__aeabi_d2f+0x30>
 800c944:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800c948:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800c94c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800c950:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800c954:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800c958:	bf08      	it	eq
 800c95a:	f020 0001 	biceq.w	r0, r0, #1
 800c95e:	4770      	bx	lr
 800c960:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800c964:	d121      	bne.n	800c9aa <__aeabi_d2f+0x7a>
 800c966:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800c96a:	bfbc      	itt	lt
 800c96c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800c970:	4770      	bxlt	lr
 800c972:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c976:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800c97a:	f1c2 0218 	rsb	r2, r2, #24
 800c97e:	f1c2 0c20 	rsb	ip, r2, #32
 800c982:	fa10 f30c 	lsls.w	r3, r0, ip
 800c986:	fa20 f002 	lsr.w	r0, r0, r2
 800c98a:	bf18      	it	ne
 800c98c:	f040 0001 	orrne.w	r0, r0, #1
 800c990:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c994:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800c998:	fa03 fc0c 	lsl.w	ip, r3, ip
 800c99c:	ea40 000c 	orr.w	r0, r0, ip
 800c9a0:	fa23 f302 	lsr.w	r3, r3, r2
 800c9a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c9a8:	e7cc      	b.n	800c944 <__aeabi_d2f+0x14>
 800c9aa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800c9ae:	d107      	bne.n	800c9c0 <__aeabi_d2f+0x90>
 800c9b0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800c9b4:	bf1e      	ittt	ne
 800c9b6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800c9ba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800c9be:	4770      	bxne	lr
 800c9c0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800c9c4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800c9c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c9cc:	4770      	bx	lr
 800c9ce:	bf00      	nop

0800c9d0 <memcpy>:
 800c9d0:	4684      	mov	ip, r0
 800c9d2:	ea41 0300 	orr.w	r3, r1, r0
 800c9d6:	f013 0303 	ands.w	r3, r3, #3
 800c9da:	d16d      	bne.n	800cab8 <memcpy+0xe8>
 800c9dc:	3a40      	subs	r2, #64	; 0x40
 800c9de:	d341      	bcc.n	800ca64 <memcpy+0x94>
 800c9e0:	f851 3b04 	ldr.w	r3, [r1], #4
 800c9e4:	f840 3b04 	str.w	r3, [r0], #4
 800c9e8:	f851 3b04 	ldr.w	r3, [r1], #4
 800c9ec:	f840 3b04 	str.w	r3, [r0], #4
 800c9f0:	f851 3b04 	ldr.w	r3, [r1], #4
 800c9f4:	f840 3b04 	str.w	r3, [r0], #4
 800c9f8:	f851 3b04 	ldr.w	r3, [r1], #4
 800c9fc:	f840 3b04 	str.w	r3, [r0], #4
 800ca00:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca04:	f840 3b04 	str.w	r3, [r0], #4
 800ca08:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca0c:	f840 3b04 	str.w	r3, [r0], #4
 800ca10:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca14:	f840 3b04 	str.w	r3, [r0], #4
 800ca18:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca1c:	f840 3b04 	str.w	r3, [r0], #4
 800ca20:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca24:	f840 3b04 	str.w	r3, [r0], #4
 800ca28:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca2c:	f840 3b04 	str.w	r3, [r0], #4
 800ca30:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca34:	f840 3b04 	str.w	r3, [r0], #4
 800ca38:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca3c:	f840 3b04 	str.w	r3, [r0], #4
 800ca40:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca44:	f840 3b04 	str.w	r3, [r0], #4
 800ca48:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca4c:	f840 3b04 	str.w	r3, [r0], #4
 800ca50:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca54:	f840 3b04 	str.w	r3, [r0], #4
 800ca58:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca5c:	f840 3b04 	str.w	r3, [r0], #4
 800ca60:	3a40      	subs	r2, #64	; 0x40
 800ca62:	d2bd      	bcs.n	800c9e0 <memcpy+0x10>
 800ca64:	3230      	adds	r2, #48	; 0x30
 800ca66:	d311      	bcc.n	800ca8c <memcpy+0xbc>
 800ca68:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca6c:	f840 3b04 	str.w	r3, [r0], #4
 800ca70:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca74:	f840 3b04 	str.w	r3, [r0], #4
 800ca78:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca7c:	f840 3b04 	str.w	r3, [r0], #4
 800ca80:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca84:	f840 3b04 	str.w	r3, [r0], #4
 800ca88:	3a10      	subs	r2, #16
 800ca8a:	d2ed      	bcs.n	800ca68 <memcpy+0x98>
 800ca8c:	320c      	adds	r2, #12
 800ca8e:	d305      	bcc.n	800ca9c <memcpy+0xcc>
 800ca90:	f851 3b04 	ldr.w	r3, [r1], #4
 800ca94:	f840 3b04 	str.w	r3, [r0], #4
 800ca98:	3a04      	subs	r2, #4
 800ca9a:	d2f9      	bcs.n	800ca90 <memcpy+0xc0>
 800ca9c:	3204      	adds	r2, #4
 800ca9e:	d008      	beq.n	800cab2 <memcpy+0xe2>
 800caa0:	07d2      	lsls	r2, r2, #31
 800caa2:	bf1c      	itt	ne
 800caa4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800caa8:	f800 3b01 	strbne.w	r3, [r0], #1
 800caac:	d301      	bcc.n	800cab2 <memcpy+0xe2>
 800caae:	880b      	ldrh	r3, [r1, #0]
 800cab0:	8003      	strh	r3, [r0, #0]
 800cab2:	4660      	mov	r0, ip
 800cab4:	4770      	bx	lr
 800cab6:	bf00      	nop
 800cab8:	2a08      	cmp	r2, #8
 800caba:	d313      	bcc.n	800cae4 <memcpy+0x114>
 800cabc:	078b      	lsls	r3, r1, #30
 800cabe:	d08d      	beq.n	800c9dc <memcpy+0xc>
 800cac0:	f010 0303 	ands.w	r3, r0, #3
 800cac4:	d08a      	beq.n	800c9dc <memcpy+0xc>
 800cac6:	f1c3 0304 	rsb	r3, r3, #4
 800caca:	1ad2      	subs	r2, r2, r3
 800cacc:	07db      	lsls	r3, r3, #31
 800cace:	bf1c      	itt	ne
 800cad0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800cad4:	f800 3b01 	strbne.w	r3, [r0], #1
 800cad8:	d380      	bcc.n	800c9dc <memcpy+0xc>
 800cada:	f831 3b02 	ldrh.w	r3, [r1], #2
 800cade:	f820 3b02 	strh.w	r3, [r0], #2
 800cae2:	e77b      	b.n	800c9dc <memcpy+0xc>
 800cae4:	3a04      	subs	r2, #4
 800cae6:	d3d9      	bcc.n	800ca9c <memcpy+0xcc>
 800cae8:	3a01      	subs	r2, #1
 800caea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800caee:	f800 3b01 	strb.w	r3, [r0], #1
 800caf2:	d2f9      	bcs.n	800cae8 <memcpy+0x118>
 800caf4:	780b      	ldrb	r3, [r1, #0]
 800caf6:	7003      	strb	r3, [r0, #0]
 800caf8:	784b      	ldrb	r3, [r1, #1]
 800cafa:	7043      	strb	r3, [r0, #1]
 800cafc:	788b      	ldrb	r3, [r1, #2]
 800cafe:	7083      	strb	r3, [r0, #2]
 800cb00:	4660      	mov	r0, ip
 800cb02:	4770      	bx	lr
	...

0800cb10 <__gedf2>:
 800cb10:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800cb14:	e006      	b.n	800cb24 <__cmpdf2+0x4>
 800cb16:	bf00      	nop

0800cb18 <__ledf2>:
 800cb18:	f04f 0c01 	mov.w	ip, #1
 800cb1c:	e002      	b.n	800cb24 <__cmpdf2+0x4>
 800cb1e:	bf00      	nop

0800cb20 <__cmpdf2>:
 800cb20:	f04f 0c01 	mov.w	ip, #1
 800cb24:	f84d cd04 	str.w	ip, [sp, #-4]!
 800cb28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800cb2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800cb30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800cb34:	bf18      	it	ne
 800cb36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800cb3a:	d01b      	beq.n	800cb74 <__cmpdf2+0x54>
 800cb3c:	b001      	add	sp, #4
 800cb3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800cb42:	bf0c      	ite	eq
 800cb44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800cb48:	ea91 0f03 	teqne	r1, r3
 800cb4c:	bf02      	ittt	eq
 800cb4e:	ea90 0f02 	teqeq	r0, r2
 800cb52:	2000      	moveq	r0, #0
 800cb54:	4770      	bxeq	lr
 800cb56:	f110 0f00 	cmn.w	r0, #0
 800cb5a:	ea91 0f03 	teq	r1, r3
 800cb5e:	bf58      	it	pl
 800cb60:	4299      	cmppl	r1, r3
 800cb62:	bf08      	it	eq
 800cb64:	4290      	cmpeq	r0, r2
 800cb66:	bf2c      	ite	cs
 800cb68:	17d8      	asrcs	r0, r3, #31
 800cb6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800cb6e:	f040 0001 	orr.w	r0, r0, #1
 800cb72:	4770      	bx	lr
 800cb74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800cb78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800cb7c:	d102      	bne.n	800cb84 <__cmpdf2+0x64>
 800cb7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800cb82:	d107      	bne.n	800cb94 <__cmpdf2+0x74>
 800cb84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800cb88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800cb8c:	d1d6      	bne.n	800cb3c <__cmpdf2+0x1c>
 800cb8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800cb92:	d0d3      	beq.n	800cb3c <__cmpdf2+0x1c>
 800cb94:	f85d 0b04 	ldr.w	r0, [sp], #4
 800cb98:	4770      	bx	lr
 800cb9a:	bf00      	nop

0800cb9c <__aeabi_cdrcmple>:
 800cb9c:	4684      	mov	ip, r0
 800cb9e:	4610      	mov	r0, r2
 800cba0:	4662      	mov	r2, ip
 800cba2:	468c      	mov	ip, r1
 800cba4:	4619      	mov	r1, r3
 800cba6:	4663      	mov	r3, ip
 800cba8:	e000      	b.n	800cbac <__aeabi_cdcmpeq>
 800cbaa:	bf00      	nop

0800cbac <__aeabi_cdcmpeq>:
 800cbac:	b501      	push	{r0, lr}
 800cbae:	f7ff ffb7 	bl	800cb20 <__cmpdf2>
 800cbb2:	2800      	cmp	r0, #0
 800cbb4:	bf48      	it	mi
 800cbb6:	f110 0f00 	cmnmi.w	r0, #0
 800cbba:	bd01      	pop	{r0, pc}

0800cbbc <__aeabi_dcmpeq>:
 800cbbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cbc0:	f7ff fff4 	bl	800cbac <__aeabi_cdcmpeq>
 800cbc4:	bf0c      	ite	eq
 800cbc6:	2001      	moveq	r0, #1
 800cbc8:	2000      	movne	r0, #0
 800cbca:	f85d fb08 	ldr.w	pc, [sp], #8
 800cbce:	bf00      	nop

0800cbd0 <__aeabi_dcmplt>:
 800cbd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cbd4:	f7ff ffea 	bl	800cbac <__aeabi_cdcmpeq>
 800cbd8:	bf34      	ite	cc
 800cbda:	2001      	movcc	r0, #1
 800cbdc:	2000      	movcs	r0, #0
 800cbde:	f85d fb08 	ldr.w	pc, [sp], #8
 800cbe2:	bf00      	nop

0800cbe4 <__aeabi_dcmple>:
 800cbe4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cbe8:	f7ff ffe0 	bl	800cbac <__aeabi_cdcmpeq>
 800cbec:	bf94      	ite	ls
 800cbee:	2001      	movls	r0, #1
 800cbf0:	2000      	movhi	r0, #0
 800cbf2:	f85d fb08 	ldr.w	pc, [sp], #8
 800cbf6:	bf00      	nop

0800cbf8 <__aeabi_dcmpge>:
 800cbf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cbfc:	f7ff ffce 	bl	800cb9c <__aeabi_cdrcmple>
 800cc00:	bf94      	ite	ls
 800cc02:	2001      	movls	r0, #1
 800cc04:	2000      	movhi	r0, #0
 800cc06:	f85d fb08 	ldr.w	pc, [sp], #8
 800cc0a:	bf00      	nop

0800cc0c <__aeabi_dcmpgt>:
 800cc0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cc10:	f7ff ffc4 	bl	800cb9c <__aeabi_cdrcmple>
 800cc14:	bf34      	ite	cc
 800cc16:	2001      	movcc	r0, #1
 800cc18:	2000      	movcs	r0, #0
 800cc1a:	f85d fb08 	ldr.w	pc, [sp], #8
 800cc1e:	bf00      	nop

0800cc20 <__aeabi_uldivmod>:
 800cc20:	b953      	cbnz	r3, 800cc38 <__aeabi_uldivmod+0x18>
 800cc22:	b94a      	cbnz	r2, 800cc38 <__aeabi_uldivmod+0x18>
 800cc24:	2900      	cmp	r1, #0
 800cc26:	bf08      	it	eq
 800cc28:	2800      	cmpeq	r0, #0
 800cc2a:	bf1c      	itt	ne
 800cc2c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800cc30:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800cc34:	f000 b83c 	b.w	800ccb0 <__aeabi_idiv0>
 800cc38:	b082      	sub	sp, #8
 800cc3a:	46ec      	mov	ip, sp
 800cc3c:	e92d 5000 	stmdb	sp!, {ip, lr}
 800cc40:	f000 f81e 	bl	800cc80 <__gnu_uldivmod_helper>
 800cc44:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cc48:	b002      	add	sp, #8
 800cc4a:	bc0c      	pop	{r2, r3}
 800cc4c:	4770      	bx	lr
 800cc4e:	bf00      	nop

0800cc50 <__gnu_ldivmod_helper>:
 800cc50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc54:	9c06      	ldr	r4, [sp, #24]
 800cc56:	4615      	mov	r5, r2
 800cc58:	4606      	mov	r6, r0
 800cc5a:	460f      	mov	r7, r1
 800cc5c:	4698      	mov	r8, r3
 800cc5e:	f000 f82f 	bl	800ccc0 <__divdi3>
 800cc62:	fb05 f301 	mul.w	r3, r5, r1
 800cc66:	fb00 3808 	mla	r8, r0, r8, r3
 800cc6a:	fba5 2300 	umull	r2, r3, r5, r0
 800cc6e:	1ab2      	subs	r2, r6, r2
 800cc70:	4443      	add	r3, r8
 800cc72:	eb67 0303 	sbc.w	r3, r7, r3
 800cc76:	e9c4 2300 	strd	r2, r3, [r4]
 800cc7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc7e:	bf00      	nop

0800cc80 <__gnu_uldivmod_helper>:
 800cc80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc84:	9c06      	ldr	r4, [sp, #24]
 800cc86:	4690      	mov	r8, r2
 800cc88:	4606      	mov	r6, r0
 800cc8a:	460f      	mov	r7, r1
 800cc8c:	461d      	mov	r5, r3
 800cc8e:	f000 f967 	bl	800cf60 <__udivdi3>
 800cc92:	fb00 f505 	mul.w	r5, r0, r5
 800cc96:	fba0 2308 	umull	r2, r3, r0, r8
 800cc9a:	fb08 5501 	mla	r5, r8, r1, r5
 800cc9e:	1ab2      	subs	r2, r6, r2
 800cca0:	442b      	add	r3, r5
 800cca2:	eb67 0303 	sbc.w	r3, r7, r3
 800cca6:	e9c4 2300 	strd	r2, r3, [r4]
 800ccaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccae:	bf00      	nop

0800ccb0 <__aeabi_idiv0>:
 800ccb0:	4770      	bx	lr
 800ccb2:	bf00      	nop
	...

0800ccc0 <__divdi3>:
 800ccc0:	2900      	cmp	r1, #0
 800ccc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ccc6:	f2c0 80a6 	blt.w	800ce16 <__divdi3+0x156>
 800ccca:	2600      	movs	r6, #0
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	f2c0 809c 	blt.w	800ce0a <__divdi3+0x14a>
 800ccd2:	4688      	mov	r8, r1
 800ccd4:	4694      	mov	ip, r2
 800ccd6:	469e      	mov	lr, r3
 800ccd8:	4615      	mov	r5, r2
 800ccda:	4604      	mov	r4, r0
 800ccdc:	460f      	mov	r7, r1
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d13d      	bne.n	800cd5e <__divdi3+0x9e>
 800cce2:	428a      	cmp	r2, r1
 800cce4:	d959      	bls.n	800cd9a <__divdi3+0xda>
 800cce6:	fab2 f382 	clz	r3, r2
 800ccea:	b13b      	cbz	r3, 800ccfc <__divdi3+0x3c>
 800ccec:	f1c3 0220 	rsb	r2, r3, #32
 800ccf0:	409f      	lsls	r7, r3
 800ccf2:	fa20 f202 	lsr.w	r2, r0, r2
 800ccf6:	409d      	lsls	r5, r3
 800ccf8:	4317      	orrs	r7, r2
 800ccfa:	409c      	lsls	r4, r3
 800ccfc:	0c29      	lsrs	r1, r5, #16
 800ccfe:	0c22      	lsrs	r2, r4, #16
 800cd00:	fbb7 fef1 	udiv	lr, r7, r1
 800cd04:	b2a8      	uxth	r0, r5
 800cd06:	fb01 771e 	mls	r7, r1, lr, r7
 800cd0a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800cd0e:	fb00 f30e 	mul.w	r3, r0, lr
 800cd12:	42bb      	cmp	r3, r7
 800cd14:	d90a      	bls.n	800cd2c <__divdi3+0x6c>
 800cd16:	197f      	adds	r7, r7, r5
 800cd18:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
 800cd1c:	f080 8105 	bcs.w	800cf2a <__divdi3+0x26a>
 800cd20:	42bb      	cmp	r3, r7
 800cd22:	f240 8102 	bls.w	800cf2a <__divdi3+0x26a>
 800cd26:	f1ae 0e02 	sub.w	lr, lr, #2
 800cd2a:	442f      	add	r7, r5
 800cd2c:	1aff      	subs	r7, r7, r3
 800cd2e:	b2a4      	uxth	r4, r4
 800cd30:	fbb7 f3f1 	udiv	r3, r7, r1
 800cd34:	fb01 7713 	mls	r7, r1, r3, r7
 800cd38:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800cd3c:	fb00 f003 	mul.w	r0, r0, r3
 800cd40:	42b8      	cmp	r0, r7
 800cd42:	d908      	bls.n	800cd56 <__divdi3+0x96>
 800cd44:	197f      	adds	r7, r7, r5
 800cd46:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800cd4a:	f080 80f0 	bcs.w	800cf2e <__divdi3+0x26e>
 800cd4e:	42b8      	cmp	r0, r7
 800cd50:	f240 80ed 	bls.w	800cf2e <__divdi3+0x26e>
 800cd54:	3b02      	subs	r3, #2
 800cd56:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	e003      	b.n	800cd66 <__divdi3+0xa6>
 800cd5e:	428b      	cmp	r3, r1
 800cd60:	d90f      	bls.n	800cd82 <__divdi3+0xc2>
 800cd62:	2200      	movs	r2, #0
 800cd64:	4613      	mov	r3, r2
 800cd66:	1c34      	adds	r4, r6, #0
 800cd68:	bf18      	it	ne
 800cd6a:	2401      	movne	r4, #1
 800cd6c:	4260      	negs	r0, r4
 800cd6e:	f04f 0500 	mov.w	r5, #0
 800cd72:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 800cd76:	4058      	eors	r0, r3
 800cd78:	4051      	eors	r1, r2
 800cd7a:	1900      	adds	r0, r0, r4
 800cd7c:	4169      	adcs	r1, r5
 800cd7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd82:	fab3 f283 	clz	r2, r3
 800cd86:	2a00      	cmp	r2, #0
 800cd88:	f040 8086 	bne.w	800ce98 <__divdi3+0x1d8>
 800cd8c:	428b      	cmp	r3, r1
 800cd8e:	d302      	bcc.n	800cd96 <__divdi3+0xd6>
 800cd90:	4584      	cmp	ip, r0
 800cd92:	f200 80db 	bhi.w	800cf4c <__divdi3+0x28c>
 800cd96:	2301      	movs	r3, #1
 800cd98:	e7e5      	b.n	800cd66 <__divdi3+0xa6>
 800cd9a:	b912      	cbnz	r2, 800cda2 <__divdi3+0xe2>
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	fbb3 f5f2 	udiv	r5, r3, r2
 800cda2:	fab5 f085 	clz	r0, r5
 800cda6:	2800      	cmp	r0, #0
 800cda8:	d13b      	bne.n	800ce22 <__divdi3+0x162>
 800cdaa:	1b78      	subs	r0, r7, r5
 800cdac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800cdb0:	fa1f fc85 	uxth.w	ip, r5
 800cdb4:	2201      	movs	r2, #1
 800cdb6:	fbb0 f8fe 	udiv	r8, r0, lr
 800cdba:	0c21      	lsrs	r1, r4, #16
 800cdbc:	fb0e 0718 	mls	r7, lr, r8, r0
 800cdc0:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 800cdc4:	fb0c f308 	mul.w	r3, ip, r8
 800cdc8:	42bb      	cmp	r3, r7
 800cdca:	d907      	bls.n	800cddc <__divdi3+0x11c>
 800cdcc:	197f      	adds	r7, r7, r5
 800cdce:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 800cdd2:	d202      	bcs.n	800cdda <__divdi3+0x11a>
 800cdd4:	42bb      	cmp	r3, r7
 800cdd6:	f200 80bd 	bhi.w	800cf54 <__divdi3+0x294>
 800cdda:	4688      	mov	r8, r1
 800cddc:	1aff      	subs	r7, r7, r3
 800cdde:	b2a4      	uxth	r4, r4
 800cde0:	fbb7 f3fe 	udiv	r3, r7, lr
 800cde4:	fb0e 7713 	mls	r7, lr, r3, r7
 800cde8:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800cdec:	fb0c fc03 	mul.w	ip, ip, r3
 800cdf0:	45bc      	cmp	ip, r7
 800cdf2:	d907      	bls.n	800ce04 <__divdi3+0x144>
 800cdf4:	197f      	adds	r7, r7, r5
 800cdf6:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 800cdfa:	d202      	bcs.n	800ce02 <__divdi3+0x142>
 800cdfc:	45bc      	cmp	ip, r7
 800cdfe:	f200 80a7 	bhi.w	800cf50 <__divdi3+0x290>
 800ce02:	460b      	mov	r3, r1
 800ce04:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800ce08:	e7ad      	b.n	800cd66 <__divdi3+0xa6>
 800ce0a:	4252      	negs	r2, r2
 800ce0c:	ea6f 0606 	mvn.w	r6, r6
 800ce10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800ce14:	e75d      	b.n	800ccd2 <__divdi3+0x12>
 800ce16:	4240      	negs	r0, r0
 800ce18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800ce1c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800ce20:	e754      	b.n	800cccc <__divdi3+0xc>
 800ce22:	f1c0 0220 	rsb	r2, r0, #32
 800ce26:	fa24 f102 	lsr.w	r1, r4, r2
 800ce2a:	fa07 f300 	lsl.w	r3, r7, r0
 800ce2e:	4085      	lsls	r5, r0
 800ce30:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800ce34:	40d7      	lsrs	r7, r2
 800ce36:	4319      	orrs	r1, r3
 800ce38:	fbb7 f2fe 	udiv	r2, r7, lr
 800ce3c:	0c0b      	lsrs	r3, r1, #16
 800ce3e:	fb0e 7712 	mls	r7, lr, r2, r7
 800ce42:	fa1f fc85 	uxth.w	ip, r5
 800ce46:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ce4a:	fb0c f702 	mul.w	r7, ip, r2
 800ce4e:	429f      	cmp	r7, r3
 800ce50:	fa04 f400 	lsl.w	r4, r4, r0
 800ce54:	d907      	bls.n	800ce66 <__divdi3+0x1a6>
 800ce56:	195b      	adds	r3, r3, r5
 800ce58:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 800ce5c:	d274      	bcs.n	800cf48 <__divdi3+0x288>
 800ce5e:	429f      	cmp	r7, r3
 800ce60:	d972      	bls.n	800cf48 <__divdi3+0x288>
 800ce62:	3a02      	subs	r2, #2
 800ce64:	442b      	add	r3, r5
 800ce66:	1bdf      	subs	r7, r3, r7
 800ce68:	b289      	uxth	r1, r1
 800ce6a:	fbb7 f8fe 	udiv	r8, r7, lr
 800ce6e:	fb0e 7318 	mls	r3, lr, r8, r7
 800ce72:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ce76:	fb0c f708 	mul.w	r7, ip, r8
 800ce7a:	429f      	cmp	r7, r3
 800ce7c:	d908      	bls.n	800ce90 <__divdi3+0x1d0>
 800ce7e:	195b      	adds	r3, r3, r5
 800ce80:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 800ce84:	d25c      	bcs.n	800cf40 <__divdi3+0x280>
 800ce86:	429f      	cmp	r7, r3
 800ce88:	d95a      	bls.n	800cf40 <__divdi3+0x280>
 800ce8a:	f1a8 0802 	sub.w	r8, r8, #2
 800ce8e:	442b      	add	r3, r5
 800ce90:	1bd8      	subs	r0, r3, r7
 800ce92:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 800ce96:	e78e      	b.n	800cdb6 <__divdi3+0xf6>
 800ce98:	f1c2 0320 	rsb	r3, r2, #32
 800ce9c:	fa2c f103 	lsr.w	r1, ip, r3
 800cea0:	fa0e fe02 	lsl.w	lr, lr, r2
 800cea4:	fa20 f703 	lsr.w	r7, r0, r3
 800cea8:	ea41 0e0e 	orr.w	lr, r1, lr
 800ceac:	fa08 f002 	lsl.w	r0, r8, r2
 800ceb0:	fa28 f103 	lsr.w	r1, r8, r3
 800ceb4:	ea4f 451e 	mov.w	r5, lr, lsr #16
 800ceb8:	4338      	orrs	r0, r7
 800ceba:	fbb1 f8f5 	udiv	r8, r1, r5
 800cebe:	0c03      	lsrs	r3, r0, #16
 800cec0:	fb05 1118 	mls	r1, r5, r8, r1
 800cec4:	fa1f f78e 	uxth.w	r7, lr
 800cec8:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800cecc:	fb07 f308 	mul.w	r3, r7, r8
 800ced0:	428b      	cmp	r3, r1
 800ced2:	fa0c fc02 	lsl.w	ip, ip, r2
 800ced6:	d909      	bls.n	800ceec <__divdi3+0x22c>
 800ced8:	eb11 010e 	adds.w	r1, r1, lr
 800cedc:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 800cee0:	d230      	bcs.n	800cf44 <__divdi3+0x284>
 800cee2:	428b      	cmp	r3, r1
 800cee4:	d92e      	bls.n	800cf44 <__divdi3+0x284>
 800cee6:	f1a8 0802 	sub.w	r8, r8, #2
 800ceea:	4471      	add	r1, lr
 800ceec:	1ac9      	subs	r1, r1, r3
 800ceee:	b280      	uxth	r0, r0
 800cef0:	fbb1 f3f5 	udiv	r3, r1, r5
 800cef4:	fb05 1113 	mls	r1, r5, r3, r1
 800cef8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800cefc:	fb07 f703 	mul.w	r7, r7, r3
 800cf00:	428f      	cmp	r7, r1
 800cf02:	d908      	bls.n	800cf16 <__divdi3+0x256>
 800cf04:	eb11 010e 	adds.w	r1, r1, lr
 800cf08:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 800cf0c:	d216      	bcs.n	800cf3c <__divdi3+0x27c>
 800cf0e:	428f      	cmp	r7, r1
 800cf10:	d914      	bls.n	800cf3c <__divdi3+0x27c>
 800cf12:	3b02      	subs	r3, #2
 800cf14:	4471      	add	r1, lr
 800cf16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800cf1a:	1bc9      	subs	r1, r1, r7
 800cf1c:	fba3 890c 	umull	r8, r9, r3, ip
 800cf20:	4549      	cmp	r1, r9
 800cf22:	d309      	bcc.n	800cf38 <__divdi3+0x278>
 800cf24:	d005      	beq.n	800cf32 <__divdi3+0x272>
 800cf26:	2200      	movs	r2, #0
 800cf28:	e71d      	b.n	800cd66 <__divdi3+0xa6>
 800cf2a:	4696      	mov	lr, r2
 800cf2c:	e6fe      	b.n	800cd2c <__divdi3+0x6c>
 800cf2e:	4613      	mov	r3, r2
 800cf30:	e711      	b.n	800cd56 <__divdi3+0x96>
 800cf32:	4094      	lsls	r4, r2
 800cf34:	4544      	cmp	r4, r8
 800cf36:	d2f6      	bcs.n	800cf26 <__divdi3+0x266>
 800cf38:	3b01      	subs	r3, #1
 800cf3a:	e7f4      	b.n	800cf26 <__divdi3+0x266>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	e7ea      	b.n	800cf16 <__divdi3+0x256>
 800cf40:	4688      	mov	r8, r1
 800cf42:	e7a5      	b.n	800ce90 <__divdi3+0x1d0>
 800cf44:	46c8      	mov	r8, r9
 800cf46:	e7d1      	b.n	800ceec <__divdi3+0x22c>
 800cf48:	4602      	mov	r2, r0
 800cf4a:	e78c      	b.n	800ce66 <__divdi3+0x1a6>
 800cf4c:	4613      	mov	r3, r2
 800cf4e:	e70a      	b.n	800cd66 <__divdi3+0xa6>
 800cf50:	3b02      	subs	r3, #2
 800cf52:	e757      	b.n	800ce04 <__divdi3+0x144>
 800cf54:	f1a8 0802 	sub.w	r8, r8, #2
 800cf58:	442f      	add	r7, r5
 800cf5a:	e73f      	b.n	800cddc <__divdi3+0x11c>
 800cf5c:	0000      	movs	r0, r0
	...

0800cf60 <__udivdi3>:
 800cf60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d144      	bne.n	800cff2 <__udivdi3+0x92>
 800cf68:	428a      	cmp	r2, r1
 800cf6a:	4615      	mov	r5, r2
 800cf6c:	4604      	mov	r4, r0
 800cf6e:	d94f      	bls.n	800d010 <__udivdi3+0xb0>
 800cf70:	fab2 f782 	clz	r7, r2
 800cf74:	460e      	mov	r6, r1
 800cf76:	b14f      	cbz	r7, 800cf8c <__udivdi3+0x2c>
 800cf78:	f1c7 0320 	rsb	r3, r7, #32
 800cf7c:	40b9      	lsls	r1, r7
 800cf7e:	fa20 f603 	lsr.w	r6, r0, r3
 800cf82:	fa02 f507 	lsl.w	r5, r2, r7
 800cf86:	430e      	orrs	r6, r1
 800cf88:	fa00 f407 	lsl.w	r4, r0, r7
 800cf8c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800cf90:	0c23      	lsrs	r3, r4, #16
 800cf92:	fbb6 f0fe 	udiv	r0, r6, lr
 800cf96:	b2af      	uxth	r7, r5
 800cf98:	fb0e 6110 	mls	r1, lr, r0, r6
 800cf9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cfa0:	fb07 f100 	mul.w	r1, r7, r0
 800cfa4:	4299      	cmp	r1, r3
 800cfa6:	d909      	bls.n	800cfbc <__udivdi3+0x5c>
 800cfa8:	195b      	adds	r3, r3, r5
 800cfaa:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800cfae:	f080 80ec 	bcs.w	800d18a <__udivdi3+0x22a>
 800cfb2:	4299      	cmp	r1, r3
 800cfb4:	f240 80e9 	bls.w	800d18a <__udivdi3+0x22a>
 800cfb8:	3802      	subs	r0, #2
 800cfba:	442b      	add	r3, r5
 800cfbc:	1a5a      	subs	r2, r3, r1
 800cfbe:	b2a4      	uxth	r4, r4
 800cfc0:	fbb2 f3fe 	udiv	r3, r2, lr
 800cfc4:	fb0e 2213 	mls	r2, lr, r3, r2
 800cfc8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800cfcc:	fb07 f703 	mul.w	r7, r7, r3
 800cfd0:	4297      	cmp	r7, r2
 800cfd2:	d908      	bls.n	800cfe6 <__udivdi3+0x86>
 800cfd4:	1952      	adds	r2, r2, r5
 800cfd6:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 800cfda:	f080 80d8 	bcs.w	800d18e <__udivdi3+0x22e>
 800cfde:	4297      	cmp	r7, r2
 800cfe0:	f240 80d5 	bls.w	800d18e <__udivdi3+0x22e>
 800cfe4:	3b02      	subs	r3, #2
 800cfe6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800cfea:	2600      	movs	r6, #0
 800cfec:	4631      	mov	r1, r6
 800cfee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cff2:	428b      	cmp	r3, r1
 800cff4:	d847      	bhi.n	800d086 <__udivdi3+0x126>
 800cff6:	fab3 f683 	clz	r6, r3
 800cffa:	2e00      	cmp	r6, #0
 800cffc:	d148      	bne.n	800d090 <__udivdi3+0x130>
 800cffe:	428b      	cmp	r3, r1
 800d000:	d302      	bcc.n	800d008 <__udivdi3+0xa8>
 800d002:	4282      	cmp	r2, r0
 800d004:	f200 80cd 	bhi.w	800d1a2 <__udivdi3+0x242>
 800d008:	2001      	movs	r0, #1
 800d00a:	4631      	mov	r1, r6
 800d00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d010:	b912      	cbnz	r2, 800d018 <__udivdi3+0xb8>
 800d012:	2501      	movs	r5, #1
 800d014:	fbb5 f5f2 	udiv	r5, r5, r2
 800d018:	fab5 f885 	clz	r8, r5
 800d01c:	f1b8 0f00 	cmp.w	r8, #0
 800d020:	d177      	bne.n	800d112 <__udivdi3+0x1b2>
 800d022:	1b4a      	subs	r2, r1, r5
 800d024:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800d028:	b2af      	uxth	r7, r5
 800d02a:	2601      	movs	r6, #1
 800d02c:	fbb2 f0fe 	udiv	r0, r2, lr
 800d030:	0c23      	lsrs	r3, r4, #16
 800d032:	fb0e 2110 	mls	r1, lr, r0, r2
 800d036:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800d03a:	fb07 f300 	mul.w	r3, r7, r0
 800d03e:	428b      	cmp	r3, r1
 800d040:	d907      	bls.n	800d052 <__udivdi3+0xf2>
 800d042:	1949      	adds	r1, r1, r5
 800d044:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800d048:	d202      	bcs.n	800d050 <__udivdi3+0xf0>
 800d04a:	428b      	cmp	r3, r1
 800d04c:	f200 80ba 	bhi.w	800d1c4 <__udivdi3+0x264>
 800d050:	4610      	mov	r0, r2
 800d052:	1ac9      	subs	r1, r1, r3
 800d054:	b2a4      	uxth	r4, r4
 800d056:	fbb1 f3fe 	udiv	r3, r1, lr
 800d05a:	fb0e 1113 	mls	r1, lr, r3, r1
 800d05e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800d062:	fb07 f703 	mul.w	r7, r7, r3
 800d066:	42a7      	cmp	r7, r4
 800d068:	d908      	bls.n	800d07c <__udivdi3+0x11c>
 800d06a:	1964      	adds	r4, r4, r5
 800d06c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800d070:	f080 808f 	bcs.w	800d192 <__udivdi3+0x232>
 800d074:	42a7      	cmp	r7, r4
 800d076:	f240 808c 	bls.w	800d192 <__udivdi3+0x232>
 800d07a:	3b02      	subs	r3, #2
 800d07c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800d080:	4631      	mov	r1, r6
 800d082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d086:	2600      	movs	r6, #0
 800d088:	4630      	mov	r0, r6
 800d08a:	4631      	mov	r1, r6
 800d08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d090:	f1c6 0420 	rsb	r4, r6, #32
 800d094:	fa22 f504 	lsr.w	r5, r2, r4
 800d098:	40b3      	lsls	r3, r6
 800d09a:	432b      	orrs	r3, r5
 800d09c:	fa20 fc04 	lsr.w	ip, r0, r4
 800d0a0:	fa01 f706 	lsl.w	r7, r1, r6
 800d0a4:	fa21 f504 	lsr.w	r5, r1, r4
 800d0a8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d0ac:	ea4c 0707 	orr.w	r7, ip, r7
 800d0b0:	fbb5 f8fe 	udiv	r8, r5, lr
 800d0b4:	0c39      	lsrs	r1, r7, #16
 800d0b6:	fb0e 5518 	mls	r5, lr, r8, r5
 800d0ba:	fa1f fc83 	uxth.w	ip, r3
 800d0be:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800d0c2:	fb0c f108 	mul.w	r1, ip, r8
 800d0c6:	42a9      	cmp	r1, r5
 800d0c8:	fa02 f206 	lsl.w	r2, r2, r6
 800d0cc:	d904      	bls.n	800d0d8 <__udivdi3+0x178>
 800d0ce:	18ed      	adds	r5, r5, r3
 800d0d0:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 800d0d4:	d367      	bcc.n	800d1a6 <__udivdi3+0x246>
 800d0d6:	46a0      	mov	r8, r4
 800d0d8:	1a6d      	subs	r5, r5, r1
 800d0da:	b2bf      	uxth	r7, r7
 800d0dc:	fbb5 f4fe 	udiv	r4, r5, lr
 800d0e0:	fb0e 5514 	mls	r5, lr, r4, r5
 800d0e4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 800d0e8:	fb0c fc04 	mul.w	ip, ip, r4
 800d0ec:	458c      	cmp	ip, r1
 800d0ee:	d904      	bls.n	800d0fa <__udivdi3+0x19a>
 800d0f0:	18c9      	adds	r1, r1, r3
 800d0f2:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
 800d0f6:	d35c      	bcc.n	800d1b2 <__udivdi3+0x252>
 800d0f8:	462c      	mov	r4, r5
 800d0fa:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800d0fe:	ebcc 0101 	rsb	r1, ip, r1
 800d102:	fba4 2302 	umull	r2, r3, r4, r2
 800d106:	4299      	cmp	r1, r3
 800d108:	d348      	bcc.n	800d19c <__udivdi3+0x23c>
 800d10a:	d044      	beq.n	800d196 <__udivdi3+0x236>
 800d10c:	4620      	mov	r0, r4
 800d10e:	2600      	movs	r6, #0
 800d110:	e76c      	b.n	800cfec <__udivdi3+0x8c>
 800d112:	f1c8 0420 	rsb	r4, r8, #32
 800d116:	fa01 f308 	lsl.w	r3, r1, r8
 800d11a:	fa05 f508 	lsl.w	r5, r5, r8
 800d11e:	fa20 f704 	lsr.w	r7, r0, r4
 800d122:	40e1      	lsrs	r1, r4
 800d124:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800d128:	431f      	orrs	r7, r3
 800d12a:	fbb1 f6fe 	udiv	r6, r1, lr
 800d12e:	0c3a      	lsrs	r2, r7, #16
 800d130:	fb0e 1116 	mls	r1, lr, r6, r1
 800d134:	fa1f fc85 	uxth.w	ip, r5
 800d138:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 800d13c:	fb0c f206 	mul.w	r2, ip, r6
 800d140:	429a      	cmp	r2, r3
 800d142:	fa00 f408 	lsl.w	r4, r0, r8
 800d146:	d907      	bls.n	800d158 <__udivdi3+0x1f8>
 800d148:	195b      	adds	r3, r3, r5
 800d14a:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 800d14e:	d237      	bcs.n	800d1c0 <__udivdi3+0x260>
 800d150:	429a      	cmp	r2, r3
 800d152:	d935      	bls.n	800d1c0 <__udivdi3+0x260>
 800d154:	3e02      	subs	r6, #2
 800d156:	442b      	add	r3, r5
 800d158:	1a9b      	subs	r3, r3, r2
 800d15a:	b2bf      	uxth	r7, r7
 800d15c:	fbb3 f0fe 	udiv	r0, r3, lr
 800d160:	fb0e 3310 	mls	r3, lr, r0, r3
 800d164:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800d168:	fb0c f100 	mul.w	r1, ip, r0
 800d16c:	4299      	cmp	r1, r3
 800d16e:	d907      	bls.n	800d180 <__udivdi3+0x220>
 800d170:	195b      	adds	r3, r3, r5
 800d172:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800d176:	d221      	bcs.n	800d1bc <__udivdi3+0x25c>
 800d178:	4299      	cmp	r1, r3
 800d17a:	d91f      	bls.n	800d1bc <__udivdi3+0x25c>
 800d17c:	3802      	subs	r0, #2
 800d17e:	442b      	add	r3, r5
 800d180:	1a5a      	subs	r2, r3, r1
 800d182:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800d186:	4667      	mov	r7, ip
 800d188:	e750      	b.n	800d02c <__udivdi3+0xcc>
 800d18a:	4610      	mov	r0, r2
 800d18c:	e716      	b.n	800cfbc <__udivdi3+0x5c>
 800d18e:	460b      	mov	r3, r1
 800d190:	e729      	b.n	800cfe6 <__udivdi3+0x86>
 800d192:	4613      	mov	r3, r2
 800d194:	e772      	b.n	800d07c <__udivdi3+0x11c>
 800d196:	40b0      	lsls	r0, r6
 800d198:	4290      	cmp	r0, r2
 800d19a:	d2b7      	bcs.n	800d10c <__udivdi3+0x1ac>
 800d19c:	1e60      	subs	r0, r4, #1
 800d19e:	2600      	movs	r6, #0
 800d1a0:	e724      	b.n	800cfec <__udivdi3+0x8c>
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	e722      	b.n	800cfec <__udivdi3+0x8c>
 800d1a6:	42a9      	cmp	r1, r5
 800d1a8:	d995      	bls.n	800d0d6 <__udivdi3+0x176>
 800d1aa:	f1a8 0802 	sub.w	r8, r8, #2
 800d1ae:	441d      	add	r5, r3
 800d1b0:	e792      	b.n	800d0d8 <__udivdi3+0x178>
 800d1b2:	458c      	cmp	ip, r1
 800d1b4:	d9a0      	bls.n	800d0f8 <__udivdi3+0x198>
 800d1b6:	3c02      	subs	r4, #2
 800d1b8:	4419      	add	r1, r3
 800d1ba:	e79e      	b.n	800d0fa <__udivdi3+0x19a>
 800d1bc:	4610      	mov	r0, r2
 800d1be:	e7df      	b.n	800d180 <__udivdi3+0x220>
 800d1c0:	460e      	mov	r6, r1
 800d1c2:	e7c9      	b.n	800d158 <__udivdi3+0x1f8>
 800d1c4:	3802      	subs	r0, #2
 800d1c6:	4429      	add	r1, r5
 800d1c8:	e743      	b.n	800d052 <__udivdi3+0xf2>
 800d1ca:	bf00      	nop
 800d1cc:	0000      	movs	r0, r0
	...

0800d1d0 <__core_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __core_init(void) {
 800d1d0:	4770      	bx	lr
 800d1d2:	bf00      	nop
	...

0800d1e0 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 800d1e0:	4770      	bx	lr
 800d1e2:	bf00      	nop
	...

0800d1f0 <__default_exit>:
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
  }
 800d1f0:	e7fe      	b.n	800d1f0 <__default_exit>
 800d1f2:	bf00      	nop
	...

0800d200 <_unhandled_exception>:
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void _unhandled_exception(void) {
/*lint -restore*/

  while (true) {
  }
 800d200:	e7fe      	b.n	800d200 <_unhandled_exception>
 800d202:	bf00      	nop
	...

0800d210 <_idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
 800d210:	e7fe      	b.n	800d210 <_idle_thread>
 800d212:	bf00      	nop
	...

0800d220 <chSysInit>:
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 800d220:	4b20      	ldr	r3, [pc, #128]	; (800d2a4 <chSysInit+0x84>)
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 800d222:	4a21      	ldr	r2, [pc, #132]	; (800d2a8 <chSysInit+0x88>)
  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800d224:	4821      	ldr	r0, [pc, #132]	; (800d2ac <chSysInit+0x8c>)
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 800d226:	b5f0      	push	{r4, r5, r6, r7, lr}
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 800d228:	2400      	movs	r4, #0
 800d22a:	609c      	str	r4, [r3, #8]
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800d22c:	68df      	ldr	r7, [r3, #12]

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800d22e:	4e20      	ldr	r6, [pc, #128]	; (800d2b0 <chSysInit+0x90>)
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800d230:	4d20      	ldr	r5, [pc, #128]	; (800d2b4 <chSysInit+0x94>)
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 800d232:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 800d236:	4039      	ands	r1, r7
  reg_value  =  (reg_value                                 |
 800d238:	430a      	orrs	r2, r1
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800d23a:	60da      	str	r2, [r3, #12]
 800d23c:	68f2      	ldr	r2, [r6, #12]
 800d23e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800d242:	60f2      	str	r2, [r6, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800d244:	6802      	ldr	r2, [r0, #0]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800d246:	2120      	movs	r1, #32
 800d248:	f042 0201 	orr.w	r2, r2, #1
 800d24c:	2610      	movs	r6, #16
 800d24e:	6002      	str	r2, [r0, #0]
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 800d250:	b083      	sub	sp, #12
 800d252:	77de      	strb	r6, [r3, #31]
 800d254:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  extern stkalign_t __main_thread_stack_base__;
#endif

  port_init();
  _scheduler_init();
 800d258:	f000 f8fa 	bl	800d450 <_scheduler_init>
  _vt_init();
 800d25c:	f000 f878 	bl	800d350 <_vt_init>
#if CH_CFG_USE_TM == TRUE
  _tm_init();
 800d260:	f000 fb5e 	bl	800d920 <_tm_init>
#endif
#if CH_CFG_USE_MEMCORE == TRUE
  _core_init();
 800d264:	f000 fcd4 	bl	800dc10 <_core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  _heap_init();
 800d268:	f000 fd0a 	bl	800dc80 <_heap_init>
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800d26c:	4628      	mov	r0, r5
 800d26e:	2140      	movs	r1, #64	; 0x40
 800d270:	f000 f9fe 	bl	800d670 <_thread_init>
 800d274:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 800d278:	2201      	movs	r2, #1
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800d27a:	6198      	str	r0, [r3, #24]
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 800d27c:	7702      	strb	r2, [r0, #28]

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800d27e:	f384 8811 	msr	BASEPRI, r4
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800d282:	b662      	cpsie	i
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 800d284:	699b      	ldr	r3, [r3, #24]
 800d286:	490c      	ldr	r1, [pc, #48]	; (800d2b8 <chSysInit+0x98>)
 800d288:	6199      	str	r1, [r3, #24]
#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
  /* This thread has the lowest priority in the system, its role is just to
     serve interrupts in its context while keeping the lowest energy saving
     mode compatible with the system status.*/
    thread_t *tp =  chThdCreateStatic(ch.idle_thread_wa,
 800d28a:	f105 0050 	add.w	r0, r5, #80	; 0x50
 800d28e:	9400      	str	r4, [sp, #0]
 800d290:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800d294:	4b09      	ldr	r3, [pc, #36]	; (800d2bc <chSysInit+0x9c>)
 800d296:	f000 fa4b 	bl	800d730 <chThdCreateStatic>
 * @xclass
 */
static inline void chRegSetThreadNameX(thread_t *tp, const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = name;
 800d29a:	4b09      	ldr	r3, [pc, #36]	; (800d2c0 <chSysInit+0xa0>)
 800d29c:	6183      	str	r3, [r0, #24]
                                      (tfunc_t)_idle_thread,
                                      NULL);
    chRegSetThreadNameX(tp, "idle");
  }
#endif
}
 800d29e:	b003      	add	sp, #12
 800d2a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2a2:	bf00      	nop
 800d2a4:	e000ed00 	.word	0xe000ed00
 800d2a8:	05fa0300 	.word	0x05fa0300
 800d2ac:	e0001000 	.word	0xe0001000
 800d2b0:	e000edf0 	.word	0xe000edf0
 800d2b4:	200010c0 	.word	0x200010c0
 800d2b8:	080173e0 	.word	0x080173e0
 800d2bc:	0800d211 	.word	0x0800d211
 800d2c0:	080173d0 	.word	0x080173d0
	...

0800d2d0 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 800d2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  chDbgCheckClassI();

#if CH_CFG_TIME_QUANTUM > 0
  /* Running thread has not used up quantum yet? */
  if (currp->p_preempt > (tslices_t)0) {
 800d2d2:	4d13      	ldr	r5, [pc, #76]	; (800d320 <chSysTimerHandlerI+0x50>)
 800d2d4:	69aa      	ldr	r2, [r5, #24]
 800d2d6:	7fd3      	ldrb	r3, [r2, #31]
 800d2d8:	b10b      	cbz	r3, 800d2de <chSysTimerHandlerI+0xe>
    /* Decrement remaining quantum.*/
    currp->p_preempt--;
 800d2da:	3b01      	subs	r3, #1
 800d2dc:	77d3      	strb	r3, [r2, #31]
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currp->p_time++;
 800d2de:	6a11      	ldr	r1, [r2, #32]

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800d2e0:	69eb      	ldr	r3, [r5, #28]
 800d2e2:	4e10      	ldr	r6, [pc, #64]	; (800d324 <chSysTimerHandlerI+0x54>)
 800d2e4:	3101      	adds	r1, #1
 800d2e6:	6211      	str	r1, [r2, #32]
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
 800d2e8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800d2ea:	42b3      	cmp	r3, r6
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
 800d2ec:	f102 0201 	add.w	r2, r2, #1
 800d2f0:	62aa      	str	r2, [r5, #40]	; 0x28
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800d2f2:	d013      	beq.n	800d31c <chSysTimerHandlerI+0x4c>
    /* The list is not empty, processing elements on top.*/
    --ch.vtlist.vt_next->vt_delta;
 800d2f4:	689c      	ldr	r4, [r3, #8]
 800d2f6:	3c01      	subs	r4, #1
 800d2f8:	609c      	str	r4, [r3, #8]
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
 800d2fa:	b97c      	cbnz	r4, 800d31c <chSysTimerHandlerI+0x4c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800d2fc:	2720      	movs	r7, #32
      vtfunc_t fn;

      vtp = ch.vtlist.vt_next;
      fn = vtp->vt_func;
      vtp->vt_func = NULL;
      vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800d2fe:	681a      	ldr	r2, [r3, #0]
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
      virtual_timer_t *vtp;
      vtfunc_t fn;

      vtp = ch.vtlist.vt_next;
      fn = vtp->vt_func;
 800d300:	68d9      	ldr	r1, [r3, #12]
      vtp->vt_func = NULL;
 800d302:	60dc      	str	r4, [r3, #12]
      vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800d304:	6056      	str	r6, [r2, #4]
      ch.vtlist.vt_next = vtp->vt_next;
 800d306:	61ea      	str	r2, [r5, #28]
 800d308:	f384 8811 	msr	BASEPRI, r4
      chSysUnlockFromISR();
      fn(vtp->vt_par);
 800d30c:	6918      	ldr	r0, [r3, #16]
 800d30e:	4788      	blx	r1
 800d310:	f387 8811 	msr	BASEPRI, r7
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
    /* The list is not empty, processing elements on top.*/
    --ch.vtlist.vt_next->vt_delta;
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
 800d314:	69eb      	ldr	r3, [r5, #28]
 800d316:	689a      	ldr	r2, [r3, #8]
 800d318:	2a00      	cmp	r2, #0
 800d31a:	d0f0      	beq.n	800d2fe <chSysTimerHandlerI+0x2e>
 800d31c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d31e:	bf00      	nop
 800d320:	20001090 	.word	0x20001090
 800d324:	200010ac 	.word	0x200010ac
	...

0800d330 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 800d330:	4a03      	ldr	r2, [pc, #12]	; (800d340 <chSysPolledDelayX+0x10>)
 800d332:	6851      	ldr	r1, [r2, #4]
 800d334:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)((cnt - start) < (end - start));
 800d336:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 800d338:	4298      	cmp	r0, r3
 800d33a:	d8fb      	bhi.n	800d334 <chSysPolledDelayX+0x4>
  }
}
 800d33c:	4770      	bx	lr
 800d33e:	bf00      	nop
 800d340:	e0001000 	.word	0xe0001000
	...

0800d350 <_vt_init>:
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800d350:	4b05      	ldr	r3, [pc, #20]	; (800d368 <_vt_init+0x18>)
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 800d352:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800d356:	f103 021c 	add.w	r2, r3, #28
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
 800d35a:	2100      	movs	r1, #0
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 800d35c:	6258      	str	r0, [r3, #36]	; 0x24
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
 800d35e:	6299      	str	r1, [r3, #40]	; 0x28
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800d360:	61da      	str	r2, [r3, #28]
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
 800d362:	621a      	str	r2, [r3, #32]
 800d364:	4770      	bx	lr
 800d366:	bf00      	nop
 800d368:	20001090 	.word	0x20001090
 800d36c:	00000000 	.word	0x00000000

0800d370 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, systime_t delay,
                vtfunc_t vtfunc, void *par) {
 800d370:	b470      	push	{r4, r5, r6}
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
 800d372:	4e0d      	ldr	r6, [pc, #52]	; (800d3a8 <chVTDoSetI+0x38>)
 800d374:	69f4      	ldr	r4, [r6, #28]
  while (p->vt_delta < delta) {
 800d376:	68a5      	ldr	r5, [r4, #8]
  systime_t delta;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
 800d378:	6103      	str	r3, [r0, #16]
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800d37a:	42a9      	cmp	r1, r5

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 800d37c:	60c2      	str	r2, [r0, #12]
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800d37e:	d904      	bls.n	800d38a <chVTDoSetI+0x1a>
    delta -= p->vt_delta;
    p = p->vt_next;
 800d380:	6824      	ldr	r4, [r4, #0]

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
    delta -= p->vt_delta;
 800d382:	1b49      	subs	r1, r1, r5
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800d384:	68a5      	ldr	r5, [r4, #8]
 800d386:	428d      	cmp	r5, r1
 800d388:	d3fa      	bcc.n	800d380 <chVTDoSetI+0x10>
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
  vtp->vt_prev = vtp->vt_next->vt_prev;
 800d38a:	6863      	ldr	r3, [r4, #4]
 800d38c:	6043      	str	r3, [r0, #4]
    delta -= p->vt_delta;
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
 800d38e:	6004      	str	r4, [r0, #0]
  vtp->vt_prev = vtp->vt_next->vt_prev;
  vtp->vt_prev->vt_next = vtp;
 800d390:	6018      	str	r0, [r3, #0]
  p->vt_prev = vtp;
 800d392:	6060      	str	r0, [r4, #4]
  vtp->vt_delta = delta
 800d394:	6081      	str	r1, [r0, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 800d396:	68a3      	ldr	r3, [r4, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 800d398:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  p->vt_prev = vtp;
  vtp->vt_delta = delta

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 800d39c:	1a59      	subs	r1, r3, r1
 800d39e:	60a1      	str	r1, [r4, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 800d3a0:	6272      	str	r2, [r6, #36]	; 0x24
}
 800d3a2:	bc70      	pop	{r4, r5, r6}
 800d3a4:	4770      	bx	lr
 800d3a6:	bf00      	nop
 800d3a8:	20001090 	.word	0x20001090
 800d3ac:	00000000 	.word	0x00000000

0800d3b0 <chVTDoResetI>:
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800d3b0:	6803      	ldr	r3, [r0, #0]
 800d3b2:	6882      	ldr	r2, [r0, #8]

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
 800d3b4:	6841      	ldr	r1, [r0, #4]
 *
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 800d3b6:	b430      	push	{r4, r5}
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800d3b8:	689d      	ldr	r5, [r3, #8]
  vtp->vt_next->vt_prev = vtp->vt_prev;
  vtp->vt_func = NULL;

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800d3ba:	4c06      	ldr	r4, [pc, #24]	; (800d3d4 <chVTDoResetI+0x24>)
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800d3bc:	442a      	add	r2, r5
 800d3be:	609a      	str	r2, [r3, #8]

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
 800d3c0:	600b      	str	r3, [r1, #0]
  vtp->vt_next->vt_prev = vtp->vt_prev;
 800d3c2:	6805      	ldr	r5, [r0, #0]
  vtp->vt_func = NULL;
 800d3c4:	2200      	movs	r2, #0

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800d3c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
  vtp->vt_next->vt_prev = vtp->vt_prev;
 800d3ca:	6069      	str	r1, [r5, #4]
  vtp->vt_func = NULL;
 800d3cc:	60c2      	str	r2, [r0, #12]

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800d3ce:	6263      	str	r3, [r4, #36]	; 0x24
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
  }

  port_timer_set_alarm(ch.vtlist.vt_lasttime + nowdelta + delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800d3d0:	bc30      	pop	{r4, r5}
 800d3d2:	4770      	bx	lr
 800d3d4:	20001090 	.word	0x20001090
	...

0800d3e0 <wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void wakeup(void *p) {
 800d3e0:	b410      	push	{r4}
 800d3e2:	2320      	movs	r3, #32
 800d3e4:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->p_state) {
 800d3e8:	7f03      	ldrb	r3, [r0, #28]
 800d3ea:	2b07      	cmp	r3, #7
 800d3ec:	d80e      	bhi.n	800d40c <wakeup+0x2c>
 800d3ee:	e8df f003 	tbb	[pc, r3]
 800d3f2:	0d27      	.short	0x0d27
 800d3f4:	0408230d 	.word	0x0408230d
 800d3f8:	080d      	.short	0x080d
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->p_u.wtsemp);
 800d3fa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->s_cnt++;
 800d3fc:	6893      	ldr	r3, [r2, #8]
 800d3fe:	3301      	adds	r3, #1
 800d400:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 800d402:	e890 000c 	ldmia.w	r0, {r2, r3}
 800d406:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 800d408:	6802      	ldr	r2, [r0, #0]
 800d40a:	6053      	str	r3, [r2, #4]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 800d40c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d410:	2200      	movs	r2, #0
 800d412:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 800d414:	4b0d      	ldr	r3, [pc, #52]	; (800d44c <wakeup+0x6c>)
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 800d416:	6244      	str	r4, [r0, #36]	; 0x24
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d418:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800d41a:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800d41c:	689a      	ldr	r2, [r3, #8]
 800d41e:	428a      	cmp	r2, r1
 800d420:	d2fb      	bcs.n	800d41a <wakeup+0x3a>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800d422:	685a      	ldr	r2, [r3, #4]
 800d424:	6042      	str	r2, [r0, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800d426:	6003      	str	r3, [r0, #0]
 800d428:	2100      	movs	r1, #0
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800d42a:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 800d42c:	6058      	str	r0, [r3, #4]
 800d42e:	f381 8811 	msr	BASEPRI, r1
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 800d432:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d436:	4770      	bx	lr
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
    return;
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
 800d438:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d43a:	2200      	movs	r2, #0
 800d43c:	601a      	str	r2, [r3, #0]
    break;
 800d43e:	e7e5      	b.n	800d40c <wakeup+0x2c>
 800d440:	2300      	movs	r3, #0
 800d442:	f383 8811 	msr	BASEPRI, r3
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 800d446:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d44a:	4770      	bx	lr
 800d44c:	20001090 	.word	0x20001090

0800d450 <_scheduler_init>:
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d450:	4b03      	ldr	r3, [pc, #12]	; (800d460 <_scheduler_init+0x10>)
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 800d452:	2200      	movs	r2, #0
 800d454:	601b      	str	r3, [r3, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d456:	605b      	str	r3, [r3, #4]
#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_newer = (thread_t *)&ch.rlist;
 800d458:	611b      	str	r3, [r3, #16]
  ch.rlist.r_older = (thread_t *)&ch.rlist;
 800d45a:	615b      	str	r3, [r3, #20]
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 800d45c:	609a      	str	r2, [r3, #8]
 800d45e:	4770      	bx	lr
 800d460:	20001090 	.word	0x20001090
	...

0800d470 <chSchReadyI>:
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d470:	2200      	movs	r2, #0
 800d472:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 800d474:	4b08      	ldr	r3, [pc, #32]	; (800d498 <chSchReadyI+0x28>)
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 800d476:	b410      	push	{r4}
 800d478:	4604      	mov	r4, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d47a:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800d47c:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800d47e:	689a      	ldr	r2, [r3, #8]
 800d480:	428a      	cmp	r2, r1
 800d482:	d2fb      	bcs.n	800d47c <chSchReadyI+0xc>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800d484:	685a      	ldr	r2, [r3, #4]
 800d486:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800d488:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
  cp->p_prev = tp;

  return tp;
}
 800d48a:	4620      	mov	r0, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800d48c:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800d48e:	605c      	str	r4, [r3, #4]

  return tp;
}
 800d490:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d494:	4770      	bx	lr
 800d496:	bf00      	nop
 800d498:	20001090 	.word	0x20001090
 800d49c:	00000000 	.word	0x00000000

0800d4a0 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 800d4a0:	4b08      	ldr	r3, [pc, #32]	; (800d4c4 <chSchGoSleepS+0x24>)
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 800d4a2:	b430      	push	{r4, r5}
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800d4a4:	681a      	ldr	r2, [r3, #0]
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 800d4a6:	6999      	ldr	r1, [r3, #24]

  tqp->p_next = tp->p_next;
 800d4a8:	6814      	ldr	r4, [r2, #0]
  otp->p_state = newstate;
 800d4aa:	7708      	strb	r0, [r1, #28]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800d4ac:	2501      	movs	r5, #1
  otp = currp;
  otp->p_state = newstate;
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d4ae:	2004      	movs	r0, #4
 800d4b0:	77c8      	strb	r0, [r1, #31]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800d4b2:	6063      	str	r3, [r4, #4]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800d4b4:	7715      	strb	r5, [r2, #28]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800d4b6:	601c      	str	r4, [r3, #0]
  chSysSwitch(currp, otp);
 800d4b8:	4610      	mov	r0, r2
}
 800d4ba:	bc30      	pop	{r4, r5}
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800d4bc:	619a      	str	r2, [r3, #24]
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 800d4be:	f7fe be27 	b.w	800c110 <_port_switch>
 800d4c2:	bf00      	nop
 800d4c4:	20001090 	.word	0x20001090
	...

0800d4d0 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 800d4d0:	b530      	push	{r4, r5, lr}

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 800d4d2:	1c4b      	adds	r3, r1, #1
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 800d4d4:	b087      	sub	sp, #28

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 800d4d6:	d012      	beq.n	800d4fe <chSchGoSleepTimeoutS+0x2e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, time, wakeup, currp);
 800d4d8:	4c0c      	ldr	r4, [pc, #48]	; (800d50c <chSchGoSleepTimeoutS+0x3c>)
 800d4da:	4a0d      	ldr	r2, [pc, #52]	; (800d510 <chSchGoSleepTimeoutS+0x40>)
 800d4dc:	69a3      	ldr	r3, [r4, #24]
 800d4de:	4605      	mov	r5, r0
 800d4e0:	a801      	add	r0, sp, #4
 800d4e2:	f7ff ff45 	bl	800d370 <chVTDoSetI>
    chSchGoSleepS(newstate);
 800d4e6:	4628      	mov	r0, r5
 800d4e8:	f7ff ffda 	bl	800d4a0 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 800d4ec:	9b04      	ldr	r3, [sp, #16]
 800d4ee:	b113      	cbz	r3, 800d4f6 <chSchGoSleepTimeoutS+0x26>
      chVTDoResetI(&vt);
 800d4f0:	a801      	add	r0, sp, #4
 800d4f2:	f7ff ff5d 	bl	800d3b0 <chVTDoResetI>
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->p_u.rdymsg;
 800d4f6:	69a3      	ldr	r3, [r4, #24]
}
 800d4f8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800d4fa:	b007      	add	sp, #28
 800d4fc:	bd30      	pop	{r4, r5, pc}
 800d4fe:	4c03      	ldr	r4, [pc, #12]	; (800d50c <chSchGoSleepTimeoutS+0x3c>)
    if (chVTIsArmedI(&vt)) {
      chVTDoResetI(&vt);
    }
  }
  else {
    chSchGoSleepS(newstate);
 800d500:	f7ff ffce 	bl	800d4a0 <chSchGoSleepS>
  }

  return currp->p_u.rdymsg;
 800d504:	69a3      	ldr	r3, [r4, #24]
}
 800d506:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800d508:	b007      	add	sp, #28
 800d50a:	bd30      	pop	{r4, r5, pc}
 800d50c:	20001090 	.word	0x20001090
 800d510:	0800d3e1 	.word	0x0800d3e1
	...

0800d520 <chSchWakeupS>:

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800d520:	4b14      	ldr	r3, [pc, #80]	; (800d574 <chSchWakeupS+0x54>)
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 800d522:	b470      	push	{r4, r5, r6}

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800d524:	699e      	ldr	r6, [r3, #24]
 800d526:	6884      	ldr	r4, [r0, #8]
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 800d528:	4605      	mov	r5, r0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800d52a:	68b0      	ldr	r0, [r6, #8]

  chDbgCheckClassS();

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 800d52c:	6269      	str	r1, [r5, #36]	; 0x24

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800d52e:	4284      	cmp	r4, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d530:	f04f 0200 	mov.w	r2, #0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800d534:	d80b      	bhi.n	800d54e <chSchWakeupS+0x2e>
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d536:	772a      	strb	r2, [r5, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800d538:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800d53a:	689a      	ldr	r2, [r3, #8]
 800d53c:	4294      	cmp	r4, r2
 800d53e:	d9fb      	bls.n	800d538 <chSchWakeupS+0x18>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800d540:	685a      	ldr	r2, [r3, #4]
 800d542:	606a      	str	r2, [r5, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800d544:	602b      	str	r3, [r5, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800d546:	6015      	str	r5, [r2, #0]
  cp->p_prev = tp;
 800d548:	605d      	str	r5, [r3, #4]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 800d54a:	bc70      	pop	{r4, r5, r6}
 800d54c:	4770      	bx	lr
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d54e:	7732      	strb	r2, [r6, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
 800d550:	461a      	mov	r2, r3
  do {
    cp = cp->p_next;
 800d552:	6812      	ldr	r2, [r2, #0]
  } while (cp->p_prio >= tp->p_prio);
 800d554:	6891      	ldr	r1, [r2, #8]
 800d556:	4288      	cmp	r0, r1
 800d558:	d9fb      	bls.n	800d552 <chSchWakeupS+0x32>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800d55a:	6850      	ldr	r0, [r2, #4]
 800d55c:	6070      	str	r0, [r6, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800d55e:	2401      	movs	r4, #1
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800d560:	6032      	str	r2, [r6, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800d562:	6006      	str	r6, [r0, #0]
  cp->p_prev = tp;
 800d564:	6056      	str	r6, [r2, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800d566:	772c      	strb	r4, [r5, #28]
    chSysSwitch(ntp, otp);
 800d568:	4631      	mov	r1, r6
 800d56a:	4628      	mov	r0, r5
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
    setcurrp(ntp);
 800d56c:	619d      	str	r5, [r3, #24]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 800d56e:	bc70      	pop	{r4, r5, r6}
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
 800d570:	f7fe bdce 	b.w	800c110 <_port_switch>
 800d574:	20001090 	.word	0x20001090
	...

0800d580 <chSchIsPreemptionRequired>:
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800d580:	4b08      	ldr	r3, [pc, #32]	; (800d5a4 <chSchIsPreemptionRequired+0x24>)
  tprio_t p2 = currp->p_prio;
 800d582:	699a      	ldr	r2, [r3, #24]
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800d584:	681b      	ldr	r3, [r3, #0]
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800d586:	7fd1      	ldrb	r1, [r2, #31]
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800d588:	689b      	ldr	r3, [r3, #8]
  tprio_t p2 = currp->p_prio;
 800d58a:	6890      	ldr	r0, [r2, #8]
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800d58c:	b921      	cbnz	r1, 800d598 <chSchIsPreemptionRequired+0x18>
 800d58e:	4283      	cmp	r3, r0
 800d590:	bf34      	ite	cc
 800d592:	2000      	movcc	r0, #0
 800d594:	2001      	movcs	r0, #1
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
#endif
}
 800d596:	4770      	bx	lr
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800d598:	4283      	cmp	r3, r0
 800d59a:	bf94      	ite	ls
 800d59c:	2000      	movls	r0, #0
 800d59e:	2001      	movhi	r0, #1
 800d5a0:	4770      	bx	lr
 800d5a2:	bf00      	nop
 800d5a4:	20001090 	.word	0x20001090
	...

0800d5b0 <chSchDoRescheduleBehind>:
 * @special
 */
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
 800d5b0:	4a0e      	ldr	r2, [pc, #56]	; (800d5ec <chSchDoRescheduleBehind+0x3c>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800d5b2:	6810      	ldr	r0, [r2, #0]
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleBehind(void) {
 800d5b4:	b4f0      	push	{r4, r5, r6, r7}

  tqp->p_next = tp->p_next;
 800d5b6:	6803      	ldr	r3, [r0, #0]
  thread_t *otp;

  otp = currp;
 800d5b8:	6994      	ldr	r4, [r2, #24]
 800d5ba:	6013      	str	r3, [r2, #0]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800d5bc:	2701      	movs	r7, #1
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d5be:	2604      	movs	r6, #4
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d5c0:	2500      	movs	r5, #0
 800d5c2:	68a1      	ldr	r1, [r4, #8]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800d5c4:	605a      	str	r2, [r3, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800d5c6:	7707      	strb	r7, [r0, #28]
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800d5c8:	6190      	str	r0, [r2, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d5ca:	77e6      	strb	r6, [r4, #31]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800d5cc:	7725      	strb	r5, [r4, #28]
 800d5ce:	e000      	b.n	800d5d2 <chSchDoRescheduleBehind+0x22>
 800d5d0:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
 800d5d2:	689a      	ldr	r2, [r3, #8]
 800d5d4:	428a      	cmp	r2, r1
 800d5d6:	d2fb      	bcs.n	800d5d0 <chSchDoRescheduleBehind+0x20>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800d5d8:	685a      	ldr	r2, [r3, #4]
 800d5da:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800d5dc:	6023      	str	r3, [r4, #0]
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
 800d5de:	4621      	mov	r1, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800d5e0:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800d5e2:	605c      	str	r4, [r3, #4]
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
}
 800d5e4:	bcf0      	pop	{r4, r5, r6, r7}
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
 800d5e6:	f7fe bd93 	b.w	800c110 <_port_switch>
 800d5ea:	bf00      	nop
 800d5ec:	20001090 	.word	0x20001090

0800d5f0 <chSchDoRescheduleAhead>:
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
 800d5f0:	4a0d      	ldr	r2, [pc, #52]	; (800d628 <chSchDoRescheduleAhead+0x38>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800d5f2:	6810      	ldr	r0, [r2, #0]
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 800d5f4:	b470      	push	{r4, r5, r6}

  tqp->p_next = tp->p_next;
 800d5f6:	6803      	ldr	r3, [r0, #0]
  thread_t *otp, *cp;

  otp = currp;
 800d5f8:	6994      	ldr	r4, [r2, #24]
 800d5fa:	6013      	str	r3, [r2, #0]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800d5fc:	2601      	movs	r6, #1

  otp->p_state = CH_STATE_READY;
 800d5fe:	2500      	movs	r5, #0
 800d600:	68a1      	ldr	r1, [r4, #8]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800d602:	605a      	str	r2, [r3, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800d604:	7706      	strb	r6, [r0, #28]
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800d606:	6190      	str	r0, [r2, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800d608:	7725      	strb	r5, [r4, #28]
 800d60a:	e000      	b.n	800d60e <chSchDoRescheduleAhead+0x1e>
 800d60c:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
 800d60e:	689a      	ldr	r2, [r3, #8]
 800d610:	428a      	cmp	r2, r1
 800d612:	d8fb      	bhi.n	800d60c <chSchDoRescheduleAhead+0x1c>
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
 800d614:	685a      	ldr	r2, [r3, #4]
 800d616:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
 800d618:	6023      	str	r3, [r4, #0]
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 800d61a:	4621      	mov	r1, r4
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
 800d61c:	6014      	str	r4, [r2, #0]
  cp->p_prev = otp;
 800d61e:	605c      	str	r4, [r3, #4]

  chSysSwitch(currp, otp);
}
 800d620:	bc70      	pop	{r4, r5, r6}
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 800d622:	f7fe bd75 	b.w	800c110 <_port_switch>
 800d626:	bf00      	nop
 800d628:	20001090 	.word	0x20001090
 800d62c:	00000000 	.word	0x00000000

0800d630 <chSchRescheduleS>:
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.r_queue) > currp->p_prio;
 800d630:	4b04      	ldr	r3, [pc, #16]	; (800d644 <chSchRescheduleS+0x14>)
 800d632:	681a      	ldr	r2, [r3, #0]
 800d634:	699b      	ldr	r3, [r3, #24]
 */
void chSchRescheduleS(void) {

  chDbgCheckClassS();

  if (chSchIsRescRequiredI()) {
 800d636:	6892      	ldr	r2, [r2, #8]
 800d638:	689b      	ldr	r3, [r3, #8]
 800d63a:	429a      	cmp	r2, r3
 800d63c:	d800      	bhi.n	800d640 <chSchRescheduleS+0x10>
 800d63e:	4770      	bx	lr
    chSchDoRescheduleAhead();
 800d640:	f7ff bfd6 	b.w	800d5f0 <chSchDoRescheduleAhead>
 800d644:	20001090 	.word	0x20001090
	...

0800d650 <chSchDoReschedule>:
void chSchDoReschedule(void) {

#if CH_CFG_TIME_QUANTUM > 0
  /* If CH_CFG_TIME_QUANTUM is enabled then there are two different scenarios
     to handle on preemption: time quantum elapsed or not.*/
  if (currp->p_preempt == (tslices_t)0) {
 800d650:	4b03      	ldr	r3, [pc, #12]	; (800d660 <chSchDoReschedule+0x10>)
 800d652:	699b      	ldr	r3, [r3, #24]
 800d654:	7fdb      	ldrb	r3, [r3, #31]
 800d656:	b10b      	cbz	r3, 800d65c <chSchDoReschedule+0xc>
    chSchDoRescheduleBehind();
  }
  else {
    /* The thread didn't consume all its time quantum so it is put ahead of
       threads with equal priority and does not acquire a new time quantum.*/
    chSchDoRescheduleAhead();
 800d658:	f7ff bfca 	b.w	800d5f0 <chSchDoRescheduleAhead>
  /* If CH_CFG_TIME_QUANTUM is enabled then there are two different scenarios
     to handle on preemption: time quantum elapsed or not.*/
  if (currp->p_preempt == (tslices_t)0) {
    /* The thread consumed its time quantum so it is enqueued behind threads
       with same priority level, however, it acquires a new time quantum.*/
    chSchDoRescheduleBehind();
 800d65c:	f7ff bfa8 	b.w	800d5b0 <chSchDoRescheduleBehind>
 800d660:	20001090 	.word	0x20001090
	...

0800d670 <_thread_init>:
 * @param[in] prio      the priority level for the new thread
 * @return              The same thread pointer passed as parameter.
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {
 800d670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d674:	4c11      	ldr	r4, [pc, #68]	; (800d6bc <_thread_init+0x4c>)
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800d676:	6401      	str	r1, [r0, #64]	; 0x40
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d678:	6966      	ldr	r6, [r4, #20]
 800d67a:	6146      	str	r6, [r0, #20]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800d67c:	2200      	movs	r2, #0
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800d67e:	f100 052c 	add.w	r5, r0, #44	; 0x2c
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800d682:	f04f 0802 	mov.w	r8, #2
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d686:	f04f 0c04 	mov.w	ip, #4
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800d68a:	f04f 0e01 	mov.w	lr, #1
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800d68e:	f100 0728 	add.w	r7, r0, #40	; 0x28
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800d692:	6081      	str	r1, [r0, #8]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d694:	6104      	str	r4, [r0, #16]
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800d696:	f880 801c 	strb.w	r8, [r0, #28]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d69a:	f880 c01f 	strb.w	ip, [r0, #31]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800d69e:	f880 e01e 	strb.w	lr, [r0, #30]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800d6a2:	7742      	strb	r2, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800d6a4:	63c2      	str	r2, [r0, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800d6a6:	6382      	str	r2, [r0, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
 800d6a8:	6202      	str	r2, [r0, #32]
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800d6aa:	6182      	str	r2, [r0, #24]
  REG_INSERT(tp);
 800d6ac:	6130      	str	r0, [r6, #16]
 800d6ae:	6160      	str	r0, [r4, #20]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800d6b0:	6287      	str	r7, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d6b2:	62c5      	str	r5, [r0, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 800d6b4:	6305      	str	r5, [r0, #48]	; 0x30
#endif
#if defined(CH_CFG_THREAD_INIT_HOOK)
  CH_CFG_THREAD_INIT_HOOK(tp);
#endif
  return tp;
}
 800d6b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6ba:	bf00      	nop
 800d6bc:	20001090 	.word	0x20001090

0800d6c0 <chThdCreateI>:
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(void *wsp, size_t size,
                       tprio_t prio, tfunc_t pf, void *arg) {
 800d6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d6c4:	3964      	subs	r1, #100	; 0x64
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d6c6:	4f18      	ldr	r7, [pc, #96]	; (800d728 <chThdCreateI+0x68>)

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d6c8:	f8df 9060 	ldr.w	r9, [pc, #96]	; 800d72c <chThdCreateI+0x6c>
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d6cc:	f8d7 e014 	ldr.w	lr, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d6d0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d6d2:	4401      	add	r1, r0
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800d6d4:	2500      	movs	r5, #0

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d6d6:	60c1      	str	r1, [r0, #12]
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800d6d8:	f04f 0b02 	mov.w	fp, #2

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d6dc:	640b      	str	r3, [r1, #64]	; 0x40

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d6de:	f04f 0a04 	mov.w	sl, #4
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800d6e2:	f100 032c 	add.w	r3, r0, #44	; 0x2c
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800d6e6:	f04f 0801 	mov.w	r8, #1
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800d6ea:	f100 0c28 	add.w	ip, r0, #40	; 0x28

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d6ee:	644e      	str	r6, [r1, #68]	; 0x44
 800d6f0:	f8c1 9060 	str.w	r9, [r1, #96]	; 0x60
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800d6f4:	6082      	str	r2, [r0, #8]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d6f6:	6107      	str	r7, [r0, #16]
 800d6f8:	f8c0 e014 	str.w	lr, [r0, #20]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800d6fc:	6402      	str	r2, [r0, #64]	; 0x40
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800d6fe:	f880 b01c 	strb.w	fp, [r0, #28]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d702:	f880 a01f 	strb.w	sl, [r0, #31]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800d706:	f880 801e 	strb.w	r8, [r0, #30]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800d70a:	7745      	strb	r5, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800d70c:	63c5      	str	r5, [r0, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800d70e:	6385      	str	r5, [r0, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
 800d710:	6205      	str	r5, [r0, #32]
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800d712:	6185      	str	r5, [r0, #24]
  REG_INSERT(tp);
 800d714:	f8ce 0010 	str.w	r0, [lr, #16]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800d718:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
 800d71c:	6178      	str	r0, [r7, #20]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d71e:	62c3      	str	r3, [r0, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 800d720:	6303      	str	r3, [r0, #48]	; 0x30
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);

  return _thread_init(tp, prio);
}
 800d722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d726:	bf00      	nop
 800d728:	20001090 	.word	0x20001090
 800d72c:	0800c129 	.word	0x0800c129

0800d730 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 800d730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d734:	4604      	mov	r4, r0
 800d736:	2520      	movs	r5, #32
 800d738:	f385 8811 	msr	BASEPRI, r5
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d73c:	4e1a      	ldr	r6, [pc, #104]	; (800d7a8 <chThdCreateStatic+0x78>)

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d73e:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800d7ac <chThdCreateStatic+0x7c>
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d742:	6977      	ldr	r7, [r6, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d744:	3964      	subs	r1, #100	; 0x64
 800d746:	4401      	add	r1, r0
 800d748:	60c1      	str	r1, [r0, #12]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800d74a:	2500      	movs	r5, #0

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d74c:	640b      	str	r3, [r1, #64]	; 0x40
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800d74e:	f100 0b2c 	add.w	fp, r0, #44	; 0x2c
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800d752:	f04f 0c01 	mov.w	ip, #1
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800d756:	f100 0e28 	add.w	lr, r0, #40	; 0x28

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d75a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d75c:	644b      	str	r3, [r1, #68]	; 0x44
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800d75e:	f04f 0902 	mov.w	r9, #2
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d762:	f04f 0804 	mov.w	r8, #4

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800d766:	f8c1 a060 	str.w	sl, [r1, #96]	; 0x60
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800d76a:	6082      	str	r2, [r0, #8]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d76c:	6106      	str	r6, [r0, #16]
 800d76e:	6147      	str	r7, [r0, #20]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800d770:	6402      	str	r2, [r0, #64]	; 0x40
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800d772:	f880 901c 	strb.w	r9, [r0, #28]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800d776:	f880 801f 	strb.w	r8, [r0, #31]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800d77a:	f880 c01e 	strb.w	ip, [r0, #30]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800d77e:	7745      	strb	r5, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800d780:	63c5      	str	r5, [r0, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800d782:	6385      	str	r5, [r0, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
 800d784:	6205      	str	r5, [r0, #32]
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800d786:	6185      	str	r5, [r0, #24]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 800d788:	4629      	mov	r1, r5
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800d78a:	6138      	str	r0, [r7, #16]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800d78c:	f8c0 e028 	str.w	lr, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d790:	f8c0 b02c 	str.w	fp, [r0, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 800d794:	f8c0 b030 	str.w	fp, [r0, #48]	; 0x30
 800d798:	6170      	str	r0, [r6, #20]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 800d79a:	f7ff fec1 	bl	800d520 <chSchWakeupS>
 800d79e:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 800d7a2:	4620      	mov	r0, r4
 800d7a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7a8:	20001090 	.word	0x20001090
 800d7ac:	0800c129 	.word	0x0800c129

0800d7b0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(systime_t time) {
 800d7b0:	b508      	push	{r3, lr}
 800d7b2:	4601      	mov	r1, r0
 800d7b4:	2320      	movs	r3, #32
 800d7b6:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
 800d7ba:	2008      	movs	r0, #8
 800d7bc:	f7ff fe88 	bl	800d4d0 <chSchGoSleepTimeoutS>
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	f383 8811 	msr	BASEPRI, r3
 800d7c6:	bd08      	pop	{r3, pc}
	...

0800d7d0 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 800d7d0:	b538      	push	{r3, r4, r5, lr}
  thread_t *tp = currp;
 800d7d2:	4b0e      	ldr	r3, [pc, #56]	; (800d80c <chThdExitS+0x3c>)
 800d7d4:	699c      	ldr	r4, [r3, #24]
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800d7d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28

  tp->p_u.exitcode = msg;
 800d7d8:	6260      	str	r0, [r4, #36]	; 0x24
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800d7da:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800d7de:	429d      	cmp	r5, r3
 800d7e0:	d007      	beq.n	800d7f2 <chThdExitS+0x22>
}

static inline thread_t *list_remove(threads_list_t *tlp) {

  thread_t *tp = tlp->p_next;
  tlp->p_next = tp->p_next;
 800d7e2:	681a      	ldr	r2, [r3, #0]
 800d7e4:	62a2      	str	r2, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->p_waiting));
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f7ff fe42 	bl	800d470 <chSchReadyI>
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800d7ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tp->p_u.exitcode = msg;
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800d7ee:	42ab      	cmp	r3, r5
 800d7f0:	d1f7      	bne.n	800d7e2 <chThdExitS+0x12>
  }
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads are immediately removed from the registry because
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
 800d7f2:	7f63      	ldrb	r3, [r4, #29]
 800d7f4:	079b      	lsls	r3, r3, #30
 800d7f6:	d104      	bne.n	800d802 <chThdExitS+0x32>
    REG_REMOVE(tp);
 800d7f8:	6963      	ldr	r3, [r4, #20]
 800d7fa:	6922      	ldr	r2, [r4, #16]
 800d7fc:	611a      	str	r2, [r3, #16]
 800d7fe:	6922      	ldr	r2, [r4, #16]
 800d800:	6153      	str	r3, [r2, #20]
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 800d802:	200f      	movs	r0, #15

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 800d804:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
    REG_REMOVE(tp);
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 800d808:	f7ff be4a 	b.w	800d4a0 <chSchGoSleepS>
 800d80c:	20001090 	.word	0x20001090

0800d810 <chThdExit>:
 800d810:	2320      	movs	r3, #32
 800d812:	f383 8811 	msr	BASEPRI, r3
 * @api
 */
void chThdExit(msg_t msg) {

  chSysLock();
  chThdExitS(msg);
 800d816:	f7ff bfdb 	b.w	800d7d0 <chThdExitS>
 800d81a:	bf00      	nop
 800d81c:	0000      	movs	r0, r0
	...

0800d820 <chThdSuspendS>:
 * @param[in] trp       a pointer to a thread reference object
 * @return              The wake up message.
 *
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
 800d820:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 800d822:	4c05      	ldr	r4, [pc, #20]	; (800d838 <chThdSuspendS+0x18>)
 800d824:	69a3      	ldr	r3, [r4, #24]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  *trp = tp;
 800d826:	6003      	str	r3, [r0, #0]
 * @param[in] trp       a pointer to a thread reference object
 * @return              The wake up message.
 *
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
 800d828:	4602      	mov	r2, r0
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  *trp = tp;
  tp->p_u.wttrp = trp;
 800d82a:	625a      	str	r2, [r3, #36]	; 0x24
  chSchGoSleepS(CH_STATE_SUSPENDED);
 800d82c:	2003      	movs	r0, #3
 800d82e:	f7ff fe37 	bl	800d4a0 <chSchGoSleepS>

  return chThdGetSelfX()->p_u.rdymsg;
 800d832:	69a3      	ldr	r3, [r4, #24]
}
 800d834:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800d836:	bd10      	pop	{r4, pc}
 800d838:	20001090 	.word	0x20001090
 800d83c:	00000000 	.word	0x00000000

0800d840 <chThdResumeI>:
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 800d840:	6803      	ldr	r3, [r0, #0]
 800d842:	b12b      	cbz	r3, 800d850 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
 800d844:	2200      	movs	r2, #0
 800d846:	6002      	str	r2, [r0, #0]
    tp->p_u.rdymsg = msg;
    (void) chSchReadyI(tp);
 800d848:	4618      	mov	r0, r3

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
    tp->p_u.rdymsg = msg;
 800d84a:	6259      	str	r1, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 800d84c:	f7ff be10 	b.w	800d470 <chSchReadyI>
 800d850:	4770      	bx	lr
 800d852:	bf00      	nop
	...

0800d860 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 800d860:	b169      	cbz	r1, 800d87e <chThdEnqueueTimeoutS+0x1e>
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 800d862:	4b08      	ldr	r3, [pc, #32]	; (800d884 <chThdEnqueueTimeoutS+0x24>)
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
 800d864:	b410      	push	{r4}
 800d866:	4602      	mov	r2, r0
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 800d868:	6844      	ldr	r4, [r0, #4]

  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 800d86a:	699b      	ldr	r3, [r3, #24]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 800d86c:	2004      	movs	r0, #4
 800d86e:	e883 0014 	stmia.w	r3, {r2, r4}
  tp->p_prev->p_next = tp;
 800d872:	6023      	str	r3, [r4, #0]
  tqp->p_prev = tp;
 800d874:	6053      	str	r3, [r2, #4]
}
 800d876:	f85d 4b04 	ldr.w	r4, [sp], #4
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 800d87a:	f7ff be29 	b.w	800d4d0 <chSchGoSleepTimeoutS>
}
 800d87e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d882:	4770      	bx	lr
 800d884:	20001090 	.word	0x20001090
	...

0800d890 <chThdDequeueAllI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 800d890:	b538      	push	{r3, r4, r5, lr}
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800d892:	6803      	ldr	r3, [r0, #0]

  while (queue_notempty(tqp)) {
 800d894:	4298      	cmp	r0, r3
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 800d896:	4604      	mov	r4, r0
 800d898:	460d      	mov	r5, r1

  while (queue_notempty(tqp)) {
 800d89a:	d009      	beq.n	800d8b0 <chThdDequeueAllI+0x20>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800d89c:	681a      	ldr	r2, [r3, #0]
 800d89e:	6022      	str	r2, [r4, #0]
  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
  (void) chSchReadyI(tp);
 800d8a0:	4618      	mov	r0, r3
  tqp->p_next->p_prev = (thread_t *)tqp;
 800d8a2:	6054      	str	r4, [r2, #4]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
 800d8a4:	625d      	str	r5, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
 800d8a6:	f7ff fde3 	bl	800d470 <chSchReadyI>
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800d8aa:	6823      	ldr	r3, [r4, #0]
 800d8ac:	429c      	cmp	r4, r3
 800d8ae:	d1f5      	bne.n	800d89c <chThdDequeueAllI+0xc>
 800d8b0:	bd38      	pop	{r3, r4, r5, pc}
 800d8b2:	bf00      	nop
	...

0800d8c0 <chTMStartMeasurementX>:
 800d8c0:	4b01      	ldr	r3, [pc, #4]	; (800d8c8 <chTMStartMeasurementX+0x8>)
 800d8c2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 800d8c4:	6083      	str	r3, [r0, #8]
 800d8c6:	4770      	bx	lr
 800d8c8:	e0001000 	.word	0xe0001000
 800d8cc:	00000000 	.word	0x00000000

0800d8d0 <chTMStopMeasurementX>:
 800d8d0:	4b0f      	ldr	r3, [pc, #60]	; (800d910 <chTMStopMeasurementX+0x40>)
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 800d8d2:	4910      	ldr	r1, [pc, #64]	; (800d914 <chTMStopMeasurementX+0x44>)
 800d8d4:	685a      	ldr	r2, [r3, #4]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 800d8d6:	6883      	ldr	r3, [r0, #8]
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 800d8d8:	b4f0      	push	{r4, r5, r6, r7}

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 800d8da:	6f8f      	ldr	r7, [r1, #120]	; 0x78

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d8dc:	68c6      	ldr	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d8de:	6841      	ldr	r1, [r0, #4]
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 800d8e0:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 800d8e4:	1ad3      	subs	r3, r2, r3
 800d8e6:	1bdb      	subs	r3, r3, r7
  tmp->cumulative += (rttime_t)tmp->last;
 800d8e8:	18e4      	adds	r4, r4, r3
 800d8ea:	f145 0500 	adc.w	r5, r5, #0

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d8ee:	3601      	adds	r6, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d8f0:	428b      	cmp	r3, r1

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d8f2:	60c6      	str	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 800d8f4:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 800d8f6:	e9c0 4504 	strd	r4, r5, [r0, #16]
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d8fa:	d805      	bhi.n	800d908 <chTMStopMeasurementX+0x38>
    tmp->worst = tmp->last;
  }
  else if (tmp->last < tmp->best) {
 800d8fc:	6802      	ldr	r2, [r0, #0]
 800d8fe:	4293      	cmp	r3, r2
    tmp->best = tmp->last;
 800d900:	bf38      	it	cc
 800d902:	6003      	strcc	r3, [r0, #0]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 800d904:	bcf0      	pop	{r4, r5, r6, r7}
 800d906:	4770      	bx	lr
  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 800d908:	6043      	str	r3, [r0, #4]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 800d90a:	bcf0      	pop	{r4, r5, r6, r7}
 800d90c:	4770      	bx	lr
 800d90e:	bf00      	nop
 800d910:	e0001000 	.word	0xe0001000
 800d914:	20001090 	.word	0x20001090
	...

0800d920 <_tm_init>:
/**
 * @brief   Initializes the time measurement unit.
 *
 * @init
 */
void _tm_init(void) {
 800d920:	b5d0      	push	{r4, r6, r7, lr}
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d922:	4c0c      	ldr	r4, [pc, #48]	; (800d954 <_tm_init+0x34>)
/**
 * @brief   Initializes the time measurement unit.
 *
 * @init
 */
void _tm_init(void) {
 800d924:	b086      	sub	sp, #24
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d926:	2300      	movs	r3, #0
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 800d928:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 800d92c:	4668      	mov	r0, sp

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 800d92e:	2600      	movs	r6, #0
 800d930:	2700      	movs	r7, #0
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d932:	67a3      	str	r3, [r4, #120]	; 0x78
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 800d934:	9301      	str	r3, [sp, #4]
  tmp->last       = (rtcnt_t)0;
 800d936:	9302      	str	r3, [sp, #8]
  tmp->n          = (ucnt_t)0;
 800d938:	9303      	str	r3, [sp, #12]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 800d93a:	9200      	str	r2, [sp, #0]
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 800d93c:	e9cd 6704 	strd	r6, r7, [sp, #16]
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 800d940:	f7ff ffbe 	bl	800d8c0 <chTMStartMeasurementX>
  chTMStopMeasurementX(&tm);
 800d944:	4668      	mov	r0, sp
 800d946:	f7ff ffc3 	bl	800d8d0 <chTMStopMeasurementX>
  ch.tm.offset = tm.last;
 800d94a:	9b02      	ldr	r3, [sp, #8]
 800d94c:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800d94e:	b006      	add	sp, #24
 800d950:	bdd0      	pop	{r4, r6, r7, pc}
 800d952:	bf00      	nop
 800d954:	20001090 	.word	0x20001090
	...

0800d960 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->m_queue);
  mp->m_owner = NULL;
 800d960:	2300      	movs	r3, #0
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d962:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d964:	6040      	str	r0, [r0, #4]
 800d966:	6083      	str	r3, [r0, #8]
 800d968:	4770      	bx	lr
 800d96a:	bf00      	nop
 800d96c:	0000      	movs	r0, r0
	...

0800d970 <chEvtSignalI>:
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d970:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d972:	7f02      	ldrb	r2, [r0, #28]
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d974:	4319      	orrs	r1, r3
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d976:	2a0a      	cmp	r2, #10
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d978:	6381      	str	r1, [r0, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d97a:	d00a      	beq.n	800d992 <chEvtSignalI+0x22>
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 800d97c:	2a0b      	cmp	r2, #11
 800d97e:	d000      	beq.n	800d982 <chEvtSignalI+0x12>
 800d980:	4770      	bx	lr
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
 800d982:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d984:	4019      	ands	r1, r3

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
 800d986:	428b      	cmp	r3, r1
 800d988:	d1fa      	bne.n	800d980 <chEvtSignalI+0x10>
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 800d98a:	2300      	movs	r3, #0
 800d98c:	6243      	str	r3, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 800d98e:	f7ff bd6f 	b.w	800d470 <chSchReadyI>
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 800d992:	6a43      	ldr	r3, [r0, #36]	; 0x24
  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d994:	4219      	tst	r1, r3
 800d996:	d1f8      	bne.n	800d98a <chEvtSignalI+0x1a>
 800d998:	4770      	bx	lr
 800d99a:	bf00      	nop
 800d99c:	0000      	movs	r0, r0
	...

0800d9a0 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 800d9a0:	b570      	push	{r4, r5, r6, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
 800d9a2:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 800d9a4:	42a0      	cmp	r0, r4
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 800d9a6:	4606      	mov	r6, r0
 800d9a8:	460d      	mov	r5, r1
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 800d9aa:	d00d      	beq.n	800d9c8 <chEvtBroadcastFlagsI+0x28>
  /*lint -restore*/
    elp->el_flags |= flags;
 800d9ac:	68e3      	ldr	r3, [r4, #12]
 800d9ae:	432b      	orrs	r3, r5
 800d9b0:	60e3      	str	r3, [r4, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 800d9b2:	b115      	cbz	r5, 800d9ba <chEvtBroadcastFlagsI+0x1a>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
 800d9b4:	6922      	ldr	r2, [r4, #16]
  while (elp != (event_listener_t *)esp) {
  /*lint -restore*/
    elp->el_flags |= flags;
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 800d9b6:	4213      	tst	r3, r2
 800d9b8:	d003      	beq.n	800d9c2 <chEvtBroadcastFlagsI+0x22>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
 800d9ba:	6860      	ldr	r0, [r4, #4]
 800d9bc:	68a1      	ldr	r1, [r4, #8]
 800d9be:	f7ff ffd7 	bl	800d970 <chEvtSignalI>
    }
    elp = elp->el_next;
 800d9c2:	6824      	ldr	r4, [r4, #0]
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 800d9c4:	42a6      	cmp	r6, r4
 800d9c6:	d1f1      	bne.n	800d9ac <chEvtBroadcastFlagsI+0xc>
 800d9c8:	bd70      	pop	{r4, r5, r6, pc}
 800d9ca:	bf00      	nop
 800d9cc:	0000      	movs	r0, r0
	...

0800d9d0 <chIQObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {
 800d9d0:	b430      	push	{r4, r5}
 800d9d2:	9c02      	ldr	r4, [sp, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
  iqp->q_link    = link;
 800d9d4:	6204      	str	r4, [r0, #32]
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 800d9d6:	2500      	movs	r5, #0
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 800d9d8:	440a      	add	r2, r1
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 800d9da:	6085      	str	r5, [r0, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 800d9dc:	6102      	str	r2, [r0, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d9de:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d9e0:	6040      	str	r0, [r0, #4]
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
 800d9e2:	60c1      	str	r1, [r0, #12]
  iqp->q_rdptr   = bp;
 800d9e4:	6181      	str	r1, [r0, #24]
  iqp->q_wrptr   = bp;
 800d9e6:	6141      	str	r1, [r0, #20]
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
 800d9e8:	61c3      	str	r3, [r0, #28]
  iqp->q_link    = link;
}
 800d9ea:	bc30      	pop	{r4, r5}
 800d9ec:	4770      	bx	lr
 800d9ee:	bf00      	nop

0800d9f0 <chIQResetI>:

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
 800d9f0:	2100      	movs	r1, #0
 */
void chIQResetI(input_queue_t *iqp) {

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
 800d9f2:	68c2      	ldr	r2, [r0, #12]
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
 800d9f4:	6081      	str	r1, [r0, #8]
 */
void chIQResetI(input_queue_t *iqp) {

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
 800d9f6:	6182      	str	r2, [r0, #24]
  iqp->q_wrptr = iqp->q_buffer;
 800d9f8:	6142      	str	r2, [r0, #20]
  iqp->q_counter = 0;
  chThdDequeueAllI(&iqp->q_waiting, Q_RESET);
 800d9fa:	f06f 0101 	mvn.w	r1, #1
 800d9fe:	f7ff bf47 	b.w	800d890 <chThdDequeueAllI>
 800da02:	bf00      	nop
	...

0800da10 <chIQGetTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chIQGetTimeout(input_queue_t *iqp, systime_t timeout) {
 800da10:	b570      	push	{r4, r5, r6, lr}
 800da12:	2320      	movs	r3, #32
 800da14:	460e      	mov	r6, r1
 800da16:	4604      	mov	r4, r0
 800da18:	f383 8811 	msr	BASEPRI, r3
  uint8_t b;

  chSysLock();
  if (iqp->q_notify != NULL) {
 800da1c:	69c3      	ldr	r3, [r0, #28]
 800da1e:	b12b      	cbz	r3, 800da2c <chIQGetTimeout+0x1c>
    iqp->q_notify(iqp);
 800da20:	4798      	blx	r3
 800da22:	e003      	b.n	800da2c <chIQGetTimeout+0x1c>
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800da24:	f7ff ff1c 	bl	800d860 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 800da28:	2800      	cmp	r0, #0
 800da2a:	db15      	blt.n	800da58 <chIQGetTimeout+0x48>
 */
static inline bool chIQIsEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(iqp) == 0U);
 800da2c:	68a5      	ldr	r5, [r4, #8]
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800da2e:	4620      	mov	r0, r4
 800da30:	4631      	mov	r1, r6
  chSysLock();
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
 800da32:	2d00      	cmp	r5, #0
 800da34:	d0f6      	beq.n	800da24 <chIQGetTimeout+0x14>
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800da36:	69a1      	ldr	r1, [r4, #24]
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800da38:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 800da3a:	6925      	ldr	r5, [r4, #16]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800da3c:	1c4a      	adds	r2, r1, #1
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800da3e:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 800da40:	42aa      	cmp	r2, r5
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800da42:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 800da44:	61a2      	str	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 800da46:	bf28      	it	cs
 800da48:	68e3      	ldrcs	r3, [r4, #12]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800da4a:	7808      	ldrb	r0, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 800da4c:	bf28      	it	cs
 800da4e:	61a3      	strcs	r3, [r4, #24]
 800da50:	2300      	movs	r3, #0
 800da52:	f383 8811 	msr	BASEPRI, r3
  }
  chSysUnlock();

  return (msg_t)b;
}
 800da56:	bd70      	pop	{r4, r5, r6, pc}
 800da58:	f385 8811 	msr	BASEPRI, r5

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < Q_OK) {
      chSysUnlock();
      return msg;
 800da5c:	bd70      	pop	{r4, r5, r6, pc}
 800da5e:	bf00      	nop

0800da60 <chIQReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chIQReadTimeout(input_queue_t *iqp, uint8_t *bp,
                       size_t n, systime_t timeout) {
 800da60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da64:	4604      	mov	r4, r0
 800da66:	b083      	sub	sp, #12
 800da68:	4689      	mov	r9, r1
 800da6a:	4693      	mov	fp, r2
 800da6c:	461d      	mov	r5, r3
  qnotify_t nfy = iqp->q_notify;
 800da6e:	f8d0 801c 	ldr.w	r8, [r0, #28]
 800da72:	2720      	movs	r7, #32
 800da74:	f387 8811 	msr	BASEPRI, r7
  size_t r = 0;
 800da78:	2600      	movs	r6, #0
 800da7a:	9701      	str	r7, [sp, #4]
 800da7c:	46b2      	mov	sl, r6

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    if (nfy != NULL) {
 800da7e:	f1b8 0f00 	cmp.w	r8, #0
 800da82:	d005      	beq.n	800da90 <chIQReadTimeout+0x30>
      nfy(iqp);
 800da84:	4620      	mov	r0, r4
 800da86:	47c0      	blx	r8
 800da88:	e002      	b.n	800da90 <chIQReadTimeout+0x30>
    }

    while (chIQIsEmptyI(iqp)) {
      if (chThdEnqueueTimeoutS(&iqp->q_waiting, timeout) != Q_OK) {
 800da8a:	f7ff fee9 	bl	800d860 <chThdEnqueueTimeoutS>
 800da8e:	b9e0      	cbnz	r0, 800daca <chIQReadTimeout+0x6a>
 800da90:	68a7      	ldr	r7, [r4, #8]
 800da92:	4620      	mov	r0, r4
 800da94:	4629      	mov	r1, r5
  while (true) {
    if (nfy != NULL) {
      nfy(iqp);
    }

    while (chIQIsEmptyI(iqp)) {
 800da96:	2f00      	cmp	r7, #0
 800da98:	d0f7      	beq.n	800da8a <chIQReadTimeout+0x2a>
        return r;
      }
    }

    iqp->q_counter--;
    *bp++ = *iqp->q_rdptr++;
 800da9a:	69a2      	ldr	r2, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800da9c:	68a3      	ldr	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 800da9e:	1c51      	adds	r1, r2, #1
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800daa0:	3b01      	subs	r3, #1
    *bp++ = *iqp->q_rdptr++;
 800daa2:	61a1      	str	r1, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800daa4:	60a3      	str	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 800daa6:	7813      	ldrb	r3, [r2, #0]
 800daa8:	f809 3b01 	strb.w	r3, [r9], #1
    if (iqp->q_rdptr >= iqp->q_top) {
 800daac:	6923      	ldr	r3, [r4, #16]
 800daae:	69a2      	ldr	r2, [r4, #24]
 800dab0:	429a      	cmp	r2, r3
      iqp->q_rdptr = iqp->q_buffer;
 800dab2:	bf24      	itt	cs
 800dab4:	68e3      	ldrcs	r3, [r4, #12]
 800dab6:	61a3      	strcs	r3, [r4, #24]
 800dab8:	f38a 8811 	msr	BASEPRI, sl
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    r++;
 800dabc:	3601      	adds	r6, #1
    if (--n == 0U) {
 800dabe:	45b3      	cmp	fp, r6
 800dac0:	d005      	beq.n	800dace <chIQReadTimeout+0x6e>
 800dac2:	9b01      	ldr	r3, [sp, #4]
 800dac4:	f383 8811 	msr	BASEPRI, r3
 800dac8:	e7d9      	b.n	800da7e <chIQReadTimeout+0x1e>
 800daca:	f387 8811 	msr	BASEPRI, r7
      return r;
    }

    chSysLock();
  }
}
 800dace:	4630      	mov	r0, r6
 800dad0:	b003      	add	sp, #12
 800dad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dad6:	bf00      	nop
	...

0800dae0 <chOQObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {
 800dae0:	b430      	push	{r4, r5}
 800dae2:	9c02      	ldr	r4, [sp, #8]
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 800dae4:	6204      	str	r4, [r0, #32]
  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 800dae6:	188d      	adds	r5, r1, r2
 800dae8:	6105      	str	r5, [r0, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800daea:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800daec:	6040      	str	r0, [r0, #4]
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 800daee:	6082      	str	r2, [r0, #8]
  oqp->q_buffer  = bp;
 800daf0:	60c1      	str	r1, [r0, #12]
  oqp->q_rdptr   = bp;
 800daf2:	6181      	str	r1, [r0, #24]
  oqp->q_wrptr   = bp;
 800daf4:	6141      	str	r1, [r0, #20]
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 800daf6:	61c3      	str	r3, [r0, #28]
  oqp->q_link    = link;
}
 800daf8:	bc30      	pop	{r4, r5}
 800dafa:	4770      	bx	lr
 800dafc:	0000      	movs	r0, r0
	...

0800db00 <chOQResetI>:
 *
 * @param[in] oqp       pointer to an @p output_queue_t structure
 *
 * @iclass
 */
void chOQResetI(output_queue_t *oqp) {
 800db00:	b410      	push	{r4}

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 800db02:	6902      	ldr	r2, [r0, #16]
 */
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
 800db04:	68c4      	ldr	r4, [r0, #12]
 800db06:	6184      	str	r4, [r0, #24]
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 800db08:	1b12      	subs	r2, r2, r4
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
 800db0a:	6144      	str	r4, [r0, #20]
  oqp->q_counter = chQSizeX(oqp);
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
 800db0c:	f06f 0101 	mvn.w	r1, #1

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 800db10:	6082      	str	r2, [r0, #8]
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
}
 800db12:	f85d 4b04 	ldr.w	r4, [sp], #4
  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
 800db16:	f7ff bebb 	b.w	800d890 <chThdDequeueAllI>
 800db1a:	bf00      	nop
 800db1c:	0000      	movs	r0, r0
	...

0800db20 <chOQPutTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {
 800db20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db22:	4604      	mov	r4, r0
 800db24:	460f      	mov	r7, r1
 800db26:	4616      	mov	r6, r2
 800db28:	2320      	movs	r3, #32
 800db2a:	f383 8811 	msr	BASEPRI, r3
 800db2e:	e003      	b.n	800db38 <chOQPutTimeout+0x18>

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800db30:	f7ff fe96 	bl	800d860 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 800db34:	2800      	cmp	r0, #0
 800db36:	db19      	blt.n	800db6c <chOQPutTimeout+0x4c>
 */
static inline bool chOQIsFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(oqp) == 0U);
 800db38:	68a5      	ldr	r5, [r4, #8]
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800db3a:	4620      	mov	r0, r4
 800db3c:	4631      	mov	r1, r6
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
 800db3e:	2d00      	cmp	r5, #0
 800db40:	d0f6      	beq.n	800db30 <chOQPutTimeout+0x10>
      return msg;
    }
  }

  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 800db42:	6962      	ldr	r2, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800db44:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800db46:	1c51      	adds	r1, r2, #1
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800db48:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800db4a:	6161      	str	r1, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800db4c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800db4e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 800db50:	6923      	ldr	r3, [r4, #16]
 800db52:	6962      	ldr	r2, [r4, #20]
 800db54:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 800db56:	bf24      	itt	cs
 800db58:	68e3      	ldrcs	r3, [r4, #12]
 800db5a:	6163      	strcs	r3, [r4, #20]
  }

  if (oqp->q_notify != NULL) {
 800db5c:	69e3      	ldr	r3, [r4, #28]
 800db5e:	b10b      	cbz	r3, 800db64 <chOQPutTimeout+0x44>
    oqp->q_notify(oqp);
 800db60:	4620      	mov	r0, r4
 800db62:	4798      	blx	r3
 800db64:	2000      	movs	r0, #0
 800db66:	f380 8811 	msr	BASEPRI, r0
  }
  chSysUnlock();

  return Q_OK;
}
 800db6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db6c:	f385 8811 	msr	BASEPRI, r5
  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < Q_OK) {
      chSysUnlock();
      return msg;
 800db70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db72:	bf00      	nop
	...

0800db80 <chOQWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chOQWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                        size_t n, systime_t timeout) {
 800db80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db84:	b083      	sub	sp, #12
 800db86:	4604      	mov	r4, r0
 800db88:	468b      	mov	fp, r1
 800db8a:	4615      	mov	r5, r2
 800db8c:	9301      	str	r3, [sp, #4]
  qnotify_t nfy = oqp->q_notify;
 800db8e:	69c7      	ldr	r7, [r0, #28]
 800db90:	f04f 0820 	mov.w	r8, #32
 800db94:	f388 8811 	msr	BASEPRI, r8
  size_t w = 0;
 800db98:	2600      	movs	r6, #0
 800db9a:	46b1      	mov	r9, r6
 800db9c:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800db9e:	f10b 0a01 	add.w	sl, fp, #1
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 800dba2:	4620      	mov	r0, r4

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 800dba4:	b1fb      	cbz	r3, 800dbe6 <chOQWriteTimeout+0x66>
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800dba6:	6962      	ldr	r2, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800dba8:	68a3      	ldr	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 800dbaa:	1c51      	adds	r1, r2, #1
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800dbac:	3b01      	subs	r3, #1
    *oqp->q_wrptr++ = *bp++;
 800dbae:	6161      	str	r1, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800dbb0:	60a3      	str	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 800dbb2:	f89b 3000 	ldrb.w	r3, [fp]
 800dbb6:	7013      	strb	r3, [r2, #0]
    if (oqp->q_wrptr >= oqp->q_top) {
 800dbb8:	6923      	ldr	r3, [r4, #16]
 800dbba:	6962      	ldr	r2, [r4, #20]
 800dbbc:	429a      	cmp	r2, r3
      oqp->q_wrptr = oqp->q_buffer;
 800dbbe:	bf24      	itt	cs
 800dbc0:	68e3      	ldrcs	r3, [r4, #12]
 800dbc2:	6163      	strcs	r3, [r4, #20]
    }

    if (nfy != NULL) {
 800dbc4:	b107      	cbz	r7, 800dbc8 <chOQWriteTimeout+0x48>
      nfy(oqp);
 800dbc6:	47b8      	blx	r7
 800dbc8:	f389 8811 	msr	BASEPRI, r9
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
    if (--n == 0U) {
 800dbcc:	3d01      	subs	r5, #1
    if (nfy != NULL) {
      nfy(oqp);
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
 800dbce:	f106 0601 	add.w	r6, r6, #1
    if (--n == 0U) {
 800dbd2:	d012      	beq.n	800dbfa <chOQWriteTimeout+0x7a>
 800dbd4:	f388 8811 	msr	BASEPRI, r8
 800dbd8:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800dbda:	46d3      	mov	fp, sl
 800dbdc:	f10b 0a01 	add.w	sl, fp, #1
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 800dbe0:	4620      	mov	r0, r4

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d1df      	bne.n	800dba6 <chOQWriteTimeout+0x26>
      if (chThdEnqueueTimeoutS(&oqp->q_waiting, timeout) != Q_OK) {
 800dbe6:	4620      	mov	r0, r4
 800dbe8:	9901      	ldr	r1, [sp, #4]
 800dbea:	9300      	str	r3, [sp, #0]
 800dbec:	f7ff fe38 	bl	800d860 <chThdEnqueueTimeoutS>
 800dbf0:	9b00      	ldr	r3, [sp, #0]
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	d0d2      	beq.n	800db9c <chOQWriteTimeout+0x1c>
 800dbf6:	f383 8811 	msr	BASEPRI, r3
    if (--n == 0U) {
      return w;
    }
    chSysLock();
  }
}
 800dbfa:	4630      	mov	r0, r6
 800dbfc:	b003      	add	sp, #12
 800dbfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc02:	bf00      	nop
	...

0800dc10 <_core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800dc10:	4a05      	ldr	r2, [pc, #20]	; (800dc28 <_core_init+0x18>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800dc12:	4b06      	ldr	r3, [pc, #24]	; (800dc2c <_core_init+0x1c>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800dc14:	4806      	ldr	r0, [pc, #24]	; (800dc30 <_core_init+0x20>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800dc16:	4907      	ldr	r1, [pc, #28]	; (800dc34 <_core_init+0x24>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800dc18:	f022 0207 	bic.w	r2, r2, #7
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800dc1c:	f023 0307 	bic.w	r3, r3, #7
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800dc20:	6002      	str	r2, [r0, #0]
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800dc22:	600b      	str	r3, [r1, #0]
 800dc24:	4770      	bx	lr
 800dc26:	bf00      	nop
 800dc28:	20002faf 	.word	0x20002faf
 800dc2c:	20020000 	.word	0x20020000
 800dc30:	200012ec 	.word	0x200012ec
 800dc34:	200012e8 	.word	0x200012e8
	...

0800dc40 <chCoreAlloc>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAlloc(size_t size) {
 800dc40:	b410      	push	{r4}
 800dc42:	2320      	movs	r3, #32
 800dc44:	f383 8811 	msr	BASEPRI, r3

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 800dc48:	4c09      	ldr	r4, [pc, #36]	; (800dc70 <chCoreAlloc+0x30>)
 800dc4a:	4b0a      	ldr	r3, [pc, #40]	; (800dc74 <chCoreAlloc+0x34>)
 800dc4c:	6822      	ldr	r2, [r4, #0]
 800dc4e:	6819      	ldr	r1, [r3, #0]
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
 800dc50:	1dc3      	adds	r3, r0, #7
 800dc52:	f023 0307 	bic.w	r3, r3, #7
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 800dc56:	1a89      	subs	r1, r1, r2
 800dc58:	428b      	cmp	r3, r1
  /*lint -restore*/
    return NULL;
  }
  p = nextmem;
  nextmem += size;
 800dc5a:	bf9d      	ittte	ls
 800dc5c:	189b      	addls	r3, r3, r2
 800dc5e:	6023      	strls	r3, [r4, #0]

  return p;
 800dc60:	4610      	movls	r0, r2

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
  /*lint -restore*/
    return NULL;
 800dc62:	2000      	movhi	r0, #0
 800dc64:	2300      	movs	r3, #0
 800dc66:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocI(size);
  chSysUnlock();

  return p;
}
 800dc6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc6e:	4770      	bx	lr
 800dc70:	200012ec 	.word	0x200012ec
 800dc74:	200012e8 	.word	0x200012e8
	...

0800dc80 <_heap_init>:
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
 800dc80:	4b04      	ldr	r3, [pc, #16]	; (800dc94 <_heap_init+0x14>)
 800dc82:	4a05      	ldr	r2, [pc, #20]	; (800dc98 <_heap_init+0x18>)
 800dc84:	601a      	str	r2, [r3, #0]
  default_heap.h_free.h.u.next = NULL;
  default_heap.h_free.h.size = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.h_mtx);
 800dc86:	f103 0010 	add.w	r0, r3, #16
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
  default_heap.h_free.h.u.next = NULL;
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	609a      	str	r2, [r3, #8]
  default_heap.h_free.h.size = 0;
 800dc8e:	60da      	str	r2, [r3, #12]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.h_mtx);
 800dc90:	f7ff be66 	b.w	800d960 <chMtxObjectInit>
 800dc94:	200012f0 	.word	0x200012f0
 800dc98:	0800dc41 	.word	0x0800dc41
 800dc9c:	00000000 	.word	0x00000000

0800dca0 <SVC_Handler>:
/*lint -restore*/
  struct port_extctx *ctxp;

#if CORTEX_USE_FPU
  /* Enforcing unstacking of the FP part of the context.*/
  FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 800dca0:	4a06      	ldr	r2, [pc, #24]	; (800dcbc <SVC_Handler+0x1c>)
 800dca2:	6853      	ldr	r3, [r2, #4]
 800dca4:	f023 0301 	bic.w	r3, r3, #1
 800dca8:	6053      	str	r3, [r2, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 800dcaa:	f3ef 8309 	mrs	r3, PSP
  /* The port_extctx structure is pointed by the PSP register.*/
  ctxp = (struct port_extctx *)__get_PSP();

  /* Discarding the current exception context and positioning the stack to
     point to the real one.*/
  ctxp++;
 800dcae:	3368      	adds	r3, #104	; 0x68

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 800dcb0:	f383 8809 	msr	PSP, r3

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	f383 8811 	msr	BASEPRI, r3
 800dcba:	4770      	bx	lr
 800dcbc:	e000ef30 	.word	0xe000ef30

0800dcc0 <_port_irq_epilogue>:
 800dcc0:	2320      	movs	r3, #32
 800dcc2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800dcc6:	4b12      	ldr	r3, [pc, #72]	; (800dd10 <_port_irq_epilogue+0x50>)
 800dcc8:	685b      	ldr	r3, [r3, #4]
 800dcca:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800dcce:	d102      	bne.n	800dcd6 <_port_irq_epilogue+0x16>
 800dcd0:	f383 8811 	msr	BASEPRI, r3
 800dcd4:	4770      	bx	lr
/*===========================================================================*/

/**
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {
 800dcd6:	b510      	push	{r4, lr}
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  uint32_t result;

  /* Empty asm statement works as a scheduling barrier */
  __ASM volatile ("");
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 800dcd8:	eef1 3a10 	vmrs	r3, fpscr
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 800dcdc:	f3ef 8409 	mrs	r4, PSP
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 800dce0:	4b0c      	ldr	r3, [pc, #48]	; (800dd14 <_port_irq_epilogue+0x54>)
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 800dce2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 800dce6:	68db      	ldr	r3, [r3, #12]
 800dce8:	f844 3c08 	str.w	r3, [r4, #-8]
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 800dcec:	f844 2c4c 	str.w	r2, [r4, #-76]
    /* The port_extctx structure is pointed by the PSP register.*/
    ctxp = (struct port_extctx *)__get_PSP();

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;
 800dcf0:	f1a4 0368 	sub.w	r3, r4, #104	; 0x68

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 800dcf4:	f383 8809 	msr	PSP, r3
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 800dcf8:	f7ff fc42 	bl	800d580 <chSchIsPreemptionRequired>
 800dcfc:	b118      	cbz	r0, 800dd06 <_port_irq_epilogue+0x46>
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 800dcfe:	4b06      	ldr	r3, [pc, #24]	; (800dd18 <_port_irq_epilogue+0x58>)
 800dd00:	f844 3c50 	str.w	r3, [r4, #-80]
 800dd04:	bd10      	pop	{r4, pc}
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 800dd06:	4b05      	ldr	r3, [pc, #20]	; (800dd1c <_port_irq_epilogue+0x5c>)
 800dd08:	f844 3c50 	str.w	r3, [r4, #-80]
 800dd0c:	bd10      	pop	{r4, pc}
 800dd0e:	bf00      	nop
 800dd10:	e000ed00 	.word	0xe000ed00
 800dd14:	e000ef30 	.word	0xe000ef30
 800dd18:	0800c139 	.word	0x0800c139
 800dd1c:	0800c13c 	.word	0x0800c13c

0800dd20 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800dd20:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 800dd22:	f000 ff65 	bl	800ebf0 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
  palInit(&pal_default_config);
 800dd26:	480a      	ldr	r0, [pc, #40]	; (800dd50 <halInit+0x30>)
 800dd28:	f001 f99a 	bl	800f060 <_pal_lld_init>
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
#endif
#if (HAL_USE_CAN == TRUE) || defined(__DOXYGEN__)
  canInit();
 800dd2c:	f000 f820 	bl	800dd70 <canInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 800dd30:	f000 f84e 	bl	800ddd0 <i2cInit>
#endif
#if (HAL_USE_I2S == TRUE) || defined(__DOXYGEN__)
  i2sInit();
#endif
#if (HAL_USE_ICU == TRUE) || defined(__DOXYGEN__)
  icuInit();
 800dd34:	f000 f85c 	bl	800ddf0 <icuInit>
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
 800dd38:	f000 fa22 	bl	800e180 <uartInit>
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800dd3c:	f000 fa30 	bl	800e1a0 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
#endif
#if (HAL_USE_SERIAL_USB == TRUE) || defined(__DOXYGEN__)
  sduInit();
 800dd40:	f000 f90e 	bl	800df60 <sduInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 800dd44:	f002 fa7c 	bl	8010240 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 800dd48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800dd4c:	f000 b808 	b.w	800dd60 <stInit>
 800dd50:	08017560 	.word	0x08017560
	...

0800dd60 <stInit>:
 *
 * @init
 */
void stInit(void) {

  st_lld_init();
 800dd60:	f000 bff6 	b.w	800ed50 <st_lld_init>
	...

0800dd70 <canInit>:
 *
 * @init
 */
void canInit(void) {

  can_lld_init();
 800dd70:	f001 b95e 	b.w	800f030 <can_lld_init>
	...

0800dd80 <canObjectInit>:
 *
 * @param[out] canp     pointer to the @p CANDriver object
 *
 * @init
 */
void canObjectInit(CANDriver *canp) {
 800dd80:	b5f0      	push	{r4, r5, r6, r7, lr}

  canp->state    = CAN_STOP;
  canp->config   = NULL;
  osalThreadQueueObjectInit(&canp->txqueue);
 800dd82:	f100 0208 	add.w	r2, r0, #8
  osalThreadQueueObjectInit(&canp->rxqueue);
 800dd86:	f100 0310 	add.w	r3, r0, #16
 *
 * @init
 */
void canObjectInit(CANDriver *canp) {

  canp->state    = CAN_STOP;
 800dd8a:	f04f 0c01 	mov.w	ip, #1
  canp->config   = NULL;
 800dd8e:	f04f 0e00 	mov.w	lr, #0
  osalThreadQueueObjectInit(&canp->txqueue);
  osalThreadQueueObjectInit(&canp->rxqueue);
  osalEventObjectInit(&canp->rxfull_event);
 800dd92:	f100 0718 	add.w	r7, r0, #24
  osalEventObjectInit(&canp->txempty_event);
 800dd96:	f100 061c 	add.w	r6, r0, #28
  osalEventObjectInit(&canp->error_event);
 800dd9a:	f100 0520 	add.w	r5, r0, #32
#if CAN_USE_SLEEP_MODE == TRUE
  osalEventObjectInit(&canp->sleep_event);
 800dd9e:	f100 0424 	add.w	r4, r0, #36	; 0x24
  osalEventObjectInit(&canp->wakeup_event);
 800dda2:	f100 0128 	add.w	r1, r0, #40	; 0x28
 *
 * @init
 */
void canObjectInit(CANDriver *canp) {

  canp->state    = CAN_STOP;
 800dda6:	f880 c000 	strb.w	ip, [r0]
  canp->config   = NULL;
 800ddaa:	f8c0 e004 	str.w	lr, [r0, #4]
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 800ddae:	6187      	str	r7, [r0, #24]
 800ddb0:	61c6      	str	r6, [r0, #28]
 800ddb2:	6205      	str	r5, [r0, #32]
 800ddb4:	6244      	str	r4, [r0, #36]	; 0x24
 800ddb6:	6281      	str	r1, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800ddb8:	6082      	str	r2, [r0, #8]
  tqp->p_prev = (thread_t *)tqp;
 800ddba:	60c2      	str	r2, [r0, #12]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800ddbc:	6103      	str	r3, [r0, #16]
  tqp->p_prev = (thread_t *)tqp;
 800ddbe:	6143      	str	r3, [r0, #20]
 800ddc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ddc2:	bf00      	nop
	...

0800ddd0 <i2cInit>:
 *
 * @init
 */
void i2cInit(void) {

  i2c_lld_init();
 800ddd0:	f001 bb76 	b.w	800f4c0 <i2c_lld_init>
	...

0800dde0 <i2cObjectInit>:
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 800dde0:	2201      	movs	r2, #1
  i2cp->config = NULL;
 800dde2:	2300      	movs	r3, #0
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 800dde4:	7002      	strb	r2, [r0, #0]
  i2cp->config = NULL;
 800dde6:	6043      	str	r3, [r0, #4]
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800dde8:	300c      	adds	r0, #12
 800ddea:	f7ff bdb9 	b.w	800d960 <chMtxObjectInit>
 800ddee:	bf00      	nop

0800ddf0 <icuInit>:
 *
 * @init
 */
void icuInit(void) {

  icu_lld_init();
 800ddf0:	f002 b986 	b.w	8010100 <icu_lld_init>
	...

0800de00 <icuObjectInit>:
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 800de00:	2201      	movs	r2, #1
  icup->config = NULL;
 800de02:	2300      	movs	r3, #0
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 800de04:	7002      	strb	r2, [r0, #0]
  icup->config = NULL;
 800de06:	6043      	str	r3, [r0, #4]
 800de08:	4770      	bx	lr
 800de0a:	bf00      	nop
 800de0c:	0000      	movs	r0, r0
	...

0800de10 <onotify>:
/**
 * @brief   Notification of data inserted into the output queue.
 *
 * @param[in] qp        the queue pointer.
 */
static void onotify(io_queue_t *qp) {
 800de10:	b510      	push	{r4, lr}
  size_t n;
  SerialUSBDriver *sdup = qGetLink(qp);
 800de12:	6a04      	ldr	r4, [r0, #32]

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 800de14:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 800de18:	6813      	ldr	r3, [r2, #0]
 800de1a:	7819      	ldrb	r1, [r3, #0]
 800de1c:	2904      	cmp	r1, #4
 800de1e:	d000      	beq.n	800de22 <onotify+0x12>
 800de20:	bd10      	pop	{r4, pc}
 800de22:	7a21      	ldrb	r1, [r4, #8]
 800de24:	2902      	cmp	r1, #2
 800de26:	d1fb      	bne.n	800de20 <onotify+0x10>
    return;
  }

  /* If there is not an ongoing transaction and the output queue contains
     data then a new transaction is started.*/
  if (!usbGetTransmitStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 800de28:	7911      	ldrb	r1, [r2, #4]
 800de2a:	891a      	ldrh	r2, [r3, #8]
 800de2c:	2301      	movs	r3, #1
 800de2e:	408b      	lsls	r3, r1
 800de30:	401a      	ands	r2, r3
 800de32:	d1f5      	bne.n	800de20 <onotify+0x10>
 */
static inline size_t chOQGetFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(oqp) - chQSpaceI(oqp));
 800de34:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800de36:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800de38:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800de3a:	1acb      	subs	r3, r1, r3
    if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
 800de3c:	1a1b      	subs	r3, r3, r0
 800de3e:	d0ef      	beq.n	800de20 <onotify+0x10>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800de40:	f382 8811 	msr	BASEPRI, r2
      osalSysUnlock();

      usbPrepareQueuedTransmit(sdup->config->usbp,
 800de44:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 800de48:	6810      	ldr	r0, [r2, #0]
 800de4a:	7911      	ldrb	r1, [r2, #4]
 800de4c:	f104 0230 	add.w	r2, r4, #48	; 0x30
 800de50:	f000 fa06 	bl	800e260 <usbPrepareQueuedTransmit>
 800de54:	2320      	movs	r3, #32
 800de56:	f383 8811 	msr	BASEPRI, r3
                               sdup->config->bulk_in,
                               &sdup->oqueue, n);

      osalSysLock();
      (void) usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in);
 800de5a:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
    }
  }
}
 800de5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      usbPrepareQueuedTransmit(sdup->config->usbp,
                               sdup->config->bulk_in,
                               &sdup->oqueue, n);

      osalSysLock();
      (void) usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in);
 800de62:	6818      	ldr	r0, [r3, #0]
 800de64:	7919      	ldrb	r1, [r3, #4]
 800de66:	f000 ba23 	b.w	800e2b0 <usbStartTransmitI>
 800de6a:	bf00      	nop
 800de6c:	0000      	movs	r0, r0
	...

0800de70 <inotify>:
/**
 * @brief   Notification of data removed from the input queue.
 *
 * @param[in] qp        the queue pointer.
 */
static void inotify(io_queue_t *qp) {
 800de70:	b538      	push	{r3, r4, r5, lr}
  size_t n, maxsize;
  SerialUSBDriver *sdup = qGetLink(qp);
 800de72:	6a04      	ldr	r4, [r0, #32]

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 800de74:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 800de78:	6813      	ldr	r3, [r2, #0]
 800de7a:	7819      	ldrb	r1, [r3, #0]
 800de7c:	2904      	cmp	r1, #4
 800de7e:	d000      	beq.n	800de82 <inotify+0x12>
 800de80:	bd38      	pop	{r3, r4, r5, pc}
 800de82:	7a21      	ldrb	r1, [r4, #8]
 800de84:	2902      	cmp	r1, #2
 800de86:	d1fb      	bne.n	800de80 <inotify+0x10>
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 800de88:	7950      	ldrb	r0, [r2, #5]
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 800de8a:	8959      	ldrh	r1, [r3, #10]
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 800de8c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 800de90:	2201      	movs	r2, #1
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 800de92:	68db      	ldr	r3, [r3, #12]
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 800de94:	4082      	lsls	r2, r0
 800de96:	400a      	ands	r2, r1
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 800de98:	8a5b      	ldrh	r3, [r3, #18]
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 800de9a:	d1f1      	bne.n	800de80 <inotify+0x10>
 */
static inline size_t chIQGetEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(iqp) - chQSpaceI(iqp));
 800de9c:	69a1      	ldr	r1, [r4, #24]
 800de9e:	69e0      	ldr	r0, [r4, #28]
 800dea0:	6965      	ldr	r5, [r4, #20]
 800dea2:	1a40      	subs	r0, r0, r1
 800dea4:	1b41      	subs	r1, r0, r5
    if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
 800dea6:	428b      	cmp	r3, r1
 800dea8:	d8ea      	bhi.n	800de80 <inotify+0x10>
 800deaa:	f382 8811 	msr	BASEPRI, r2
      osalSysUnlock();

      n = (n / maxsize) * maxsize;
 800deae:	fbb1 f1f3 	udiv	r1, r1, r3
      usbPrepareQueuedReceive(sdup->config->usbp,
 800deb2:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 800deb6:	fb03 f301 	mul.w	r3, r3, r1
 800deba:	6810      	ldr	r0, [r2, #0]
 800debc:	7951      	ldrb	r1, [r2, #5]
 800debe:	f104 020c 	add.w	r2, r4, #12
 800dec2:	f000 f9bd 	bl	800e240 <usbPrepareQueuedReceive>
 800dec6:	2320      	movs	r3, #32
 800dec8:	f383 8811 	msr	BASEPRI, r3
                              sdup->config->bulk_out,
                              &sdup->iqueue, n);

      osalSysLock();
      (void) usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out);
 800decc:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 800ded0:	6818      	ldr	r0, [r3, #0]
 800ded2:	7959      	ldrb	r1, [r3, #5]
    }
  }
}
 800ded4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      usbPrepareQueuedReceive(sdup->config->usbp,
                              sdup->config->bulk_out,
                              &sdup->iqueue, n);

      osalSysLock();
      (void) usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out);
 800ded8:	f000 b9d2 	b.w	800e280 <usbStartReceiveI>
 800dedc:	0000      	movs	r0, r0
	...

0800dee0 <readt>:
  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp, n, timeout);
}

static size_t readt(void *ip, uint8_t *bp, size_t n, systime_t timeout) {

  return iqReadTimeout(&((SerialUSBDriver *)ip)->iqueue, bp, n, timeout);
 800dee0:	300c      	adds	r0, #12
 800dee2:	f7ff bdbd 	b.w	800da60 <chIQReadTimeout>
 800dee6:	bf00      	nop
	...

0800def0 <read>:
                        n, TIME_INFINITE);
}

static size_t read(void *ip, uint8_t *bp, size_t n) {

  return iqReadTimeout(&((SerialUSBDriver *)ip)->iqueue, bp,
 800def0:	300c      	adds	r0, #12
 800def2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800def6:	f7ff bdb3 	b.w	800da60 <chIQReadTimeout>
 800defa:	bf00      	nop
 800defc:	0000      	movs	r0, r0
	...

0800df00 <writet>:
  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, timeout);
}

static size_t writet(void *ip, const uint8_t *bp, size_t n, systime_t timeout) {

  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp, n, timeout);
 800df00:	3030      	adds	r0, #48	; 0x30
 800df02:	f7ff be3d 	b.w	800db80 <chOQWriteTimeout>
 800df06:	bf00      	nop
	...

0800df10 <write>:
 * Interface implementation.
 */

static size_t write(void *ip, const uint8_t *bp, size_t n) {

  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp,
 800df10:	3030      	adds	r0, #48	; 0x30
 800df12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800df16:	f7ff be33 	b.w	800db80 <chOQWriteTimeout>
 800df1a:	bf00      	nop
 800df1c:	0000      	movs	r0, r0
	...

0800df20 <gett>:
  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, timeout);
}

static msg_t gett(void *ip, systime_t timeout) {

  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, timeout);
 800df20:	300c      	adds	r0, #12
 800df22:	f7ff bd75 	b.w	800da10 <chIQGetTimeout>
 800df26:	bf00      	nop
	...

0800df30 <get>:
  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, TIME_INFINITE);
}

static msg_t get(void *ip) {

  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, TIME_INFINITE);
 800df30:	300c      	adds	r0, #12
 800df32:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800df36:	f7ff bd6b 	b.w	800da10 <chIQGetTimeout>
 800df3a:	bf00      	nop
 800df3c:	0000      	movs	r0, r0
	...

0800df40 <putt>:
}

static msg_t putt(void *ip, uint8_t b, systime_t timeout) {

  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, timeout);
 800df40:	3030      	adds	r0, #48	; 0x30
 800df42:	f7ff bded 	b.w	800db20 <chOQPutTimeout>
 800df46:	bf00      	nop
	...

0800df50 <put>:
                       n, TIME_INFINITE);
}

static msg_t put(void *ip, uint8_t b) {

  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, TIME_INFINITE);
 800df50:	3030      	adds	r0, #48	; 0x30
 800df52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800df56:	f7ff bde3 	b.w	800db20 <chOQPutTimeout>
 800df5a:	bf00      	nop
 800df5c:	0000      	movs	r0, r0
	...

0800df60 <sduInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sduInit(void) {
 800df60:	4770      	bx	lr
 800df62:	bf00      	nop
	...

0800df70 <sduObjectInit>:
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 800df70:	b510      	push	{r4, lr}

  sdup->vmt = &vmt;
 800df72:	4603      	mov	r3, r0
 800df74:	4a0e      	ldr	r2, [pc, #56]	; (800dfb0 <sduObjectInit+0x40>)
 800df76:	f843 2b04 	str.w	r2, [r3], #4
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 800df7a:	b082      	sub	sp, #8
 800df7c:	4604      	mov	r4, r0

  sdup->vmt = &vmt;
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
 800df7e:	2201      	movs	r2, #1
  iqObjectInit(&sdup->iqueue, sdup->ib, SERIAL_USB_BUFFERS_SIZE, inotify, sdup);
 800df80:	9000      	str	r0, [sp, #0]
 800df82:	f104 0154 	add.w	r1, r4, #84	; 0x54
 800df86:	6043      	str	r3, [r0, #4]
 */
void sduObjectInit(SerialUSBDriver *sdup) {

  sdup->vmt = &vmt;
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
 800df88:	7202      	strb	r2, [r0, #8]
  iqObjectInit(&sdup->iqueue, sdup->ib, SERIAL_USB_BUFFERS_SIZE, inotify, sdup);
 800df8a:	4b0a      	ldr	r3, [pc, #40]	; (800dfb4 <sduObjectInit+0x44>)
 800df8c:	300c      	adds	r0, #12
 800df8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800df92:	f7ff fd1d 	bl	800d9d0 <chIQObjectInit>
  oqObjectInit(&sdup->oqueue, sdup->ob, SERIAL_USB_BUFFERS_SIZE, onotify, sdup);
 800df96:	9400      	str	r4, [sp, #0]
 800df98:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800df9c:	f504 71aa 	add.w	r1, r4, #340	; 0x154
 800dfa0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dfa4:	4b04      	ldr	r3, [pc, #16]	; (800dfb8 <sduObjectInit+0x48>)
 800dfa6:	f7ff fd9b 	bl	800dae0 <chOQObjectInit>
}
 800dfaa:	b002      	add	sp, #8
 800dfac:	bd10      	pop	{r4, pc}
 800dfae:	bf00      	nop
 800dfb0:	08017400 	.word	0x08017400
 800dfb4:	0800de71 	.word	0x0800de71
 800dfb8:	0800de11 	.word	0x0800de11
 800dfbc:	00000000 	.word	0x00000000

0800dfc0 <sduStart>:
 * @param[in] config    the serial over USB driver configuration
 *
 * @api
 */
void sduStart(SerialUSBDriver *sdup, const SerialUSBConfig *config) {
  USBDriver *usbp = config->usbp;
 800dfc0:	680b      	ldr	r3, [r1, #0]
 800dfc2:	2220      	movs	r2, #32
 800dfc4:	f382 8811 	msr	BASEPRI, r2
  osalDbgCheck(sdup != NULL);

  osalSysLock();
  osalDbgAssert((sdup->state == SDU_STOP) || (sdup->state == SDU_READY),
                "invalid state");
  usbp->in_params[config->bulk_in - 1U]   = sdup;
 800dfc8:	790a      	ldrb	r2, [r1, #4]
 800dfca:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800dfce:	6190      	str	r0, [r2, #24]
  usbp->out_params[config->bulk_out - 1U] = sdup;
 800dfd0:	794a      	ldrb	r2, [r1, #5]
 800dfd2:	3209      	adds	r2, #9
 800dfd4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  if (config->int_in > 0U) {
 800dfd8:	798a      	ldrb	r2, [r1, #6]
 800dfda:	b112      	cbz	r2, 800dfe2 <sduStart+0x22>
    usbp->in_params[config->int_in - 1U]  = sdup;
 800dfdc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800dfe0:	6198      	str	r0, [r3, #24]
  }
  sdup->config = config;
  sdup->state = SDU_READY;
 800dfe2:	2302      	movs	r3, #2
 800dfe4:	7203      	strb	r3, [r0, #8]
  usbp->in_params[config->bulk_in - 1U]   = sdup;
  usbp->out_params[config->bulk_out - 1U] = sdup;
  if (config->int_in > 0U) {
    usbp->in_params[config->int_in - 1U]  = sdup;
  }
  sdup->config = config;
 800dfe6:	f8c0 1254 	str.w	r1, [r0, #596]	; 0x254
 800dfea:	2300      	movs	r3, #0
 800dfec:	f383 8811 	msr	BASEPRI, r3
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop
	...

0800e000 <sduConfigureHookI>:
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
 800e000:	b570      	push	{r4, r5, r6, lr}
  USBDriver *usbp = sdup->config->usbp;
 800e002:	f8d0 3254 	ldr.w	r3, [r0, #596]	; 0x254

  iqResetI(&sdup->iqueue);
 800e006:	f100 060c 	add.w	r6, r0, #12
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
 800e00a:	4604      	mov	r4, r0
  USBDriver *usbp = sdup->config->usbp;

  iqResetI(&sdup->iqueue);
 800e00c:	4630      	mov	r0, r6
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
  USBDriver *usbp = sdup->config->usbp;
 800e00e:	681d      	ldr	r5, [r3, #0]

  iqResetI(&sdup->iqueue);
 800e010:	f7ff fcee 	bl	800d9f0 <chIQResetI>
  oqResetI(&sdup->oqueue);
 800e014:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800e018:	f7ff fd72 	bl	800db00 <chOQResetI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800e01c:	1d20      	adds	r0, r4, #4
 800e01e:	2101      	movs	r1, #1
 800e020:	f7ff fcbe 	bl	800d9a0 <chEvtBroadcastFlagsI>
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
 800e024:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 800e028:	7959      	ldrb	r1, [r3, #5]
 800e02a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
  iqResetI(&sdup->iqueue);
  oqResetI(&sdup->oqueue);
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
 800e02e:	4628      	mov	r0, r5
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
 800e030:	68db      	ldr	r3, [r3, #12]
  iqResetI(&sdup->iqueue);
  oqResetI(&sdup->oqueue);
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
 800e032:	4632      	mov	r2, r6
 800e034:	8a5b      	ldrh	r3, [r3, #18]
 800e036:	f000 f903 	bl	800e240 <usbPrepareQueuedReceive>
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
  (void) usbStartReceiveI(usbp, sdup->config->bulk_out);
 800e03a:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 800e03e:	4628      	mov	r0, r5
 800e040:	7959      	ldrb	r1, [r3, #5]
}
 800e042:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
  (void) usbStartReceiveI(usbp, sdup->config->bulk_out);
 800e046:	f000 b91b 	b.w	800e280 <usbStartReceiveI>
 800e04a:	bf00      	nop
 800e04c:	0000      	movs	r0, r0
	...

0800e050 <sduRequestsHook>:
 * @retval true         Message handled internally.
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
 800e050:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800e054:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e058:	2b20      	cmp	r3, #32
 800e05a:	d001      	beq.n	800e060 <sduRequestsHook+0x10>
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
      return true;
    default:
      return false;
 800e05c:	2000      	movs	r0, #0
    }
  }
  return false;
}
 800e05e:	4770      	bx	lr
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
    switch (usbp->setup[1]) {
 800e060:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800e064:	2b21      	cmp	r3, #33	; 0x21
 800e066:	d003      	beq.n	800e070 <sduRequestsHook+0x20>
 800e068:	2b22      	cmp	r3, #34	; 0x22
 800e06a:	d009      	beq.n	800e080 <sduRequestsHook+0x30>
 800e06c:	2b20      	cmp	r3, #32
 800e06e:	d1f5      	bne.n	800e05c <sduRequestsHook+0xc>
    case CDC_GET_LINE_CODING:
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
      return true;
    case CDC_SET_LINE_CODING:
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
 800e070:	4b06      	ldr	r3, [pc, #24]	; (800e08c <sduRequestsHook+0x3c>)
 800e072:	6383      	str	r3, [r0, #56]	; 0x38
 800e074:	2207      	movs	r2, #7
 800e076:	2300      	movs	r3, #0
 800e078:	63c2      	str	r2, [r0, #60]	; 0x3c
 800e07a:	6403      	str	r3, [r0, #64]	; 0x40
      return true;
 800e07c:	2001      	movs	r0, #1
 800e07e:	4770      	bx	lr
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800e080:	2300      	movs	r3, #0
 800e082:	6383      	str	r3, [r0, #56]	; 0x38
 800e084:	63c3      	str	r3, [r0, #60]	; 0x3c
 800e086:	6403      	str	r3, [r0, #64]	; 0x40
      return true;
 800e088:	2001      	movs	r0, #1
 800e08a:	4770      	bx	lr
 800e08c:	20000800 	.word	0x20000800

0800e090 <sduDataTransmitted>:
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataTransmitted(USBDriver *usbp, usbep_t ep) {
 800e090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t n;
  SerialUSBDriver *sdup = usbp->in_params[ep - 1U];
 800e092:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800e096:	699c      	ldr	r4, [r3, #24]

  if (sdup == NULL) {
 800e098:	b1bc      	cbz	r4, 800e0ca <sduDataTransmitted+0x3a>
 800e09a:	460e      	mov	r6, r1
 800e09c:	4605      	mov	r5, r0
 800e09e:	2720      	movs	r7, #32
 800e0a0:	f387 8811 	msr	BASEPRI, r7
 800e0a4:	2108      	movs	r1, #8
 800e0a6:	1d20      	adds	r0, r4, #4
 800e0a8:	f7ff fc7a 	bl	800d9a0 <chEvtBroadcastFlagsI>
 */
static inline size_t chOQGetFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(oqp) - chQSpaceI(oqp));
 800e0ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800e0ae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e0b0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e0b2:	1ad3      	subs	r3, r2, r3

  osalSysLockFromISR();
  chnAddFlagsI(sdup, CHN_OUTPUT_EMPTY);

  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
 800e0b4:	1a5b      	subs	r3, r3, r1
 800e0b6:	d110      	bne.n	800e0da <sduDataTransmitted+0x4a>
    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, n);

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
  }
  else if ((usbp->epc[ep]->in_state->txsize > 0U) &&
 800e0b8:	eb05 0386 	add.w	r3, r5, r6, lsl #2
 800e0bc:	68db      	ldr	r3, [r3, #12]
 800e0be:	695a      	ldr	r2, [r3, #20]
 800e0c0:	6852      	ldr	r2, [r2, #4]
 800e0c2:	b91a      	cbnz	r2, 800e0cc <sduDataTransmitted+0x3c>
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	f383 8811 	msr	BASEPRI, r3
 800e0ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
           ((usbp->epc[ep]->in_state->txsize &
            ((size_t)usbp->epc[ep]->in_maxsize - 1U)) == 0U)) {
 800e0cc:	8a1b      	ldrh	r3, [r3, #16]
 800e0ce:	3b01      	subs	r3, #1
    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, n);

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
  }
  else if ((usbp->epc[ep]->in_state->txsize > 0U) &&
 800e0d0:	4013      	ands	r3, r2
 800e0d2:	d1f7      	bne.n	800e0c4 <sduDataTransmitted+0x34>
 800e0d4:	f383 8811 	msr	BASEPRI, r3
 800e0d8:	e002      	b.n	800e0e0 <sduDataTransmitted+0x50>
 800e0da:	2200      	movs	r2, #0
 800e0dc:	f382 8811 	msr	BASEPRI, r2
       size. Otherwise the recipient may expect more data coming soon and
       not return buffered data to app. See section 5.8.3 Bulk Transfer
       Packet Size Constraints of the USB Specification document.*/
    osalSysUnlockFromISR();

    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, 0);
 800e0e0:	f104 0230 	add.w	r2, r4, #48	; 0x30
 800e0e4:	4628      	mov	r0, r5
 800e0e6:	4631      	mov	r1, r6
 800e0e8:	f000 f8ba 	bl	800e260 <usbPrepareQueuedTransmit>
 800e0ec:	f387 8811 	msr	BASEPRI, r7

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
 800e0f0:	4628      	mov	r0, r5
 800e0f2:	4631      	mov	r1, r6
 800e0f4:	f000 f8dc 	bl	800e2b0 <usbStartTransmitI>
 800e0f8:	e7e4      	b.n	800e0c4 <sduDataTransmitted+0x34>
 800e0fa:	bf00      	nop
 800e0fc:	0000      	movs	r0, r0
	...

0800e100 <sduDataReceived>:
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataReceived(USBDriver *usbp, usbep_t ep) {
 800e100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  size_t n, maxsize;
  SerialUSBDriver *sdup = usbp->out_params[ep - 1U];
 800e104:	f101 0309 	add.w	r3, r1, #9
 800e108:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]

  if (sdup == NULL) {
 800e10c:	b1be      	cbz	r6, 800e13e <sduDataReceived+0x3e>
 800e10e:	4680      	mov	r8, r0
 800e110:	460f      	mov	r7, r1
 800e112:	f04f 0920 	mov.w	r9, #32
 800e116:	f389 8811 	msr	BASEPRI, r9
 800e11a:	2104      	movs	r1, #4
 800e11c:	1870      	adds	r0, r6, r1
 800e11e:	f7ff fc3f 	bl	800d9a0 <chEvtBroadcastFlagsI>
  osalSysLockFromISR();
  chnAddFlagsI(sdup, CHN_INPUT_AVAILABLE);

  /* Writes to the input queue can only happen when there is enough space
     to hold at least one packet.*/
  maxsize = usbp->epc[ep]->out_maxsize;
 800e122:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 */
static inline size_t chIQGetEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(iqp) - chQSpaceI(iqp));
 800e126:	69b4      	ldr	r4, [r6, #24]
 800e128:	68da      	ldr	r2, [r3, #12]
 800e12a:	69f5      	ldr	r5, [r6, #28]
 800e12c:	6973      	ldr	r3, [r6, #20]
 800e12e:	8a51      	ldrh	r1, [r2, #18]
 800e130:	1b2d      	subs	r5, r5, r4
 800e132:	1aec      	subs	r4, r5, r3
  if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
 800e134:	42a1      	cmp	r1, r4
 800e136:	d904      	bls.n	800e142 <sduDataReceived+0x42>
 800e138:	2300      	movs	r3, #0
 800e13a:	f383 8811 	msr	BASEPRI, r3
 800e13e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e142:	2300      	movs	r3, #0
 800e144:	f383 8811 	msr	BASEPRI, r3
    /* The endpoint cannot be busy, we are in the context of the callback,
       so a packet is in the buffer for sure.*/
    osalSysUnlockFromISR();

    n = (n / maxsize) * maxsize;
 800e148:	fbb4 f3f1 	udiv	r3, r4, r1
    usbPrepareQueuedReceive(usbp, ep, &sdup->iqueue, n);
 800e14c:	f106 020c 	add.w	r2, r6, #12
 800e150:	fb01 f303 	mul.w	r3, r1, r3
 800e154:	4640      	mov	r0, r8
 800e156:	4639      	mov	r1, r7
 800e158:	f000 f872 	bl	800e240 <usbPrepareQueuedReceive>
 800e15c:	f389 8811 	msr	BASEPRI, r9

    osalSysLockFromISR();
    (void) usbStartReceiveI(usbp, ep);
 800e160:	4640      	mov	r0, r8
 800e162:	4639      	mov	r1, r7
 800e164:	f000 f88c 	bl	800e280 <usbStartReceiveI>
 800e168:	e7e6      	b.n	800e138 <sduDataReceived+0x38>
 800e16a:	bf00      	nop
 800e16c:	0000      	movs	r0, r0
	...

0800e170 <sduInterruptTransmitted>:
 *          interrupt endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduInterruptTransmitted(USBDriver *usbp, usbep_t ep) {
 800e170:	4770      	bx	lr
 800e172:	bf00      	nop
	...

0800e180 <uartInit>:
 *
 * @init
 */
void uartInit(void) {

  uart_lld_init();
 800e180:	f002 b82e 	b.w	80101e0 <uart_lld_init>
	...

0800e190 <uartObjectInit>:
 * @init
 */
void uartObjectInit(UARTDriver *uartp) {

  uartp->state   = UART_STOP;
  uartp->txstate = UART_TX_IDLE;
 800e190:	2300      	movs	r3, #0
 *
 * @init
 */
void uartObjectInit(UARTDriver *uartp) {

  uartp->state   = UART_STOP;
 800e192:	2201      	movs	r2, #1
 800e194:	7002      	strb	r2, [r0, #0]
  uartp->txstate = UART_TX_IDLE;
 800e196:	7043      	strb	r3, [r0, #1]
  uartp->rxstate = UART_RX_IDLE;
 800e198:	7083      	strb	r3, [r0, #2]
  uartp->config  = NULL;
 800e19a:	6043      	str	r3, [r0, #4]
 800e19c:	4770      	bx	lr
 800e19e:	bf00      	nop

0800e1a0 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 800e1a0:	f001 bb7e 	b.w	800f8a0 <usb_lld_init>
	...

0800e1b0 <usbObjectInit>:
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
 800e1b0:	2300      	movs	r3, #0
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 800e1b2:	2201      	movs	r2, #1
 800e1b4:	7002      	strb	r2, [r0, #0]
  usbp->config       = NULL;
 800e1b6:	6043      	str	r3, [r0, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800e1b8:	61c3      	str	r3, [r0, #28]
    usbp->out_params[i] = NULL;
 800e1ba:	6283      	str	r3, [r0, #40]	; 0x28
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800e1bc:	6203      	str	r3, [r0, #32]
    usbp->out_params[i] = NULL;
 800e1be:	62c3      	str	r3, [r0, #44]	; 0x2c
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800e1c0:	6243      	str	r3, [r0, #36]	; 0x24
    usbp->out_params[i] = NULL;
 800e1c2:	6303      	str	r3, [r0, #48]	; 0x30
  }
  usbp->transmitting = 0;
 800e1c4:	8103      	strh	r3, [r0, #8]
  usbp->receiving    = 0;
 800e1c6:	8143      	strh	r3, [r0, #10]
 800e1c8:	4770      	bx	lr
 800e1ca:	bf00      	nop
 800e1cc:	0000      	movs	r0, r0
	...

0800e1d0 <usbStart>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] config    pointer to the @p USBConfig object
 *
 * @api
 */
void usbStart(USBDriver *usbp, const USBConfig *config) {
 800e1d0:	b538      	push	{r3, r4, r5, lr}
 800e1d2:	4604      	mov	r4, r0
 800e1d4:	2320      	movs	r3, #32
 800e1d6:	f383 8811 	msr	BASEPRI, r3
  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 800e1da:	2500      	movs	r5, #0
  osalDbgCheck((usbp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
 800e1dc:	6041      	str	r1, [r0, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 800e1de:	60c5      	str	r5, [r0, #12]
 800e1e0:	6105      	str	r5, [r0, #16]
 800e1e2:	6145      	str	r5, [r0, #20]
 800e1e4:	6185      	str	r5, [r0, #24]
  }
  usb_lld_start(usbp);
 800e1e6:	f001 fb73 	bl	800f8d0 <usb_lld_start>
  usbp->state = USB_READY;
 800e1ea:	2302      	movs	r3, #2
 800e1ec:	7023      	strb	r3, [r4, #0]
 800e1ee:	f385 8811 	msr	BASEPRI, r5
 800e1f2:	bd38      	pop	{r3, r4, r5, pc}
	...

0800e200 <usbInitEndpointI>:
 * @param[in] epcp      the endpoint configuration
 *
 * @iclass
 */
void usbInitEndpointI(USBDriver *usbp, usbep_t ep,
                      const USBEndpointConfig *epcp) {
 800e200:	b570      	push	{r4, r5, r6, lr}
 800e202:	4606      	mov	r6, r0
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  if (epcp->in_state != NULL) {
 800e204:	6950      	ldr	r0, [r2, #20]
 * @param[in] epcp      the endpoint configuration
 *
 * @iclass
 */
void usbInitEndpointI(USBDriver *usbp, usbep_t ep,
                      const USBEndpointConfig *epcp) {
 800e206:	4614      	mov	r4, r2
 800e208:	460d      	mov	r5, r1
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  if (epcp->in_state != NULL) {
 800e20a:	b118      	cbz	r0, 800e214 <usbInitEndpointI+0x14>
    memset(epcp->in_state, 0, sizeof(USBInEndpointState));
 800e20c:	2100      	movs	r1, #0
 800e20e:	2214      	movs	r2, #20
 800e210:	f005 fb26 	bl	8013860 <memset>
  }
  if (epcp->out_state != NULL) {
 800e214:	69a0      	ldr	r0, [r4, #24]
 800e216:	b118      	cbz	r0, 800e220 <usbInitEndpointI+0x20>
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
 800e218:	2100      	movs	r1, #0
 800e21a:	2214      	movs	r2, #20
 800e21c:	f005 fb20 	bl	8013860 <memset>
  }

  usbp->epc[ep] = epcp;
 800e220:	eb06 0385 	add.w	r3, r6, r5, lsl #2

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 800e224:	4630      	mov	r0, r6
  }
  if (epcp->out_state != NULL) {
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
  }

  usbp->epc[ep] = epcp;
 800e226:	60dc      	str	r4, [r3, #12]

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 800e228:	4629      	mov	r1, r5
}
 800e22a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  }

  usbp->epc[ep] = epcp;

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 800e22e:	f001 bc3f 	b.w	800fab0 <usb_lld_init_endpoint>
 800e232:	bf00      	nop
	...

0800e240 <usbPrepareQueuedReceive>:
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
 800e240:	b470      	push	{r4, r5, r6}
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800e242:	eb00 0481 	add.w	r4, r0, r1, lsl #2

  osp->rxqueued           = true;
 800e246:	2601      	movs	r6, #1
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800e248:	68e4      	ldr	r4, [r4, #12]
 800e24a:	69a4      	ldr	r4, [r4, #24]

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 800e24c:	2500      	movs	r5, #0
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
 800e24e:	60e2      	str	r2, [r4, #12]
  osp->rxsize             = n;
 800e250:	6063      	str	r3, [r4, #4]
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
 800e252:	7026      	strb	r6, [r4, #0]
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 800e254:	60a5      	str	r5, [r4, #8]

  usb_lld_prepare_receive(usbp, ep);
}
 800e256:	bc70      	pop	{r4, r5, r6}
  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800e258:	f001 bd0a 	b.w	800fc70 <usb_lld_prepare_receive>
 800e25c:	0000      	movs	r0, r0
	...

0800e260 <usbPrepareQueuedTransmit>:
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
 800e260:	b470      	push	{r4, r5, r6}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800e262:	eb00 0481 	add.w	r4, r0, r1, lsl #2

  isp->txqueued           = true;
 800e266:	2601      	movs	r6, #1
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800e268:	68e4      	ldr	r4, [r4, #12]
 800e26a:	6964      	ldr	r4, [r4, #20]

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;
 800e26c:	2500      	movs	r5, #0
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
 800e26e:	60e2      	str	r2, [r4, #12]
  isp->txsize             = n;
 800e270:	6063      	str	r3, [r4, #4]
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
 800e272:	7026      	strb	r6, [r4, #0]
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;
 800e274:	60a5      	str	r5, [r4, #8]

  usb_lld_prepare_transmit(usbp, ep);
}
 800e276:	bc70      	pop	{r4, r5, r6}
  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800e278:	f001 bd7a 	b.w	800fd70 <usb_lld_prepare_transmit>
 800e27c:	0000      	movs	r0, r0
	...

0800e280 <usbStartReceiveI>:
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 800e280:	2201      	movs	r2, #1
 * @retval false        Operation started successfully.
 * @retval true         Endpoint busy, operation not started.
 *
 * @iclass
 */
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {
 800e282:	b570      	push	{r4, r5, r6, lr}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 800e284:	fa02 f301 	lsl.w	r3, r2, r1
 800e288:	8944      	ldrh	r4, [r0, #10]
 800e28a:	b29b      	uxth	r3, r3
 800e28c:	ea13 0604 	ands.w	r6, r3, r4
 800e290:	d001      	beq.n	800e296 <usbStartReceiveI+0x16>
    return true;
 800e292:	4610      	mov	r0, r2
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_out(usbp, ep);
  return false;
}
 800e294:	bd70      	pop	{r4, r5, r6, pc}

  if (usbGetReceiveStatusI(usbp, ep)) {
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800e296:	4323      	orrs	r3, r4
 800e298:	8143      	strh	r3, [r0, #10]
  usb_lld_start_out(usbp, ep);
 800e29a:	f001 fe79 	bl	800ff90 <usb_lld_start_out>
  return false;
 800e29e:	4630      	mov	r0, r6
 800e2a0:	bd70      	pop	{r4, r5, r6, pc}
 800e2a2:	bf00      	nop
	...

0800e2b0 <usbStartTransmitI>:
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800e2b0:	2201      	movs	r2, #1
 * @retval false        Operation started successfully.
 * @retval true         Endpoint busy, operation not started.
 *
 * @iclass
 */
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {
 800e2b2:	b570      	push	{r4, r5, r6, lr}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800e2b4:	fa02 f301 	lsl.w	r3, r2, r1
 800e2b8:	8904      	ldrh	r4, [r0, #8]
 800e2ba:	b29b      	uxth	r3, r3
 800e2bc:	ea13 0604 	ands.w	r6, r3, r4
 800e2c0:	d001      	beq.n	800e2c6 <usbStartTransmitI+0x16>
    return true;
 800e2c2:	4610      	mov	r0, r2
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_in(usbp, ep);
  return false;
}
 800e2c4:	bd70      	pop	{r4, r5, r6, pc}

  if (usbGetTransmitStatusI(usbp, ep)) {
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800e2c6:	4323      	orrs	r3, r4
 800e2c8:	8103      	strh	r3, [r0, #8]
  usb_lld_start_in(usbp, ep);
 800e2ca:	f001 fe71 	bl	800ffb0 <usb_lld_start_in>
  return false;
 800e2ce:	4630      	mov	r0, r6
 800e2d0:	bd70      	pop	{r4, r5, r6, pc}
 800e2d2:	bf00      	nop
	...

0800e2e0 <_usb_reset>:
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
  usbp->status        = 0;
 800e2e0:	2200      	movs	r2, #0
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
 800e2e2:	2102      	movs	r1, #2
 800e2e4:	7001      	strb	r1, [r0, #0]
  usbp->status        = 0;
 800e2e6:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
  usbp->address       = 0;
 800e2ea:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
  usbp->configuration = 0;
 800e2ee:	f880 204f 	strb.w	r2, [r0, #79]	; 0x4f
  usbp->transmitting  = 0;
 800e2f2:	8102      	strh	r2, [r0, #8]
  usbp->receiving     = 0;
 800e2f4:	8142      	strh	r2, [r0, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 800e2f6:	60c2      	str	r2, [r0, #12]
 800e2f8:	6102      	str	r2, [r0, #16]
 800e2fa:	6142      	str	r2, [r0, #20]
 800e2fc:	6182      	str	r2, [r0, #24]
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800e2fe:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800e302:	f001 bb5d 	b.w	800f9c0 <usb_lld_reset>
 800e306:	bf00      	nop
	...

0800e310 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800e310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800e312:	2300      	movs	r3, #0
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800e314:	4604      	mov	r4, r0
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800e316:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  usbReadSetup(usbp, ep, usbp->setup);
 800e31a:	f100 0244 	add.w	r2, r0, #68	; 0x44
 800e31e:	f001 fc97 	bl	800fc50 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800e322:	6863      	ldr	r3, [r4, #4]
 800e324:	689b      	ldr	r3, [r3, #8]
 800e326:	b363      	cbz	r3, 800e382 <_usb_ep0setup+0x72>
      !(usbp->config->requests_hook_cb(usbp))) {
 800e328:	4620      	mov	r0, r4
 800e32a:	4798      	blx	r3
  usbReadSetup(usbp, ep, usbp->setup);

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800e32c:	b348      	cbz	r0, 800e382 <_usb_ep0setup+0x72>
 800e32e:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800e330:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44

static uint16_t get_hword(uint8_t *p) {
  uint16_t hw;

  hw  = (uint16_t)*p++;
  hw |= (uint16_t)*p << 8U;
 800e334:	f894 104b 	ldrb.w	r1, [r4, #75]	; 0x4b
 800e338:	f894 204a 	ldrb.w	r2, [r4, #74]	; 0x4a
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 800e33c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 800e340:	42aa      	cmp	r2, r5
    usbp->ep0n = max;
 800e342:	bf3c      	itt	cc
 800e344:	63e2      	strcc	r2, [r4, #60]	; 0x3c
 800e346:	4615      	movcc	r5, r2
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800e348:	f013 0f80 	tst.w	r3, #128	; 0x80
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800e34c:	68e3      	ldr	r3, [r4, #12]
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800e34e:	f040 8088 	bne.w	800e462 <_usb_ep0setup+0x152>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800e352:	2d00      	cmp	r5, #0
 800e354:	d16d      	bne.n	800e432 <_usb_ep0setup+0x122>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800e356:	695b      	ldr	r3, [r3, #20]
      osalSysUnlockFromISR();
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
 800e358:	2205      	movs	r2, #5
 800e35a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800e35e:	4620      	mov	r0, r4
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800e360:	701d      	strb	r5, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800e362:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 800e364:	605d      	str	r5, [r3, #4]
  isp->txcnt              = 0;
 800e366:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800e368:	4629      	mov	r1, r5
 800e36a:	f001 fd01 	bl	800fd70 <usb_lld_prepare_transmit>
 800e36e:	2320      	movs	r3, #32
 800e370:	f383 8811 	msr	BASEPRI, r3
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      usbPrepareTransmit(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
 800e374:	4620      	mov	r0, r4
 800e376:	4629      	mov	r1, r5
 800e378:	f7ff ff9a 	bl	800e2b0 <usbStartTransmitI>
 800e37c:	f385 8811 	msr	BASEPRI, r5
 800e380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      !(usbp->config->requests_hook_cb(usbp))) {
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 800e382:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e386:	f013 0760 	ands.w	r7, r3, #96	; 0x60
 800e38a:	d011      	beq.n	800e3b0 <_usb_ep0setup+0xa0>
        !default_handler(usbp)) {
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 800e38c:	4620      	mov	r0, r4
 800e38e:	2100      	movs	r1, #0
 800e390:	f001 fe36 	bl	8010000 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 800e394:	4620      	mov	r0, r4
 800e396:	2100      	movs	r1, #0
 800e398:	f001 fe22 	bl	800ffe0 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800e39c:	6863      	ldr	r3, [r4, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	b113      	cbz	r3, 800e3a8 <_usb_ep0setup+0x98>
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	2105      	movs	r1, #5
 800e3a6:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 800e3a8:	2306      	movs	r3, #6
 800e3aa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return;
 800e3ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 800e3b0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800e3b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 800e3b8:	ea42 2605 	orr.w	r6, r2, r5, lsl #8
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800e3bc:	f5b6 7f40 	cmp.w	r6, #768	; 0x300
 800e3c0:	f000 8100 	beq.w	800e5c4 <_usb_ep0setup+0x2b4>
 800e3c4:	d917      	bls.n	800e3f6 <_usb_ep0setup+0xe6>
 800e3c6:	f5b6 6fc0 	cmp.w	r6, #1536	; 0x600
 800e3ca:	f000 80e2 	beq.w	800e592 <_usb_ep0setup+0x282>
 800e3ce:	d977      	bls.n	800e4c0 <_usb_ep0setup+0x1b0>
 800e3d0:	f5b6 6f10 	cmp.w	r6, #2304	; 0x900
 800e3d4:	f000 8087 	beq.w	800e4e6 <_usb_ep0setup+0x1d6>
 800e3d8:	f640 4202 	movw	r2, #3074	; 0xc02
 800e3dc:	4296      	cmp	r6, r2
 800e3de:	f000 8104 	beq.w	800e5ea <_usb_ep0setup+0x2da>
 800e3e2:	f5b6 6f00 	cmp.w	r6, #2048	; 0x800
 800e3e6:	d1d1      	bne.n	800e38c <_usb_ep0setup+0x7c>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800e3e8:	f104 024f 	add.w	r2, r4, #79	; 0x4f
 800e3ec:	2501      	movs	r5, #1
 800e3ee:	6427      	str	r7, [r4, #64]	; 0x40
 800e3f0:	63a2      	str	r2, [r4, #56]	; 0x38
 800e3f2:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e3f4:	e79e      	b.n	800e334 <_usb_ep0setup+0x24>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800e3f6:	2e02      	cmp	r6, #2
 800e3f8:	f000 80b4 	beq.w	800e564 <_usb_ep0setup+0x254>
 800e3fc:	f240 80a9 	bls.w	800e552 <_usb_ep0setup+0x242>
 800e400:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 800e404:	f000 8095 	beq.w	800e532 <_usb_ep0setup+0x222>
 800e408:	f5b6 7f81 	cmp.w	r6, #258	; 0x102
 800e40c:	d1be      	bne.n	800e38c <_usb_ep0setup+0x7c>
        return false;
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800e40e:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800e412:	2a00      	cmp	r2, #0
 800e414:	d1ba      	bne.n	800e38c <_usb_ep0setup+0x7c>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800e416:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 800e41a:	f012 010f 	ands.w	r1, r2, #15
 800e41e:	d05d      	beq.n	800e4dc <_usb_ep0setup+0x1cc>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800e420:	0612      	lsls	r2, r2, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800e422:	4620      	mov	r0, r4
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800e424:	f100 8109 	bmi.w	800e63a <_usb_ep0setup+0x32a>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800e428:	f001 fdfa 	bl	8010020 <usb_lld_clear_out>
 800e42c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e430:	e054      	b.n	800e4dc <_usb_ep0setup+0x1cc>
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800e432:	699b      	ldr	r3, [r3, #24]
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
      usbPrepareReceive(usbp, 0, usbp->ep0next, usbp->ep0n);
 800e434:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800e436:	2600      	movs	r6, #0
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
 800e438:	2104      	movs	r1, #4
 800e43a:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800e43e:	4620      	mov	r0, r4
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
 800e440:	60da      	str	r2, [r3, #12]
  osp->rxsize             = n;
 800e442:	605d      	str	r5, [r3, #4]
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800e444:	701e      	strb	r6, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 800e446:	609e      	str	r6, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 800e448:	4631      	mov	r1, r6
 800e44a:	f001 fc11 	bl	800fc70 <usb_lld_prepare_receive>
 800e44e:	2320      	movs	r3, #32
 800e450:	f383 8811 	msr	BASEPRI, r3
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
      usbPrepareReceive(usbp, 0, usbp->ep0next, usbp->ep0n);
      osalSysLockFromISR();
      (void) usbStartReceiveI(usbp, 0);
 800e454:	4620      	mov	r0, r4
 800e456:	4631      	mov	r1, r6
 800e458:	f7ff ff12 	bl	800e280 <usbStartReceiveI>
 800e45c:	f386 8811 	msr	BASEPRI, r6
 800e460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 800e462:	b1bd      	cbz	r5, 800e494 <_usb_ep0setup+0x184>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800e464:	695b      	ldr	r3, [r3, #20]
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
      usbPrepareTransmit(usbp, 0, usbp->ep0next, usbp->ep0n);
 800e466:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800e468:	2600      	movs	r6, #0
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
 800e46a:	2101      	movs	r1, #1
 800e46c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800e470:	4620      	mov	r0, r4
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
 800e472:	60da      	str	r2, [r3, #12]
  isp->txsize             = n;
 800e474:	605d      	str	r5, [r3, #4]
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800e476:	701e      	strb	r6, [r3, #0]
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;
 800e478:	609e      	str	r6, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800e47a:	4631      	mov	r1, r6
 800e47c:	f001 fc78 	bl	800fd70 <usb_lld_prepare_transmit>
 800e480:	2320      	movs	r3, #32
 800e482:	f383 8811 	msr	BASEPRI, r3
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
      usbPrepareTransmit(usbp, 0, usbp->ep0next, usbp->ep0n);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
 800e486:	4620      	mov	r0, r4
 800e488:	4631      	mov	r1, r6
 800e48a:	f7ff ff11 	bl	800e2b0 <usbStartTransmitI>
 800e48e:	f386 8811 	msr	BASEPRI, r6
 800e492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800e494:	699b      	ldr	r3, [r3, #24]
      osalSysUnlockFromISR();
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
 800e496:	2203      	movs	r2, #3
 800e498:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800e49c:	4620      	mov	r0, r4
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800e49e:	701d      	strb	r5, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
 800e4a0:	60dd      	str	r5, [r3, #12]
  osp->rxsize             = n;
 800e4a2:	605d      	str	r5, [r3, #4]
  osp->rxcnt              = 0;
 800e4a4:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 800e4a6:	4629      	mov	r1, r5
 800e4a8:	f001 fbe2 	bl	800fc70 <usb_lld_prepare_receive>
 800e4ac:	2320      	movs	r3, #32
 800e4ae:	f383 8811 	msr	BASEPRI, r3
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      usbPrepareReceive(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartReceiveI(usbp, 0);
 800e4b2:	4620      	mov	r0, r4
 800e4b4:	4629      	mov	r1, r5
 800e4b6:	f7ff fee3 	bl	800e280 <usbStartReceiveI>
 800e4ba:	f385 8811 	msr	BASEPRI, r5
 800e4be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800e4c0:	f240 3202 	movw	r2, #770	; 0x302
 800e4c4:	4296      	cmp	r6, r2
 800e4c6:	d021      	beq.n	800e50c <_usb_ep0setup+0x1fc>
 800e4c8:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
 800e4cc:	f47f af5e 	bne.w	800e38c <_usb_ep0setup+0x7c>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 800e4d0:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
 800e4d4:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 800e4d8:	f000 809d 	beq.w	800e616 <_usb_ep0setup+0x306>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800e4dc:	2500      	movs	r5, #0
 800e4de:	63a5      	str	r5, [r4, #56]	; 0x38
 800e4e0:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e4e2:	6425      	str	r5, [r4, #64]	; 0x40
 800e4e4:	e726      	b.n	800e334 <_usb_ep0setup+0x24>
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_CONFIGURATION << 8):
    /* Handling configuration selection from the host.*/
    usbp->configuration = usbp->setup[2];
 800e4e6:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800e4ea:	f884 204f 	strb.w	r2, [r4, #79]	; 0x4f
    if (usbp->configuration == 0U) {
 800e4ee:	2a00      	cmp	r2, #0
 800e4f0:	f040 8082 	bne.w	800e5f8 <_usb_ep0setup+0x2e8>
      usbp->state = USB_SELECTED;
 800e4f4:	2203      	movs	r2, #3
 800e4f6:	7022      	strb	r2, [r4, #0]
    }
    else {
      usbp->state = USB_ACTIVE;
    }
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 800e4f8:	6862      	ldr	r2, [r4, #4]
 800e4fa:	6812      	ldr	r2, [r2, #0]
 800e4fc:	2a00      	cmp	r2, #0
 800e4fe:	d0ed      	beq.n	800e4dc <_usb_ep0setup+0x1cc>
 800e500:	4620      	mov	r0, r4
 800e502:	2102      	movs	r1, #2
 800e504:	4790      	blx	r2
 800e506:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e50a:	e7e7      	b.n	800e4dc <_usb_ep0setup+0x1cc>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800e50c:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800e510:	2a00      	cmp	r2, #0
 800e512:	f47f af3b 	bne.w	800e38c <_usb_ep0setup+0x7c>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800e516:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 800e51a:	f012 010f 	ands.w	r1, r2, #15
 800e51e:	d0dd      	beq.n	800e4dc <_usb_ep0setup+0x1cc>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800e520:	0613      	lsls	r3, r2, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800e522:	4620      	mov	r0, r4
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800e524:	f100 808e 	bmi.w	800e644 <_usb_ep0setup+0x334>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 800e528:	f001 fd5a 	bl	800ffe0 <usb_lld_stall_out>
 800e52c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e530:	e7d4      	b.n	800e4dc <_usb_ep0setup+0x1cc>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800e532:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800e536:	2a01      	cmp	r2, #1
 800e538:	f47f af28 	bne.w	800e38c <_usb_ep0setup+0x7c>
      usbp->status &= ~2U;
 800e53c:	f8b4 204c 	ldrh.w	r2, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800e540:	63a7      	str	r7, [r4, #56]	; 0x38
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 800e542:	f022 0202 	bic.w	r2, r2, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800e546:	63e7      	str	r7, [r4, #60]	; 0x3c
 800e548:	6427      	str	r7, [r4, #64]	; 0x40
 800e54a:	463d      	mov	r5, r7
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 800e54c:	f8a4 204c 	strh.w	r2, [r4, #76]	; 0x4c
 800e550:	e6f0      	b.n	800e334 <_usb_ep0setup+0x24>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800e552:	2e00      	cmp	r6, #0
 800e554:	d146      	bne.n	800e5e4 <_usb_ep0setup+0x2d4>
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 800e556:	f104 024c 	add.w	r2, r4, #76	; 0x4c
 800e55a:	2502      	movs	r5, #2
 800e55c:	6426      	str	r6, [r4, #64]	; 0x40
 800e55e:	63a2      	str	r2, [r4, #56]	; 0x38
 800e560:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e562:	e6e7      	b.n	800e334 <_usb_ep0setup+0x24>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 800e564:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 800e568:	f011 0f80 	tst.w	r1, #128	; 0x80
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800e56c:	4620      	mov	r0, r4
 800e56e:	f001 010f 	and.w	r1, r1, #15
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 800e572:	d144      	bne.n	800e5fe <_usb_ep0setup+0x2ee>
      default:
        return false;
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 800e574:	f001 fb4c 	bl	800fc10 <usb_lld_get_status_out>
 800e578:	2801      	cmp	r0, #1
 800e57a:	d044      	beq.n	800e606 <_usb_ep0setup+0x2f6>
 800e57c:	2802      	cmp	r0, #2
 800e57e:	f47f af05 	bne.w	800e38c <_usb_ep0setup+0x7c>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
        /*lint -restore*/
        return true;
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 800e582:	4b33      	ldr	r3, [pc, #204]	; (800e650 <_usb_ep0setup+0x340>)
 800e584:	63a3      	str	r3, [r4, #56]	; 0x38
 800e586:	63e0      	str	r0, [r4, #60]	; 0x3c
 800e588:	6427      	str	r7, [r4, #64]	; 0x40
 800e58a:	4605      	mov	r5, r0
 800e58c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e590:	e6d0      	b.n	800e334 <_usb_ep0setup+0x24>
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 800e592:	6862      	ldr	r2, [r4, #4]

static uint16_t get_hword(uint8_t *p) {
  uint16_t hw;

  hw  = (uint16_t)*p++;
  hw |= (uint16_t)*p << 8U;
 800e594:	f894 0049 	ldrb.w	r0, [r4, #73]	; 0x49
 800e598:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 800e59c:	6855      	ldr	r5, [r2, #4]
 800e59e:	f894 1047 	ldrb.w	r1, [r4, #71]	; 0x47
 800e5a2:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800e5a6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800e5aa:	4620      	mov	r0, r4
 800e5ac:	47a8      	blx	r5
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 800e5ae:	2800      	cmp	r0, #0
 800e5b0:	f43f aeec 	beq.w	800e38c <_usb_ep0setup+0x7c>
      return false;
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 800e5b4:	6843      	ldr	r3, [r0, #4]
 800e5b6:	6805      	ldr	r5, [r0, #0]
 800e5b8:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e5ba:	63a3      	str	r3, [r4, #56]	; 0x38
 800e5bc:	6427      	str	r7, [r4, #64]	; 0x40
 800e5be:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e5c2:	e6b7      	b.n	800e334 <_usb_ep0setup+0x24>
    }
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800e5c4:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800e5c8:	2a01      	cmp	r2, #1
 800e5ca:	f47f aedf 	bne.w	800e38c <_usb_ep0setup+0x7c>
      usbp->status |= 2U;
 800e5ce:	f8b4 204c 	ldrh.w	r2, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800e5d2:	63a7      	str	r7, [r4, #56]	; 0x38
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 800e5d4:	f042 0202 	orr.w	r2, r2, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800e5d8:	63e7      	str	r7, [r4, #60]	; 0x3c
 800e5da:	6427      	str	r7, [r4, #64]	; 0x40
 800e5dc:	463d      	mov	r5, r7
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 800e5de:	f8a4 204c 	strh.w	r2, [r4, #76]	; 0x4c
 800e5e2:	e6a7      	b.n	800e334 <_usb_ep0setup+0x24>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800e5e4:	2e01      	cmp	r6, #1
 800e5e6:	f47f aed1 	bne.w	800e38c <_usb_ep0setup+0x7c>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 800e5ea:	4a1a      	ldr	r2, [pc, #104]	; (800e654 <_usb_ep0setup+0x344>)
 800e5ec:	63a2      	str	r2, [r4, #56]	; 0x38
 800e5ee:	2502      	movs	r5, #2
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e5f4:	6422      	str	r2, [r4, #64]	; 0x40
 800e5f6:	e69d      	b.n	800e334 <_usb_ep0setup+0x24>
    usbp->configuration = usbp->setup[2];
    if (usbp->configuration == 0U) {
      usbp->state = USB_SELECTED;
    }
    else {
      usbp->state = USB_ACTIVE;
 800e5f8:	2204      	movs	r2, #4
 800e5fa:	7022      	strb	r2, [r4, #0]
 800e5fc:	e77c      	b.n	800e4f8 <_usb_ep0setup+0x1e8>
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800e5fe:	f001 fb17 	bl	800fc30 <usb_lld_get_status_in>
 800e602:	2801      	cmp	r0, #1
 800e604:	d1ba      	bne.n	800e57c <_usb_ep0setup+0x26c>
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800e606:	4b14      	ldr	r3, [pc, #80]	; (800e658 <_usb_ep0setup+0x348>)
 800e608:	63a3      	str	r3, [r4, #56]	; 0x38
 800e60a:	63e6      	str	r6, [r4, #60]	; 0x3c
 800e60c:	6427      	str	r7, [r4, #64]	; 0x40
 800e60e:	4635      	mov	r5, r6
 800e610:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e614:	e68e      	b.n	800e334 <_usb_ep0setup+0x24>
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {

  usbp->address = usbp->setup[2];
 800e616:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800e61a:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
  usb_lld_set_address(usbp);
 800e61e:	4620      	mov	r0, r4
 800e620:	f001 fa36 	bl	800fa90 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 800e624:	6863      	ldr	r3, [r4, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	b113      	cbz	r3, 800e630 <_usb_ep0setup+0x320>
 800e62a:	4620      	mov	r0, r4
 800e62c:	2101      	movs	r1, #1
 800e62e:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 800e630:	2203      	movs	r2, #3
 800e632:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e636:	7022      	strb	r2, [r4, #0]
 800e638:	e750      	b.n	800e4dc <_usb_ep0setup+0x1cc>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800e63a:	f001 fd01 	bl	8010040 <usb_lld_clear_in>
 800e63e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e642:	e74b      	b.n	800e4dc <_usb_ep0setup+0x1cc>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800e644:	f001 fcdc 	bl	8010000 <usb_lld_stall_in>
 800e648:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e64c:	e746      	b.n	800e4dc <_usb_ep0setup+0x1cc>
 800e64e:	bf00      	nop
 800e650:	08017430 	.word	0x08017430
 800e654:	08017420 	.word	0x08017420
 800e658:	08017440 	.word	0x08017440
 800e65c:	00000000 	.word	0x00000000

0800e660 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 800e660:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 800e662:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 800e666:	4604      	mov	r4, r0
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 800e668:	2b06      	cmp	r3, #6
 800e66a:	d815      	bhi.n	800e698 <_usb_ep0in+0x38>
 800e66c:	e8df f003 	tbb	[pc, r3]
 800e670:	041c3404 	.word	0x041c3404
 800e674:	1504      	.short	0x1504
 800e676:	04          	.byte	0x04
 800e677:	00          	.byte	0x00
    /* Falling through is intentional.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 800e678:	2100      	movs	r1, #0
 800e67a:	f001 fcc1 	bl	8010000 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800e67e:	4620      	mov	r0, r4
 800e680:	2100      	movs	r1, #0
 800e682:	f001 fcad 	bl	800ffe0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800e686:	6863      	ldr	r3, [r4, #4]
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	b113      	cbz	r3, 800e692 <_usb_ep0in+0x32>
 800e68c:	4620      	mov	r0, r4
 800e68e:	2105      	movs	r1, #5
 800e690:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800e692:	2306      	movs	r3, #6
 800e694:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800e698:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_end_setup(usbp, ep);
#endif
    return;
  case USB_EP0_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 800e69a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800e69c:	b103      	cbz	r3, 800e6a0 <_usb_ep0in+0x40>
      usbp->ep0endcb(usbp);
 800e69e:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
 800e6a6:	bd38      	pop	{r3, r4, r5, pc}
 800e6a8:	68c3      	ldr	r3, [r0, #12]
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800e6aa:	699b      	ldr	r3, [r3, #24]

  osp->rxqueued           = false;
 800e6ac:	2500      	movs	r5, #0
      return;
    }
    /* Falls into, it is intentional.*/
  case USB_EP0_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
 800e6ae:	2203      	movs	r2, #3
 800e6b0:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800e6b4:	4629      	mov	r1, r5
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800e6b6:	701d      	strb	r5, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
 800e6b8:	60dd      	str	r5, [r3, #12]
  osp->rxsize             = n;
 800e6ba:	605d      	str	r5, [r3, #4]
  osp->rxcnt              = 0;
 800e6bc:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 800e6be:	4620      	mov	r0, r4
 800e6c0:	f001 fad6 	bl	800fc70 <usb_lld_prepare_receive>
 800e6c4:	2320      	movs	r3, #32
 800e6c6:	f383 8811 	msr	BASEPRI, r3
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    usbPrepareReceive(usbp, 0, NULL, 0);
    osalSysLockFromISR();
    (void) usbStartReceiveI(usbp, 0);
 800e6ca:	4620      	mov	r0, r4
 800e6cc:	4629      	mov	r1, r5
 800e6ce:	f7ff fdd7 	bl	800e280 <usbStartReceiveI>
 800e6d2:	f385 8811 	msr	BASEPRI, r5
 800e6d6:	bd38      	pop	{r3, r4, r5, pc}

static uint16_t get_hword(uint8_t *p) {
  uint16_t hw;

  hw  = (uint16_t)*p++;
  hw |= (uint16_t)*p << 8U;
 800e6d8:	f890 204b 	ldrb.w	r2, [r0, #75]	; 0x4b
 800e6dc:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800e6e0:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 800e6e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800e6e6:	428b      	cmp	r3, r1
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 800e6e8:	68c3      	ldr	r3, [r0, #12]
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800e6ea:	d9de      	bls.n	800e6aa <_usb_ep0in+0x4a>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 800e6ec:	8a1d      	ldrh	r5, [r3, #16]
 800e6ee:	fbb1 f2f5 	udiv	r2, r1, r5
 800e6f2:	fb05 1512 	mls	r5, r5, r2, r1
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800e6f6:	2d00      	cmp	r5, #0
 800e6f8:	d1d7      	bne.n	800e6aa <_usb_ep0in+0x4a>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800e6fa:	695b      	ldr	r3, [r3, #20]
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800e6fc:	4629      	mov	r1, r5
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800e6fe:	701d      	strb	r5, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800e700:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 800e702:	605d      	str	r5, [r3, #4]
  isp->txcnt              = 0;
 800e704:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800e706:	f001 fb33 	bl	800fd70 <usb_lld_prepare_transmit>
 800e70a:	2320      	movs	r3, #32
 800e70c:	f383 8811 	msr	BASEPRI, r3
       transmitted.*/
    if ((usbp->ep0n < max) &&
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
      usbPrepareTransmit(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
 800e710:	4620      	mov	r0, r4
 800e712:	4629      	mov	r1, r5
 800e714:	f7ff fdcc 	bl	800e2b0 <usbStartTransmitI>
 800e718:	f385 8811 	msr	BASEPRI, r5
      osalSysUnlockFromISR();
      usbp->ep0state = USB_EP0_WAITING_TX0;
 800e71c:	2302      	movs	r3, #2
 800e71e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return;
 800e722:	bd38      	pop	{r3, r4, r5, pc}
	...

0800e730 <_usb_ep0out>:
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {

  (void)ep;
  switch (usbp->ep0state) {
 800e730:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 800e734:	2a06      	cmp	r2, #6
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 800e736:	b538      	push	{r3, r4, r5, lr}
 800e738:	d80a      	bhi.n	800e750 <_usb_ep0out+0x20>
 800e73a:	2301      	movs	r3, #1
 800e73c:	4093      	lsls	r3, r2
 800e73e:	f013 0f67 	tst.w	r3, #103	; 0x67
 800e742:	4604      	mov	r4, r0
 800e744:	d111      	bne.n	800e76a <_usb_ep0out+0x3a>
 800e746:	f013 0508 	ands.w	r5, r3, #8
 800e74a:	d102      	bne.n	800e752 <_usb_ep0out+0x22>
 800e74c:	06db      	lsls	r3, r3, #27
 800e74e:	d41d      	bmi.n	800e78c <_usb_ep0out+0x5c>
 800e750:	bd38      	pop	{r3, r4, r5, pc}
    return;
  case USB_EP0_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeI(usbp, 0) != 0U) {
 800e752:	68c3      	ldr	r3, [r0, #12]
 800e754:	699b      	ldr	r3, [r3, #24]
 800e756:	689b      	ldr	r3, [r3, #8]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d1f9      	bne.n	800e750 <_usb_ep0out+0x20>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 800e75c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800e75e:	b103      	cbz	r3, 800e762 <_usb_ep0out+0x32>
      usbp->ep0endcb(usbp);
 800e760:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 800e762:	2300      	movs	r3, #0
 800e764:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
 800e768:	bd38      	pop	{r3, r4, r5, pc}
    /* Falling through is intentional.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 800e76a:	2100      	movs	r1, #0
 800e76c:	f001 fc48 	bl	8010000 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800e770:	4620      	mov	r0, r4
 800e772:	2100      	movs	r1, #0
 800e774:	f001 fc34 	bl	800ffe0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800e778:	6863      	ldr	r3, [r4, #4]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	b113      	cbz	r3, 800e784 <_usb_ep0out+0x54>
 800e77e:	4620      	mov	r0, r4
 800e780:	2105      	movs	r1, #5
 800e782:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800e784:	2306      	movs	r3, #6
 800e786:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800e78a:	bd38      	pop	{r3, r4, r5, pc}
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800e78c:	68c3      	ldr	r3, [r0, #12]
 800e78e:	695b      	ldr	r3, [r3, #20]

  (void)ep;
  switch (usbp->ep0state) {
  case USB_EP0_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_SENDING_STS;
 800e790:	2205      	movs	r2, #5
 800e792:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800e796:	4629      	mov	r1, r5
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800e798:	701d      	strb	r5, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800e79a:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 800e79c:	605d      	str	r5, [r3, #4]
  isp->txcnt              = 0;
 800e79e:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800e7a0:	f001 fae6 	bl	800fd70 <usb_lld_prepare_transmit>
 800e7a4:	2320      	movs	r3, #32
 800e7a6:	f383 8811 	msr	BASEPRI, r3
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_SENDING_STS;
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    usbPrepareTransmit(usbp, 0, NULL, 0);
    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, 0);
 800e7aa:	4620      	mov	r0, r4
 800e7ac:	4629      	mov	r1, r5
 800e7ae:	f7ff fd7f 	bl	800e2b0 <usbStartTransmitI>
 800e7b2:	f385 8811 	msr	BASEPRI, r5
 800e7b6:	bd38      	pop	{r3, r4, r5, pc}
	...

0800e7c0 <nvicEnableVector>:
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 800e7c0:	0943      	lsrs	r3, r0, #5
 800e7c2:	009b      	lsls	r3, r3, #2
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 800e7c4:	b410      	push	{r4}
 800e7c6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 800e7ca:	f100 4460 	add.w	r4, r0, #3758096384	; 0xe0000000
 800e7ce:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
 800e7d2:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 800e7d6:	0109      	lsls	r1, r1, #4
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 800e7d8:	f000 001f 	and.w	r0, r0, #31
 800e7dc:	2201      	movs	r2, #1
 800e7de:	4082      	lsls	r2, r0
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 800e7e0:	b2c9      	uxtb	r1, r1
 800e7e2:	f884 1300 	strb.w	r1, [r4, #768]	; 0x300
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 800e7e6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5] = 1 << (n & 0x1F);
 800e7ea:	601a      	str	r2, [r3, #0]
}
 800e7ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7f0:	4770      	bx	lr
 800e7f2:	bf00      	nop
	...

0800e800 <nvicSetSystemHandlerPriority>:
 */
void nvicSetSystemHandlerPriority(uint32_t handler, uint32_t prio) {

  osalDbgCheck(handler <= 12);

  SCB->SHP[handler] = NVIC_PRIORITY_MASK(prio);
 800e800:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800e804:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
 800e808:	0109      	lsls	r1, r1, #4
 800e80a:	b2c9      	uxtb	r1, r1
 800e80c:	7601      	strb	r1, [r0, #24]
 800e80e:	4770      	bx	lr

0800e810 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector6C) {
 800e810:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 800e812:	4b07      	ldr	r3, [pc, #28]	; (800e830 <Vector6C+0x20>)
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
 800e814:	4a07      	ldr	r2, [pc, #28]	; (800e834 <Vector6C+0x24>)
OSAL_IRQ_HANDLER(Vector6C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 800e816:	6819      	ldr	r1, [r3, #0]
 800e818:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0;
 800e81c:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[0].dma_func)
 800e81e:	6813      	ldr	r3, [r2, #0]
 800e820:	b10b      	cbz	r3, 800e826 <Vector6C+0x16>
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);
 800e822:	6850      	ldr	r0, [r2, #4]
 800e824:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
 800e826:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e82a:	f7ff ba49 	b.w	800dcc0 <_port_irq_epilogue>
 800e82e:	bf00      	nop
 800e830:	40026000 	.word	0x40026000
 800e834:	20001310 	.word	0x20001310
	...

0800e840 <Vector70>:
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e840:	4b08      	ldr	r3, [pc, #32]	; (800e864 <Vector70+0x24>)
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 800e842:	4809      	ldr	r0, [pc, #36]	; (800e868 <Vector70+0x28>)
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e844:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 800e846:	6882      	ldr	r2, [r0, #8]
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e848:	0989      	lsrs	r1, r1, #6
 800e84a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector70) {
 800e84e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
 800e850:	018c      	lsls	r4, r1, #6
 800e852:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[1].dma_func)
 800e854:	b10a      	cbz	r2, 800e85a <Vector70+0x1a>
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);
 800e856:	68c0      	ldr	r0, [r0, #12]
 800e858:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e85a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e85e:	f7ff ba2f 	b.w	800dcc0 <_port_irq_epilogue>
 800e862:	bf00      	nop
 800e864:	40026000 	.word	0x40026000
 800e868:	20001310 	.word	0x20001310
 800e86c:	00000000 	.word	0x00000000

0800e870 <Vector74>:
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e870:	4b08      	ldr	r3, [pc, #32]	; (800e894 <Vector74+0x24>)
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 800e872:	4809      	ldr	r0, [pc, #36]	; (800e898 <Vector74+0x28>)
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e874:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 800e876:	6902      	ldr	r2, [r0, #16]
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e878:	0c09      	lsrs	r1, r1, #16
 800e87a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector74) {
 800e87e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
 800e880:	040c      	lsls	r4, r1, #16
 800e882:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[2].dma_func)
 800e884:	b10a      	cbz	r2, 800e88a <Vector74+0x1a>
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);
 800e886:	6940      	ldr	r0, [r0, #20]
 800e888:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e88a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e88e:	f7ff ba17 	b.w	800dcc0 <_port_irq_epilogue>
 800e892:	bf00      	nop
 800e894:	40026000 	.word	0x40026000
 800e898:	20001310 	.word	0x20001310
 800e89c:	00000000 	.word	0x00000000

0800e8a0 <Vector78>:
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e8a0:	4b08      	ldr	r3, [pc, #32]	; (800e8c4 <Vector78+0x24>)
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 800e8a2:	4809      	ldr	r0, [pc, #36]	; (800e8c8 <Vector78+0x28>)
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e8a4:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 800e8a6:	6982      	ldr	r2, [r0, #24]
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e8a8:	0d89      	lsrs	r1, r1, #22
 800e8aa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector78) {
 800e8ae:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
 800e8b0:	058c      	lsls	r4, r1, #22
 800e8b2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[3].dma_func)
 800e8b4:	b10a      	cbz	r2, 800e8ba <Vector78+0x1a>
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);
 800e8b6:	69c0      	ldr	r0, [r0, #28]
 800e8b8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e8ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e8be:	f7ff b9ff 	b.w	800dcc0 <_port_irq_epilogue>
 800e8c2:	bf00      	nop
 800e8c4:	40026000 	.word	0x40026000
 800e8c8:	20001310 	.word	0x20001310
 800e8cc:	00000000 	.word	0x00000000

0800e8d0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector7C) {
 800e8d0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e8d2:	4b07      	ldr	r3, [pc, #28]	; (800e8f0 <Vector7C+0x20>)
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 800e8d4:	4807      	ldr	r0, [pc, #28]	; (800e8f4 <Vector7C+0x24>)
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e8d6:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 800e8d8:	6a02      	ldr	r2, [r0, #32]
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e8da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0;
 800e8de:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[4].dma_func)
 800e8e0:	b10a      	cbz	r2, 800e8e6 <Vector7C+0x16>
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);
 800e8e2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800e8e4:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e8e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e8ea:	f7ff b9e9 	b.w	800dcc0 <_port_irq_epilogue>
 800e8ee:	bf00      	nop
 800e8f0:	40026000 	.word	0x40026000
 800e8f4:	20001310 	.word	0x20001310
	...

0800e900 <Vector80>:
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e900:	4b08      	ldr	r3, [pc, #32]	; (800e924 <Vector80+0x24>)
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 800e902:	4809      	ldr	r0, [pc, #36]	; (800e928 <Vector80+0x28>)
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e904:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 800e906:	6a82      	ldr	r2, [r0, #40]	; 0x28
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e908:	0989      	lsrs	r1, r1, #6
 800e90a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector80) {
 800e90e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
 800e910:	018c      	lsls	r4, r1, #6
 800e912:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[5].dma_func)
 800e914:	b10a      	cbz	r2, 800e91a <Vector80+0x1a>
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);
 800e916:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800e918:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e91a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e91e:	f7ff b9cf 	b.w	800dcc0 <_port_irq_epilogue>
 800e922:	bf00      	nop
 800e924:	40026000 	.word	0x40026000
 800e928:	20001310 	.word	0x20001310
 800e92c:	00000000 	.word	0x00000000

0800e930 <Vector84>:
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e930:	4b08      	ldr	r3, [pc, #32]	; (800e954 <Vector84+0x24>)
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 800e932:	4809      	ldr	r0, [pc, #36]	; (800e958 <Vector84+0x28>)
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e934:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 800e936:	6b02      	ldr	r2, [r0, #48]	; 0x30
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e938:	0c09      	lsrs	r1, r1, #16
 800e93a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector84) {
 800e93e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
 800e940:	040c      	lsls	r4, r1, #16
 800e942:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[6].dma_func)
 800e944:	b10a      	cbz	r2, 800e94a <Vector84+0x1a>
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);
 800e946:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800e948:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e94a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e94e:	f7ff b9b7 	b.w	800dcc0 <_port_irq_epilogue>
 800e952:	bf00      	nop
 800e954:	40026000 	.word	0x40026000
 800e958:	20001310 	.word	0x20001310
 800e95c:	00000000 	.word	0x00000000

0800e960 <VectorFC>:
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e960:	4b08      	ldr	r3, [pc, #32]	; (800e984 <VectorFC+0x24>)
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 800e962:	4809      	ldr	r0, [pc, #36]	; (800e988 <VectorFC+0x28>)
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e964:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 800e966:	6b82      	ldr	r2, [r0, #56]	; 0x38
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e968:	0d89      	lsrs	r1, r1, #22
 800e96a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(VectorFC) {
 800e96e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
 800e970:	058c      	lsls	r4, r1, #22
 800e972:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[7].dma_func)
 800e974:	b10a      	cbz	r2, 800e97a <VectorFC+0x1a>
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);
 800e976:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800e978:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e97a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e97e:	f7ff b99f 	b.w	800dcc0 <_port_irq_epilogue>
 800e982:	bf00      	nop
 800e984:	40026000 	.word	0x40026000
 800e988:	20001310 	.word	0x20001310
 800e98c:	00000000 	.word	0x00000000

0800e990 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector120) {
 800e990:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800e992:	4b07      	ldr	r3, [pc, #28]	; (800e9b0 <Vector120+0x20>)
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 800e994:	4807      	ldr	r0, [pc, #28]	; (800e9b4 <Vector120+0x24>)
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800e996:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 800e998:	6c02      	ldr	r2, [r0, #64]	; 0x40
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800e99a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0;
 800e99e:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[8].dma_func)
 800e9a0:	b10a      	cbz	r2, 800e9a6 <Vector120+0x16>
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);
 800e9a2:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800e9a4:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e9a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e9aa:	f7ff b989 	b.w	800dcc0 <_port_irq_epilogue>
 800e9ae:	bf00      	nop
 800e9b0:	40026400 	.word	0x40026400
 800e9b4:	20001310 	.word	0x20001310
	...

0800e9c0 <Vector124>:
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e9c0:	4b08      	ldr	r3, [pc, #32]	; (800e9e4 <Vector124+0x24>)
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 800e9c2:	4809      	ldr	r0, [pc, #36]	; (800e9e8 <Vector124+0x28>)
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e9c4:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 800e9c6:	6c82      	ldr	r2, [r0, #72]	; 0x48
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e9c8:	0989      	lsrs	r1, r1, #6
 800e9ca:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector124) {
 800e9ce:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
 800e9d0:	018c      	lsls	r4, r1, #6
 800e9d2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[9].dma_func)
 800e9d4:	b10a      	cbz	r2, 800e9da <Vector124+0x1a>
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);
 800e9d6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800e9d8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e9da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e9de:	f7ff b96f 	b.w	800dcc0 <_port_irq_epilogue>
 800e9e2:	bf00      	nop
 800e9e4:	40026400 	.word	0x40026400
 800e9e8:	20001310 	.word	0x20001310
 800e9ec:	00000000 	.word	0x00000000

0800e9f0 <Vector128>:
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e9f0:	4b08      	ldr	r3, [pc, #32]	; (800ea14 <Vector128+0x24>)
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 800e9f2:	4809      	ldr	r0, [pc, #36]	; (800ea18 <Vector128+0x28>)
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e9f4:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 800e9f6:	6d02      	ldr	r2, [r0, #80]	; 0x50
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e9f8:	0c09      	lsrs	r1, r1, #16
 800e9fa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector128) {
 800e9fe:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
 800ea00:	040c      	lsls	r4, r1, #16
 800ea02:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[10].dma_func)
 800ea04:	b10a      	cbz	r2, 800ea0a <Vector128+0x1a>
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);
 800ea06:	6d40      	ldr	r0, [r0, #84]	; 0x54
 800ea08:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800ea0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800ea0e:	f7ff b957 	b.w	800dcc0 <_port_irq_epilogue>
 800ea12:	bf00      	nop
 800ea14:	40026400 	.word	0x40026400
 800ea18:	20001310 	.word	0x20001310
 800ea1c:	00000000 	.word	0x00000000

0800ea20 <Vector12C>:
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800ea20:	4b08      	ldr	r3, [pc, #32]	; (800ea44 <Vector12C+0x24>)
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 800ea22:	4809      	ldr	r0, [pc, #36]	; (800ea48 <Vector12C+0x28>)
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800ea24:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 800ea26:	6d82      	ldr	r2, [r0, #88]	; 0x58
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800ea28:	0d89      	lsrs	r1, r1, #22
 800ea2a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector12C) {
 800ea2e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
 800ea30:	058c      	lsls	r4, r1, #22
 800ea32:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[11].dma_func)
 800ea34:	b10a      	cbz	r2, 800ea3a <Vector12C+0x1a>
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);
 800ea36:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 800ea38:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800ea3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800ea3e:	f7ff b93f 	b.w	800dcc0 <_port_irq_epilogue>
 800ea42:	bf00      	nop
 800ea44:	40026400 	.word	0x40026400
 800ea48:	20001310 	.word	0x20001310
 800ea4c:	00000000 	.word	0x00000000

0800ea50 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector130) {
 800ea50:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800ea52:	4b07      	ldr	r3, [pc, #28]	; (800ea70 <Vector130+0x20>)
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 800ea54:	4807      	ldr	r0, [pc, #28]	; (800ea74 <Vector130+0x24>)
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800ea56:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 800ea58:	6e02      	ldr	r2, [r0, #96]	; 0x60
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800ea5a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0;
 800ea5e:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[12].dma_func)
 800ea60:	b10a      	cbz	r2, 800ea66 <Vector130+0x16>
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);
 800ea62:	6e40      	ldr	r0, [r0, #100]	; 0x64
 800ea64:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800ea66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800ea6a:	f7ff b929 	b.w	800dcc0 <_port_irq_epilogue>
 800ea6e:	bf00      	nop
 800ea70:	40026400 	.word	0x40026400
 800ea74:	20001310 	.word	0x20001310
	...

0800ea80 <Vector150>:
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800ea80:	4b08      	ldr	r3, [pc, #32]	; (800eaa4 <Vector150+0x24>)
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 800ea82:	4809      	ldr	r0, [pc, #36]	; (800eaa8 <Vector150+0x28>)
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800ea84:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 800ea86:	6e82      	ldr	r2, [r0, #104]	; 0x68
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800ea88:	0989      	lsrs	r1, r1, #6
 800ea8a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector150) {
 800ea8e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
 800ea90:	018c      	lsls	r4, r1, #6
 800ea92:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[13].dma_func)
 800ea94:	b10a      	cbz	r2, 800ea9a <Vector150+0x1a>
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);
 800ea96:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 800ea98:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800ea9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800ea9e:	f7ff b90f 	b.w	800dcc0 <_port_irq_epilogue>
 800eaa2:	bf00      	nop
 800eaa4:	40026400 	.word	0x40026400
 800eaa8:	20001310 	.word	0x20001310
 800eaac:	00000000 	.word	0x00000000

0800eab0 <Vector154>:
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800eab0:	4b08      	ldr	r3, [pc, #32]	; (800ead4 <Vector154+0x24>)
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 800eab2:	4809      	ldr	r0, [pc, #36]	; (800ead8 <Vector154+0x28>)
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800eab4:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 800eab6:	6f02      	ldr	r2, [r0, #112]	; 0x70
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800eab8:	0c09      	lsrs	r1, r1, #16
 800eaba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector154) {
 800eabe:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
 800eac0:	040c      	lsls	r4, r1, #16
 800eac2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[14].dma_func)
 800eac4:	b10a      	cbz	r2, 800eaca <Vector154+0x1a>
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);
 800eac6:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800eac8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800eaca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800eace:	f7ff b8f7 	b.w	800dcc0 <_port_irq_epilogue>
 800ead2:	bf00      	nop
 800ead4:	40026400 	.word	0x40026400
 800ead8:	20001310 	.word	0x20001310
 800eadc:	00000000 	.word	0x00000000

0800eae0 <Vector158>:
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800eae0:	4b08      	ldr	r3, [pc, #32]	; (800eb04 <Vector158+0x24>)
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 800eae2:	4809      	ldr	r0, [pc, #36]	; (800eb08 <Vector158+0x28>)
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800eae4:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 800eae6:	6f82      	ldr	r2, [r0, #120]	; 0x78
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800eae8:	0d89      	lsrs	r1, r1, #22
 800eaea:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector158) {
 800eaee:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
 800eaf0:	058c      	lsls	r4, r1, #22
 800eaf2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[15].dma_func)
 800eaf4:	b10a      	cbz	r2, 800eafa <Vector158+0x1a>
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);
 800eaf6:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 800eaf8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800eafa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800eafe:	f7ff b8df 	b.w	800dcc0 <_port_irq_epilogue>
 800eb02:	bf00      	nop
 800eb04:	40026400 	.word	0x40026400
 800eb08:	20001310 	.word	0x20001310
 800eb0c:	00000000 	.word	0x00000000

0800eb10 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
 800eb10:	4b0d      	ldr	r3, [pc, #52]	; (800eb48 <dmaInit+0x38>)
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 800eb12:	b430      	push	{r4, r5}
  int i;

  dma_streams_mask = 0;
 800eb14:	2200      	movs	r2, #0
 800eb16:	4d0d      	ldr	r5, [pc, #52]	; (800eb4c <dmaInit+0x3c>)
 800eb18:	4c0d      	ldr	r4, [pc, #52]	; (800eb50 <dmaInit+0x40>)
 800eb1a:	601a      	str	r2, [r3, #0]
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
 800eb1c:	4611      	mov	r1, r2
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 800eb1e:	4613      	mov	r3, r2
    _stm32_dma_streams[i].stream->CR = 0;
 800eb20:	58a8      	ldr	r0, [r5, r2]
 800eb22:	6001      	str	r1, [r0, #0]
    dma_isr_redir[i].dma_func = NULL;
 800eb24:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 800eb28:	3301      	adds	r3, #1
 800eb2a:	2b10      	cmp	r3, #16
 800eb2c:	f102 020c 	add.w	r2, r2, #12
 800eb30:	d1f6      	bne.n	800eb20 <dmaInit+0x10>
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 800eb32:	4908      	ldr	r1, [pc, #32]	; (800eb54 <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFF;
  DMA2->LIFCR = 0xFFFFFFFF;
 800eb34:	4a08      	ldr	r2, [pc, #32]	; (800eb58 <dmaInit+0x48>)
  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 800eb36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eb3a:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFF;
  DMA2->LIFCR = 0xFFFFFFFF;
  DMA2->HIFCR = 0xFFFFFFFF;
}
 800eb3c:	bc30      	pop	{r4, r5}
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
  DMA1->HIFCR = 0xFFFFFFFF;
 800eb3e:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFF;
 800eb40:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFF;
 800eb42:	60d3      	str	r3, [r2, #12]
}
 800eb44:	4770      	bx	lr
 800eb46:	bf00      	nop
 800eb48:	20001390 	.word	0x20001390
 800eb4c:	08017450 	.word	0x08017450
 800eb50:	20001310 	.word	0x20001310
 800eb54:	40026000 	.word	0x40026000
 800eb58:	40026400 	.word	0x40026400
 800eb5c:	00000000 	.word	0x00000000

0800eb60 <dmaStreamAllocate>:
 * @special
 */
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
                       uint32_t priority,
                       stm32_dmaisr_t func,
                       void *param) {
 800eb60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
 800eb62:	4f1f      	ldr	r7, [pc, #124]	; (800ebe0 <dmaStreamAllocate+0x80>)
 800eb64:	7a46      	ldrb	r6, [r0, #9]
 800eb66:	683d      	ldr	r5, [r7, #0]
 800eb68:	2401      	movs	r4, #1
 800eb6a:	fa04 fe06 	lsl.w	lr, r4, r6
 800eb6e:	ea1e 0f05 	tst.w	lr, r5
 800eb72:	d131      	bne.n	800ebd8 <dmaStreamAllocate+0x78>
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 800eb74:	4c1b      	ldr	r4, [pc, #108]	; (800ebe4 <dmaStreamAllocate+0x84>)
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 800eb76:	ea4e 0505 	orr.w	r5, lr, r5
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 800eb7a:	eb04 0cc6 	add.w	ip, r4, r6, lsl #3
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 800eb7e:	f015 0fff 	tst.w	r5, #255	; 0xff
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 800eb82:	603d      	str	r5, [r7, #0]
  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 800eb84:	f844 2036 	str.w	r2, [r4, r6, lsl #3]
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 800eb88:	f8cc 3004 	str.w	r3, [ip, #4]
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 800eb8c:	d004      	beq.n	800eb98 <dmaStreamAllocate+0x38>
    rccEnableDMA1(FALSE);
 800eb8e:	4c16      	ldr	r4, [pc, #88]	; (800ebe8 <dmaStreamAllocate+0x88>)
 800eb90:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800eb92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800eb96:	6323      	str	r3, [r4, #48]	; 0x30
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
 800eb98:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
 800eb9c:	d116      	bne.n	800ebcc <dmaStreamAllocate+0x6c>
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 800eb9e:	6805      	ldr	r5, [r0, #0]
 800eba0:	682b      	ldr	r3, [r5, #0]
 800eba2:	f023 031f 	bic.w	r3, r3, #31
 800eba6:	602b      	str	r3, [r5, #0]
 800eba8:	682b      	ldr	r3, [r5, #0]
 800ebaa:	f013 0401 	ands.w	r4, r3, #1
 800ebae:	d1fb      	bne.n	800eba8 <dmaStreamAllocate+0x48>
 800ebb0:	7a07      	ldrb	r7, [r0, #8]
 800ebb2:	6846      	ldr	r6, [r0, #4]
 800ebb4:	233d      	movs	r3, #61	; 0x3d
 800ebb6:	40bb      	lsls	r3, r7
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800ebb8:	2721      	movs	r7, #33	; 0x21
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 800ebba:	6033      	str	r3, [r6, #0]
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 800ebbc:	602c      	str	r4, [r5, #0]
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800ebbe:	616f      	str	r7, [r5, #20]

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
 800ebc0:	b162      	cbz	r2, 800ebdc <dmaStreamAllocate+0x7c>
    nvicEnableVector(dmastp->vector, priority);
 800ebc2:	7a80      	ldrb	r0, [r0, #10]
 800ebc4:	f7ff fdfc 	bl	800e7c0 <nvicEnableVector>

  return FALSE;
 800ebc8:	4620      	mov	r0, r4
 800ebca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);
 800ebcc:	4c06      	ldr	r4, [pc, #24]	; (800ebe8 <dmaStreamAllocate+0x88>)
 800ebce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ebd0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ebd4:	6323      	str	r3, [r4, #48]	; 0x30
 800ebd6:	e7e2      	b.n	800eb9e <dmaStreamAllocate+0x3e>

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;
 800ebd8:	4620      	mov	r0, r4
 800ebda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
    nvicEnableVector(dmastp->vector, priority);

  return FALSE;
 800ebdc:	4610      	mov	r0, r2
}
 800ebde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebe0:	20001390 	.word	0x20001390
 800ebe4:	20001310 	.word	0x20001310
 800ebe8:	40023800 	.word	0x40023800
 800ebec:	00000000 	.word	0x00000000

0800ebf0 <hal_lld_init>:
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 800ebf0:	4b17      	ldr	r3, [pc, #92]	; (800ec50 <hal_lld_init+0x60>)
 800ebf2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800ebf6:	691a      	ldr	r2, [r3, #16]
 800ebf8:	2200      	movs	r2, #0
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 800ebfa:	b410      	push	{r4}

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 800ebfc:	6119      	str	r1, [r3, #16]
 800ebfe:	611a      	str	r2, [r3, #16]
  rccResetAHB2(~0);
 800ec00:	6958      	ldr	r0, [r3, #20]
 800ec02:	6159      	str	r1, [r3, #20]
 800ec04:	615a      	str	r2, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800ec06:	6a18      	ldr	r0, [r3, #32]
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 800ec08:	4c12      	ldr	r4, [pc, #72]	; (800ec54 <hal_lld_init+0x64>)

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
  rccResetAHB2(~0);
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800ec0a:	f060 5080 	orn	r0, r0, #268435456	; 0x10000000
 800ec0e:	6218      	str	r0, [r3, #32]
 800ec10:	621a      	str	r2, [r3, #32]
  rccResetAPB2(~0);
 800ec12:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800ec14:	6259      	str	r1, [r3, #36]	; 0x24
 800ec16:	625a      	str	r2, [r3, #36]	; 0x24

  /* PWR clock enabled.*/
  rccEnablePWRInterface(FALSE);
 800ec18:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800ec1a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800ec1e:	6419      	str	r1, [r3, #64]	; 0x40
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 800ec20:	6821      	ldr	r1, [r4, #0]
 800ec22:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800ec26:	6021      	str	r1, [r4, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 800ec28:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800ec2a:	f401 7140 	and.w	r1, r1, #768	; 0x300
 800ec2e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ec32:	d003      	beq.n	800ec3c <hal_lld_init+0x4c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 800ec34:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800ec38:	6719      	str	r1, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 800ec3a:	671a      	str	r2, [r3, #112]	; 0x70

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 800ec3c:	4a05      	ldr	r2, [pc, #20]	; (800ec54 <hal_lld_init+0x64>)

  /* Programmable voltage detector enable.*/
#if STM32_PVD_ENABLE
  PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
#endif /* STM32_PVD_ENABLE */
}
 800ec3e:	f85d 4b04 	ldr.w	r4, [sp], #4

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 800ec42:	6853      	ldr	r3, [r2, #4]
 800ec44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ec48:	6053      	str	r3, [r2, #4]

  /* Initializes the backup domain.*/
  hal_lld_backup_domain_init();

#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 800ec4a:	f7ff bf61 	b.w	800eb10 <dmaInit>
 800ec4e:	bf00      	nop
 800ec50:	40023800 	.word	0x40023800
 800ec54:	40007000 	.word	0x40007000
	...

0800ec60 <stm32_clock_init>:
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800ec60:	492c      	ldr	r1, [pc, #176]	; (800ed14 <stm32_clock_init+0xb4>)

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800ec62:	4b2d      	ldr	r3, [pc, #180]	; (800ed18 <stm32_clock_init+0xb8>)
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800ec64:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800ec68:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800ec6c:	6408      	str	r0, [r1, #64]	; 0x40

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800ec6e:	601a      	str	r2, [r3, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800ec70:	680b      	ldr	r3, [r1, #0]
 800ec72:	f043 0301 	orr.w	r3, r3, #1
 800ec76:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800ec78:	680a      	ldr	r2, [r1, #0]
 800ec7a:	4b26      	ldr	r3, [pc, #152]	; (800ed14 <stm32_clock_init+0xb4>)
 800ec7c:	0790      	lsls	r0, r2, #30
 800ec7e:	d5fb      	bpl.n	800ec78 <stm32_clock_init+0x18>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW */
 800ec80:	689a      	ldr	r2, [r3, #8]
 800ec82:	f022 0203 	bic.w	r2, r2, #3
 800ec86:	609a      	str	r2, [r3, #8]
  RCC->CFGR |= RCC_CFGR_SWS_HSI;            /* Select HSI as internal*/
 800ec88:	689a      	ldr	r2, [r3, #8]
 800ec8a:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800ec8c:	4619      	mov	r1, r3
 800ec8e:	688b      	ldr	r3, [r1, #8]
 800ec90:	4a20      	ldr	r2, [pc, #128]	; (800ed14 <stm32_clock_init+0xb4>)
 800ec92:	f013 030c 	ands.w	r3, r3, #12
 800ec96:	d1fa      	bne.n	800ec8e <stm32_clock_init+0x2e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 800ec98:	6811      	ldr	r1, [r2, #0]
 800ec9a:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 800ec9e:	6011      	str	r1, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 800eca0:	6093      	str	r3, [r2, #8]
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
 800eca2:	6813      	ldr	r3, [r2, #0]
 800eca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800eca8:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800ecaa:	6811      	ldr	r1, [r2, #0]
 800ecac:	4b19      	ldr	r3, [pc, #100]	; (800ed14 <stm32_clock_init+0xb4>)
 800ecae:	0389      	lsls	r1, r1, #14
 800ecb0:	d5fb      	bpl.n	800ecaa <stm32_clock_init+0x4a>
    ;                           /* Waits until HSE is stable.               */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 800ecb2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800ecb4:	f042 0201 	orr.w	r2, r2, #1
 800ecb8:	675a      	str	r2, [r3, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 800ecba:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800ecbc:	4915      	ldr	r1, [pc, #84]	; (800ed14 <stm32_clock_init+0xb4>)
 800ecbe:	0790      	lsls	r0, r2, #30
 800ecc0:	d5fb      	bpl.n	800ecba <stm32_clock_init+0x5a>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 800ecc2:	4b16      	ldr	r3, [pc, #88]	; (800ed1c <stm32_clock_init+0xbc>)
 800ecc4:	604b      	str	r3, [r1, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800ecc6:	680b      	ldr	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 800ecc8:	4a13      	ldr	r2, [pc, #76]	; (800ed18 <stm32_clock_init+0xb8>)

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800ecca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ecce:	600b      	str	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 800ecd0:	6853      	ldr	r3, [r2, #4]
 800ecd2:	0459      	lsls	r1, r3, #17
 800ecd4:	d5fc      	bpl.n	800ecd0 <stm32_clock_init+0x70>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 800ecd6:	490f      	ldr	r1, [pc, #60]	; (800ed14 <stm32_clock_init+0xb4>)
 800ecd8:	680a      	ldr	r2, [r1, #0]
 800ecda:	4b0e      	ldr	r3, [pc, #56]	; (800ed14 <stm32_clock_init+0xb4>)
 800ecdc:	0192      	lsls	r2, r2, #6
 800ecde:	d5fb      	bpl.n	800ecd8 <stm32_clock_init+0x78>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 800ece0:	4a0f      	ldr	r2, [pc, #60]	; (800ed20 <stm32_clock_init+0xc0>)
  while (!(RCC->CR & RCC_CR_PLLSAIRDY))
    ;
#endif

  /* Other clock-related settings (dividers, MCO etc).*/
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 800ece2:	4910      	ldr	r1, [pc, #64]	; (800ed24 <stm32_clock_init+0xc4>)
 800ece4:	6099      	str	r1, [r3, #8]
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 800ece6:	f240 7105 	movw	r1, #1797	; 0x705
 800ecea:	6011      	str	r1, [r2, #0]
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif

  /* Switching to the configured clock source if it is different from MSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 800ecec:	689a      	ldr	r2, [r3, #8]
 800ecee:	f042 0202 	orr.w	r2, r2, #2
 800ecf2:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 800ecf4:	461a      	mov	r2, r3
 800ecf6:	6893      	ldr	r3, [r2, #8]
 800ecf8:	4906      	ldr	r1, [pc, #24]	; (800ed14 <stm32_clock_init+0xb4>)
 800ecfa:	f003 030c 	and.w	r3, r3, #12
 800ecfe:	2b08      	cmp	r3, #8
 800ed00:	d1f9      	bne.n	800ecf6 <stm32_clock_init+0x96>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
 800ed02:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800ed04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ed08:	644b      	str	r3, [r1, #68]	; 0x44
 800ed0a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ed0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ed10:	664b      	str	r3, [r1, #100]	; 0x64
 800ed12:	4770      	bx	lr
 800ed14:	40023800 	.word	0x40023800
 800ed18:	40007000 	.word	0x40007000
 800ed1c:	07405408 	.word	0x07405408
 800ed20:	40023c00 	.word	0x40023c00
 800ed24:	38089400 	.word	0x38089400
	...

0800ed30 <SysTick_Handler>:
 * @brief   System Timer vector.
 * @details This interrupt is used for system tick in periodic mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(SysTick_Handler) {
 800ed30:	b508      	push	{r3, lr}
 800ed32:	2320      	movs	r3, #32
 800ed34:	f383 8811 	msr	BASEPRI, r3
 *          service from the HAL.
 */
#if (OSAL_ST_MODE != OSAL_ST_MODE_NONE) || defined(__DOXYGEN__)
static inline void osalOsTimerHandlerI(void) {

  chSysTimerHandlerI();
 800ed38:	f7fe faca 	bl	800d2d0 <chSysTimerHandlerI>
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	f383 8811 	msr	BASEPRI, r3
  osalSysLockFromISR();
  osalOsTimerHandlerI();
  osalSysUnlockFromISR();

  OSAL_IRQ_EPILOGUE();
}
 800ed42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  osalSysLockFromISR();
  osalOsTimerHandlerI();
  osalSysUnlockFromISR();

  OSAL_IRQ_EPILOGUE();
 800ed46:	f7fe bfbb 	b.w	800dcc0 <_port_irq_epilogue>
 800ed4a:	bf00      	nop
 800ed4c:	0000      	movs	r0, r0
	...

0800ed50 <st_lld_init>:
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING */

#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
 800ed50:	4b05      	ldr	r3, [pc, #20]	; (800ed68 <st_lld_init+0x18>)
 800ed52:	f244 109f 	movw	r0, #16799	; 0x419f
  SysTick->VAL = 0;
 800ed56:	2100      	movs	r1, #0
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 800ed58:	2207      	movs	r2, #7
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING */

#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
 800ed5a:	6058      	str	r0, [r3, #4]
  SysTick->VAL = 0;
 800ed5c:	6099      	str	r1, [r3, #8]
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                  SysTick_CTRL_ENABLE_Msk |
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
 800ed5e:	200b      	movs	r0, #11
 800ed60:	2108      	movs	r1, #8
#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
  SysTick->VAL = 0;
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 800ed62:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_ENABLE_Msk |
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
 800ed64:	f7ff bd4c 	b.w	800e800 <nvicSetSystemHandlerPriority>
 800ed68:	e000e010 	.word	0xe000e010
 800ed6c:	00000000 	.word	0x00000000

0800ed70 <can_lld_set_filters>:
 *
 * @notapi
 */
static void can_lld_set_filters(uint32_t can2sb,
                                uint32_t num,
                                const CANFilter *cfp) {
 800ed70:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Temporarily enabling CAN1 clock.*/
  rccEnableCAN1(FALSE);
 800ed72:	4c43      	ldr	r4, [pc, #268]	; (800ee80 <can_lld_set_filters+0x110>)

  /* Filters initialization.*/
  CAN1->FMR = (CAN1->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 800ed74:	4d43      	ldr	r5, [pc, #268]	; (800ee84 <can_lld_set_filters+0x114>)
static void can_lld_set_filters(uint32_t can2sb,
                                uint32_t num,
                                const CANFilter *cfp) {

  /* Temporarily enabling CAN1 clock.*/
  rccEnableCAN1(FALSE);
 800ed76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ed78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ed7c:	6423      	str	r3, [r4, #64]	; 0x40

  /* Filters initialization.*/
  CAN1->FMR = (CAN1->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 800ed7e:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
 800ed82:	0c1b      	lsrs	r3, r3, #16
 800ed84:	041b      	lsls	r3, r3, #16
 800ed86:	f043 0301 	orr.w	r3, r3, #1
 800ed8a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800ed8e:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
  if (num > 0) {
 800ed92:	2900      	cmp	r1, #0
 800ed94:	d04e      	beq.n	800ee34 <can_lld_set_filters+0xc4>
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
 800ed96:	2300      	movs	r3, #0
 800ed98:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800ed9c:	4618      	mov	r0, r3
  if (num > 0) {
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
 800ed9e:	f8c5 3204 	str.w	r3, [r5, #516]	; 0x204
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
      CAN1->sFilterRegister[i].FR1 = 0;
 800eda2:	461c      	mov	r4, r3
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
 800eda4:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
    CAN1->FFA1R = 0;
 800eda8:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
 800edac:	00c3      	lsls	r3, r0, #3
 800edae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800edb2:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800edb6:	3001      	adds	r0, #1
 800edb8:	281c      	cmp	r0, #28
      CAN1->sFilterRegister[i].FR1 = 0;
 800edba:	f8c3 4240 	str.w	r4, [r3, #576]	; 0x240
      CAN1->sFilterRegister[i].FR2 = 0;
 800edbe:	f8c3 4244 	str.w	r4, [r3, #580]	; 0x244
    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800edc2:	d1f3      	bne.n	800edac <can_lld_set_filters+0x3c>

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
      fmask = 1 << cfp->filter;
      if (cfp->mode)
        CAN1->FM1R |= fmask;
 800edc4:	482f      	ldr	r0, [pc, #188]	; (800ee84 <can_lld_set_filters+0x114>)
    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800edc6:	2600      	movs	r6, #0
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
      fmask = 1 << cfp->filter;
 800edc8:	2701      	movs	r7, #1
 800edca:	6815      	ldr	r5, [r2, #0]
      if (cfp->mode)
 800edcc:	7914      	ldrb	r4, [r2, #4]
 800edce:	00eb      	lsls	r3, r5, #3
 800edd0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800edd4:	f014 0f01 	tst.w	r4, #1
 800edd8:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800eddc:	f106 0601 	add.w	r6, r6, #1
      fmask = 1 << cfp->filter;
 800ede0:	fa07 f505 	lsl.w	r5, r7, r5
      if (cfp->mode)
 800ede4:	d005      	beq.n	800edf2 <can_lld_set_filters+0x82>
        CAN1->FM1R |= fmask;
 800ede6:	f8d0 e204 	ldr.w	lr, [r0, #516]	; 0x204
 800edea:	ea45 0e0e 	orr.w	lr, r5, lr
 800edee:	f8c0 e204 	str.w	lr, [r0, #516]	; 0x204
      if (cfp->scale)
 800edf2:	f014 0f02 	tst.w	r4, #2
 800edf6:	d005      	beq.n	800ee04 <can_lld_set_filters+0x94>
        CAN1->FS1R |= fmask;
 800edf8:	f8d0 e20c 	ldr.w	lr, [r0, #524]	; 0x20c
 800edfc:	ea45 0e0e 	orr.w	lr, r5, lr
 800ee00:	f8c0 e20c 	str.w	lr, [r0, #524]	; 0x20c
      if (cfp->assignment)
 800ee04:	0764      	lsls	r4, r4, #29
 800ee06:	d504      	bpl.n	800ee12 <can_lld_set_filters+0xa2>
        CAN1->FFA1R |= fmask;
 800ee08:	f8d0 4214 	ldr.w	r4, [r0, #532]	; 0x214
 800ee0c:	432c      	orrs	r4, r5
 800ee0e:	f8c0 4214 	str.w	r4, [r0, #532]	; 0x214
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
 800ee12:	6894      	ldr	r4, [r2, #8]
 800ee14:	f8c3 4240 	str.w	r4, [r3, #576]	; 0x240
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
 800ee18:	68d4      	ldr	r4, [r2, #12]
 800ee1a:	f8c3 4244 	str.w	r4, [r3, #580]	; 0x244
      CAN1->FA1R |= fmask;
 800ee1e:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800ee22:	428e      	cmp	r6, r1
        CAN1->FS1R |= fmask;
      if (cfp->assignment)
        CAN1->FFA1R |= fmask;
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
      CAN1->FA1R |= fmask;
 800ee24:	ea43 0305 	orr.w	r3, r3, r5
      cfp++;
 800ee28:	f102 0210 	add.w	r2, r2, #16
        CAN1->FS1R |= fmask;
      if (cfp->assignment)
        CAN1->FFA1R |= fmask;
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
      CAN1->FA1R |= fmask;
 800ee2c:	f8c0 321c 	str.w	r3, [r0, #540]	; 0x21c
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800ee30:	d1cb      	bne.n	800edca <can_lld_set_filters+0x5a>
 800ee32:	e018      	b.n	800ee66 <can_lld_set_filters+0xf6>
 800ee34:	00c2      	lsls	r2, r0, #3
 800ee36:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    CAN1->sFilterRegister[can2sb].FR2 = 0;
#endif
    CAN1->FM1R = 0;
    CAN1->FFA1R = 0;
#if STM32_HAS_CAN2
    CAN1->FS1R = 1 | (1 << can2sb);
 800ee3a:	2301      	movs	r3, #1
 800ee3c:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
 800ee40:	4083      	lsls	r3, r0
 800ee42:	f043 0301 	orr.w	r3, r3, #1
    }
  }
  else {
    /* Setting up a single default filter that enables everything for both
       CANs.*/
    CAN1->sFilterRegister[0].FR1 = 0;
 800ee46:	f8c5 1240 	str.w	r1, [r5, #576]	; 0x240
    CAN1->sFilterRegister[0].FR2 = 0;
 800ee4a:	f8c5 1244 	str.w	r1, [r5, #580]	; 0x244
#if STM32_HAS_CAN2
    CAN1->sFilterRegister[can2sb].FR1 = 0;
 800ee4e:	f8c2 1240 	str.w	r1, [r2, #576]	; 0x240
    CAN1->sFilterRegister[can2sb].FR2 = 0;
 800ee52:	f8c2 1244 	str.w	r1, [r2, #580]	; 0x244
#endif
    CAN1->FM1R = 0;
 800ee56:	f8c5 1204 	str.w	r1, [r5, #516]	; 0x204
    CAN1->FFA1R = 0;
 800ee5a:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
#if STM32_HAS_CAN2
    CAN1->FS1R = 1 | (1 << can2sb);
 800ee5e:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
    CAN1->FA1R = 1 | (1 << can2sb);
 800ee62:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
#else
    CAN1->FS1R = 1;
    CAN1->FA1R = 1;
#endif
  }
  CAN1->FMR &= ~CAN_FMR_FINIT;
 800ee66:	4907      	ldr	r1, [pc, #28]	; (800ee84 <can_lld_set_filters+0x114>)

  /* Clock disabled, it will be enabled again in can_lld_start().*/
  rccDisableCAN1(FALSE);
 800ee68:	4a05      	ldr	r2, [pc, #20]	; (800ee80 <can_lld_set_filters+0x110>)
#else
    CAN1->FS1R = 1;
    CAN1->FA1R = 1;
#endif
  }
  CAN1->FMR &= ~CAN_FMR_FINIT;
 800ee6a:	f8d1 3200 	ldr.w	r3, [r1, #512]	; 0x200
 800ee6e:	f023 0301 	bic.w	r3, r3, #1
 800ee72:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200

  /* Clock disabled, it will be enabled again in can_lld_start().*/
  rccDisableCAN1(FALSE);
 800ee76:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800ee78:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800ee7c:	6413      	str	r3, [r2, #64]	; 0x40
 800ee7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee80:	40023800 	.word	0x40023800
 800ee84:	40006400 	.word	0x40006400
	...

0800ee90 <Vector8C>:
/**
 * @brief   CAN1 TX interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_TX_HANDLER) {
 800ee90:	b510      	push	{r4, lr}
 * @notapi
 */
static void can_lld_tx_handler(CANDriver *canp) {

  /* No more events until a message is transmitted.*/
  canp->can->TSR = CAN_TSR_RQCP0 | CAN_TSR_RQCP1 | CAN_TSR_RQCP2;
 800ee92:	4c0c      	ldr	r4, [pc, #48]	; (800eec4 <Vector8C+0x34>)
 800ee94:	490c      	ldr	r1, [pc, #48]	; (800eec8 <Vector8C+0x38>)
 800ee96:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800ee98:	2320      	movs	r3, #32
 800ee9a:	6091      	str	r1, [r2, #8]
 800ee9c:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800eea0:	2100      	movs	r1, #0
 800eea2:	f104 0008 	add.w	r0, r4, #8
 800eea6:	f7fe fcf3 	bl	800d890 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800eeaa:	f104 001c 	add.w	r0, r4, #28
 800eeae:	2101      	movs	r1, #1
 800eeb0:	f7fe fd76 	bl	800d9a0 <chEvtBroadcastFlagsI>
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800eeba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800eebe:	f7fe beff 	b.w	800dcc0 <_port_irq_epilogue>
 800eec2:	bf00      	nop
 800eec4:	20001394 	.word	0x20001394
 800eec8:	00010101 	.word	0x00010101
 800eecc:	00000000 	.word	0x00000000

0800eed0 <Vector90>:
/*
 * @brief   CAN1 RX0 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX0_HANDLER) {
 800eed0:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_rx0_handler(CANDriver *canp) {
  uint32_t rf0r;

  rf0r = canp->can->RF0R;
 800eed2:	4d16      	ldr	r5, [pc, #88]	; (800ef2c <Vector90+0x5c>)
 800eed4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800eed6:	68dc      	ldr	r4, [r3, #12]
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
 800eed8:	07a2      	lsls	r2, r4, #30
 800eeda:	d111      	bne.n	800ef00 <Vector90+0x30>
    osalSysLockFromISR();
    osalThreadDequeueAllI(&canp->rxqueue, MSG_OK);
    osalEventBroadcastFlagsI(&canp->rxfull_event, CAN_MAILBOX_TO_MASK(1));
    osalSysUnlockFromISR();
  }
  if ((rf0r & CAN_RF0R_FOVR0) > 0) {
 800eedc:	06e3      	lsls	r3, r4, #27
 800eede:	d50b      	bpl.n	800eef8 <Vector90+0x28>
    /* Overflow events handling.*/
    canp->can->RF0R = CAN_RF0R_FOVR0;
 800eee0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800eee2:	2110      	movs	r1, #16
 800eee4:	60d9      	str	r1, [r3, #12]
 800eee6:	2320      	movs	r3, #32
 800eee8:	f383 8811 	msr	BASEPRI, r3
 800eeec:	4810      	ldr	r0, [pc, #64]	; (800ef30 <Vector90+0x60>)
 800eeee:	f7fe fd57 	bl	800d9a0 <chEvtBroadcastFlagsI>
 800eef2:	2300      	movs	r3, #0
 800eef4:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800eef8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800eefc:	f7fe bee0 	b.w	800dcc0 <_port_irq_epilogue>
  uint32_t rf0r;

  rf0r = canp->can->RF0R;
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
    /* No more receive events until the queue 0 has been emptied.*/
    canp->can->IER &= ~CAN_IER_FMPIE0;
 800ef00:	695a      	ldr	r2, [r3, #20]
 800ef02:	f022 0202 	bic.w	r2, r2, #2
 800ef06:	615a      	str	r2, [r3, #20]
 800ef08:	2320      	movs	r3, #32
 800ef0a:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800ef0e:	2100      	movs	r1, #0
 800ef10:	f105 0010 	add.w	r0, r5, #16
 800ef14:	f7fe fcbc 	bl	800d890 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800ef18:	f105 0018 	add.w	r0, r5, #24
 800ef1c:	2101      	movs	r1, #1
 800ef1e:	f7fe fd3f 	bl	800d9a0 <chEvtBroadcastFlagsI>
 800ef22:	2300      	movs	r3, #0
 800ef24:	f383 8811 	msr	BASEPRI, r3
 800ef28:	e7d8      	b.n	800eedc <Vector90+0xc>
 800ef2a:	bf00      	nop
 800ef2c:	20001394 	.word	0x20001394
 800ef30:	200013b4 	.word	0x200013b4
	...

0800ef40 <Vector94>:
/**
 * @brief   CAN1 RX1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX1_HANDLER) {
 800ef40:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_rx1_handler(CANDriver *canp) {
  uint32_t rf1r;

  rf1r = canp->can->RF1R;
 800ef42:	4d16      	ldr	r5, [pc, #88]	; (800ef9c <Vector94+0x5c>)
 800ef44:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ef46:	691c      	ldr	r4, [r3, #16]
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
 800ef48:	07a2      	lsls	r2, r4, #30
 800ef4a:	d111      	bne.n	800ef70 <Vector94+0x30>
    osalSysLockFromISR();
    osalThreadDequeueAllI(&canp->rxqueue, MSG_OK);
    osalEventBroadcastFlagsI(&canp->rxfull_event, CAN_MAILBOX_TO_MASK(2));
    osalSysUnlockFromISR();
  }
  if ((rf1r & CAN_RF1R_FOVR1) > 0) {
 800ef4c:	06e3      	lsls	r3, r4, #27
 800ef4e:	d50b      	bpl.n	800ef68 <Vector94+0x28>
    /* Overflow events handling.*/
    canp->can->RF1R = CAN_RF1R_FOVR1;
 800ef50:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ef52:	2110      	movs	r1, #16
 800ef54:	6119      	str	r1, [r3, #16]
 800ef56:	2320      	movs	r3, #32
 800ef58:	f383 8811 	msr	BASEPRI, r3
 800ef5c:	4810      	ldr	r0, [pc, #64]	; (800efa0 <Vector94+0x60>)
 800ef5e:	f7fe fd1f 	bl	800d9a0 <chEvtBroadcastFlagsI>
 800ef62:	2300      	movs	r3, #0
 800ef64:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800ef68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800ef6c:	f7fe bea8 	b.w	800dcc0 <_port_irq_epilogue>
  uint32_t rf1r;

  rf1r = canp->can->RF1R;
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
    /* No more receive events until the queue 0 has been emptied.*/
    canp->can->IER &= ~CAN_IER_FMPIE1;
 800ef70:	695a      	ldr	r2, [r3, #20]
 800ef72:	f022 0210 	bic.w	r2, r2, #16
 800ef76:	615a      	str	r2, [r3, #20]
 800ef78:	2320      	movs	r3, #32
 800ef7a:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800ef7e:	2100      	movs	r1, #0
 800ef80:	f105 0010 	add.w	r0, r5, #16
 800ef84:	f7fe fc84 	bl	800d890 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800ef88:	f105 0018 	add.w	r0, r5, #24
 800ef8c:	2102      	movs	r1, #2
 800ef8e:	f7fe fd07 	bl	800d9a0 <chEvtBroadcastFlagsI>
 800ef92:	2300      	movs	r3, #0
 800ef94:	f383 8811 	msr	BASEPRI, r3
 800ef98:	e7d8      	b.n	800ef4c <Vector94+0xc>
 800ef9a:	bf00      	nop
 800ef9c:	20001394 	.word	0x20001394
 800efa0:	200013b4 	.word	0x200013b4
	...

0800efb0 <Vector98>:
/**
 * @brief   CAN1 SCE interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_SCE_HANDLER) {
 800efb0:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_sce_handler(CANDriver *canp) {
  uint32_t msr;

  msr = canp->can->MSR;
 800efb2:	4d1b      	ldr	r5, [pc, #108]	; (800f020 <Vector98+0x70>)
 800efb4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800efb6:	685c      	ldr	r4, [r3, #4]
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
 800efb8:	221c      	movs	r2, #28
 800efba:	605a      	str	r2, [r3, #4]
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
 800efbc:	0722      	lsls	r2, r4, #28
 800efbe:	d41d      	bmi.n	800effc <Vector98+0x4c>
    osalEventBroadcastFlagsI(&canp->wakeup_event, 0);
    osalSysUnlockFromISR();
  }
#endif /* CAN_USE_SLEEP_MODE */
  /* Error event.*/
  if (msr & CAN_MSR_ERRI) {
 800efc0:	0763      	lsls	r3, r4, #29
 800efc2:	d517      	bpl.n	800eff4 <Vector98+0x44>
    eventflags_t flags;
    uint32_t esr = canp->can->ESR;
 800efc4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800efc6:	6993      	ldr	r3, [r2, #24]

    canp->can->ESR &= ~CAN_ESR_LEC;
 800efc8:	6991      	ldr	r1, [r2, #24]
 800efca:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800efce:	6191      	str	r1, [r2, #24]
    flags = (eventflags_t)(esr & 7);
    if ((esr & CAN_ESR_LEC) > 0)
 800efd0:	f013 0f70 	tst.w	r3, #112	; 0x70
  if (msr & CAN_MSR_ERRI) {
    eventflags_t flags;
    uint32_t esr = canp->can->ESR;

    canp->can->ESR &= ~CAN_ESR_LEC;
    flags = (eventflags_t)(esr & 7);
 800efd4:	f003 0107 	and.w	r1, r3, #7
    if ((esr & CAN_ESR_LEC) > 0)
      flags |= CAN_FRAMING_ERROR;
 800efd8:	bf18      	it	ne
 800efda:	f041 0108 	orrne.w	r1, r1, #8
 800efde:	2220      	movs	r2, #32
 800efe0:	f382 8811 	msr	BASEPRI, r2
 800efe4:	480f      	ldr	r0, [pc, #60]	; (800f024 <Vector98+0x74>)
 800efe6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800efea:	f7fe fcd9 	bl	800d9a0 <chEvtBroadcastFlagsI>
 800efee:	2300      	movs	r3, #0
 800eff0:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800eff4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800eff8:	f7fe be62 	b.w	800dcc0 <_port_irq_epilogue>
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800effc:	681a      	ldr	r2, [r3, #0]
  msr = canp->can->MSR;
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
 800effe:	4628      	mov	r0, r5
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800f000:	f022 0202 	bic.w	r2, r2, #2
  msr = canp->can->MSR;
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
 800f004:	2103      	movs	r1, #3
 800f006:	f800 1b28 	strb.w	r1, [r0], #40
 800f00a:	2120      	movs	r1, #32
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800f00c:	601a      	str	r2, [r3, #0]
 800f00e:	f381 8811 	msr	BASEPRI, r1
 800f012:	2100      	movs	r1, #0
 800f014:	f7fe fcc4 	bl	800d9a0 <chEvtBroadcastFlagsI>
 800f018:	2300      	movs	r3, #0
 800f01a:	f383 8811 	msr	BASEPRI, r3
 800f01e:	e7cf      	b.n	800efc0 <Vector98+0x10>
 800f020:	20001394 	.word	0x20001394
 800f024:	200013b4 	.word	0x200013b4
	...

0800f030 <can_lld_init>:
/**
 * @brief   Low level CAN driver initialization.
 *
 * @notapi
 */
void can_lld_init(void) {
 800f030:	b510      	push	{r4, lr}

#if STM32_CAN_USE_CAN1
  /* Driver initialization.*/
  canObjectInit(&CAND1);
 800f032:	4c06      	ldr	r4, [pc, #24]	; (800f04c <can_lld_init+0x1c>)
 800f034:	4620      	mov	r0, r4
 800f036:	f7fe fea3 	bl	800dd80 <canObjectInit>
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800f03a:	2100      	movs	r1, #0
void can_lld_init(void) {

#if STM32_CAN_USE_CAN1
  /* Driver initialization.*/
  canObjectInit(&CAND1);
  CAND1.can = CAN1;
 800f03c:	4b04      	ldr	r3, [pc, #16]	; (800f050 <can_lld_init+0x20>)
 800f03e:	62e3      	str	r3, [r4, #44]	; 0x2c
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800f040:	460a      	mov	r2, r1
 800f042:	200e      	movs	r0, #14
#else
  can_lld_set_filters(STM32_CAN_MAX_FILTERS, 0, NULL);
#endif
}
 800f044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800f048:	f7ff be92 	b.w	800ed70 <can_lld_set_filters>
 800f04c:	20001394 	.word	0x20001394
 800f050:	40006400 	.word	0x40006400
	...

0800f060 <_pal_lld_init>:
 *
 * @param[in] config    the STM32 ports configuration
 *
 * @notapi
 */
void _pal_lld_init(const PALConfig *config) {
 800f060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800f064:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 800f21c <_pal_lld_init+0x1bc>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f068:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 800f220 <_pal_lld_init+0x1c0>
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800f06c:	f8d8 a030 	ldr.w	sl, [r8, #48]	; 0x30
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f070:	f8df e1b0 	ldr.w	lr, [pc, #432]	; 800f224 <_pal_lld_init+0x1c4>
 800f074:	4f63      	ldr	r7, [pc, #396]	; (800f204 <_pal_lld_init+0x1a4>)
 800f076:	4e64      	ldr	r6, [pc, #400]	; (800f208 <_pal_lld_init+0x1a8>)
 800f078:	4d64      	ldr	r5, [pc, #400]	; (800f20c <_pal_lld_init+0x1ac>)
 800f07a:	4c65      	ldr	r4, [pc, #404]	; (800f210 <_pal_lld_init+0x1b0>)
 800f07c:	4965      	ldr	r1, [pc, #404]	; (800f214 <_pal_lld_init+0x1b4>)
 800f07e:	4a66      	ldr	r2, [pc, #408]	; (800f218 <_pal_lld_init+0x1b8>)
 800f080:	f8df b1a4 	ldr.w	fp, [pc, #420]	; 800f228 <_pal_lld_init+0x1c8>
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800f084:	f240 19ff 	movw	r9, #511	; 0x1ff
 800f088:	ea4a 0a09 	orr.w	sl, sl, r9
 800f08c:	f8c8 a030 	str.w	sl, [r8, #48]	; 0x30
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
 800f090:	f8d8 a050 	ldr.w	sl, [r8, #80]	; 0x50
 800f094:	ea4a 0909 	orr.w	r9, sl, r9
 800f098:	f8c8 9050 	str.w	r9, [r8, #80]	; 0x50
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f09c:	6843      	ldr	r3, [r0, #4]
 800f09e:	f8cc 3004 	str.w	r3, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f0a2:	6883      	ldr	r3, [r0, #8]
 800f0a4:	f8cc 3008 	str.w	r3, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
 800f0a8:	68c3      	ldr	r3, [r0, #12]
 800f0aa:	f8cc 300c 	str.w	r3, [ip, #12]
  gpiop->ODR     = config->odr;
 800f0ae:	6903      	ldr	r3, [r0, #16]
 800f0b0:	f8cc 3014 	str.w	r3, [ip, #20]
  gpiop->AFRL    = config->afrl;
 800f0b4:	6943      	ldr	r3, [r0, #20]
 800f0b6:	f8cc 3020 	str.w	r3, [ip, #32]
  gpiop->AFRH    = config->afrh;
 800f0ba:	6983      	ldr	r3, [r0, #24]
 800f0bc:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f0c0:	6803      	ldr	r3, [r0, #0]
 800f0c2:	f8cc 3000 	str.w	r3, [ip]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f0c6:	6a03      	ldr	r3, [r0, #32]
 800f0c8:	f8ce 3004 	str.w	r3, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f0cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f0ce:	f8ce 3008 	str.w	r3, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
 800f0d2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800f0d4:	f8ce 300c 	str.w	r3, [lr, #12]
  gpiop->ODR     = config->odr;
 800f0d8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800f0da:	f8ce 3014 	str.w	r3, [lr, #20]
  gpiop->AFRL    = config->afrl;
 800f0de:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800f0e0:	f8ce 3020 	str.w	r3, [lr, #32]
  gpiop->AFRH    = config->afrh;
 800f0e4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f0e6:	f8ce 3024 	str.w	r3, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f0ea:	69c3      	ldr	r3, [r0, #28]
 800f0ec:	f8ce 3000 	str.w	r3, [lr]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f0f0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800f0f2:	607b      	str	r3, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f0f4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800f0f6:	60bb      	str	r3, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
 800f0f8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f0fa:	60fb      	str	r3, [r7, #12]
  gpiop->ODR     = config->odr;
 800f0fc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800f0fe:	617b      	str	r3, [r7, #20]
  gpiop->AFRL    = config->afrl;
 800f100:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f102:	623b      	str	r3, [r7, #32]
  gpiop->AFRH    = config->afrh;
 800f104:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f106:	627b      	str	r3, [r7, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f108:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800f10a:	603b      	str	r3, [r7, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f10c:	6d87      	ldr	r7, [r0, #88]	; 0x58
 800f10e:	6077      	str	r7, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f110:	6dc7      	ldr	r7, [r0, #92]	; 0x5c
 800f112:	60b7      	str	r7, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
 800f114:	6e07      	ldr	r7, [r0, #96]	; 0x60
 800f116:	60f7      	str	r7, [r6, #12]
  gpiop->ODR     = config->odr;
 800f118:	6e47      	ldr	r7, [r0, #100]	; 0x64
 800f11a:	6177      	str	r7, [r6, #20]
  gpiop->AFRL    = config->afrl;
 800f11c:	6e87      	ldr	r7, [r0, #104]	; 0x68
 800f11e:	6237      	str	r7, [r6, #32]
  gpiop->AFRH    = config->afrh;
 800f120:	6ec7      	ldr	r7, [r0, #108]	; 0x6c
 800f122:	6277      	str	r7, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f124:	6d47      	ldr	r7, [r0, #84]	; 0x54
 800f126:	6037      	str	r7, [r6, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f128:	6f46      	ldr	r6, [r0, #116]	; 0x74
 800f12a:	606e      	str	r6, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f12c:	6f86      	ldr	r6, [r0, #120]	; 0x78
 800f12e:	60ae      	str	r6, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
 800f130:	6fc6      	ldr	r6, [r0, #124]	; 0x7c
 800f132:	60ee      	str	r6, [r5, #12]
  gpiop->ODR     = config->odr;
 800f134:	f8d0 6080 	ldr.w	r6, [r0, #128]	; 0x80
 800f138:	616e      	str	r6, [r5, #20]
  gpiop->AFRL    = config->afrl;
 800f13a:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 800f13e:	622e      	str	r6, [r5, #32]
  gpiop->AFRH    = config->afrh;
 800f140:	f8d0 6088 	ldr.w	r6, [r0, #136]	; 0x88
 800f144:	626e      	str	r6, [r5, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f146:	6f06      	ldr	r6, [r0, #112]	; 0x70
 800f148:	602e      	str	r6, [r5, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f14a:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
 800f14e:	6065      	str	r5, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f150:	f8d0 5094 	ldr.w	r5, [r0, #148]	; 0x94
 800f154:	60a5      	str	r5, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 800f156:	f8d0 5098 	ldr.w	r5, [r0, #152]	; 0x98
 800f15a:	60e5      	str	r5, [r4, #12]
  gpiop->ODR     = config->odr;
 800f15c:	f8d0 509c 	ldr.w	r5, [r0, #156]	; 0x9c
 800f160:	6165      	str	r5, [r4, #20]
  gpiop->AFRL    = config->afrl;
 800f162:	f8d0 50a0 	ldr.w	r5, [r0, #160]	; 0xa0
 800f166:	6225      	str	r5, [r4, #32]
  gpiop->AFRH    = config->afrh;
 800f168:	f8d0 50a4 	ldr.w	r5, [r0, #164]	; 0xa4
 800f16c:	6265      	str	r5, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f16e:	f8d0 508c 	ldr.w	r5, [r0, #140]	; 0x8c
 800f172:	6025      	str	r5, [r4, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f174:	f8d0 40ac 	ldr.w	r4, [r0, #172]	; 0xac
 800f178:	604c      	str	r4, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f17a:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 800f17e:	608c      	str	r4, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800f180:	f8d0 40b4 	ldr.w	r4, [r0, #180]	; 0xb4
 800f184:	60cc      	str	r4, [r1, #12]
  gpiop->ODR     = config->odr;
 800f186:	f8d0 40b8 	ldr.w	r4, [r0, #184]	; 0xb8
 800f18a:	614c      	str	r4, [r1, #20]
  gpiop->AFRL    = config->afrl;
 800f18c:	f8d0 40bc 	ldr.w	r4, [r0, #188]	; 0xbc
 800f190:	620c      	str	r4, [r1, #32]
  gpiop->AFRH    = config->afrh;
 800f192:	f8d0 40c0 	ldr.w	r4, [r0, #192]	; 0xc0
 800f196:	624c      	str	r4, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f198:	f8d0 40a8 	ldr.w	r4, [r0, #168]	; 0xa8
 800f19c:	600c      	str	r4, [r1, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f19e:	f8d0 10c8 	ldr.w	r1, [r0, #200]	; 0xc8
 800f1a2:	6051      	str	r1, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f1a4:	f8d0 10cc 	ldr.w	r1, [r0, #204]	; 0xcc
 800f1a8:	6091      	str	r1, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 800f1aa:	f8d0 10d0 	ldr.w	r1, [r0, #208]	; 0xd0
 800f1ae:	60d1      	str	r1, [r2, #12]
  gpiop->ODR     = config->odr;
 800f1b0:	f8d0 10d4 	ldr.w	r1, [r0, #212]	; 0xd4
 800f1b4:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800f1b6:	f8d0 10d8 	ldr.w	r1, [r0, #216]	; 0xd8
 800f1ba:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 800f1bc:	f8d0 10dc 	ldr.w	r1, [r0, #220]	; 0xdc
 800f1c0:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f1c2:	f8d0 10c4 	ldr.w	r1, [r0, #196]	; 0xc4
 800f1c6:	6011      	str	r1, [r2, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800f1c8:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 800f1cc:	f8cb 2004 	str.w	r2, [fp, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800f1d0:	f8d0 20e8 	ldr.w	r2, [r0, #232]	; 0xe8
 800f1d4:	f8cb 2008 	str.w	r2, [fp, #8]
  gpiop->PUPDR   = config->pupdr;
 800f1d8:	f8d0 20ec 	ldr.w	r2, [r0, #236]	; 0xec
 800f1dc:	f8cb 200c 	str.w	r2, [fp, #12]
  gpiop->ODR     = config->odr;
 800f1e0:	f8d0 20f0 	ldr.w	r2, [r0, #240]	; 0xf0
 800f1e4:	f8cb 2014 	str.w	r2, [fp, #20]
  gpiop->AFRL    = config->afrl;
 800f1e8:	f8d0 20f4 	ldr.w	r2, [r0, #244]	; 0xf4
 800f1ec:	f8cb 2020 	str.w	r2, [fp, #32]
  gpiop->AFRH    = config->afrh;
 800f1f0:	f8d0 20f8 	ldr.w	r2, [r0, #248]	; 0xf8
 800f1f4:	f8cb 2024 	str.w	r2, [fp, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800f1f8:	f8d0 20e0 	ldr.w	r2, [r0, #224]	; 0xe0
 800f1fc:	f8cb 2000 	str.w	r2, [fp]
 800f200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f204:	40020800 	.word	0x40020800
 800f208:	40020c00 	.word	0x40020c00
 800f20c:	40021000 	.word	0x40021000
 800f210:	40021400 	.word	0x40021400
 800f214:	40021800 	.word	0x40021800
 800f218:	40021c00 	.word	0x40021c00
 800f21c:	40023800 	.word	0x40023800
 800f220:	40020000 	.word	0x40020000
 800f224:	40020400 	.word	0x40020400
 800f228:	40022000 	.word	0x40022000
 800f22c:	00000000 	.word	0x00000000

0800f230 <_pal_lld_setgroupmode>:
 * @notapi
 */
#if 1
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 800f230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (TRUE) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
 800f234:	f04f 0c0f 	mov.w	ip, #15
#if 1
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 800f238:	f002 0e03 	and.w	lr, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 800f23c:	f3c2 0780 	ubfx	r7, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 800f240:	f3c2 06c1 	ubfx	r6, r2, #3, #2
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
 800f244:	f3c2 1541 	ubfx	r5, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
 800f248:	2400      	movs	r4, #0

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 800f24a:	f3c2 12c3 	ubfx	r2, r2, #7, #4
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
 800f24e:	f04f 0901 	mov.w	r9, #1
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
      m2 = 3 << (bit * 2);
 800f252:	f04f 0803 	mov.w	r8, #3
 800f256:	e02b      	b.n	800f2b0 <_pal_lld_setgroupmode+0x80>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
 800f258:	f8d0 b020 	ldr.w	fp, [r0, #32]
 800f25c:	ea2b 0303 	bic.w	r3, fp, r3
 800f260:	ea43 030a 	orr.w	r3, r3, sl
 800f264:	6203      	str	r3, [r0, #32]
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800f266:	6843      	ldr	r3, [r0, #4]
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
 800f268:	fa09 fa04 	lsl.w	sl, r9, r4
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800f26c:	ea23 030a 	bic.w	r3, r3, sl
 800f270:	433b      	orrs	r3, r7
 800f272:	6043      	str	r3, [r0, #4]
 800f274:	ea4f 0a44 	mov.w	sl, r4, lsl #1
      m2 = 3 << (bit * 2);
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800f278:	6883      	ldr	r3, [r0, #8]
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
      m2 = 3 << (bit * 2);
 800f27a:	fa08 fa0a 	lsl.w	sl, r8, sl
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800f27e:	ea6f 0a0a 	mvn.w	sl, sl
 800f282:	ea0a 0303 	and.w	r3, sl, r3
 800f286:	4333      	orrs	r3, r6
 800f288:	6083      	str	r3, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 800f28a:	68c3      	ldr	r3, [r0, #12]
 800f28c:	ea0a 0303 	and.w	r3, sl, r3
 800f290:	432b      	orrs	r3, r5
 800f292:	60c3      	str	r3, [r0, #12]
      port->MODER   = (port->MODER & ~m2) | moder;
 800f294:	6803      	ldr	r3, [r0, #0]
 800f296:	ea0a 0303 	and.w	r3, sl, r3
 800f29a:	ea43 030e 	orr.w	r3, r3, lr
 800f29e:	6003      	str	r3, [r0, #0]
    }
    mask >>= 1;
    if (!mask)
 800f2a0:	0849      	lsrs	r1, r1, #1
 800f2a2:	d019      	beq.n	800f2d8 <_pal_lld_setgroupmode+0xa8>
      return;
    otyper <<= 1;
 800f2a4:	007f      	lsls	r7, r7, #1
    ospeedr <<= 2;
 800f2a6:	00b6      	lsls	r6, r6, #2
    pupdr <<= 2;
 800f2a8:	00ad      	lsls	r5, r5, #2
    moder <<= 2;
 800f2aa:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    bit++;
 800f2ae:	3401      	adds	r4, #1
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 800f2b0:	f004 0307 	and.w	r3, r4, #7
 800f2b4:	009b      	lsls	r3, r3, #2
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
 800f2b6:	f011 0f01 	tst.w	r1, #1
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 800f2ba:	fa02 fa03 	lsl.w	sl, r2, r3
      m4 = 15 << ((bit & 7) * 4);
 800f2be:	fa0c f303 	lsl.w	r3, ip, r3
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
 800f2c2:	d0ed      	beq.n	800f2a0 <_pal_lld_setgroupmode+0x70>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
 800f2c4:	2c07      	cmp	r4, #7
 800f2c6:	d9c7      	bls.n	800f258 <_pal_lld_setgroupmode+0x28>
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
 800f2c8:	f8d0 b024 	ldr.w	fp, [r0, #36]	; 0x24
 800f2cc:	ea2b 0303 	bic.w	r3, fp, r3
 800f2d0:	ea43 030a 	orr.w	r3, r3, sl
 800f2d4:	6243      	str	r3, [r0, #36]	; 0x24
 800f2d6:	e7c6      	b.n	800f266 <_pal_lld_setgroupmode+0x36>
 800f2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2dc:	0000      	movs	r0, r0
	...

0800f2e0 <VectorC4>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 800f2e0:	483a      	ldr	r0, [pc, #232]	; (800f3cc <VectorC4+0xec>)
  uint32_t event = dp->SR1;

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800f2e2:	4a3b      	ldr	r2, [pc, #236]	; (800f3d0 <VectorC4+0xf0>)
/**
 * @brief   I2C2 event interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 800f2e4:	b570      	push	{r4, r5, r6, lr}
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 800f2e6:	6b44      	ldr	r4, [r0, #52]	; 0x34
  uint32_t regSR2 = dp->SR2;
 800f2e8:	69a3      	ldr	r3, [r4, #24]
  uint32_t event = dp->SR1;
 800f2ea:	6965      	ldr	r5, [r4, #20]

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800f2ec:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800f2f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f2f4:	4293      	cmp	r3, r2
 800f2f6:	d04c      	beq.n	800f392 <VectorC4+0xb2>
 800f2f8:	d81e      	bhi.n	800f338 <VectorC4+0x58>
 800f2fa:	3a07      	subs	r2, #7
 800f2fc:	4293      	cmp	r3, r2
 800f2fe:	d03c      	beq.n	800f37a <VectorC4+0x9a>
 800f300:	3201      	adds	r2, #1
 800f302:	4293      	cmp	r3, r2
 800f304:	d110      	bne.n	800f328 <VectorC4+0x48>
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800f306:	6862      	ldr	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 800f308:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800f30a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    dmaStreamEnable(i2cp->dmarx);
 800f30e:	681b      	ldr	r3, [r3, #0]
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800f310:	6062      	str	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 800f312:	681a      	ldr	r2, [r3, #0]
 800f314:	f042 0201 	orr.w	r2, r2, #1
 800f318:	601a      	str	r2, [r3, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
 800f31a:	6862      	ldr	r2, [r4, #4]
 800f31c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f320:	6062      	str	r2, [r4, #4]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
 800f322:	685b      	ldr	r3, [r3, #4]
 800f324:	2b01      	cmp	r3, #1
 800f326:	d94b      	bls.n	800f3c0 <VectorC4+0xe0>
    break;
  default:
    break;
  }
  /* Clear ADDR flag. */
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 800f328:	f015 0f0a 	tst.w	r5, #10
    (void)dp->SR2;
 800f32c:	bf18      	it	ne
 800f32e:	69a3      	ldrne	r3, [r4, #24]
  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
}
 800f330:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
 800f334:	f7fe bcc4 	b.w	800dcc0 <_port_irq_epilogue>
  uint32_t event = dp->SR1;

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800f338:	4a26      	ldr	r2, [pc, #152]	; (800f3d4 <VectorC4+0xf4>)
 800f33a:	4293      	cmp	r3, r2
 800f33c:	d012      	beq.n	800f364 <VectorC4+0x84>
 800f33e:	3202      	adds	r2, #2
 800f340:	4293      	cmp	r3, r2
 800f342:	d1f1      	bne.n	800f328 <VectorC4+0x48>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
    dmaStreamEnable(i2cp->dmatx);
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 800f344:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	685e      	ldr	r6, [r3, #4]
 800f34a:	b33e      	cbz	r6, 800f39c <VectorC4+0xbc>
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800f34c:	6823      	ldr	r3, [r4, #0]
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 800f34e:	8c02      	ldrh	r2, [r0, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800f350:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 800f354:	f042 0201 	orr.w	r2, r2, #1
 800f358:	8402      	strh	r2, [r0, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800f35a:	6023      	str	r3, [r4, #0]
  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
}
 800f35c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
 800f360:	f7fe bcae 	b.w	800dcc0 <_port_irq_epilogue>
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800f364:	6863      	ldr	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 800f366:	6b02      	ldr	r2, [r0, #48]	; 0x30
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800f368:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmatx);
 800f36c:	6812      	ldr	r2, [r2, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800f36e:	6063      	str	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 800f370:	6813      	ldr	r3, [r2, #0]
 800f372:	f043 0301 	orr.w	r3, r3, #1
 800f376:	6013      	str	r3, [r2, #0]
 800f378:	e7d6      	b.n	800f328 <VectorC4+0x48>
  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
  case I2C_EV5_MASTER_MODE_SELECT:
    if ((i2cp->addr >> 8) > 0) { 
 800f37a:	8c03      	ldrh	r3, [r0, #32]
 800f37c:	0a1a      	lsrs	r2, r3, #8
 800f37e:	d00b      	beq.n	800f398 <VectorC4+0xb8>
      /* 10-bit address: 1 1 1 1 0 X X R/W */
      dp->DR = 0xF0 | (0x6 & (i2cp->addr >> 8)) | (0x1 & i2cp->addr);
 800f380:	f003 0301 	and.w	r3, r3, #1
 800f384:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800f388:	f002 0206 	and.w	r2, r2, #6
 800f38c:	4313      	orrs	r3, r2
 800f38e:	6123      	str	r3, [r4, #16]
 800f390:	e7ca      	b.n	800f328 <VectorC4+0x48>
      dp->DR = i2cp->addr;
    }
    break;
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
 800f392:	8c03      	ldrh	r3, [r0, #32]
 800f394:	f3c3 0347 	ubfx	r3, r3, #1, #8
 800f398:	6123      	str	r3, [r4, #16]
 800f39a:	e7c5      	b.n	800f328 <VectorC4+0x48>
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
      return;
    }
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800f39c:	6863      	ldr	r3, [r4, #4]
 800f39e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f3a2:	6063      	str	r3, [r4, #4]
    dp->CR1 |= I2C_CR1_STOP;
 800f3a4:	6823      	ldr	r3, [r4, #0]
 800f3a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f3aa:	6023      	str	r3, [r4, #0]
 800f3ac:	2320      	movs	r3, #32
 800f3ae:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 800f3b2:	301c      	adds	r0, #28
 800f3b4:	4631      	mov	r1, r6
 800f3b6:	f7fe fa43 	bl	800d840 <chThdResumeI>
 800f3ba:	f386 8811 	msr	BASEPRI, r6
 800f3be:	e7b3      	b.n	800f328 <VectorC4+0x48>
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
    dmaStreamEnable(i2cp->dmarx);
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
 800f3c0:	6823      	ldr	r3, [r4, #0]
 800f3c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f3c6:	6023      	str	r3, [r4, #0]
 800f3c8:	e7ae      	b.n	800f328 <VectorC4+0x48>
 800f3ca:	bf00      	nop
 800f3cc:	200013c4 	.word	0x200013c4
 800f3d0:	00030008 	.word	0x00030008
 800f3d4:	00070082 	.word	0x00070082
	...

0800f3e0 <VectorC8>:
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800f3e0:	4834      	ldr	r0, [pc, #208]	; (800f4b4 <VectorC8+0xd4>)
/**
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 800f3e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t sr = I2CD2.i2c->SR1;
 800f3e4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800f3e6:	6b07      	ldr	r7, [r0, #48]	; 0x30
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800f3e8:	6966      	ldr	r6, [r4, #20]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800f3ea:	683a      	ldr	r2, [r7, #0]
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800f3ec:	b2b1      	uxth	r1, r6

  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 800f3ee:	f401 435f 	and.w	r3, r1, #57088	; 0xdf00
 800f3f2:	43db      	mvns	r3, r3
 800f3f4:	6163      	str	r3, [r4, #20]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800f3f6:	6813      	ldr	r3, [r2, #0]
 800f3f8:	f023 031f 	bic.w	r3, r3, #31
 800f3fc:	6013      	str	r3, [r2, #0]
 800f3fe:	6813      	ldr	r3, [r2, #0]
 800f400:	07db      	lsls	r3, r3, #31
 800f402:	d4fc      	bmi.n	800f3fe <VectorC8+0x1e>
 800f404:	f897 e008 	ldrb.w	lr, [r7, #8]
  dmaStreamDisable(i2cp->dmarx);
 800f408:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800f40a:	687f      	ldr	r7, [r7, #4]
  dmaStreamDisable(i2cp->dmarx);
 800f40c:	682a      	ldr	r2, [r5, #0]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800f40e:	233d      	movs	r3, #61	; 0x3d
 800f410:	fa03 f30e 	lsl.w	r3, r3, lr
 800f414:	603b      	str	r3, [r7, #0]
  dmaStreamDisable(i2cp->dmarx);
 800f416:	6813      	ldr	r3, [r2, #0]
 800f418:	f023 031f 	bic.w	r3, r3, #31
 800f41c:	6013      	str	r3, [r2, #0]
 800f41e:	6813      	ldr	r3, [r2, #0]
 800f420:	f013 0301 	ands.w	r3, r3, #1
 800f424:	d1fb      	bne.n	800f41e <VectorC8+0x3e>
 800f426:	7a2f      	ldrb	r7, [r5, #8]
 800f428:	686d      	ldr	r5, [r5, #4]
 800f42a:	223d      	movs	r2, #61	; 0x3d
 800f42c:	40ba      	lsls	r2, r7

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
 800f42e:	05cf      	lsls	r7, r1, #23
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
  dmaStreamDisable(i2cp->dmarx);
 800f430:	602a      	str	r2, [r5, #0]

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
    i2cp->errors |= I2C_BUS_ERROR;
 800f432:	bf48      	it	mi
 800f434:	2301      	movmi	r3, #1

  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
 800f436:	058d      	lsls	r5, r1, #22
  dmaStreamDisable(i2cp->dmarx);

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
    i2cp->errors |= I2C_BUS_ERROR;
 800f438:	6083      	str	r3, [r0, #8]

  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
    i2cp->errors |= I2C_ARBITRATION_LOST;
 800f43a:	bf44      	itt	mi
 800f43c:	f043 0302 	orrmi.w	r3, r3, #2
 800f440:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 800f442:	054a      	lsls	r2, r1, #21
 800f444:	d50a      	bpl.n	800f45c <VectorC8+0x7c>
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 800f446:	6862      	ldr	r2, [r4, #4]
 800f448:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800f44c:	6062      	str	r2, [r4, #4]
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 800f44e:	6822      	ldr	r2, [r4, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 800f450:	f043 0304 	orr.w	r3, r3, #4
  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
    i2cp->errors |= I2C_ARBITRATION_LOST;

  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 800f454:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f458:	6022      	str	r2, [r4, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 800f45a:	6083      	str	r3, [r0, #8]
  }

  if (sr & I2C_SR1_OVR)                             /* Overrun.             */
 800f45c:	050f      	lsls	r7, r1, #20
    i2cp->errors |= I2C_OVERRUN;
 800f45e:	bf44      	itt	mi
 800f460:	f043 0308 	orrmi.w	r3, r3, #8
 800f464:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
 800f466:	044d      	lsls	r5, r1, #17
    i2cp->errors |= I2C_TIMEOUT;
 800f468:	bf44      	itt	mi
 800f46a:	f043 0320 	orrmi.w	r3, r3, #32
 800f46e:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
 800f470:	04cc      	lsls	r4, r1, #19
 800f472:	d513      	bpl.n	800f49c <VectorC8+0xbc>
    i2cp->errors |= I2C_PEC_ERROR;
 800f474:	f043 0310 	orr.w	r3, r3, #16

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800f478:	0431      	lsls	r1, r6, #16

  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
    i2cp->errors |= I2C_TIMEOUT;

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;
 800f47a:	6083      	str	r3, [r0, #8]

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800f47c:	d416      	bmi.n	800f4ac <VectorC8+0xcc>
 800f47e:	2320      	movs	r3, #32
 800f480:	f383 8811 	msr	BASEPRI, r3
 800f484:	480c      	ldr	r0, [pc, #48]	; (800f4b8 <VectorC8+0xd8>)
 800f486:	f06f 0101 	mvn.w	r1, #1
 800f48a:	f7fe f9d9 	bl	800d840 <chThdResumeI>
 800f48e:	2300      	movs	r3, #0
 800f490:	f383 8811 	msr	BASEPRI, r3

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
}
 800f494:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
 800f498:	f7fe bc12 	b.w	800dcc0 <_port_irq_epilogue>
    i2cp->errors |= I2C_TIMEOUT;

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800f49c:	0432      	lsls	r2, r6, #16
 800f49e:	d405      	bmi.n	800f4ac <VectorC8+0xcc>
    i2cp->errors |= I2C_SMB_ALERT;

  /* If some error has been identified then sends wakes the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d1ec      	bne.n	800f47e <VectorC8+0x9e>

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
}
 800f4a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
 800f4a8:	f7fe bc0a 	b.w	800dcc0 <_port_irq_epilogue>

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
    i2cp->errors |= I2C_SMB_ALERT;
 800f4ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4b0:	6083      	str	r3, [r0, #8]
 800f4b2:	e7e4      	b.n	800f47e <VectorC8+0x9e>
 800f4b4:	200013c4 	.word	0x200013c4
 800f4b8:	200013e0 	.word	0x200013e0
 800f4bc:	00000000 	.word	0x00000000

0800f4c0 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 800f4c0:	b510      	push	{r4, lr}
  I2CD1.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C1_RX_DMA_STREAM);
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 800f4c2:	4c07      	ldr	r4, [pc, #28]	; (800f4e0 <i2c_lld_init+0x20>)
 800f4c4:	4620      	mov	r0, r4
 800f4c6:	f7fe fc8b 	bl	800dde0 <i2cObjectInit>
  I2CD2.thread = NULL;
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
 800f4ca:	4b06      	ldr	r3, [pc, #24]	; (800f4e4 <i2c_lld_init+0x24>)
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
  I2CD2.i2c    = I2C2;
 800f4cc:	4a06      	ldr	r2, [pc, #24]	; (800f4e8 <i2c_lld_init+0x28>)
 800f4ce:	6362      	str	r2, [r4, #52]	; 0x34
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
 800f4d0:	2100      	movs	r1, #0
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
  I2CD2.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C2_TX_DMA_STREAM);
 800f4d2:	f103 023c 	add.w	r2, r3, #60	; 0x3c
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
 800f4d6:	61e1      	str	r1, [r4, #28]
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
 800f4d8:	62e3      	str	r3, [r4, #44]	; 0x2c
  I2CD2.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C2_TX_DMA_STREAM);
 800f4da:	6322      	str	r2, [r4, #48]	; 0x30
 800f4dc:	bd10      	pop	{r4, pc}
 800f4de:	bf00      	nop
 800f4e0:	200013c4 	.word	0x200013c4
 800f4e4:	08017468 	.word	0x08017468
 800f4e8:	40005800 	.word	0x40005800
 800f4ec:	00000000 	.word	0x00000000

0800f4f0 <usb_lld_pump>:
 *
 * @param[in] p         pointer to the @p USBDriver object
 *
 * @special
 */
void usb_lld_pump(void *p) {
 800f4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 800f4f4:	4bb2      	ldr	r3, [pc, #712]	; (800f7c0 <usb_lld_pump+0x2d0>)
 800f4f6:	49b3      	ldr	r1, [pc, #716]	; (800f7c4 <usb_lld_pump+0x2d4>)
 800f4f8:	699a      	ldr	r2, [r3, #24]
  USBDriver *usbp = (USBDriver *)p;
  stm32_otg_t *otgp = usbp->otg;
 800f4fa:	f8d0 a050 	ldr.w	sl, [r0, #80]	; 0x50
 800f4fe:	6191      	str	r1, [r2, #24]
 *
 * @param[in] p         pointer to the @p USBDriver object
 *
 * @special
 */
void usb_lld_pump(void *p) {
 800f500:	b085      	sub	sp, #20
 800f502:	2320      	movs	r3, #32
 800f504:	f383 8811 	msr	BASEPRI, r3
 800f508:	f100 0360 	add.w	r3, r0, #96	; 0x60
 800f50c:	46d3      	mov	fp, sl
 800f50e:	9303      	str	r3, [sp, #12]
 800f510:	4682      	mov	sl, r0
  while (true) {
    usbep_t ep;
    uint32_t epmask;

    /* Nothing to do, going to sleep.*/
    if ((usbp->state == USB_STOP) ||
 800f512:	f89a 3000 	ldrb.w	r3, [sl]
 800f516:	2b01      	cmp	r3, #1
 800f518:	d006      	beq.n	800f528 <usb_lld_pump+0x38>
 800f51a:	f8da 305c 	ldr.w	r3, [sl, #92]	; 0x5c
 800f51e:	b963      	cbnz	r3, 800f53a <usb_lld_pump+0x4a>
        ((usbp->txpending == 0) && !(otgp->GINTSTS & GINTSTS_RXFLVL))) {
 800f520:	f8db 3014 	ldr.w	r3, [fp, #20]
 800f524:	06db      	lsls	r3, r3, #27
 800f526:	d408      	bmi.n	800f53a <usb_lld_pump+0x4a>
      otgp->GINTMSK |= GINTMSK_RXFLVLM;
 800f528:	f8db 3018 	ldr.w	r3, [fp, #24]
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 800f52c:	9803      	ldr	r0, [sp, #12]
 800f52e:	f043 0310 	orr.w	r3, r3, #16
 800f532:	f8cb 3018 	str.w	r3, [fp, #24]
 800f536:	f7fe f973 	bl	800d820 <chThdSuspendS>
 800f53a:	2300      	movs	r3, #0
 800f53c:	f383 8811 	msr	BASEPRI, r3
 800f540:	4698      	mov	r8, r3

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {

      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
 800f542:	f8db 3014 	ldr.w	r3, [fp, #20]
 800f546:	f013 0310 	ands.w	r3, r3, #16
 800f54a:	d024      	beq.n	800f596 <usb_lld_pump+0xa6>
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
  uint32_t sts, cnt, ep;

  sts = usbp->otg->GRXSTSP;
 800f54c:	f8da 2050 	ldr.w	r2, [sl, #80]	; 0x50
 800f550:	6a13      	ldr	r3, [r2, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 800f552:	f403 11f0 	and.w	r1, r3, #1966080	; 0x1e0000
 800f556:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 800f55a:	d031      	beq.n	800f5c0 <usb_lld_pump+0xd0>
 800f55c:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 800f560:	d1ef      	bne.n	800f542 <usb_lld_pump+0x52>
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 800f562:	f003 010f 	and.w	r1, r3, #15
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800f566:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
  sts = usbp->otg->GRXSTSP;
  switch (sts & GRXSTSP_PKTSTS_MASK) {
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
 800f56a:	f3c3 130a 	ubfx	r3, r3, #4, #11
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800f56e:	68c9      	ldr	r1, [r1, #12]
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
 800f570:	3303      	adds	r3, #3
  max = (max + 3) / 4;
  while (n) {
 800f572:	089b      	lsrs	r3, r3, #2
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800f574:	6a0c      	ldr	r4, [r1, #32]
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 800f576:	d0e4      	beq.n	800f542 <usb_lld_pump+0x52>
 800f578:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f57c:	2102      	movs	r1, #2
    uint32_t w = *fifop;
 800f57e:	6810      	ldr	r0, [r2, #0]
    if (max) {
 800f580:	b111      	cbz	r1, 800f588 <usb_lld_pump+0x98>
      /* Note, this line relies on the Cortex-M3/M4 ability to perform
         unaligned word accesses and on the LSB-first memory organization.*/
      *((PACKED_VAR uint32_t *)buf) = w;
 800f582:	f844 0b04 	str.w	r0, [r4], #4
      buf += 4;
      max--;
 800f586:	3901      	subs	r1, #1
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 800f588:	3b01      	subs	r3, #1
 800f58a:	d1f8      	bne.n	800f57e <usb_lld_pump+0x8e>

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {

      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
 800f58c:	f8db 3014 	ldr.w	r3, [fp, #20]
 800f590:	f013 0310 	ands.w	r3, r3, #16
 800f594:	d1da      	bne.n	800f54c <usb_lld_pump+0x5c>
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 800f596:	2101      	movs	r1, #1
      if (usbp->txpending & epmask) {
 800f598:	f8da 205c 	ldr.w	r2, [sl, #92]	; 0x5c
      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 800f59c:	fa01 f108 	lsl.w	r1, r1, r8
      if (usbp->txpending & epmask) {
 800f5a0:	4211      	tst	r1, r2
      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 800f5a2:	9101      	str	r1, [sp, #4]
      if (usbp->txpending & epmask) {
 800f5a4:	d168      	bne.n	800f678 <usb_lld_pump+0x188>
 800f5a6:	f108 0801 	add.w	r8, r8, #1
      osalThreadSuspendS(&usbp->wait);
    }
    osalSysUnlock();

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800f5aa:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 800f5ae:	689b      	ldr	r3, [r3, #8]
 800f5b0:	fa5f f888 	uxtb.w	r8, r8
 800f5b4:	4598      	cmp	r8, r3
 800f5b6:	d9c4      	bls.n	800f542 <usb_lld_pump+0x52>
 800f5b8:	2320      	movs	r3, #32
 800f5ba:	f383 8811 	msr	BASEPRI, r3
 800f5be:	e7a8      	b.n	800f512 <usb_lld_pump+0x22>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
                            cnt, 8);
    break;
  case GRXSTSP_OUT_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 800f5c0:	f003 050f 	and.w	r5, r3, #15
 800f5c4:	eb0a 0585 	add.w	r5, sl, r5, lsl #2
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
                            cnt, 8);
    break;
  case GRXSTSP_OUT_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
 800f5c8:	f3c3 140a 	ubfx	r4, r3, #4, #11
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    if (usbp->epc[ep]->out_state->rxqueued) {
 800f5cc:	68eb      	ldr	r3, [r5, #12]
 800f5ce:	6998      	ldr	r0, [r3, #24]
 800f5d0:	7803      	ldrb	r3, [r0, #0]
 800f5d2:	b9db      	cbnz	r3, 800f60c <usb_lld_pump+0x11c>
 800f5d4:	6843      	ldr	r3, [r0, #4]
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 800f5d6:	6881      	ldr	r1, [r0, #8]
      otg_fifo_read_to_queue(usbp->otg->FIFO[0],
                             usbp->epc[ep]->out_state->mode.queue.rxqueue,
                             cnt);
    }
    else {
      otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 800f5d8:	68c6      	ldr	r6, [r0, #12]
 800f5da:	3303      	adds	r3, #3
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 800f5dc:	1a59      	subs	r1, r3, r1
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
 800f5de:	1ce3      	adds	r3, r4, #3
  max = (max + 3) / 4;
  while (n) {
 800f5e0:	089b      	lsrs	r3, r3, #2
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 800f5e2:	ea4f 0191 	mov.w	r1, r1, lsr #2
  while (n) {
 800f5e6:	d009      	beq.n	800f5fc <usb_lld_pump+0x10c>
 800f5e8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f5ec:	46b6      	mov	lr, r6
    uint32_t w = *fifop;
 800f5ee:	6817      	ldr	r7, [r2, #0]
    if (max) {
 800f5f0:	b111      	cbz	r1, 800f5f8 <usb_lld_pump+0x108>
      /* Note, this line relies on the Cortex-M3/M4 ability to perform
         unaligned word accesses and on the LSB-first memory organization.*/
      *((PACKED_VAR uint32_t *)buf) = w;
 800f5f2:	f84e 7b04 	str.w	r7, [lr], #4
      buf += 4;
      max--;
 800f5f6:	3901      	subs	r1, #1
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 800f5f8:	3b01      	subs	r3, #1
 800f5fa:	d1f8      	bne.n	800f5ee <usb_lld_pump+0xfe>
      otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
                              usbp->epc[ep]->out_state->mode.linear.rxbuf,
                              cnt,
                              usbp->epc[ep]->out_state->rxsize -
                              usbp->epc[ep]->out_state->rxcnt);
      usbp->epc[ep]->out_state->mode.linear.rxbuf += cnt;
 800f5fc:	4426      	add	r6, r4
 800f5fe:	60c6      	str	r6, [r0, #12]
    }
    usbp->epc[ep]->out_state->rxcnt += cnt;
 800f600:	68eb      	ldr	r3, [r5, #12]
 800f602:	699a      	ldr	r2, [r3, #24]
 800f604:	6893      	ldr	r3, [r2, #8]
 800f606:	4423      	add	r3, r4
 800f608:	6093      	str	r3, [r2, #8]
 800f60a:	e79a      	b.n	800f542 <usb_lld_pump+0x52>
  case GRXSTSP_OUT_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    if (usbp->epc[ep]->out_state->rxqueued) {
      /* Queue associated.*/
      otg_fifo_read_to_queue(usbp->otg->FIFO[0],
 800f60c:	68c0      	ldr	r0, [r0, #12]
                                   input_queue_t *iqp,
                                   size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800f60e:	b324      	cbz	r4, 800f65a <usb_lld_pump+0x16a>
 800f610:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f614:	4626      	mov	r6, r4
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 800f616:	2e03      	cmp	r6, #3
      size_t streak;
      uint32_t nw2end = (iqp->q_wrptr - iqp->q_wrptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      iqp->q_wrptr = otg_do_pop(fifop, iqp->q_wrptr, streak);
 800f618:	6941      	ldr	r1, [r0, #20]
  ntogo = n;
  while (ntogo > 0) {
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 800f61a:	d907      	bls.n	800f62c <usb_lld_pump+0x13c>
      size_t streak;
      uint32_t nw2end = (iqp->q_wrptr - iqp->q_wrptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      iqp->q_wrptr = otg_do_pop(fifop, iqp->q_wrptr, streak);
      if (iqp->q_wrptr >= iqp->q_top) {
 800f61c:	6903      	ldr	r3, [r0, #16]
 800f61e:	4299      	cmp	r1, r3
 800f620:	d304      	bcc.n	800f62c <usb_lld_pump+0x13c>
        iqp->q_wrptr = iqp->q_buffer;
 800f622:	68c3      	ldr	r3, [r0, #12]
 800f624:	6143      	str	r3, [r0, #20]
  ntogo = n;
  while (ntogo > 0) {
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 800f626:	2e03      	cmp	r6, #3
      size_t streak;
      uint32_t nw2end = (iqp->q_wrptr - iqp->q_wrptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      iqp->q_wrptr = otg_do_pop(fifop, iqp->q_wrptr, streak);
 800f628:	6941      	ldr	r1, [r0, #20]
  ntogo = n;
  while (ntogo > 0) {
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 800f62a:	d8f7      	bhi.n	800f61c <usb_lld_pump+0x12c>
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
      break;

    /* One byte at time.*/
    w = *fifop;
 800f62c:	f8d2 e000 	ldr.w	lr, [r2]
 800f630:	2700      	movs	r7, #0
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      *iqp->q_wrptr++ = (uint8_t)(w >> (i * 8));
 800f632:	f101 0c01 	add.w	ip, r1, #1
 800f636:	fa2e f307 	lsr.w	r3, lr, r7
 800f63a:	f8c0 c014 	str.w	ip, [r0, #20]
 800f63e:	700b      	strb	r3, [r1, #0]
      if (iqp->q_wrptr >= iqp->q_top)
 800f640:	6903      	ldr	r3, [r0, #16]
 800f642:	6941      	ldr	r1, [r0, #20]
 800f644:	4299      	cmp	r1, r3
        iqp->q_wrptr = iqp->q_buffer;
 800f646:	bf24      	itt	cs
 800f648:	68c3      	ldrcs	r3, [r0, #12]
 800f64a:	6143      	strcs	r3, [r0, #20]
      break;

    /* One byte at time.*/
    w = *fifop;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
 800f64c:	3e01      	subs	r6, #1
 800f64e:	d004      	beq.n	800f65a <usb_lld_pump+0x16a>
 800f650:	2f18      	cmp	r7, #24
 800f652:	d0e0      	beq.n	800f616 <usb_lld_pump+0x126>
 800f654:	3708      	adds	r7, #8
 800f656:	6941      	ldr	r1, [r0, #20]
 800f658:	e7eb      	b.n	800f632 <usb_lld_pump+0x142>
 800f65a:	2320      	movs	r3, #32
 800f65c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Updating queue.*/
  osalSysLock();
  iqp->q_counter += n;
 800f660:	6883      	ldr	r3, [r0, #8]
 800f662:	4423      	add	r3, r4
 800f664:	6083      	str	r3, [r0, #8]
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800f666:	2100      	movs	r1, #0
 800f668:	f7fe f912 	bl	800d890 <chThdDequeueAllI>
 *
 * @sclass
 */
static inline void osalOsRescheduleS(void) {

  chSchRescheduleS();
 800f66c:	f7fd ffe0 	bl	800d630 <chSchRescheduleS>
 800f670:	2300      	movs	r3, #0
 800f672:	f383 8811 	msr	BASEPRI, r3
 800f676:	e7c3      	b.n	800f600 <usb_lld_pump+0x110>
 800f678:	2220      	movs	r2, #32
 800f67a:	f382 8811 	msr	BASEPRI, r2
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 800f67e:	f8db 1008 	ldr.w	r1, [fp, #8]
        usbp->txpending &= ~epmask;
 800f682:	f8da 205c 	ldr.w	r2, [sl, #92]	; 0x5c
 800f686:	9801      	ldr	r0, [sp, #4]
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 800f688:	f021 0101 	bic.w	r1, r1, #1
        usbp->txpending &= ~epmask;
 800f68c:	ea22 0200 	bic.w	r2, r2, r0
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 800f690:	f8cb 1008 	str.w	r1, [fp, #8]
        usbp->txpending &= ~epmask;
 800f694:	f8ca 205c 	str.w	r2, [sl, #92]	; 0x5c
 800f698:	f383 8811 	msr	BASEPRI, r3
 800f69c:	eb0a 0988 	add.w	r9, sl, r8, lsl #2
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 800f6a0:	f8d9 000c 	ldr.w	r0, [r9, #12]
 800f6a4:	6941      	ldr	r1, [r0, #20]
 800f6a6:	688a      	ldr	r2, [r1, #8]
 800f6a8:	684b      	ldr	r3, [r1, #4]
 800f6aa:	429a      	cmp	r2, r3
 800f6ac:	f080 80b1 	bcs.w	800f812 <usb_lld_pump+0x322>
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800f6b0:	f8da 6050 	ldr.w	r6, [sl, #80]	; 0x50
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
    if (n > usbp->epc[ep]->in_maxsize)
 800f6b4:	8a07      	ldrh	r7, [r0, #16]
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800f6b6:	ea4f 1048 	mov.w	r0, r8, lsl #5
 800f6ba:	4604      	mov	r4, r0
 800f6bc:	1830      	adds	r0, r6, r0
    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 800f6be:	1a9b      	subs	r3, r3, r2
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800f6c0:	f8d0 2918 	ldr.w	r2, [r0, #2328]	; 0x918
 800f6c4:	429f      	cmp	r7, r3
 800f6c6:	bf28      	it	cs
 800f6c8:	461f      	movcs	r7, r3
 800f6ca:	b293      	uxth	r3, r2
 800f6cc:	ebb7 0f83 	cmp.w	r7, r3, lsl #2
 800f6d0:	f108 0801 	add.w	r8, r8, #1
 800f6d4:	d82e      	bhi.n	800f734 <usb_lld_pump+0x244>
 800f6d6:	f8cd b008 	str.w	fp, [sp, #8]
 800f6da:	46a3      	mov	fp, r4

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    /* Handles the two cases: linear buffer or queue.*/
    if (usbp->epc[ep]->in_state->txqueued) {
 800f6dc:	780b      	ldrb	r3, [r1, #0]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d13d      	bne.n	800f75e <usb_lld_pump+0x26e>
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {

  otg_do_push(fifop, (uint8_t *)buf, (n + 3) / 4);
 800f6e2:	1cfb      	adds	r3, r7, #3
                                usbp->epc[ep]->in_state->mode.queue.txqueue,
                                n);
    }
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800f6e4:	68cc      	ldr	r4, [r1, #12]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800f6e6:	089b      	lsrs	r3, r3, #2
                                usbp->epc[ep]->in_state->mode.queue.txqueue,
                                n);
    }
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800f6e8:	eb06 3608 	add.w	r6, r6, r8, lsl #12
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800f6ec:	bf18      	it	ne
 800f6ee:	4622      	movne	r2, r4
 800f6f0:	d004      	beq.n	800f6fc <usb_lld_pump+0x20c>
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses and on the LSB-first memory organization.*/
    *fifop = *((PACKED_VAR uint32_t *)buf);
 800f6f2:	f852 0b04 	ldr.w	r0, [r2], #4
 800f6f6:	6030      	str	r0, [r6, #0]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800f6f8:	3b01      	subs	r3, #1
 800f6fa:	d1fa      	bne.n	800f6f2 <usb_lld_pump+0x202>
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
                                 usbp->epc[ep]->in_state->mode.linear.txbuf,
                                 n);
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
 800f6fc:	443c      	add	r4, r7
 800f6fe:	60cc      	str	r4, [r1, #12]
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 800f700:	f8d9 000c 	ldr.w	r0, [r9, #12]
 800f704:	6941      	ldr	r1, [r0, #20]
 800f706:	688b      	ldr	r3, [r1, #8]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 800f708:	684a      	ldr	r2, [r1, #4]
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 800f70a:	443b      	add	r3, r7
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 800f70c:	429a      	cmp	r2, r3
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 800f70e:	608b      	str	r3, [r1, #8]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 800f710:	d97b      	bls.n	800f80a <usb_lld_pump+0x31a>
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800f712:	f8da 6050 	ldr.w	r6, [sl, #80]	; 0x50
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
    if (n > usbp->epc[ep]->in_maxsize)
 800f716:	8a00      	ldrh	r0, [r0, #16]
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800f718:	eb06 040b 	add.w	r4, r6, fp
    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 800f71c:	1ad7      	subs	r7, r2, r3
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800f71e:	f8d4 3918 	ldr.w	r3, [r4, #2328]	; 0x918
 800f722:	4287      	cmp	r7, r0
 800f724:	bf28      	it	cs
 800f726:	4607      	movcs	r7, r0
 800f728:	b29b      	uxth	r3, r3
 800f72a:	ebb7 0f83 	cmp.w	r7, r3, lsl #2
 800f72e:	d9d5      	bls.n	800f6dc <usb_lld_pump+0x1ec>
 800f730:	f8dd b008 	ldr.w	fp, [sp, #8]
      return FALSE;
 800f734:	2200      	movs	r2, #0
 800f736:	2320      	movs	r3, #32
 800f738:	f383 8811 	msr	BASEPRI, r3
        osalSysUnlock();

        done = otg_txfifo_handler(usbp, ep);

        osalSysLock();
        otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 800f73c:	f8db 3008 	ldr.w	r3, [fp, #8]
 800f740:	f043 0301 	orr.w	r3, r3, #1
 800f744:	f8cb 3008 	str.w	r3, [fp, #8]
        if (!done)
 800f748:	b92a      	cbnz	r2, 800f756 <usb_lld_pump+0x266>
          otgp->DIEPEMPMSK |= epmask;
 800f74a:	f8db 3834 	ldr.w	r3, [fp, #2100]	; 0x834
 800f74e:	9a01      	ldr	r2, [sp, #4]
 800f750:	431a      	orrs	r2, r3
 800f752:	f8cb 2834 	str.w	r2, [fp, #2100]	; 0x834
 800f756:	2300      	movs	r3, #0
 800f758:	f383 8811 	msr	BASEPRI, r3
 800f75c:	e725      	b.n	800f5aa <usb_lld_pump+0xba>
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    /* Handles the two cases: linear buffer or queue.*/
    if (usbp->epc[ep]->in_state->txqueued) {
      /* Queue associated.*/
      otg_fifo_write_from_queue(usbp->otg->FIFO[ep],
 800f75e:	eb06 3608 	add.w	r6, r6, r8, lsl #12
 800f762:	68c8      	ldr	r0, [r1, #12]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800f764:	b1e7      	cbz	r7, 800f7a0 <usb_lld_pump+0x2b0>
 800f766:	f8d0 e010 	ldr.w	lr, [r0, #16]
 800f76a:	463a      	mov	r2, r7
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 800f76c:	0893      	lsrs	r3, r2, #2
 800f76e:	d12b      	bne.n	800f7c8 <usb_lld_pump+0x2d8>
 800f770:	6983      	ldr	r3, [r0, #24]
      }
    }

    /* If this condition is not satisfied then there is a word lying across
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
 800f772:	2100      	movs	r1, #0
 800f774:	460c      	mov	r4, r1

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      w |= (uint32_t)*oqp->q_rdptr++ << (i * 8);
 800f776:	1c5d      	adds	r5, r3, #1
 800f778:	6185      	str	r5, [r0, #24]
 800f77a:	781b      	ldrb	r3, [r3, #0]
      if (oqp->q_rdptr >= oqp->q_top)
 800f77c:	4575      	cmp	r5, lr

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      w |= (uint32_t)*oqp->q_rdptr++ << (i * 8);
 800f77e:	fa03 f301 	lsl.w	r3, r3, r1
 800f782:	ea44 0403 	orr.w	r4, r4, r3
      if (oqp->q_rdptr >= oqp->q_top)
        oqp->q_rdptr = oqp->q_buffer;
 800f786:	bf24      	itt	cs
 800f788:	68c3      	ldrcs	r3, [r0, #12]
 800f78a:	6183      	strcs	r3, [r0, #24]
      break;

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
 800f78c:	3a01      	subs	r2, #1
 800f78e:	d004      	beq.n	800f79a <usb_lld_pump+0x2aa>
 800f790:	2918      	cmp	r1, #24
 800f792:	d002      	beq.n	800f79a <usb_lld_pump+0x2aa>
 800f794:	3108      	adds	r1, #8
 800f796:	6983      	ldr	r3, [r0, #24]
 800f798:	e7ed      	b.n	800f776 <usb_lld_pump+0x286>
      if (oqp->q_rdptr >= oqp->q_top)
        oqp->q_rdptr = oqp->q_buffer;
      ntogo--;
      i++;
    }
    *fifop = w;
 800f79a:	6034      	str	r4, [r6, #0]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800f79c:	2a00      	cmp	r2, #0
 800f79e:	d1e5      	bne.n	800f76c <usb_lld_pump+0x27c>
 800f7a0:	2320      	movs	r3, #32
 800f7a2:	f383 8811 	msr	BASEPRI, r3
    *fifop = w;
  }

  /* Updating queue.*/
  osalSysLock();
  oqp->q_counter += n;
 800f7a6:	6883      	ldr	r3, [r0, #8]
 800f7a8:	443b      	add	r3, r7
 800f7aa:	6083      	str	r3, [r0, #8]
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800f7ac:	2100      	movs	r1, #0
 800f7ae:	f7fe f86f 	bl	800d890 <chThdDequeueAllI>
 *
 * @sclass
 */
static inline void osalOsRescheduleS(void) {

  chSchRescheduleS();
 800f7b2:	f7fd ff3d 	bl	800d630 <chSchRescheduleS>
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	f383 8811 	msr	BASEPRI, r3
 800f7bc:	e7a0      	b.n	800f700 <usb_lld_pump+0x210>
 800f7be:	bf00      	nop
 800f7c0:	20001090 	.word	0x20001090
 800f7c4:	08017520 	.word	0x08017520
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;
 800f7c8:	6984      	ldr	r4, [r0, #24]
 800f7ca:	ebbe 0104 	subs.w	r1, lr, r4
 800f7ce:	bf48      	it	mi
 800f7d0:	3103      	addmi	r1, #3
 800f7d2:	1089      	asrs	r1, r1, #2

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
 800f7d4:	428b      	cmp	r3, r1
 800f7d6:	bf28      	it	cs
 800f7d8:	460b      	movcs	r3, r1
 800f7da:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800f7de:	ebcc 0202 	rsb	r2, ip, r2
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800f7e2:	b133      	cbz	r3, 800f7f2 <usb_lld_pump+0x302>
 800f7e4:	4621      	mov	r1, r4
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses and on the LSB-first memory organization.*/
    *fifop = *((PACKED_VAR uint32_t *)buf);
 800f7e6:	f851 5b04 	ldr.w	r5, [r1], #4
 800f7ea:	6035      	str	r5, [r6, #0]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800f7ec:	3b01      	subs	r3, #1
 800f7ee:	d1fa      	bne.n	800f7e6 <usb_lld_pump+0x2f6>
 800f7f0:	4464      	add	r4, ip
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      oqp->q_rdptr = otg_do_push(fifop, oqp->q_rdptr, streak);
      if (oqp->q_rdptr >= oqp->q_top) {
 800f7f2:	45a6      	cmp	lr, r4
    if (nw > 0) {
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      oqp->q_rdptr = otg_do_push(fifop, oqp->q_rdptr, streak);
 800f7f4:	6184      	str	r4, [r0, #24]
      if (oqp->q_rdptr >= oqp->q_top) {
 800f7f6:	d804      	bhi.n	800f802 <usb_lld_pump+0x312>
        oqp->q_rdptr = oqp->q_buffer;
 800f7f8:	68c3      	ldr	r3, [r0, #12]
 800f7fa:	6183      	str	r3, [r0, #24]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800f7fc:	2a00      	cmp	r2, #0
 800f7fe:	d1b5      	bne.n	800f76c <usb_lld_pump+0x27c>
 800f800:	e7ce      	b.n	800f7a0 <usb_lld_pump+0x2b0>
      }
    }

    /* If this condition is not satisfied then there is a word lying across
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
 800f802:	2a00      	cmp	r2, #0
 800f804:	d0cc      	beq.n	800f7a0 <usb_lld_pump+0x2b0>
 800f806:	4623      	mov	r3, r4
 800f808:	e7b3      	b.n	800f772 <usb_lld_pump+0x282>
 800f80a:	f8dd b008 	ldr.w	fp, [sp, #8]
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;
 800f80e:	2201      	movs	r2, #1
 800f810:	e791      	b.n	800f736 <usb_lld_pump+0x246>
 800f812:	f108 0801 	add.w	r8, r8, #1
 800f816:	e7fa      	b.n	800f80e <usb_lld_pump+0x31e>
	...

0800f820 <otg_disable_ep.isra.0>:
  /* Wait AHB idle condition.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 800f820:	b5f0      	push	{r4, r5, r6, r7, lr}
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800f822:	2400      	movs	r4, #0
 800f824:	f8d1 e008 	ldr.w	lr, [r1, #8]
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
 800f828:	4625      	mov	r5, r4
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".*/
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0) {
      otgp->ie[i].DIEPCTL = DIEPCTL_EPDIS;
 800f82a:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
    otgp->ie[i].DIEPTSIZ = 0;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800f82e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f832:	e014      	b.n	800f85e <otg_disable_ep.isra.0+0x3e>
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
 800f834:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPTSIZ = 0;
 800f838:	18c2      	adds	r2, r0, r3
 800f83a:	f8c2 5910 	str.w	r5, [r2, #2320]	; 0x910
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800f83e:	f8c2 7908 	str.w	r7, [r2, #2312]	; 0x908
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".
       Note that the attempt to disable the OUT EP0 is ignored by the
       hardware but the code is simpler this way.*/
    if ((otgp->oe[i].DOEPCTL & DOEPCTL_EPENA) != 0) {
 800f842:	f8d1 6b00 	ldr.w	r6, [r1, #2816]	; 0xb00
 800f846:	2e00      	cmp	r6, #0
 800f848:	db17      	blt.n	800f87a <otg_disable_ep.isra.0+0x5a>
      /* Wait for endpoint disable.*/
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
        ;
    }
    else
      otgp->oe[i].DOEPCTL = 0;
 800f84a:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
    otgp->oe[i].DOEPTSIZ = 0;
 800f84e:	4403      	add	r3, r0

static void otg_disable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800f850:	3401      	adds	r4, #1
 800f852:	45a6      	cmp	lr, r4
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
        ;
    }
    else
      otgp->oe[i].DOEPCTL = 0;
    otgp->oe[i].DOEPTSIZ = 0;
 800f854:	f8c3 5b10 	str.w	r5, [r3, #2832]	; 0xb10
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800f858:	f8c3 7b08 	str.w	r7, [r3, #2824]	; 0xb08

static void otg_disable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800f85c:	d314      	bcc.n	800f888 <otg_disable_ep.isra.0+0x68>
 800f85e:	0163      	lsls	r3, r4, #5
 800f860:	18c1      	adds	r1, r0, r3
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".*/
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0) {
 800f862:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 800f866:	2a00      	cmp	r2, #0
 800f868:	dae4      	bge.n	800f834 <otg_disable_ep.isra.0+0x14>
      otgp->ie[i].DIEPCTL = DIEPCTL_EPDIS;
 800f86a:	f8c1 c900 	str.w	ip, [r1, #2304]	; 0x900
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
 800f86e:	460e      	mov	r6, r1
 800f870:	f8d6 2908 	ldr.w	r2, [r6, #2312]	; 0x908
 800f874:	0792      	lsls	r2, r2, #30
 800f876:	d5fb      	bpl.n	800f870 <otg_disable_ep.isra.0+0x50>
 800f878:	e7de      	b.n	800f838 <otg_disable_ep.isra.0+0x18>
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".
       Note that the attempt to disable the OUT EP0 is ignored by the
       hardware but the code is simpler this way.*/
    if ((otgp->oe[i].DOEPCTL & DOEPCTL_EPENA) != 0) {
      otgp->oe[i].DOEPCTL = DOEPCTL_EPDIS;
 800f87a:	f8c1 cb00 	str.w	ip, [r1, #2816]	; 0xb00
      /* Wait for endpoint disable.*/
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
 800f87e:	f8d2 1b08 	ldr.w	r1, [r2, #2824]	; 0xb08
 800f882:	06c9      	lsls	r1, r1, #27
 800f884:	d5fb      	bpl.n	800f87e <otg_disable_ep.isra.0+0x5e>
 800f886:	e7e2      	b.n	800f84e <otg_disable_ep.isra.0+0x2e>
    else
      otgp->oe[i].DOEPCTL = 0;
    otgp->oe[i].DOEPTSIZ = 0;
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800f888:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 800f88c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
 800f890:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f892:	bf00      	nop
	...

0800f8a0 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 800f8a0:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 800f8a2:	4c06      	ldr	r4, [pc, #24]	; (800f8bc <usb_lld_init+0x1c>)
 800f8a4:	4620      	mov	r0, r4
 800f8a6:	f7fe fc83 	bl	800e1b0 <usbObjectInit>
  USBD1.wait      = NULL;
  USBD1.otg       = OTG_FS;
 800f8aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  USBD1.otgparams = &fsparams;
 800f8ae:	4a04      	ldr	r2, [pc, #16]	; (800f8c0 <usb_lld_init+0x20>)

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
  USBD1.otg       = OTG_FS;
 800f8b0:	6523      	str	r3, [r4, #80]	; 0x50
void usb_lld_init(void) {

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
 800f8b2:	2300      	movs	r3, #0
  USBD1.otg       = OTG_FS;
  USBD1.otgparams = &fsparams;
 800f8b4:	6562      	str	r2, [r4, #84]	; 0x54
void usb_lld_init(void) {

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
 800f8b6:	6623      	str	r3, [r4, #96]	; 0x60
  USBD1.otg       = OTG_FS;
  USBD1.otgparams = &fsparams;

#if defined(_CHIBIOS_RT_)
  USBD1.tr = NULL;
 800f8b8:	6663      	str	r3, [r4, #100]	; 0x64
 800f8ba:	bd10      	pop	{r4, pc}
 800f8bc:	20001400 	.word	0x20001400
 800f8c0:	08017510 	.word	0x08017510
	...

0800f8d0 <usb_lld_start>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
 800f8d0:	b570      	push	{r4, r5, r6, lr}
  stm32_otg_t *otgp = usbp->otg;

  if (usbp->state == USB_STOP) {
 800f8d2:	7803      	ldrb	r3, [r0, #0]
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800f8d4:	6d06      	ldr	r6, [r0, #80]	; 0x50

  if (usbp->state == USB_STOP) {
 800f8d6:	2b01      	cmp	r3, #1
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
 800f8d8:	b082      	sub	sp, #8
  stm32_otg_t *otgp = usbp->otg;

  if (usbp->state == USB_STOP) {
 800f8da:	d001      	beq.n	800f8e0 <usb_lld_start+0x10>
#endif

    /* Global interrupts enable.*/
    otgp->GAHBCFG |= GAHBCFG_GINTMSK;
  }
}
 800f8dc:	b002      	add	sp, #8
 800f8de:	bd70      	pop	{r4, r5, r6, pc}
  stm32_otg_t *otgp = usbp->otg;

  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 800f8e0:	4b30      	ldr	r3, [pc, #192]	; (800f9a4 <usb_lld_start+0xd4>)
 800f8e2:	4298      	cmp	r0, r3
 800f8e4:	4605      	mov	r5, r0
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800f8e6:	bf18      	it	ne
 800f8e8:	4634      	movne	r4, r6

  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 800f8ea:	d03a      	beq.n	800f962 <usb_lld_start+0x92>
      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG2_NUMBER, STM32_USB_OTG2_IRQ_PRIORITY);
    }
#endif

    usbp->txpending = 0;
 800f8ec:	2300      	movs	r3, #0

    /* - Forced device mode.
       - USB turn-around time = TRDT_VALUE.
       - Full Speed 1.1 PHY.*/
    otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE) | GUSBCFG_PHYSEL;
 800f8ee:	482e      	ldr	r0, [pc, #184]	; (800f9a8 <usb_lld_start+0xd8>)

    /* 48MHz 1.1 PHY.*/
    otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 800f8f0:	492e      	ldr	r1, [pc, #184]	; (800f9ac <usb_lld_start+0xdc>)
      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG2_NUMBER, STM32_USB_OTG2_IRQ_PRIORITY);
    }
#endif

    usbp->txpending = 0;
 800f8f2:	65eb      	str	r3, [r5, #92]	; 0x5c
    /* PHY enabled.*/
    otgp->PCGCCTL = 0;

    /* Internal FS PHY activation.*/
#if defined(BOARD_OTG_NOVBUSSENS)
    otgp->GCCFG = GCCFG_NOVBUSSENS | GCCFG_VBUSASEN | GCCFG_VBUSBSEN |
 800f8f4:	f44f 1234 	mov.w	r2, #2949120	; 0x2d0000
    usbp->txpending = 0;

    /* - Forced device mode.
       - USB turn-around time = TRDT_VALUE.
       - Full Speed 1.1 PHY.*/
    otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE) | GUSBCFG_PHYSEL;
 800f8f8:	60f0      	str	r0, [r6, #12]

    /* 48MHz 1.1 PHY.*/
    otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 800f8fa:	f8c6 1800 	str.w	r1, [r6, #2048]	; 0x800
 * @xclass
 */
#if PORT_SUPPORTS_RT || defined(__DOXYGEN__)
static inline void osalSysPolledDelayX(rtcnt_t cycles) {

  chSysPolledDelayX(cycles);
 800f8fe:	2020      	movs	r0, #32

    /* PHY enabled.*/
    otgp->PCGCCTL = 0;
 800f900:	f8c6 3e00 	str.w	r3, [r6, #3584]	; 0xe00

    /* Internal FS PHY activation.*/
#if defined(BOARD_OTG_NOVBUSSENS)
    otgp->GCCFG = GCCFG_NOVBUSSENS | GCCFG_VBUSASEN | GCCFG_VBUSBSEN |
 800f904:	63b2      	str	r2, [r6, #56]	; 0x38
 800f906:	f7fd fd13 	bl	800d330 <chSysPolledDelayX>
  stm32_otg_t *otgp = usbp->otg;

  osalSysPolledDelayX(32);

  /* Core reset and delay of at least 3 PHY cycles.*/
  otgp->GRSTCTL = GRSTCTL_CSRST;
 800f90a:	2301      	movs	r3, #1
 800f90c:	6123      	str	r3, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_CSRST) != 0)
 800f90e:	6923      	ldr	r3, [r4, #16]
 800f910:	07db      	lsls	r3, r3, #31
 800f912:	d4fc      	bmi.n	800f90e <usb_lld_start+0x3e>
 800f914:	200c      	movs	r0, #12
 800f916:	f7fd fd0b 	bl	800d330 <chSysPolledDelayX>
    ;

  osalSysPolledDelayX(12);

  /* Wait AHB idle condition.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 800f91a:	6923      	ldr	r3, [r4, #16]
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	dafc      	bge.n	800f91a <usb_lld_start+0x4a>

    /* Soft core reset.*/
    otg_core_reset(usbp);

    /* Interrupts on TXFIFOs half empty.*/
    otgp->GAHBCFG = 0;
 800f920:	2400      	movs	r4, #0
 800f922:	60b4      	str	r4, [r6, #8]

    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);
 800f924:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800f926:	6d69      	ldr	r1, [r5, #84]	; 0x54
 800f928:	f7ff ff7a 	bl	800f820 <otg_disable_ep.isra.0>
    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
 800f92c:	686b      	ldr	r3, [r5, #4]
    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);

    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
 800f92e:	f8c6 4810 	str.w	r4, [r6, #2064]	; 0x810
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
 800f932:	68db      	ldr	r3, [r3, #12]
    otg_disable_ep(usbp);

    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
 800f934:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
    otgp->DAINTMSK = 0;
 800f938:	f8c6 481c 	str.w	r4, [r6, #2076]	; 0x81c
    if (usbp->config->sof_cb == NULL)
 800f93c:	b16b      	cbz	r3, 800f95a <usb_lld_start+0x8a>
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM  |*/;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
 800f93e:	f243 0308 	movw	r3, #12296	; 0x3008
 800f942:	61b3      	str	r3, [r6, #24]
                       GINTMSK_ESUSPM */ | GINTMSK_SOFM;
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
 800f944:	6e6b      	ldr	r3, [r5, #100]	; 0x64
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM  |*/;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM */ | GINTMSK_SOFM;
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */
 800f946:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f94a:	6172      	str	r2, [r6, #20]

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
 800f94c:	b1d3      	cbz	r3, 800f984 <usb_lld_start+0xb4>
      chSchRescheduleS();
  }
#endif

    /* Global interrupts enable.*/
    otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 800f94e:	68b3      	ldr	r3, [r6, #8]
 800f950:	f043 0301 	orr.w	r3, r3, #1
 800f954:	60b3      	str	r3, [r6, #8]
  }
}
 800f956:	b002      	add	sp, #8
 800f958:	bd70      	pop	{r4, r5, r6, pc}
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
 800f95a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800f95e:	61b3      	str	r3, [r6, #24]
 800f960:	e7f0      	b.n	800f944 <usb_lld_start+0x74>
  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
      /* OTG FS clock enable and reset.*/
      rccEnableOTG_FS(FALSE);
 800f962:	4b13      	ldr	r3, [pc, #76]	; (800f9b0 <usb_lld_start+0xe0>)
 800f964:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f966:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f96a:	635a      	str	r2, [r3, #52]	; 0x34
      rccResetOTG_FS();
 800f96c:	695a      	ldr	r2, [r3, #20]
 800f96e:	2100      	movs	r1, #0
 800f970:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f974:	615a      	str	r2, [r3, #20]

      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 800f976:	2043      	movs	r0, #67	; 0x43
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
      /* OTG FS clock enable and reset.*/
      rccEnableOTG_FS(FALSE);
      rccResetOTG_FS();
 800f978:	6159      	str	r1, [r3, #20]

      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 800f97a:	210e      	movs	r1, #14
 800f97c:	f7fe ff20 	bl	800e7c0 <nvicEnableVector>
 800f980:	6d2c      	ldr	r4, [r5, #80]	; 0x50
 800f982:	e7b3      	b.n	800f8ec <usb_lld_start+0x1c>
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
      usbp->tr = chThdCreateI(usbp->wa_pump, sizeof usbp->wa_pump,
 800f984:	f44f 7106 	mov.w	r1, #536	; 0x218
 800f988:	2202      	movs	r2, #2
 800f98a:	4b0a      	ldr	r3, [pc, #40]	; (800f9b4 <usb_lld_start+0xe4>)
 800f98c:	9500      	str	r5, [sp, #0]
 800f98e:	f105 0068 	add.w	r0, r5, #104	; 0x68
 800f992:	f7fd fe95 	bl	800d6c0 <chThdCreateI>
 800f996:	6668      	str	r0, [r5, #100]	; 0x64
 */
static inline thread_t *chThdStartI(thread_t *tp) {

  chDbgAssert(tp->p_state == CH_STATE_WTSTART, "wrong state");

  return chSchReadyI(tp);
 800f998:	f7fd fd6a 	bl	800d470 <chSchReadyI>
                              STM32_USB_OTG_THREAD_PRIO,
                              usb_lld_pump, usbp);
      chThdStartI(usbp->tr);
      chSchRescheduleS();
 800f99c:	f7fd fe48 	bl	800d630 <chSchRescheduleS>
 800f9a0:	e7d5      	b.n	800f94e <usb_lld_start+0x7e>
 800f9a2:	bf00      	nop
 800f9a4:	20001400 	.word	0x20001400
 800f9a8:	40001440 	.word	0x40001440
 800f9ac:	02200003 	.word	0x02200003
 800f9b0:	40023800 	.word	0x40023800
 800f9b4:	0800f4f1 	.word	0x0800f4f1
	...

0800f9c0 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 800f9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 800f9c2:	6d05      	ldr	r5, [r0, #80]	; 0x50
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800f9c4:	2320      	movs	r3, #32
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 800f9c6:	4607      	mov	r7, r0
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800f9c8:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800f9ca:	692b      	ldr	r3, [r5, #16]
 800f9cc:	f013 0420 	ands.w	r4, r3, #32
 800f9d0:	d1fb      	bne.n	800f9ca <usb_lld_reset+0xa>
 800f9d2:	200c      	movs	r0, #12
 800f9d4:	f7fd fcac 	bl	800d330 <chSysPolledDelayX>
 800f9d8:	f8d7 e054 	ldr.w	lr, [r7, #84]	; 0x54
 800f9dc:	f8de 6008 	ldr.w	r6, [lr, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800f9e0:	4623      	mov	r3, r4
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800f9e2:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFF;
 800f9e6:	21ff      	movs	r1, #255	; 0xff
 800f9e8:	eb05 1243 	add.w	r2, r5, r3, lsl #5

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800f9ec:	3301      	adds	r3, #1
 800f9ee:	42b3      	cmp	r3, r6
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800f9f0:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 800f9f4:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFF;
 800f9f8:	f8c2 1908 	str.w	r1, [r2, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFF;
 800f9fc:	f8c2 1b08 	str.w	r1, [r2, #2824]	; 0xb08

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800fa00:	d9f2      	bls.n	800f9e8 <usb_lld_reset+0x28>
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800fa02:	f8de 3000 	ldr.w	r3, [lr]
    otgp->ie[i].DIEPINT = 0xFF;
    otgp->oe[i].DOEPINT = 0xFF;
  }

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DAINT = 0xFFFFFFFF;
 800fa06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800fa0a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
    otgp->ie[i].DIEPINT = 0xFF;
    otgp->oe[i].DOEPINT = 0xFF;
  }

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DAINT = 0xFFFFFFFF;
 800fa0e:	f8c5 2818 	str.w	r2, [r5, #2072]	; 0x818
 800fa12:	6d3a      	ldr	r2, [r7, #80]	; 0x50
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800fa14:	f8c5 181c 	str.w	r1, [r5, #2076]	; 0x81c
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800fa18:	65bb      	str	r3, [r7, #88]	; 0x58

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 800fa1a:	f8de 3000 	ldr.w	r3, [lr]
 800fa1e:	626b      	str	r3, [r5, #36]	; 0x24
}

static void otg_rxfifo_flush(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 800fa20:	2310      	movs	r3, #16
 800fa22:	6113      	str	r3, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 800fa24:	6913      	ldr	r3, [r2, #16]
 800fa26:	f013 0410 	ands.w	r4, r3, #16
 800fa2a:	d1fb      	bne.n	800fa24 <usb_lld_reset+0x64>
 800fa2c:	200c      	movs	r0, #12
 800fa2e:	f7fd fc7f 	bl	800d330 <chSysPolledDelayX>
  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 800fa32:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
  otgp->oe[0].DOEPTSIZ = 0;
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800fa36:	4a11      	ldr	r2, [pc, #68]	; (800fa7c <usb_lld_reset+0xbc>)
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800fa38:	4811      	ldr	r0, [pc, #68]	; (800fa80 <usb_lld_reset+0xc0>)
  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 800fa3a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800fa3e:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 800fa42:	69ab      	ldr	r3, [r5, #24]
 800fa44:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 800fa48:	f043 0310 	orr.w	r3, r3, #16
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800fa4c:	2109      	movs	r1, #9

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 800fa4e:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800fa50:	f8c5 1810 	str.w	r1, [r5, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 800fa54:	f8c5 1814 	str.w	r1, [r5, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800fa58:	60f8      	str	r0, [r7, #12]
  otgp->oe[0].DOEPTSIZ = 0;
 800fa5a:	f8c5 4b10 	str.w	r4, [r5, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800fa5e:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
 800fa62:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 800fa66:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 800fa6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  usbp->pmnext += size;
 800fa6c:	f103 0210 	add.w	r2, r3, #16
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800fa70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 800fa74:	65ba      	str	r2, [r7, #88]	; 0x58
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800fa76:	62ab      	str	r3, [r5, #40]	; 0x28
 800fa78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa7a:	bf00      	nop
 800fa7c:	10008040 	.word	0x10008040
 800fa80:	08017530 	.word	0x08017530
	...

0800fa90 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800fa90:	6d02      	ldr	r2, [r0, #80]	; 0x50

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 800fa92:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
 800fa96:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800fa9a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800fa9e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800faa2:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
 800faa6:	4770      	bx	lr
	...

0800fab0 <usb_lld_init_endpoint>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 800fab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fab4:	fa0f f881 	sxth.w	r8, r1
 800fab8:	eb00 0788 	add.w	r7, r0, r8, lsl #2
 800fabc:	460d      	mov	r5, r1
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;

  /* IN and OUT common parameters.*/
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 800fabe:	68fb      	ldr	r3, [r7, #12]
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;
 800fac0:	6d04      	ldr	r4, [r0, #80]	; 0x50

  /* IN and OUT common parameters.*/
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 800fac2:	681a      	ldr	r2, [r3, #0]
 800fac4:	f002 0203 	and.w	r2, r2, #3
 800fac8:	2a02      	cmp	r2, #2
 800faca:	d05c      	beq.n	800fb86 <usb_lld_init_endpoint+0xd6>
 800facc:	2a03      	cmp	r2, #3
 800face:	d05c      	beq.n	800fb8a <usb_lld_init_endpoint+0xda>
  case USB_EP_MODE_TYPE_CTRL:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL;
 800fad0:	4e4a      	ldr	r6, [pc, #296]	; (800fbfc <usb_lld_init_endpoint+0x14c>)
 800fad2:	494b      	ldr	r1, [pc, #300]	; (800fc00 <usb_lld_init_endpoint+0x150>)
 800fad4:	2a01      	cmp	r2, #1
 800fad6:	bf18      	it	ne
 800fad8:	460e      	movne	r6, r1
  default:
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
 800fada:	016a      	lsls	r2, r5, #5
  if (usbp->epc[ep]->out_cb != NULL) {
 800fadc:	68d9      	ldr	r1, [r3, #12]
  default:
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
 800fade:	eb04 0e02 	add.w	lr, r4, r2
 800fae2:	f04f 0c00 	mov.w	ip, #0
 800fae6:	f8ce cb10 	str.w	ip, [lr, #2832]	; 0xb10
  if (usbp->epc[ep]->out_cb != NULL) {
 800faea:	2900      	cmp	r1, #0
 800faec:	d071      	beq.n	800fbd2 <usb_lld_init_endpoint+0x122>
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
 800faee:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 800faf2:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800faf6:	0149      	lsls	r1, r1, #5
 800faf8:	ea46 0e0e 	orr.w	lr, r6, lr
 800fafc:	f844 e001 	str.w	lr, [r4, r1]
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
 800fb00:	f105 0c10 	add.w	ip, r5, #16
 800fb04:	f8d4 181c 	ldr.w	r1, [r4, #2076]	; 0x81c
 800fb08:	f04f 0e01 	mov.w	lr, #1
 800fb0c:	fa0e fe0c 	lsl.w	lr, lr, ip
 800fb10:	ea4e 0101 	orr.w	r1, lr, r1
 800fb14:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 800fb18:	4422      	add	r2, r4
  if (usbp->epc[ep]->in_cb != NULL) {
 800fb1a:	6899      	ldr	r1, [r3, #8]
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 800fb1c:	f04f 0e00 	mov.w	lr, #0
 800fb20:	f8c2 e910 	str.w	lr, [r2, #2320]	; 0x910
  if (usbp->epc[ep]->in_cb != NULL) {
 800fb24:	b399      	cbz	r1, 800fb8e <usb_lld_init_endpoint+0xde>
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
 800fb26:	8b99      	ldrh	r1, [r3, #28]

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
 800fb28:	8a1a      	ldrh	r2, [r3, #16]
    if (usbp->epc[ep]->in_multiplier > 1)
 800fb2a:	2901      	cmp	r1, #1

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
 800fb2c:	ea4f 0392 	mov.w	r3, r2, lsr #2
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
 800fb30:	bf88      	it	hi
 800fb32:	434b      	mulhi	r3, r1
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 800fb34:	f105 0e3f 	add.w	lr, r5, #63	; 0x3f
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 800fb38:	6d81      	ldr	r1, [r0, #88]	; 0x58
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 800fb3a:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800fb3e:	01aa      	lsls	r2, r5, #6
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 800fb40:	eb03 0c01 	add.w	ip, r3, r1
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800fb44:	f042 0220 	orr.w	r2, r2, #32
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 800fb48:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 800fb4c:	f8c0 c058 	str.w	ip, [r0, #88]	; 0x58
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 800fb50:	f8ce 3004 	str.w	r3, [lr, #4]
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800fb54:	6122      	str	r2, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800fb56:	6923      	ldr	r3, [r4, #16]
 800fb58:	069a      	lsls	r2, r3, #26
 800fb5a:	d4fc      	bmi.n	800fb56 <usb_lld_init_endpoint+0xa6>
 800fb5c:	200c      	movs	r0, #12
 800fb5e:	f7fd fbe7 	bl	800d330 <chSysPolledDelayX>
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 800fb62:	68fb      	ldr	r3, [r7, #12]
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
 800fb64:	8a1a      	ldrh	r2, [r3, #16]
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
 800fb66:	f105 0348 	add.w	r3, r5, #72	; 0x48
 800fb6a:	015b      	lsls	r3, r3, #5
 800fb6c:	ea42 5285 	orr.w	r2, r2, r5, lsl #22
                           DIEPCTL_TXFNUM(ep) |
 800fb70:	4332      	orrs	r2, r6
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
 800fb72:	50e2      	str	r2, [r4, r3]
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
 800fb74:	2301      	movs	r3, #1
 800fb76:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 800fb7a:	40ab      	lsls	r3, r5
 800fb7c:	4313      	orrs	r3, r2
 800fb7e:	f8c4 381c 	str.w	r3, [r4, #2076]	; 0x81c
 800fb82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    break;
  case USB_EP_MODE_TYPE_ISOC:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_ISO;
    break;
  case USB_EP_MODE_TYPE_BULK:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_BULK;
 800fb86:	4e1f      	ldr	r6, [pc, #124]	; (800fc04 <usb_lld_init_endpoint+0x154>)
    break;
 800fb88:	e7a7      	b.n	800fada <usb_lld_init_endpoint+0x2a>
  case USB_EP_MODE_TYPE_INTR:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_INTR;
 800fb8a:	4e1f      	ldr	r6, [pc, #124]	; (800fc08 <usb_lld_init_endpoint+0x158>)
    break;
 800fb8c:	e7a5      	b.n	800fada <usb_lld_init_endpoint+0x2a>
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 800fb8e:	f105 023f 	add.w	r2, r5, #63	; 0x3f
 800fb92:	eb04 0282 	add.w	r2, r4, r2, lsl #2
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800fb96:	01ab      	lsls	r3, r5, #6
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 800fb98:	491c      	ldr	r1, [pc, #112]	; (800fc0c <usb_lld_init_endpoint+0x15c>)
 800fb9a:	6051      	str	r1, [r2, #4]
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800fb9c:	f043 0320 	orr.w	r3, r3, #32
 800fba0:	6123      	str	r3, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800fba2:	6923      	ldr	r3, [r4, #16]
 800fba4:	069b      	lsls	r3, r3, #26
 800fba6:	d4fc      	bmi.n	800fba2 <usb_lld_init_endpoint+0xf2>
 800fba8:	eb04 1848 	add.w	r8, r4, r8, lsl #5
 800fbac:	200c      	movs	r0, #12
 800fbae:	f7fd fbbf 	bl	800d330 <chSysPolledDelayX>
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
    otg_txfifo_flush(usbp, ep);
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
 800fbb2:	f8d8 2900 	ldr.w	r2, [r8, #2304]	; 0x900
 800fbb6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fbba:	f8c8 2900 	str.w	r2, [r8, #2304]	; 0x900
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 800fbbe:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 800fbc2:	2301      	movs	r3, #1
 800fbc4:	40ab      	lsls	r3, r5
 800fbc6:	ea22 0303 	bic.w	r3, r2, r3
 800fbca:	f8c4 381c 	str.w	r3, [r4, #2076]	; 0x81c
 800fbce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbd2:	eb04 1148 	add.w	r1, r4, r8, lsl #5
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
  }
  else {
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 800fbd6:	f105 0c10 	add.w	ip, r5, #16
  if (usbp->epc[ep]->out_cb != NULL) {
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
  }
  else {
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
 800fbda:	f8d1 eb00 	ldr.w	lr, [r1, #2816]	; 0xb00
 800fbde:	f42e 4e00 	bic.w	lr, lr, #32768	; 0x8000
 800fbe2:	f8c1 eb00 	str.w	lr, [r1, #2816]	; 0xb00
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 800fbe6:	f8d4 181c 	ldr.w	r1, [r4, #2076]	; 0x81c
 800fbea:	f04f 0e01 	mov.w	lr, #1
 800fbee:	fa0e fe0c 	lsl.w	lr, lr, ip
 800fbf2:	ea21 010e 	bic.w	r1, r1, lr
 800fbf6:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
 800fbfa:	e78d      	b.n	800fb18 <usb_lld_init_endpoint+0x68>
 800fbfc:	10048000 	.word	0x10048000
 800fc00:	10008000 	.word	0x10008000
 800fc04:	10088000 	.word	0x10088000
 800fc08:	100c8000 	.word	0x100c8000
 800fc0c:	02000400 	.word	0x02000400

0800fc10 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 800fc10:	3158      	adds	r1, #88	; 0x58
 800fc12:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800fc14:	0149      	lsls	r1, r1, #5
 800fc16:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 800fc18:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800fc1c:	d004      	beq.n	800fc28 <usb_lld_get_status_out+0x18>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
 800fc1e:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
    return EP_STATUS_STALLED;
  return EP_STATUS_ACTIVE;
 800fc22:	bf14      	ite	ne
 800fc24:	2001      	movne	r0, #1
 800fc26:	2002      	moveq	r0, #2
}
 800fc28:	4770      	bx	lr
 800fc2a:	bf00      	nop
 800fc2c:	0000      	movs	r0, r0
	...

0800fc30 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 800fc30:	3148      	adds	r1, #72	; 0x48
 800fc32:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800fc34:	0149      	lsls	r1, r1, #5
 800fc36:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 800fc38:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800fc3c:	d004      	beq.n	800fc48 <usb_lld_get_status_in+0x18>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
 800fc3e:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
    return EP_STATUS_STALLED;
  return EP_STATUS_ACTIVE;
 800fc42:	bf14      	ite	ne
 800fc44:	2001      	movne	r0, #1
 800fc46:	2002      	moveq	r0, #2
}
 800fc48:	4770      	bx	lr
 800fc4a:	bf00      	nop
 800fc4c:	0000      	movs	r0, r0
	...

0800fc50 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 800fc50:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fc54:	68cb      	ldr	r3, [r1, #12]
 800fc56:	6a1b      	ldr	r3, [r3, #32]
 800fc58:	6819      	ldr	r1, [r3, #0]
 800fc5a:	685b      	ldr	r3, [r3, #4]
 800fc5c:	6053      	str	r3, [r2, #4]
 800fc5e:	6011      	str	r1, [r2, #0]
 800fc60:	4770      	bx	lr
 800fc62:	bf00      	nop
	...

0800fc70 <usb_lld_prepare_receive>:
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800fc70:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
 800fc74:	b430      	push	{r4, r5}
  uint32_t pcnt;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800fc76:	68dd      	ldr	r5, [r3, #12]
 800fc78:	69ac      	ldr	r4, [r5, #24]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 800fc7a:	6863      	ldr	r3, [r4, #4]
 800fc7c:	6123      	str	r3, [r4, #16]
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
 800fc7e:	b931      	cbnz	r1, 800fc8e <usb_lld_prepare_receive+0x1e>
 800fc80:	2b40      	cmp	r3, #64	; 0x40
 800fc82:	d904      	bls.n	800fc8e <usb_lld_prepare_receive+0x1e>
      osp->rxsize = EP0_MAX_OUTSIZE;
 800fc84:	2340      	movs	r3, #64	; 0x40
 800fc86:	6063      	str	r3, [r4, #4]
 800fc88:	4a09      	ldr	r2, [pc, #36]	; (800fcb0 <usb_lld_prepare_receive+0x40>)
 800fc8a:	243f      	movs	r4, #63	; 0x3f
 800fc8c:	e002      	b.n	800fc94 <usb_lld_prepare_receive+0x24>
 800fc8e:	1e5c      	subs	r4, r3, #1
 800fc90:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800fc94:	6d00      	ldr	r0, [r0, #80]	; 0x50
  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
      osp->rxsize = EP0_MAX_OUTSIZE;

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
 800fc96:	8a6d      	ldrh	r5, [r5, #18]
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800fc98:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
      osp->rxsize = EP0_MAX_OUTSIZE;

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
 800fc9c:	1963      	adds	r3, r4, r5
 800fc9e:	fbb3 f3f5 	udiv	r3, r3, r5
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800fca2:	ea42 43c3 	orr.w	r3, r2, r3, lsl #19
 800fca6:	f8c1 3b10 	str.w	r3, [r1, #2832]	; 0xb10
                               DOEPTSIZ_XFRSIZ(osp->rxsize);

}
 800fcaa:	bc30      	pop	{r4, r5}
 800fcac:	4770      	bx	lr
 800fcae:	bf00      	nop
 800fcb0:	60000040 	.word	0x60000040
	...

0800fcc0 <otg_epout_handler.constprop.7>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 800fcc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 800fcc4:	4e26      	ldr	r6, [pc, #152]	; (800fd60 <otg_epout_handler.constprop.7+0xa0>)
 800fcc6:	6d37      	ldr	r7, [r6, #80]	; 0x50
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800fcc8:	eb07 1340 	add.w	r3, r7, r0, lsl #5
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 800fccc:	4605      	mov	r5, r0
  stm32_otg_t *otgp = usbp->otg;
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800fcce:	f8d3 4b08 	ldr.w	r4, [r3, #2824]	; 0xb08

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 800fcd2:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 800fcd6:	0720      	lsls	r0, r4, #28
 800fcd8:	d503      	bpl.n	800fce2 <otg_epout_handler.constprop.7+0x22>
 800fcda:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 800fcde:	0719      	lsls	r1, r3, #28
 800fce0:	d41d      	bmi.n	800fd1e <otg_epout_handler.constprop.7+0x5e>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);

  }
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 800fce2:	07e2      	lsls	r2, r4, #31
 800fce4:	d519      	bpl.n	800fd1a <otg_epout_handler.constprop.7+0x5a>
 800fce6:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 800fcea:	07db      	lsls	r3, r3, #31
 800fcec:	d515      	bpl.n	800fd1a <otg_epout_handler.constprop.7+0x5a>
    /* Receive transfer complete.*/
    USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800fcee:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 800fcf2:	4c1b      	ldr	r4, [pc, #108]	; (800fd60 <otg_epout_handler.constprop.7+0xa0>)
 800fcf4:	68f1      	ldr	r1, [r6, #12]
 800fcf6:	698b      	ldr	r3, [r1, #24]

    if (osp->rxsize < osp->totsize) {
 800fcf8:	6858      	ldr	r0, [r3, #4]
 800fcfa:	691a      	ldr	r2, [r3, #16]
 800fcfc:	4290      	cmp	r0, r2
 800fcfe:	d316      	bcc.n	800fd2e <otg_epout_handler.constprop.7+0x6e>
      usb_lld_start_out(usbp, ep);
      chSysUnlockFromISR();
    }
    else {
      /* End on OUT transfer.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 800fd00:	8962      	ldrh	r2, [r4, #10]
 800fd02:	68ce      	ldr	r6, [r1, #12]
 800fd04:	2301      	movs	r3, #1
 800fd06:	40ab      	lsls	r3, r5
 800fd08:	ea22 0303 	bic.w	r3, r2, r3
 800fd0c:	8163      	strh	r3, [r4, #10]
 800fd0e:	4629      	mov	r1, r5
 800fd10:	4620      	mov	r0, r4
 800fd12:	4633      	mov	r3, r6
    }
  }
}
 800fd14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      usb_lld_start_out(usbp, ep);
      chSysUnlockFromISR();
    }
    else {
      /* End on OUT transfer.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 800fd18:	4718      	bx	r3
 800fd1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  otgp->oe[ep].DOEPINT = epint;

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 800fd1e:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800fd22:	4630      	mov	r0, r6
 800fd24:	68db      	ldr	r3, [r3, #12]
 800fd26:	4629      	mov	r1, r5
 800fd28:	685b      	ldr	r3, [r3, #4]
 800fd2a:	4798      	blx	r3
 800fd2c:	e7d9      	b.n	800fce2 <otg_epout_handler.constprop.7+0x22>

    if (osp->rxsize < osp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      osp->rxsize = osp->totsize - osp->rxsize;
 800fd2e:	1a12      	subs	r2, r2, r0
      osp->rxcnt  = 0;
 800fd30:	2600      	movs	r6, #0

    if (osp->rxsize < osp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      osp->rxsize = osp->totsize - osp->rxsize;
 800fd32:	605a      	str	r2, [r3, #4]
      osp->rxcnt  = 0;
 800fd34:	609e      	str	r6, [r3, #8]
      usb_lld_prepare_receive(usbp, ep);
 800fd36:	4620      	mov	r0, r4
 800fd38:	4629      	mov	r1, r5
 800fd3a:	f7ff ff99 	bl	800fc70 <usb_lld_prepare_receive>
 800fd3e:	2320      	movs	r3, #32
 800fd40:	f383 8811 	msr	BASEPRI, r3
 800fd44:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800fd46:	eb03 1545 	add.w	r5, r3, r5, lsl #5
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_CNAK;
 800fd4a:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800fd4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800fd52:	f8c5 3b00 	str.w	r3, [r5, #2816]	; 0xb00
 800fd56:	f386 8811 	msr	BASEPRI, r6
 800fd5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd5e:	bf00      	nop
 800fd60:	20001400 	.word	0x20001400
	...

0800fd70 <usb_lld_prepare_transmit>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800fd70:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
 800fd74:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800fd76:	68dc      	ldr	r4, [r3, #12]
 800fd78:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 800fd7a:	6853      	ldr	r3, [r2, #4]
 800fd7c:	6113      	str	r3, [r2, #16]
  if (isp->txsize == 0) {
 800fd7e:	b1ab      	cbz	r3, 800fdac <usb_lld_prepare_transmit+0x3c>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
  }
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
 800fd80:	b171      	cbz	r1, 800fda0 <usb_lld_prepare_transmit+0x30>
 800fd82:	1e5a      	subs	r2, r3, #1
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 800fd84:	6d00      	ldr	r0, [r0, #80]	; 0x50
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800fd86:	8a24      	ldrh	r4, [r4, #16]
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 800fd88:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800fd8c:	4422      	add	r2, r4
 800fd8e:	fbb2 f2f4 	udiv	r2, r2, r4
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 800fd92:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 800fd96:	f8c1 3910 	str.w	r3, [r1, #2320]	; 0x910
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800fd9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd9e:	4770      	bx	lr
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
  }
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
 800fda0:	2b40      	cmp	r3, #64	; 0x40
 800fda2:	d9ee      	bls.n	800fd82 <usb_lld_prepare_transmit+0x12>
      isp->txsize = EP0_MAX_INSIZE;
 800fda4:	2340      	movs	r3, #64	; 0x40
 800fda6:	6053      	str	r3, [r2, #4]
 800fda8:	223f      	movs	r2, #63	; 0x3f
 800fdaa:	e7eb      	b.n	800fd84 <usb_lld_prepare_transmit+0x14>

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800fdac:	6d03      	ldr	r3, [r0, #80]	; 0x50
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800fdae:	f85d 4b04 	ldr.w	r4, [sp], #4

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800fdb2:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 800fdb6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800fdba:	f8c1 3910 	str.w	r3, [r1, #2320]	; 0x910
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800fdbe:	4770      	bx	lr

0800fdc0 <otg_epin_handler.constprop.8>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800fdc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 800fdc4:	4f30      	ldr	r7, [pc, #192]	; (800fe88 <otg_epin_handler.constprop.8+0xc8>)
 800fdc6:	6d3d      	ldr	r5, [r7, #80]	; 0x50
  uint32_t epint = otgp->ie[ep].DIEPINT;
 800fdc8:	eb05 1340 	add.w	r3, r5, r0, lsl #5
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800fdcc:	4606      	mov	r6, r0
  stm32_otg_t *otgp = usbp->otg;
  uint32_t epint = otgp->ie[ep].DIEPINT;
 800fdce:	f8d3 4908 	ldr.w	r4, [r3, #2312]	; 0x908

  otgp->ie[ep].DIEPINT = epint;
 800fdd2:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 800fdd6:	07e1      	lsls	r1, r4, #31
 800fdd8:	d503      	bpl.n	800fde2 <otg_epin_handler.constprop.8+0x22>
 800fdda:	f8d5 3810 	ldr.w	r3, [r5, #2064]	; 0x810
 800fdde:	07da      	lsls	r2, r3, #31
 800fde0:	d409      	bmi.n	800fdf6 <otg_epin_handler.constprop.8+0x36>
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 800fde2:	0623      	lsls	r3, r4, #24
 800fde4:	d505      	bpl.n	800fdf2 <otg_epin_handler.constprop.8+0x32>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 800fde6:	2301      	movs	r3, #1
 800fde8:	f8d5 2834 	ldr.w	r2, [r5, #2100]	; 0x834
 800fdec:	40b3      	lsls	r3, r6
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 800fdee:	4213      	tst	r3, r2
 800fdf0:	d129      	bne.n	800fe46 <otg_epin_handler.constprop.8+0x86>
 800fdf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800fdf6:	eb07 0380 	add.w	r3, r7, r0, lsl #2
 800fdfa:	68d9      	ldr	r1, [r3, #12]
 800fdfc:	694b      	ldr	r3, [r1, #20]

    if (isp->txsize < isp->totsize) {
 800fdfe:	6858      	ldr	r0, [r3, #4]
 800fe00:	691a      	ldr	r2, [r3, #16]
 800fe02:	4290      	cmp	r0, r2
 800fe04:	d234      	bcs.n	800fe70 <otg_epin_handler.constprop.8+0xb0>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 800fe06:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 800fe08:	f04f 0800 	mov.w	r8, #0

    if (isp->txsize < isp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 800fe0c:	605a      	str	r2, [r3, #4]
      isp->txcnt  = 0;
 800fe0e:	f8c3 8008 	str.w	r8, [r3, #8]
      usb_lld_prepare_transmit(usbp, ep);
 800fe12:	4638      	mov	r0, r7
 800fe14:	4631      	mov	r1, r6
 800fe16:	f7ff ffab 	bl	800fd70 <usb_lld_prepare_transmit>
 800fe1a:	2320      	movs	r3, #32
 800fe1c:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800fe20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe22:	eb03 1046 	add.w	r0, r3, r6, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800fe26:	2201      	movs	r2, #1
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800fe28:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 800fe2c:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 800fe30:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800fe34:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 800fe38:	40b2      	lsls	r2, r6
 800fe3a:	430a      	orrs	r2, r1
 800fe3c:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 800fe40:	f388 8811 	msr	BASEPRI, r8
 800fe44:	e7cd      	b.n	800fde2 <otg_epin_handler.constprop.8+0x22>
 800fe46:	2220      	movs	r2, #32
 800fe48:	f382 8811 	msr	BASEPRI, r2
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
    otgp->DIEPEMPMSK &= ~(1 << ep);
 800fe4c:	f8d5 1834 	ldr.w	r1, [r5, #2100]	; 0x834
  }
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
 800fe50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 800fe52:	480e      	ldr	r0, [pc, #56]	; (800fe8c <otg_epin_handler.constprop.8+0xcc>)
    otgp->DIEPEMPMSK &= ~(1 << ep);
 800fe54:	ea21 0103 	bic.w	r1, r1, r3
 800fe58:	f8c5 1834 	str.w	r1, [r5, #2100]	; 0x834
  }
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
 800fe5c:	4313      	orrs	r3, r2
 800fe5e:	2100      	movs	r1, #0
 800fe60:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fe62:	f7fd fced 	bl	800d840 <chThdResumeI>
 800fe66:	2300      	movs	r3, #0
 800fe68:	f383 8811 	msr	BASEPRI, r3
 800fe6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      usb_lld_start_in(usbp, ep);
      osalSysUnlockFromISR();
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800fe70:	893a      	ldrh	r2, [r7, #8]
 800fe72:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800fe76:	2301      	movs	r3, #1
 800fe78:	40b3      	lsls	r3, r6
 800fe7a:	ea22 0303 	bic.w	r3, r2, r3
 800fe7e:	813b      	strh	r3, [r7, #8]
 800fe80:	4638      	mov	r0, r7
 800fe82:	4631      	mov	r1, r6
 800fe84:	47e0      	blx	ip
 800fe86:	e7ac      	b.n	800fde2 <otg_epin_handler.constprop.8+0x22>
 800fe88:	20001400 	.word	0x20001400
 800fe8c:	20001460 	.word	0x20001460

0800fe90 <Vector14C>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 800fe90:	b570      	push	{r4, r5, r6, lr}
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800fe92:	4d3a      	ldr	r5, [pc, #232]	; (800ff7c <Vector14C+0xec>)
 800fe94:	6d2e      	ldr	r6, [r5, #80]	; 0x50
  uint32_t sts, src;

  sts  = otgp->GINTSTS;
 800fe96:	6973      	ldr	r3, [r6, #20]
  sts &= otgp->GINTMSK;
 800fe98:	69b4      	ldr	r4, [r6, #24]
 800fe9a:	401c      	ands	r4, r3
  otgp->GINTSTS = sts;

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800fe9c:	04e1      	lsls	r1, r4, #19
  stm32_otg_t *otgp = usbp->otg;
  uint32_t sts, src;

  sts  = otgp->GINTSTS;
  sts &= otgp->GINTMSK;
  otgp->GINTSTS = sts;
 800fe9e:	6174      	str	r4, [r6, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800fea0:	d42d      	bmi.n	800fefe <Vector14C+0x6e>
    _usb_reset(usbp);
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 800fea2:	04a2      	lsls	r2, r4, #18
    (void)otgp->DSTS;
 800fea4:	bf48      	it	mi
 800fea6:	f8d6 3808 	ldrmi.w	r3, [r6, #2056]	; 0x808
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 800feaa:	0723      	lsls	r3, r4, #28
 800feac:	d504      	bpl.n	800feb8 <Vector14C+0x28>
    _usb_isr_invoke_sof_cb(usbp);
 800feae:	686b      	ldr	r3, [r5, #4]
 800feb0:	68db      	ldr	r3, [r3, #12]
 800feb2:	b10b      	cbz	r3, 800feb8 <Vector14C+0x28>
 800feb4:	4831      	ldr	r0, [pc, #196]	; (800ff7c <Vector14C+0xec>)
 800feb6:	4798      	blx	r3
  }

  /* RX FIFO not empty handling.*/
  if (sts & GINTSTS_RXFLVL) {
 800feb8:	06e5      	lsls	r5, r4, #27
 800feba:	d42b      	bmi.n	800ff14 <Vector14C+0x84>
    osalSysUnlockFromISR();
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
  if (sts & GINTSTS_IEPINT) {
 800febc:	0360      	lsls	r0, r4, #13
    osalThreadResumeI(&usbp->wait, MSG_OK);
    osalSysUnlockFromISR();
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 800febe:	f8d6 5818 	ldr.w	r5, [r6, #2072]	; 0x818
  if (sts & GINTSTS_IEPINT) {
 800fec2:	d507      	bpl.n	800fed4 <Vector14C+0x44>
    if (src & (1 << 0))
 800fec4:	07e9      	lsls	r1, r5, #31
 800fec6:	d445      	bmi.n	800ff54 <Vector14C+0xc4>
      otg_epin_handler(usbp, 0);
    if (src & (1 << 1))
 800fec8:	07aa      	lsls	r2, r5, #30
 800feca:	d448      	bmi.n	800ff5e <Vector14C+0xce>
      otg_epin_handler(usbp, 1);
    if (src & (1 << 2))
 800fecc:	076b      	lsls	r3, r5, #29
 800fece:	d44b      	bmi.n	800ff68 <Vector14C+0xd8>
      otg_epin_handler(usbp, 2);
    if (src & (1 << 3))
 800fed0:	072e      	lsls	r6, r5, #28
 800fed2:	d44e      	bmi.n	800ff72 <Vector14C+0xe2>
      otg_epin_handler(usbp, 4);
    if (src & (1 << 5))
      otg_epin_handler(usbp, 5);
#endif
  }
  if (sts & GINTSTS_OEPINT) {
 800fed4:	0324      	lsls	r4, r4, #12
 800fed6:	d507      	bpl.n	800fee8 <Vector14C+0x58>
    if (src & (1 << 16))
 800fed8:	03e8      	lsls	r0, r5, #15
 800feda:	d430      	bmi.n	800ff3e <Vector14C+0xae>
      otg_epout_handler(usbp, 0);
    if (src & (1 << 17))
 800fedc:	03a9      	lsls	r1, r5, #14
 800fede:	d433      	bmi.n	800ff48 <Vector14C+0xb8>
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
 800fee0:	036a      	lsls	r2, r5, #13
 800fee2:	d426      	bmi.n	800ff32 <Vector14C+0xa2>
      otg_epout_handler(usbp, 2);
    if (src & (1 << 19))
 800fee4:	032b      	lsls	r3, r5, #12
 800fee6:	d403      	bmi.n	800fef0 <Vector14C+0x60>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 800fee8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
 800feec:	f7fd bee8 	b.w	800dcc0 <_port_irq_epilogue>
    if (src & (1 << 17))
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
      otg_epout_handler(usbp, 2);
    if (src & (1 << 19))
      otg_epout_handler(usbp, 3);
 800fef0:	2003      	movs	r0, #3
 800fef2:	f7ff fee5 	bl	800fcc0 <otg_epout_handler.constprop.7>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 800fef6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
 800fefa:	f7fd bee1 	b.w	800dcc0 <_port_irq_epilogue>
  sts &= otgp->GINTMSK;
  otgp->GINTSTS = sts;

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
    _usb_reset(usbp);
 800fefe:	4628      	mov	r0, r5
 800ff00:	f7fe f9ee 	bl	800e2e0 <_usb_reset>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800ff04:	686b      	ldr	r3, [r5, #4]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d0ca      	beq.n	800fea2 <Vector14C+0x12>
 800ff0c:	4628      	mov	r0, r5
 800ff0e:	2100      	movs	r1, #0
 800ff10:	4798      	blx	r3
 800ff12:	e7c6      	b.n	800fea2 <Vector14C+0x12>
 800ff14:	2320      	movs	r3, #32
 800ff16:	f383 8811 	msr	BASEPRI, r3
  /* RX FIFO not empty handling.*/
  if (sts & GINTSTS_RXFLVL) {
    /* The interrupt is masked while the thread has control or it would
       be triggered again.*/
    osalSysLockFromISR();
    otgp->GINTMSK &= ~GINTMSK_RXFLVLM;
 800ff1a:	69b3      	ldr	r3, [r6, #24]
 800ff1c:	4818      	ldr	r0, [pc, #96]	; (800ff80 <Vector14C+0xf0>)
 800ff1e:	f023 0310 	bic.w	r3, r3, #16
 800ff22:	61b3      	str	r3, [r6, #24]
 800ff24:	2100      	movs	r1, #0
 800ff26:	f7fd fc8b 	bl	800d840 <chThdResumeI>
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	f383 8811 	msr	BASEPRI, r3
 800ff30:	e7c4      	b.n	800febc <Vector14C+0x2c>
    if (src & (1 << 16))
      otg_epout_handler(usbp, 0);
    if (src & (1 << 17))
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
      otg_epout_handler(usbp, 2);
 800ff32:	2002      	movs	r0, #2
 800ff34:	f7ff fec4 	bl	800fcc0 <otg_epout_handler.constprop.7>
    if (src & (1 << 19))
 800ff38:	032b      	lsls	r3, r5, #12
 800ff3a:	d5d5      	bpl.n	800fee8 <Vector14C+0x58>
 800ff3c:	e7d8      	b.n	800fef0 <Vector14C+0x60>
      otg_epin_handler(usbp, 5);
#endif
  }
  if (sts & GINTSTS_OEPINT) {
    if (src & (1 << 16))
      otg_epout_handler(usbp, 0);
 800ff3e:	2000      	movs	r0, #0
 800ff40:	f7ff febe 	bl	800fcc0 <otg_epout_handler.constprop.7>
    if (src & (1 << 17))
 800ff44:	03a9      	lsls	r1, r5, #14
 800ff46:	d5cb      	bpl.n	800fee0 <Vector14C+0x50>
      otg_epout_handler(usbp, 1);
 800ff48:	2001      	movs	r0, #1
 800ff4a:	f7ff feb9 	bl	800fcc0 <otg_epout_handler.constprop.7>
    if (src & (1 << 18))
 800ff4e:	036a      	lsls	r2, r5, #13
 800ff50:	d5c8      	bpl.n	800fee4 <Vector14C+0x54>
 800ff52:	e7ee      	b.n	800ff32 <Vector14C+0xa2>

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
  if (sts & GINTSTS_IEPINT) {
    if (src & (1 << 0))
      otg_epin_handler(usbp, 0);
 800ff54:	2000      	movs	r0, #0
 800ff56:	f7ff ff33 	bl	800fdc0 <otg_epin_handler.constprop.8>
    if (src & (1 << 1))
 800ff5a:	07aa      	lsls	r2, r5, #30
 800ff5c:	d5b6      	bpl.n	800fecc <Vector14C+0x3c>
      otg_epin_handler(usbp, 1);
 800ff5e:	2001      	movs	r0, #1
 800ff60:	f7ff ff2e 	bl	800fdc0 <otg_epin_handler.constprop.8>
    if (src & (1 << 2))
 800ff64:	076b      	lsls	r3, r5, #29
 800ff66:	d5b3      	bpl.n	800fed0 <Vector14C+0x40>
      otg_epin_handler(usbp, 2);
 800ff68:	2002      	movs	r0, #2
 800ff6a:	f7ff ff29 	bl	800fdc0 <otg_epin_handler.constprop.8>
    if (src & (1 << 3))
 800ff6e:	072e      	lsls	r6, r5, #28
 800ff70:	d5b0      	bpl.n	800fed4 <Vector14C+0x44>
      otg_epin_handler(usbp, 3);
 800ff72:	2003      	movs	r0, #3
 800ff74:	f7ff ff24 	bl	800fdc0 <otg_epin_handler.constprop.8>
 800ff78:	e7ac      	b.n	800fed4 <Vector14C+0x44>
 800ff7a:	bf00      	nop
 800ff7c:	20001400 	.word	0x20001400
 800ff80:	20001460 	.word	0x20001460
	...

0800ff90 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 800ff90:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ff92:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_CNAK;
 800ff96:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800ff9a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ff9e:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 800ffa2:	4770      	bx	lr
	...

0800ffb0 <usb_lld_start_in>:
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800ffb0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 800ffb2:	b410      	push	{r4}
 800ffb4:	eb03 1441 	add.w	r4, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800ffb8:	2201      	movs	r2, #1
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800ffba:	f8d4 0900 	ldr.w	r0, [r4, #2304]	; 0x900
 800ffbe:	f040 4004 	orr.w	r0, r0, #2214592512	; 0x84000000
 800ffc2:	f8c4 0900 	str.w	r0, [r4, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800ffc6:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
}
 800ffca:	f85d 4b04 	ldr.w	r4, [sp], #4
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800ffce:	408a      	lsls	r2, r1
 800ffd0:	4302      	orrs	r2, r0
 800ffd2:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 800ffd6:	4770      	bx	lr
	...

0800ffe0 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 800ffe0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ffe2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 800ffe6:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800ffea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ffee:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 800fff2:	4770      	bx	lr
	...

08010000 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8010000:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010002:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8010006:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 801000a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801000e:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
 8010012:	4770      	bx	lr
	...

08010020 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 8010020:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010022:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 8010026:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 801002a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801002e:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 8010032:	4770      	bx	lr
	...

08010040 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 8010040:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010042:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8010046:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 801004a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801004e:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
 8010052:	4770      	bx	lr
	...

08010060 <VectorB4>:
 *          associated callback pointer is not equal to @p NULL in order to not
 *          perform an extra check in a potentially critical interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
 8010060:	b538      	push	{r3, r4, r5, lr}
 * @param[in] icup      pointer to the @p ICUDriver object
 */
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
 8010062:	4d25      	ldr	r5, [pc, #148]	; (80100f8 <VectorB4+0x98>)
 8010064:	68eb      	ldr	r3, [r5, #12]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 8010066:	6869      	ldr	r1, [r5, #4]
 * @param[in] icup      pointer to the @p ICUDriver object
 */
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
 8010068:	691a      	ldr	r2, [r3, #16]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 801006a:	68dc      	ldr	r4, [r3, #12]
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 801006c:	7d08      	ldrb	r0, [r1, #20]
 801006e:	4014      	ands	r4, r2
 */
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8010070:	b2e2      	uxtb	r2, r4
  icup->tim->SR = ~sr;
 8010072:	43d2      	mvns	r2, r2
 8010074:	611a      	str	r2, [r3, #16]
  if (icup->config->channel == ICU_CHANNEL_1) {
 8010076:	b9f8      	cbnz	r0, 80100b8 <VectorB4+0x58>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8010078:	0760      	lsls	r0, r4, #29
 801007a:	d514      	bpl.n	80100a6 <VectorB4+0x46>
      _icu_isr_invoke_width_cb(icup);
 801007c:	782b      	ldrb	r3, [r5, #0]
 801007e:	2b04      	cmp	r3, #4
 8010080:	d00d      	beq.n	801009e <VectorB4+0x3e>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8010082:	07a1      	lsls	r1, r4, #30
 8010084:	d415      	bmi.n	80100b2 <VectorB4+0x52>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  if ((sr & STM32_TIM_SR_UIF) != 0)
 8010086:	07e4      	lsls	r4, r4, #31
 8010088:	d505      	bpl.n	8010096 <VectorB4+0x36>
    _icu_isr_invoke_overflow_cb(icup);
 801008a:	686b      	ldr	r3, [r5, #4]
 801008c:	481a      	ldr	r0, [pc, #104]	; (80100f8 <VectorB4+0x98>)
 801008e:	691b      	ldr	r3, [r3, #16]
 8010090:	4798      	blx	r3
 8010092:	2303      	movs	r3, #3
 8010094:	702b      	strb	r3, [r5, #0]
  OSAL_IRQ_PROLOGUE();

  icu_lld_serve_interrupt(&ICUD3);

  OSAL_IRQ_EPILOGUE();
}
 8010096:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  icu_lld_serve_interrupt(&ICUD3);

  OSAL_IRQ_EPILOGUE();
 801009a:	f7fd be11 	b.w	800dcc0 <_port_irq_epilogue>
  sr  = icup->tim->SR;
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
 801009e:	688b      	ldr	r3, [r1, #8]
 80100a0:	b31b      	cbz	r3, 80100ea <VectorB4+0x8a>
 80100a2:	4628      	mov	r0, r5
 80100a4:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 80100a6:	07a1      	lsls	r1, r4, #30
 80100a8:	d5ed      	bpl.n	8010086 <VectorB4+0x26>
      _icu_isr_invoke_period_cb(icup);
 80100aa:	782b      	ldrb	r3, [r5, #0]
 80100ac:	4a12      	ldr	r2, [pc, #72]	; (80100f8 <VectorB4+0x98>)
 80100ae:	2b04      	cmp	r3, #4
 80100b0:	d014      	beq.n	80100dc <VectorB4+0x7c>
 80100b2:	2304      	movs	r3, #4
 80100b4:	702b      	strb	r3, [r5, #0]
 80100b6:	e7e6      	b.n	8010086 <VectorB4+0x26>
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 80100b8:	07a2      	lsls	r2, r4, #30
 80100ba:	d509      	bpl.n	80100d0 <VectorB4+0x70>
      _icu_isr_invoke_width_cb(icup);
 80100bc:	782b      	ldrb	r3, [r5, #0]
 80100be:	2b04      	cmp	r3, #4
 80100c0:	d002      	beq.n	80100c8 <VectorB4+0x68>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 80100c2:	0763      	lsls	r3, r4, #29
 80100c4:	d4f5      	bmi.n	80100b2 <VectorB4+0x52>
 80100c6:	e7de      	b.n	8010086 <VectorB4+0x26>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
 80100c8:	688b      	ldr	r3, [r1, #8]
 80100ca:	b18b      	cbz	r3, 80100f0 <VectorB4+0x90>
 80100cc:	4628      	mov	r0, r5
 80100ce:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 80100d0:	0763      	lsls	r3, r4, #29
 80100d2:	d5d8      	bpl.n	8010086 <VectorB4+0x26>
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_period_cb(icup);
 80100d4:	782b      	ldrb	r3, [r5, #0]
 80100d6:	4a08      	ldr	r2, [pc, #32]	; (80100f8 <VectorB4+0x98>)
 80100d8:	2b04      	cmp	r3, #4
 80100da:	d1ea      	bne.n	80100b2 <VectorB4+0x52>
 80100dc:	6851      	ldr	r1, [r2, #4]
 80100de:	68cb      	ldr	r3, [r1, #12]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d0e6      	beq.n	80100b2 <VectorB4+0x52>
 80100e4:	4804      	ldr	r0, [pc, #16]	; (80100f8 <VectorB4+0x98>)
 80100e6:	4798      	blx	r3
 80100e8:	e7e3      	b.n	80100b2 <VectorB4+0x52>
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 80100ea:	07a0      	lsls	r0, r4, #30
 80100ec:	d4f7      	bmi.n	80100de <VectorB4+0x7e>
 80100ee:	e7ca      	b.n	8010086 <VectorB4+0x26>
      _icu_isr_invoke_period_cb(icup);
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 80100f0:	0762      	lsls	r2, r4, #29
 80100f2:	d4f4      	bmi.n	80100de <VectorB4+0x7e>
 80100f4:	e7c7      	b.n	8010086 <VectorB4+0x26>
 80100f6:	bf00      	nop
 80100f8:	2000169c 	.word	0x2000169c
 80100fc:	00000000 	.word	0x00000000

08010100 <icu_lld_init>:
/**
 * @brief   Low level ICU driver initialization.
 *
 * @notapi
 */
void icu_lld_init(void) {
 8010100:	b510      	push	{r4, lr}
  ICUD2.tim = STM32_TIM2;
#endif

#if STM32_ICU_USE_TIM3
  /* Driver initialization.*/
  icuObjectInit(&ICUD3);
 8010102:	4c03      	ldr	r4, [pc, #12]	; (8010110 <icu_lld_init+0x10>)
 8010104:	4620      	mov	r0, r4
 8010106:	f7fd fe7b 	bl	800de00 <icuObjectInit>
  ICUD3.tim = STM32_TIM3;
 801010a:	4b02      	ldr	r3, [pc, #8]	; (8010114 <icu_lld_init+0x14>)
 801010c:	60e3      	str	r3, [r4, #12]
 801010e:	bd10      	pop	{r4, pc}
 8010110:	2000169c 	.word	0x2000169c
 8010114:	40000400 	.word	0x40000400
	...

08010120 <serve_usart_irq>:
/**
 * @brief   USART common service routine.
 *
 * @param[in] uartp     pointer to the @p UARTDriver object
 */
static void serve_usart_irq(UARTDriver *uartp) {
 8010120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint16_t sr;
  USART_TypeDef *u = uartp->usart;
 8010124:	6884      	ldr	r4, [r0, #8]
  uint32_t cr1 = u->CR1;
 8010126:	68e7      	ldr	r7, [r4, #12]

  sr = u->SR;   /* SR reset step 1.*/
 8010128:	6826      	ldr	r6, [r4, #0]
  (void)u->DR;  /* SR reset step 2.*/
 801012a:	6862      	ldr	r2, [r4, #4]

  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 801012c:	f240 130f 	movw	r3, #271	; 0x10f
 8010130:	4033      	ands	r3, r6
/**
 * @brief   USART common service routine.
 *
 * @param[in] uartp     pointer to the @p UARTDriver object
 */
static void serve_usart_irq(UARTDriver *uartp) {
 8010132:	4605      	mov	r5, r0
  uint32_t cr1 = u->CR1;

  sr = u->SR;   /* SR reset step 1.*/
  (void)u->DR;  /* SR reset step 2.*/

  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 8010134:	b1eb      	cbz	r3, 8010172 <serve_usart_irq+0x52>
            USART_SR_FE  | USART_SR_PE)) {
    u->SR = ~USART_SR_LBD;
    if (uartp->config->rxerr_cb != NULL)
 8010136:	6843      	ldr	r3, [r0, #4]
 8010138:	691a      	ldr	r2, [r3, #16]
  sr = u->SR;   /* SR reset step 1.*/
  (void)u->DR;  /* SR reset step 2.*/

  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
            USART_SR_FE  | USART_SR_PE)) {
    u->SR = ~USART_SR_LBD;
 801013a:	f46f 7380 	mvn.w	r3, #256	; 0x100
 801013e:	6023      	str	r3, [r4, #0]
    if (uartp->config->rxerr_cb != NULL)
 8010140:	b1ba      	cbz	r2, 8010172 <serve_usart_irq+0x52>
static void serve_usart_irq(UARTDriver *uartp) {
  uint16_t sr;
  USART_TypeDef *u = uartp->usart;
  uint32_t cr1 = u->CR1;

  sr = u->SR;   /* SR reset step 1.*/
 8010142:	b2b3      	uxth	r3, r6
 */
static uartflags_t translate_errors(uint16_t sr) {
  uartflags_t sts = 0;

  if (sr & USART_SR_ORE)
    sts |= UART_OVERRUN_ERROR;
 8010144:	f013 0f08 	tst.w	r3, #8
 8010148:	bf0c      	ite	eq
 801014a:	2100      	moveq	r1, #0
 801014c:	2110      	movne	r1, #16
  if (sr & USART_SR_PE)
 801014e:	07d8      	lsls	r0, r3, #31
    sts |= UART_PARITY_ERROR;
 8010150:	bf48      	it	mi
 8010152:	f041 0104 	orrmi.w	r1, r1, #4
  if (sr & USART_SR_FE)
 8010156:	0798      	lsls	r0, r3, #30
    sts |= UART_FRAMING_ERROR;
 8010158:	bf48      	it	mi
 801015a:	f041 0108 	orrmi.w	r1, r1, #8
  if (sr & USART_SR_NE)
 801015e:	0758      	lsls	r0, r3, #29
    sts |= UART_NOISE_ERROR;
 8010160:	bf48      	it	mi
 8010162:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_LBD)
 8010166:	05d8      	lsls	r0, r3, #23
    sts |= UART_BREAK_DETECTED;
 8010168:	bf48      	it	mi
 801016a:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40

  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
            USART_SR_FE  | USART_SR_PE)) {
    u->SR = ~USART_SR_LBD;
    if (uartp->config->rxerr_cb != NULL)
      uartp->config->rxerr_cb(uartp, translate_errors(sr));
 801016e:	4628      	mov	r0, r5
 8010170:	4790      	blx	r2
  }

  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
 8010172:	0672      	lsls	r2, r6, #25
 8010174:	d50e      	bpl.n	8010194 <serve_usart_irq+0x74>
 8010176:	067b      	lsls	r3, r7, #25
 8010178:	d50c      	bpl.n	8010194 <serve_usart_irq+0x74>
    /* TC interrupt cleared and disabled.*/
    u->SR = ~USART_SR_TC;
    u->CR1 = cr1 & ~USART_CR1_TCIE;

    /* End of transmission, a callback is generated.*/
    if (uartp->config->txend2_cb != NULL)
 801017a:	686b      	ldr	r3, [r5, #4]
 801017c:	685b      	ldr	r3, [r3, #4]
  }

  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
    /* TC interrupt cleared and disabled.*/
    u->SR = ~USART_SR_TC;
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 801017e:	f027 0740 	bic.w	r7, r7, #64	; 0x40
      uartp->config->rxerr_cb(uartp, translate_errors(sr));
  }

  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
    /* TC interrupt cleared and disabled.*/
    u->SR = ~USART_SR_TC;
 8010182:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8010186:	6022      	str	r2, [r4, #0]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8010188:	60e7      	str	r7, [r4, #12]

    /* End of transmission, a callback is generated.*/
    if (uartp->config->txend2_cb != NULL)
 801018a:	b11b      	cbz	r3, 8010194 <serve_usart_irq+0x74>
      uartp->config->txend2_cb(uartp);
 801018c:	4628      	mov	r0, r5
  }
}
 801018e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    u->SR = ~USART_SR_TC;
    u->CR1 = cr1 & ~USART_CR1_TCIE;

    /* End of transmission, a callback is generated.*/
    if (uartp->config->txend2_cb != NULL)
      uartp->config->txend2_cb(uartp);
 8010192:	4718      	bx	r3
 8010194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080101a0 <VectorDC>:
/**
 * @brief   USART3 IRQ handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
 80101a0:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD3);
 80101a2:	4803      	ldr	r0, [pc, #12]	; (80101b0 <VectorDC+0x10>)
 80101a4:	f7ff ffbc 	bl	8010120 <serve_usart_irq>

  OSAL_IRQ_EPILOGUE();
}
 80101a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD3);

  OSAL_IRQ_EPILOGUE();
 80101ac:	f7fd bd88 	b.w	800dcc0 <_port_irq_epilogue>
 80101b0:	200016b4 	.word	0x200016b4
	...

080101c0 <Vector15C>:
/**
 * @brief   USART6 IRQ handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART6_HANDLER) {
 80101c0:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD6);
 80101c2:	4803      	ldr	r0, [pc, #12]	; (80101d0 <Vector15C+0x10>)
 80101c4:	f7ff ffac 	bl	8010120 <serve_usart_irq>

  OSAL_IRQ_EPILOGUE();
}
 80101c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD6);

  OSAL_IRQ_EPILOGUE();
 80101cc:	f7fd bd78 	b.w	800dcc0 <_port_irq_epilogue>
 80101d0:	200016d0 	.word	0x200016d0
	...

080101e0 <uart_lld_init>:
/**
 * @brief   Low level UART driver initialization.
 *
 * @notapi
 */
void uart_lld_init(void) {
 80101e0:	b570      	push	{r4, r5, r6, lr}
  UARTD2.dmarx   = STM32_DMA_STREAM(STM32_UART_USART2_RX_DMA_STREAM);
  UARTD2.dmatx   = STM32_DMA_STREAM(STM32_UART_USART2_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART3
  uartObjectInit(&UARTD3);
 80101e2:	4d0c      	ldr	r5, [pc, #48]	; (8010214 <uart_lld_init+0x34>)
  UARTD3.usart   = USART3;
  UARTD3.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
  UARTD3.dmarx   = STM32_DMA_STREAM(STM32_UART_USART3_RX_DMA_STREAM);
 80101e4:	4c0c      	ldr	r4, [pc, #48]	; (8010218 <uart_lld_init+0x38>)
  UARTD5.dmarx   = STM32_DMA_STREAM(STM32_UART_UART5_RX_DMA_STREAM);
  UARTD5.dmatx   = STM32_DMA_STREAM(STM32_UART_UART5_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
 80101e6:	4e0d      	ldr	r6, [pc, #52]	; (801021c <uart_lld_init+0x3c>)
  UARTD2.dmarx   = STM32_DMA_STREAM(STM32_UART_USART2_RX_DMA_STREAM);
  UARTD2.dmatx   = STM32_DMA_STREAM(STM32_UART_USART2_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART3
  uartObjectInit(&UARTD3);
 80101e8:	4628      	mov	r0, r5
 80101ea:	f7fd ffd1 	bl	800e190 <uartObjectInit>
  UARTD3.usart   = USART3;
 80101ee:	4b0c      	ldr	r3, [pc, #48]	; (8010220 <uart_lld_init+0x40>)
 80101f0:	60ab      	str	r3, [r5, #8]
  UARTD3.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
 80101f2:	2206      	movs	r2, #6
  UARTD3.dmarx   = STM32_DMA_STREAM(STM32_UART_USART3_RX_DMA_STREAM);
  UARTD3.dmatx   = STM32_DMA_STREAM(STM32_UART_USART3_TX_DMA_STREAM);
 80101f4:	f104 0318 	add.w	r3, r4, #24
  UARTD5.dmarx   = STM32_DMA_STREAM(STM32_UART_UART5_RX_DMA_STREAM);
  UARTD5.dmatx   = STM32_DMA_STREAM(STM32_UART_UART5_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
 80101f8:	4630      	mov	r0, r6

#if STM32_UART_USE_USART3
  uartObjectInit(&UARTD3);
  UARTD3.usart   = USART3;
  UARTD3.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
  UARTD3.dmarx   = STM32_DMA_STREAM(STM32_UART_USART3_RX_DMA_STREAM);
 80101fa:	612c      	str	r4, [r5, #16]
  UARTD3.dmatx   = STM32_DMA_STREAM(STM32_UART_USART3_TX_DMA_STREAM);
 80101fc:	616b      	str	r3, [r5, #20]
#endif

#if STM32_UART_USE_USART3
  uartObjectInit(&UARTD3);
  UARTD3.usart   = USART3;
  UARTD3.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
 80101fe:	60ea      	str	r2, [r5, #12]
  UARTD5.dmarx   = STM32_DMA_STREAM(STM32_UART_UART5_RX_DMA_STREAM);
  UARTD5.dmatx   = STM32_DMA_STREAM(STM32_UART_UART5_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
 8010200:	f7fd ffc6 	bl	800e190 <uartObjectInit>
  UARTD6.usart   = USART6;
 8010204:	4b07      	ldr	r3, [pc, #28]	; (8010224 <uart_lld_init+0x44>)
 8010206:	60b3      	str	r3, [r6, #8]
  UARTD6.dmarx   = STM32_DMA_STREAM(STM32_UART_USART6_RX_DMA_STREAM);
 8010208:	f104 036c 	add.w	r3, r4, #108	; 0x6c
  UARTD6.dmatx   = STM32_DMA_STREAM(STM32_UART_USART6_TX_DMA_STREAM);
 801020c:	34a8      	adds	r4, #168	; 0xa8
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
  UARTD6.usart   = USART6;
  UARTD6.dmarx   = STM32_DMA_STREAM(STM32_UART_USART6_RX_DMA_STREAM);
 801020e:	6133      	str	r3, [r6, #16]
  UARTD6.dmatx   = STM32_DMA_STREAM(STM32_UART_USART6_TX_DMA_STREAM);
 8010210:	6174      	str	r4, [r6, #20]
 8010212:	bd70      	pop	{r4, r5, r6, pc}
 8010214:	200016b4 	.word	0x200016b4
 8010218:	0801745c 	.word	0x0801745c
 801021c:	200016d0 	.word	0x200016d0
 8010220:	40004800 	.word	0x40004800
 8010224:	40011400 	.word	0x40011400
	...

08010230 <__early_init>:
 * @details This initialization must be performed just after stack setup
 *          and before any other initialization.
 */
void __early_init(void) {

  stm32_clock_init();
 8010230:	f7fe bd16 	b.w	800ec60 <stm32_clock_init>
	...

08010240 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @todo    Add your board-specific code, if any.
 */
void boardInit(void) {
 8010240:	4770      	bx	lr
 8010242:	bf00      	nop
	...

08010250 <_sbrk_r>:
}

/***************************************************************************/

caddr_t _sbrk_r(struct _reent *r, int incr)
{
 8010250:	b510      	push	{r4, lr}
 8010252:	4604      	mov	r4, r0
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr > 0);

  p = chCoreAlloc((size_t)incr);
 8010254:	4608      	mov	r0, r1
 8010256:	f7fd fcf3 	bl	800dc40 <chCoreAlloc>
  if (p == NULL) {
 801025a:	b100      	cbz	r0, 801025e <_sbrk_r+0xe>
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 801025c:	bd10      	pop	{r4, pc}

  chDbgCheck(incr > 0);

  p = chCoreAlloc((size_t)incr);
  if (p == NULL) {
    __errno_r(r) = ENOMEM;
 801025e:	230c      	movs	r3, #12
 8010260:	6023      	str	r3, [r4, #0]
    return (caddr_t)-1;
 8010262:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 8010266:	bd10      	pop	{r4, pc}
	...

08010270 <uart_process_thread>:
}


uint8_t Ch;

static msg_t uart_process_thread(void *arg) {
 8010270:	b508      	push	{r3, lr}
 8010272:	4b06      	ldr	r3, [pc, #24]	; (801028c <uart_process_thread+0x1c>)
 8010274:	4a06      	ldr	r2, [pc, #24]	; (8010290 <uart_process_thread+0x20>)
 8010276:	699b      	ldr	r3, [r3, #24]
 8010278:	4c06      	ldr	r4, [pc, #24]	; (8010294 <uart_process_thread+0x24>)
 801027a:	619a      	str	r2, [r3, #24]

	//process_tp = chThdSelf();

	for(;;) {

		chThdSleepMilliseconds(1);
 801027c:	200a      	movs	r0, #10
 801027e:	f7fd fa97 	bl	800d7b0 <chThdSleep>

		Ch = usb_uart_getch();
 8010282:	f001 f8f5 	bl	8011470 <usb_uart_getch>
 8010286:	7020      	strb	r0, [r4, #0]

		}
 8010288:	e7f8      	b.n	801027c <uart_process_thread+0xc>
 801028a:	bf00      	nop
 801028c:	20001090 	.word	0x20001090
 8010290:	08017660 	.word	0x08017660
 8010294:	200016ec 	.word	0x200016ec
	...

080102a0 <periodic_thread>:
 80102a0:	4b16      	ldr	r3, [pc, #88]	; (80102fc <periodic_thread+0x5c>)
 80102a2:	4a17      	ldr	r2, [pc, #92]	; (8010300 <periodic_thread+0x60>)
 80102a4:	699b      	ldr	r3, [r3, #24]
static THD_WORKING_AREA(periodic_thread_wa, 1024);
static THD_WORKING_AREA(uart_thread_wa, 128);



static msg_t periodic_thread(void *arg) {
 80102a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		{
			LED_GREEN_ON();
		}
		else
		{
			LED_GREEN_OFF();
 80102aa:	4d16      	ldr	r5, [pc, #88]	; (8010304 <periodic_thread+0x64>)
 80102ac:	619a      	str	r2, [r3, #24]
 80102ae:	2740      	movs	r7, #64	; 0x40

	int fault_print = 0;

	for(;;) {

		if (mcpwm_get_state() == MC_STATE_RUNNING)
 80102b0:	f001 f84e 	bl	8011350 <mcpwm_get_state>
 80102b4:	2802      	cmp	r0, #2
		{
			LED_GREEN_ON();
 80102b6:	bf0c      	ite	eq
 80102b8:	832f      	strheq	r7, [r5, #24]
		}
		else
		{
			LED_GREEN_OFF();
 80102ba:	836f      	strhne	r7, [r5, #26]
		}

		mc_fault_code fault = mcpwm_get_fault();
 80102bc:	f001 f850 	bl	8011360 <mcpwm_get_fault>
		if (fault != FAULT_CODE_NONE)
 80102c0:	4606      	mov	r6, r0
 80102c2:	b1a0      	cbz	r0, 80102ee <periodic_thread+0x4e>
			{
				fault_print = 1;
				//commands_printf("%s\n", mcpwm_fault_to_string(mcpwm_get_fault()));
			}

			for (int i = 0;i < (int)fault;i++)
 80102c4:	2400      	movs	r4, #0
			{
				LED_GREEN_ON();
 80102c6:	f04f 0840 	mov.w	r8, #64	; 0x40
				chThdSleepMilliseconds(250);
 80102ca:	f640 10c4 	movw	r0, #2500	; 0x9c4
				//commands_printf("%s\n", mcpwm_fault_to_string(mcpwm_get_fault()));
			}

			for (int i = 0;i < (int)fault;i++)
			{
				LED_GREEN_ON();
 80102ce:	f8a5 8018 	strh.w	r8, [r5, #24]
				chThdSleepMilliseconds(250);
 80102d2:	f7fd fa6d 	bl	800d7b0 <chThdSleep>
			{
				fault_print = 1;
				//commands_printf("%s\n", mcpwm_fault_to_string(mcpwm_get_fault()));
			}

			for (int i = 0;i < (int)fault;i++)
 80102d6:	3401      	adds	r4, #1
			{
				LED_GREEN_ON();
				chThdSleepMilliseconds(250);
				LED_GREEN_OFF();
 80102d8:	836f      	strh	r7, [r5, #26]
				chThdSleepMilliseconds(250);
 80102da:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80102de:	f7fd fa67 	bl	800d7b0 <chThdSleep>
			{
				fault_print = 1;
				//commands_printf("%s\n", mcpwm_fault_to_string(mcpwm_get_fault()));
			}

			for (int i = 0;i < (int)fault;i++)
 80102e2:	42b4      	cmp	r4, r6
 80102e4:	d1f1      	bne.n	80102ca <periodic_thread+0x2a>
				chThdSleepMilliseconds(250);
				LED_GREEN_OFF();
				chThdSleepMilliseconds(250);
			}

			chThdSleepMilliseconds(500);
 80102e6:	f241 3088 	movw	r0, #5000	; 0x1388
 80102ea:	f7fd fa61 	bl	800d7b0 <chThdSleep>
		{
			//ledpwm_set_intensity(LED_RED, 0.0);
			fault_print = 0;
		}

		if (mcpwm_get_state() == MC_STATE_DETECTING)
 80102ee:	f001 f82f 	bl	8011350 <mcpwm_get_state>
#if ENCODER_ENABLE
//		commands_send_rotor_pos(encoder_read_deg());
//		comm_can_set_pos(0, encoder_read_deg());
#endif

		chThdSleepMilliseconds(10);
 80102f2:	2064      	movs	r0, #100	; 0x64
 80102f4:	f7fd fa5c 	bl	800d7b0 <chThdSleep>
	}
 80102f8:	e7da      	b.n	80102b0 <periodic_thread+0x10>
 80102fa:	bf00      	nop
 80102fc:	20001090 	.word	0x20001090
 8010300:	08017670 	.word	0x08017670
 8010304:	40020400 	.word	0x40020400
	...

08010310 <bldc_init>:




int bldc_init(void)
{
 8010310:	b500      	push	{lr}
 8010312:	b0d1      	sub	sp, #324	; 0x144
	halInit();
 8010314:	f7fd fd04 	bl	800dd20 <halInit>
	chSysInit();
 8010318:	f7fc ff82 	bl	800d220 <chSysInit>

	chThdSleepMilliseconds(1000);
 801031c:	f242 7010 	movw	r0, #10000	; 0x2710
 8010320:	f7fd fa46 	bl	800d7b0 <chThdSleep>

	conf_general_init();
 8010324:	f001 f91c 	bl	8011560 <conf_general_init>
	hw_init_gpio();
 8010328:	f001 fc12 	bl	8011b50 <hw_init_gpio>


	mc_configuration mcconf;
	conf_general_read_mc_configuration(&mcconf);
 801032c:	a824      	add	r0, sp, #144	; 0x90
 801032e:	f001 f9df 	bl	80116f0 <conf_general_read_mc_configuration>
	mcpwm_init(&mcconf);
 8010332:	a824      	add	r0, sp, #144	; 0x90
 8010334:	f000 fd8c 	bl	8010e50 <mcpwm_init>

	comm_usb_init();
 8010338:	f001 f8e2 	bl	8011500 <comm_usb_init>

	app_configuration appconf;
	conf_general_read_app_configuration(&appconf);
 801033c:	a801      	add	r0, sp, #4
 801033e:	f001 f93f 	bl	80115c0 <conf_general_read_app_configuration>



	return 0;
}
 8010342:	2000      	movs	r0, #0
 8010344:	b051      	add	sp, #324	; 0x144
 8010346:	f85d fb04 	ldr.w	pc, [sp], #4
 801034a:	bf00      	nop
 801034c:	0000      	movs	r0, r0
	...

08010350 <bldc_start>:
float dbg_fTheta;
float dbg_fMea;
uint16_t dbg_AccumTheta;

int bldc_start(void)
{
 8010350:	b580      	push	{r7, lr}
 8010352:	b082      	sub	sp, #8



	//-- 스레드 생성
	//
	chThdCreateStatic(periodic_thread_wa, sizeof(periodic_thread_wa), NORMALPRIO, periodic_thread, NULL);
 8010354:	2400      	movs	r4, #0
 8010356:	4b25      	ldr	r3, [pc, #148]	; (80103ec <bldc_start+0x9c>)
 8010358:	9400      	str	r4, [sp, #0]
 801035a:	f44f 61b3 	mov.w	r1, #1432	; 0x598
 801035e:	2240      	movs	r2, #64	; 0x40
 8010360:	4823      	ldr	r0, [pc, #140]	; (80103f0 <bldc_start+0xa0>)
 8010362:	4f24      	ldr	r7, [pc, #144]	; (80103f4 <bldc_start+0xa4>)
 8010364:	4e24      	ldr	r6, [pc, #144]	; (80103f8 <bldc_start+0xa8>)
 8010366:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8010410 <bldc_start+0xc0>
		//Ch = USB_Uart_Getch();

		if( Ch == 'q' )
		{
			Ch = 0;
			qVelRef += 0.01;
 801036a:	eddf 8a24 	vldr	s17, [pc, #144]	; 80103fc <bldc_start+0xac>
			//debug_print_usb("Enter a : %f\r\n", qVelRef);
		}

		//debug_print_usb("8 %f 0\r\n", dbg_fTheta );
		//debug_print_usb("%d\r\n", dbg_AccumTheta );
		usb_uart_printf("500 %f %f 0\r\n", qVelRef*10000, dbg_fMea*10000 );
 801036e:	ed9f 8a24 	vldr	s16, [pc, #144]	; 8010400 <bldc_start+0xb0>



	//-- 스레드 생성
	//
	chThdCreateStatic(periodic_thread_wa, sizeof(periodic_thread_wa), NORMALPRIO, periodic_thread, NULL);
 8010372:	f7fd f9dd 	bl	800d730 <chThdCreateStatic>
	chThdCreateStatic(uart_thread_wa, sizeof(uart_thread_wa), NORMALPRIO, uart_process_thread, NULL);
 8010376:	9400      	str	r4, [sp, #0]
 8010378:	4822      	ldr	r0, [pc, #136]	; (8010404 <bldc_start+0xb4>)
 801037a:	4b23      	ldr	r3, [pc, #140]	; (8010408 <bldc_start+0xb8>)
 801037c:	f44f 7106 	mov.w	r1, #536	; 0x218
 8010380:	2240      	movs	r2, #64	; 0x40
 8010382:	f7fd f9d5 	bl	800d730 <chThdCreateStatic>
		chThdSleepMilliseconds(1);
		//palClearPad(GPIOA, 7);

		//Ch = USB_Uart_Getch();

		if( Ch == 'q' )
 8010386:	46b9      	mov	r9, r7
 8010388:	e01f      	b.n	80103ca <bldc_start+0x7a>
			Ch = 0;
			qVelRef += 0.01;
			//debug_print_usb("Enter q : %f\r\n", qVelRef);

		}
		if( Ch == 'a' )
 801038a:	2b61      	cmp	r3, #97	; 0x61
 801038c:	d106      	bne.n	801039c <bldc_start+0x4c>
		{
			Ch = 0;
			qVelRef -= 0.01;
 801038e:	ee77 7ae8 	vsub.f32	s15, s15, s17
			//debug_print_usb("Enter q : %f\r\n", qVelRef);

		}
		if( Ch == 'a' )
		{
			Ch = 0;
 8010392:	2300      	movs	r3, #0
 8010394:	f889 3000 	strb.w	r3, [r9]
			qVelRef -= 0.01;
 8010398:	edc2 7a00 	vstr	s15, [r2]
			//debug_print_usb("Enter a : %f\r\n", qVelRef);
		}

		//debug_print_usb("8 %f 0\r\n", dbg_fTheta );
		//debug_print_usb("%d\r\n", dbg_AccumTheta );
		usb_uart_printf("500 %f %f 0\r\n", qVelRef*10000, dbg_fMea*10000 );
 801039c:	ee67 7a88 	vmul.f32	s15, s15, s16
 80103a0:	ee17 0a90 	vmov	r0, s15
 80103a4:	f7fc f830 	bl	800c408 <__aeabi_f2d>
 80103a8:	edd8 7a00 	vldr	s15, [r8]
 80103ac:	ee67 7a88 	vmul.f32	s15, s15, s16
 80103b0:	4604      	mov	r4, r0
 80103b2:	ee17 0a90 	vmov	r0, s15
 80103b6:	460d      	mov	r5, r1
 80103b8:	f7fc f826 	bl	800c408 <__aeabi_f2d>
 80103bc:	4622      	mov	r2, r4
 80103be:	e9cd 0100 	strd	r0, r1, [sp]
 80103c2:	462b      	mov	r3, r5
 80103c4:	4811      	ldr	r0, [pc, #68]	; (801040c <bldc_start+0xbc>)
 80103c6:	f001 f833 	bl	8011430 <usb_uart_printf>
	//-- IDLE
	//
	for(;;)
	{
		//palSetPad(GPIOA, 7);
		chThdSleepMilliseconds(1);
 80103ca:	200a      	movs	r0, #10
 80103cc:	f7fd f9f0 	bl	800d7b0 <chThdSleep>
		//palClearPad(GPIOA, 7);

		//Ch = USB_Uart_Getch();

		if( Ch == 'q' )
 80103d0:	783b      	ldrb	r3, [r7, #0]
 80103d2:	4a09      	ldr	r2, [pc, #36]	; (80103f8 <bldc_start+0xa8>)
		{
			Ch = 0;
			qVelRef += 0.01;
 80103d4:	edd6 7a00 	vldr	s15, [r6]
		chThdSleepMilliseconds(1);
		//palClearPad(GPIOA, 7);

		//Ch = USB_Uart_Getch();

		if( Ch == 'q' )
 80103d8:	2b71      	cmp	r3, #113	; 0x71
 80103da:	d1d6      	bne.n	801038a <bldc_start+0x3a>
		{
			Ch = 0;
			qVelRef += 0.01;
 80103dc:	ee77 7aa8 	vadd.f32	s15, s15, s17

		//Ch = USB_Uart_Getch();

		if( Ch == 'q' )
		{
			Ch = 0;
 80103e0:	2300      	movs	r3, #0
			qVelRef += 0.01;
 80103e2:	edc6 7a00 	vstr	s15, [r6]

		//Ch = USB_Uart_Getch();

		if( Ch == 'q' )
		{
			Ch = 0;
 80103e6:	f889 3000 	strb.w	r3, [r9]
 80103ea:	e7d7      	b.n	801039c <bldc_start+0x4c>
 80103ec:	080102a1 	.word	0x080102a1
 80103f0:	20001910 	.word	0x20001910
 80103f4:	200016ec 	.word	0x200016ec
 80103f8:	20000808 	.word	0x20000808
 80103fc:	3c23d70a 	.word	0x3c23d70a
 8010400:	461c4000 	.word	0x461c4000
 8010404:	200016f8 	.word	0x200016f8
 8010408:	08010271 	.word	0x08010271
 801040c:	08017680 	.word	0x08017680
 8010410:	200016f0 	.word	0x200016f0
	...

08010420 <SEQUENCE_thread>:
unsigned int Drive_Status = 0;
unsigned int State_Index = 0;


static msg_t SEQUENCE_thread(void *arg) 
{
 8010420:	b508      	push	{r3, lr}
 8010422:	4b04      	ldr	r3, [pc, #16]	; (8010434 <SEQUENCE_thread+0x14>)
 8010424:	4a04      	ldr	r2, [pc, #16]	; (8010438 <SEQUENCE_thread+0x18>)
 8010426:	699b      	ldr	r3, [r3, #24]
	//	asm("   nop");					//END_SEQ:


#endif //pbhp 151001

	chThdSleepMilliseconds(1);
 8010428:	200a      	movs	r0, #10
 801042a:	619a      	str	r2, [r3, #24]
 801042c:	f7fd f9c0 	bl	800d7b0 <chThdSleep>

	return 0;
}
 8010430:	2000      	movs	r0, #0
 8010432:	bd08      	pop	{r3, pc}
 8010434:	20001090 	.word	0x20001090
 8010438:	08017690 	.word	0x08017690
 801043c:	00000000 	.word	0x00000000

08010440 <mcpwm_adc_int_handler>:
void mcpwm_adc_int_handler(void *p, uint32_t flags) {
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
	LED_GREEN_ON();
 8010440:	4b04      	ldr	r3, [pc, #16]	; (8010454 <mcpwm_adc_int_handler+0x14>)
 */
void mcpwm_adc_int_handler(void *p, uint32_t flags) {
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
 8010442:	4905      	ldr	r1, [pc, #20]	; (8010458 <mcpwm_adc_int_handler+0x18>)
 8010444:	2000      	movs	r0, #0
	LED_GREEN_ON();
 8010446:	2240      	movs	r2, #64	; 0x40
 */
void mcpwm_adc_int_handler(void *p, uint32_t flags) {
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
 8010448:	6248      	str	r0, [r1, #36]	; 0x24
	LED_GREEN_ON();
 801044a:	831a      	strh	r2, [r3, #24]
	LED_GREEN_OFF();


	// Reset the watchdog
	WWDG_SetCounter(100);
 801044c:	2064      	movs	r0, #100	; 0x64
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
	LED_GREEN_ON();
	LED_GREEN_OFF();
 801044e:	835a      	strh	r2, [r3, #26]


	// Reset the watchdog
	WWDG_SetCounter(100);
 8010450:	f002 baae 	b.w	80129b0 <WWDG_SetCounter>
 8010454:	40020400 	.word	0x40020400
 8010458:	40001800 	.word	0x40001800
 801045c:	00000000 	.word	0x00000000

08010460 <ClarkePark>:
		}
	}
	return;
}
void ClarkePark(void)
{
 8010460:	b510      	push	{r4, lr}
	ParkParm.qIalpha = ParkParm.qIa;
 8010462:	4c17      	ldr	r4, [pc, #92]	; (80104c0 <ClarkePark+0x60>)
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 8010464:	eddf 7a17 	vldr	s15, [pc, #92]	; 80104c4 <ClarkePark+0x64>
		}
	}
	return;
}
void ClarkePark(void)
{
 8010468:	ed2d 8b04 	vpush	{d8-d9}
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 801046c:	ed94 8a04 	vldr	s16, [r4, #16]
	}
	return;
}
void ClarkePark(void)
{
	ParkParm.qIalpha = ParkParm.qIa;
 8010470:	edd4 8a03 	vldr	s17, [r4, #12]
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 8010474:	edd4 9a00 	vldr	s19, [r4]
	}
	return;
}
void ClarkePark(void)
{
	ParkParm.qIalpha = ParkParm.qIa;
 8010478:	edc4 8a05 	vstr	s17, [r4, #20]
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 801047c:	ee38 8a08 	vadd.f32	s16, s16, s16
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 8010480:	eeb0 0a69 	vmov.f32	s0, s19
	return;
}
void ClarkePark(void)
{
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 8010484:	ee28 8a27 	vmul.f32	s16, s16, s15
 8010488:	eea8 8aa7 	vfma.f32	s16, s17, s15
 801048c:	ed84 8a06 	vstr	s16, [r4, #24]
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 8010490:	f002 faa6 	bl	80129e0 <cosf>
 8010494:	eeb0 9a40 	vmov.f32	s18, s0
 8010498:	eeb0 0a69 	vmov.f32	s0, s19
 801049c:	f002 fae0 	bl	8012a60 <sinf>
	ParkParm.qIq = -ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 80104a0:	ee68 7a09 	vmul.f32	s15, s16, s18
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 80104a4:	ee28 8a00 	vmul.f32	s16, s16, s0
	ParkParm.qIq = -ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 80104a8:	eee8 7ac0 	vfms.f32	s15, s17, s0
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 80104ac:	eea8 8a89 	vfma.f32	s16, s17, s18
	ParkParm.qIq = -ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 80104b0:	edc4 7a08 	vstr	s15, [r4, #32]
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 80104b4:	ed84 8a07 	vstr	s16, [r4, #28]
	ParkParm.qIq = -ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);

	return;
}
 80104b8:	ecbd 8b04 	vpop	{d8-d9}
 80104bc:	bd10      	pop	{r4, pc}
 80104be:	bf00      	nop
 80104c0:	2000299c 	.word	0x2000299c
 80104c4:	3f13cd3a 	.word	0x3f13cd3a
	...

080104d0 <CalcPI>:

}
void CalcPI( tPIParm *pParm)
{
	float U,Exc,Err;
	Err  = pParm->qInRef - pParm->qInMeas;
 80104d0:	ed90 7a06 	vldr	s14, [r0, #24]
 80104d4:	ed90 6a07 	vldr	s12, [r0, #28]
	
	U  = pParm->qdSum + pParm->qKp * Err;
 80104d8:	edd0 7a00 	vldr	s15, [r0]
 80104dc:	edd0 5a01 	vldr	s11, [r0, #4]

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
 80104e0:	edd0 6a04 	vldr	s13, [r0, #16]

}
void CalcPI( tPIParm *pParm)
{
	float U,Exc,Err;
	Err  = pParm->qInRef - pParm->qInMeas;
 80104e4:	ee37 6a46 	vsub.f32	s12, s14, s12
	
	U  = pParm->qdSum + pParm->qKp * Err;
 80104e8:	eeb0 7a67 	vmov.f32	s14, s15
 80104ec:	eea5 7a86 	vfma.f32	s14, s11, s12

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
 80104f0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80104f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104f8:	dc0b      	bgt.n	8010512 <CalcPI+0x42>
	else if( U < pParm->qOutMin )    pParm->qOut = pParm->qOutMin;
 80104fa:	edd0 6a05 	vldr	s13, [r0, #20]
 80104fe:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010506:	d404      	bmi.n	8010512 <CalcPI+0x42>
	else                  pParm->qOut = U ;
 8010508:	eef0 6a47 	vmov.f32	s13, s14
 801050c:	ed80 7a08 	vstr	s14, [r0, #32]
 8010510:	e001      	b.n	8010516 <CalcPI+0x46>
	Err  = pParm->qInRef - pParm->qInMeas;
	
	U  = pParm->qdSum + pParm->qKp * Err;

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
	else if( U < pParm->qOutMin )    pParm->qOut = pParm->qOutMin;
 8010512:	edc0 6a08 	vstr	s13, [r0, #32]
	else                  pParm->qOut = U ;

	Exc = U - pParm->qOut;

	pParm->qdSum = pParm->qdSum + pParm->qKi * Err - pParm->qKc * Exc ;
 8010516:	ed90 5a02 	vldr	s10, [r0, #8]
 801051a:	edd0 5a03 	vldr	s11, [r0, #12]
 801051e:	eee5 7a06 	vfma.f32	s15, s10, s12

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
	else if( U < pParm->qOutMin )    pParm->qOut = pParm->qOutMin;
	else                  pParm->qOut = U ;

	Exc = U - pParm->qOut;
 8010522:	ee37 7a66 	vsub.f32	s14, s14, s13

	pParm->qdSum = pParm->qdSum + pParm->qKi * Err - pParm->qKc * Exc ;
 8010526:	eee5 7ac7 	vfms.f32	s15, s11, s14
 801052a:	edc0 7a00 	vstr	s15, [r0]
 801052e:	4770      	bx	lr

08010530 <SetupControlParameters>:
	
	return;
}
void SetupControlParameters(void)
{
 8010530:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    PIParmD.qOutMin = -PIParmD.qOutMax;

    InitPI(&PIParmD);

// ============= PI Q Term ===============
    PIParmQ.qKp = QKP;    
 8010534:	481a      	ldr	r0, [pc, #104]	; (80105a0 <SetupControlParameters+0x70>)
}
void SetupControlParameters(void)
{

// ============= PI D Term ===============      
    PIParmD.qKp = DKP;       
 8010536:	4c1b      	ldr	r4, [pc, #108]	; (80105a4 <SetupControlParameters+0x74>)
    PIParmQ.qOutMin = -PIParmQ.qOutMax;

    InitPI(&PIParmQ);

// ============= PI W Term ===============
    PIParmW.qKp = WKP;       
 8010538:	491b      	ldr	r1, [pc, #108]	; (80105a8 <SetupControlParameters+0x78>)
    PIParmW.qOutMin = -PIParmW.qOutMax;

    InitPI(&PIParmW);

// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
 801053a:	4a1c      	ldr	r2, [pc, #112]	; (80105ac <SetupControlParameters+0x7c>)
{

// ============= PI D Term ===============      
    PIParmD.qKp = DKP;       
    PIParmD.qKi = DKI;              
    PIParmD.qKc = DKC;       
 801053c:	4d1c      	ldr	r5, [pc, #112]	; (80105b0 <SetupControlParameters+0x80>)
void SetupControlParameters(void)
{

// ============= PI D Term ===============      
    PIParmD.qKp = DKP;       
    PIParmD.qKi = DKI;              
 801053e:	4e1d      	ldr	r6, [pc, #116]	; (80105b4 <SetupControlParameters+0x84>)
}
void SetupControlParameters(void)
{

// ============= PI D Term ===============      
    PIParmD.qKp = DKP;       
 8010540:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80105bc <SetupControlParameters+0x8c>
    PIParmD.qKi = DKI;              
    PIParmD.qKc = DKC;       
    PIParmD.qOutMax = DOUTMAX;
    PIParmD.qOutMin = -PIParmD.qOutMax;
 8010544:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80105c0 <SetupControlParameters+0x90>

// ============= PI W Term ===============
    PIParmW.qKp = WKP;       
    PIParmW.qKi = WKI;       
    PIParmW.qKc = WKC;       
    PIParmW.qOutMax = WOUTMAX;   
 8010548:	f8df e078 	ldr.w	lr, [pc, #120]	; 80105c4 <SetupControlParameters+0x94>
    PIParmW.qOutMin = -PIParmW.qOutMax;
 801054c:	4f1a      	ldr	r7, [pc, #104]	; (80105b8 <SetupControlParameters+0x88>)
}
void SetupControlParameters(void)
{

// ============= PI D Term ===============      
    PIParmD.qKp = DKP;       
 801054e:	f8c4 9004 	str.w	r9, [r4, #4]
			}
		}
	}
void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 8010552:	2300      	movs	r3, #0
    PIParmQ.qOutMin = -PIParmQ.qOutMax;

    InitPI(&PIParmQ);

// ============= PI W Term ===============
    PIParmW.qKp = WKP;       
 8010554:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
    PIParmD.qOutMin = -PIParmD.qOutMax;

    InitPI(&PIParmD);

// ============= PI Q Term ===============
    PIParmQ.qKp = QKP;    
 8010558:	f8c0 9004 	str.w	r9, [r0, #4]
void SetupControlParameters(void)
{

// ============= PI D Term ===============      
    PIParmD.qKp = DKP;       
    PIParmD.qKi = DKI;              
 801055c:	60a6      	str	r6, [r4, #8]

    InitPI(&PIParmD);

// ============= PI Q Term ===============
    PIParmQ.qKp = QKP;    
    PIParmQ.qKi = QKI;
 801055e:	6086      	str	r6, [r0, #8]
{

// ============= PI D Term ===============      
    PIParmD.qKp = DKP;       
    PIParmD.qKi = DKI;              
    PIParmD.qKc = DKC;       
 8010560:	60e5      	str	r5, [r4, #12]
    PIParmD.qOutMax = DOUTMAX;
 8010562:	6125      	str	r5, [r4, #16]
    InitPI(&PIParmD);

// ============= PI Q Term ===============
    PIParmQ.qKp = QKP;    
    PIParmQ.qKi = QKI;
    PIParmQ.qKc = QKC;
 8010564:	60c5      	str	r5, [r0, #12]
    PIParmQ.qOutMax = QOUTMAX;
 8010566:	6105      	str	r5, [r0, #16]
// ============= PI D Term ===============      
    PIParmD.qKp = DKP;       
    PIParmD.qKi = DKI;              
    PIParmD.qKc = DKC;       
    PIParmD.qOutMax = DOUTMAX;
    PIParmD.qOutMin = -PIParmD.qOutMax;
 8010568:	f8c4 8014 	str.w	r8, [r4, #20]
// ============= PI Q Term ===============
    PIParmQ.qKp = QKP;    
    PIParmQ.qKi = QKI;
    PIParmQ.qKc = QKC;
    PIParmQ.qOutMax = QOUTMAX;
    PIParmQ.qOutMin = -PIParmQ.qOutMax;
 801056c:	f8c0 8014 	str.w	r8, [r0, #20]
			}
		}
	}
void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 8010570:	6023      	str	r3, [r4, #0]
	pParm->qOut=0;
 8010572:	6223      	str	r3, [r4, #32]
			}
		}
	}
void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 8010574:	6003      	str	r3, [r0, #0]
	pParm->qOut=0;
 8010576:	6203      	str	r3, [r0, #32]

    InitPI(&PIParmQ);

// ============= PI W Term ===============
    PIParmW.qKp = WKP;       
    PIParmW.qKi = WKI;       
 8010578:	608e      	str	r6, [r1, #8]
    PIParmW.qKc = WKC;       
 801057a:	60cd      	str	r5, [r1, #12]
			}
		}
	}
void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 801057c:	600b      	str	r3, [r1, #0]
	pParm->qOut=0;
 801057e:	620b      	str	r3, [r1, #32]

    InitPI(&PIParmW);

// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
	PIParmPLL.qKi = WKI;		 
 8010580:	6096      	str	r6, [r2, #8]
	PIParmPLL.qKc = WKC;		 
 8010582:	60d5      	str	r5, [r2, #12]
			}
		}
	}
void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 8010584:	6013      	str	r3, [r2, #0]
	pParm->qOut=0;
 8010586:	6213      	str	r3, [r2, #32]
    PIParmQ.qOutMin = -PIParmQ.qOutMax;

    InitPI(&PIParmQ);

// ============= PI W Term ===============
    PIParmW.qKp = WKP;       
 8010588:	f8c1 c004 	str.w	ip, [r1, #4]
    PIParmW.qOutMin = -PIParmW.qOutMax;

    InitPI(&PIParmW);

// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
 801058c:	f8c2 c004 	str.w	ip, [r2, #4]

// ============= PI W Term ===============
    PIParmW.qKp = WKP;       
    PIParmW.qKi = WKI;       
    PIParmW.qKc = WKC;       
    PIParmW.qOutMax = WOUTMAX;   
 8010590:	f8c1 e010 	str.w	lr, [r1, #16]

// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
	PIParmPLL.qKi = WKI;		 
	PIParmPLL.qKc = WKC;		 
	PIParmPLL.qOutMax = WOUTMAX;	 
 8010594:	f8c2 e010 	str.w	lr, [r2, #16]
// ============= PI W Term ===============
    PIParmW.qKp = WKP;       
    PIParmW.qKi = WKI;       
    PIParmW.qKc = WKC;       
    PIParmW.qOutMax = WOUTMAX;   
    PIParmW.qOutMin = -PIParmW.qOutMax;
 8010598:	614f      	str	r7, [r1, #20]
// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
	PIParmPLL.qKi = WKI;		 
	PIParmPLL.qKc = WKC;		 
	PIParmPLL.qOutMax = WOUTMAX;	 
	PIParmPLL.qOutMin = -PIParmPLL.qOutMax;
 801059a:	6157      	str	r7, [r2, #20]
 801059c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80105a0:	20002898 	.word	0x20002898
 80105a4:	20001ec8 	.word	0x20001ec8
 80105a8:	200028c4 	.word	0x200028c4
 80105ac:	20002900 	.word	0x20002900
 80105b0:	3f7fff58 	.word	0x3f7fff58
 80105b4:	3c23d70a 	.word	0x3c23d70a
 80105b8:	bf733333 	.word	0xbf733333
 80105bc:	3d4ccccd 	.word	0x3d4ccccd
 80105c0:	bf7fff58 	.word	0xbf7fff58
 80105c4:	3f733333 	.word	0x3f733333
	...

080105d0 <VoltRippleComp>:
	// CompVdq = ------------- * Vdq
	//               DCbus
	//
	// If target and measured are equal, no operation is made.
	//
	if (TargetDCbus > DCbus)
 80105d0:	4a14      	ldr	r2, [pc, #80]	; (8010624 <VoltRippleComp+0x54>)
 80105d2:	4b15      	ldr	r3, [pc, #84]	; (8010628 <VoltRippleComp+0x58>)
 80105d4:	ed92 7a00 	vldr	s14, [r2]
 80105d8:	edd3 7a00 	vldr	s15, [r3]
 80105dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80105e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105e4:	dc11      	bgt.n	801060a <VoltRippleComp+0x3a>
		CompVdq = Vdq + (((TargetDCbus - DCbus)/ DCbus)* Vdq);
	else if (DCbus > TargetDCbus)
 80105e6:	ed93 7a00 	vldr	s14, [r3]
 80105ea:	edd2 7a00 	vldr	s15, [r2]
 80105ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80105f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105f6:	dd07      	ble.n	8010608 <VoltRippleComp+0x38>
		CompVdq = ((TargetDCbus/ DCbus)* Vdq);
 80105f8:	edd2 7a00 	vldr	s15, [r2]
 80105fc:	ed93 7a00 	vldr	s14, [r3]
 8010600:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8010604:	ee20 0a27 	vmul.f32	s0, s0, s15
	else
		CompVdq = Vdq;

	return CompVdq;
}
 8010608:	4770      	bx	lr
	//               DCbus
	//
	// If target and measured are equal, no operation is made.
	//
	if (TargetDCbus > DCbus)
		CompVdq = Vdq + (((TargetDCbus - DCbus)/ DCbus)* Vdq);
 801060a:	ed92 7a00 	vldr	s14, [r2]
 801060e:	edd3 7a00 	vldr	s15, [r3]
 8010612:	edd3 6a00 	vldr	s13, [r3]
 8010616:	ee77 7a67 	vsub.f32	s15, s14, s15
 801061a:	eec7 7aa6 	vdiv.f32	s15, s15, s13
 801061e:	eea7 0a80 	vfma.f32	s0, s15, s0
 8010622:	4770      	bx	lr
 8010624:	20002930 	.word	0x20002930
 8010628:	2000292c 	.word	0x2000292c
 801062c:	00000000 	.word	0x00000000

08010630 <DoControl>:
}
//---------------------------------------------------------------------
// Executes one PI itteration for each of the three loops Id,Iq,Speed,

void DoControl( void )
	{
 8010630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

		if( uGF.bit.OpenLoop )
 8010634:	4e80      	ldr	r6, [pc, #512]	; (8010838 <DoControl+0x208>)
 8010636:	7833      	ldrb	r3, [r6, #0]
 8010638:	f013 0201 	ands.w	r2, r3, #1
 801063c:	d03e      	beq.n	80106bc <DoControl+0x8c>
			//				Also limits Vs vector to ensure maximum PWM duty
			//				cycle and no saturation
	
			// This If statement is executed only the first time we enter open loop,
			// everytime we run the motor
			if( uGF.bit.ChangeMode )
 801063e:	069c      	lsls	r4, r3, #26
 8010640:	f100 80b5 	bmi.w	80107ae <DoControl+0x17e>
 8010644:	4c7d      	ldr	r4, [pc, #500]	; (801083c <DoControl+0x20c>)
 8010646:	6860      	ldr	r0, [r4, #4]
			// needs to change either shunt resistors installed on the board,
			// or differential amplifier gain.
	
			CtrlParm.qVqRef = REFINAMPS(INITIALTORQUE);
	
			if(AccumThetaCnt == 0)
 8010648:	4b7d      	ldr	r3, [pc, #500]	; (8010840 <DoControl+0x210>)
			//
			// If motor requires more torque than Maximum torque to startup, user
			// needs to change either shunt resistors installed on the board,
			// or differential amplifier gain.
	
			CtrlParm.qVqRef = REFINAMPS(INITIALTORQUE);
 801064a:	4a7e      	ldr	r2, [pc, #504]	; (8010844 <DoControl+0x214>)
	
			if(AccumThetaCnt == 0)
 801064c:	881b      	ldrh	r3, [r3, #0]
			//
			// If motor requires more torque than Maximum torque to startup, user
			// needs to change either shunt resistors installed on the board,
			// or differential amplifier gain.
	
			CtrlParm.qVqRef = REFINAMPS(INITIALTORQUE);
 801064e:	60a2      	str	r2, [r4, #8]
	
			if(AccumThetaCnt == 0)
 8010650:	b91b      	cbnz	r3, 801065a <DoControl+0x2a>
			{
				PIParmW.qInMeas = smc1.Omega;
 8010652:	4a7d      	ldr	r2, [pc, #500]	; (8010848 <DoControl+0x218>)
 8010654:	4b7d      	ldr	r3, [pc, #500]	; (801084c <DoControl+0x21c>)
 8010656:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8010658:	61da      	str	r2, [r3, #28]
			}
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 801065a:	4e7d      	ldr	r6, [pc, #500]	; (8010850 <DoControl+0x220>)
 801065c:	4d7d      	ldr	r5, [pc, #500]	; (8010854 <DoControl+0x224>)
			PIParmD.qInRef	= CtrlParm.qVdRef;
 801065e:	61b0      	str	r0, [r6, #24]
			{
				PIParmW.qInMeas = smc1.Omega;
			}
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 8010660:	69eb      	ldr	r3, [r5, #28]
 8010662:	61f3      	str	r3, [r6, #28]
			PIParmD.qInRef	= CtrlParm.qVdRef;
			CalcPI(&PIParmD);
 8010664:	4630      	mov	r0, r6
 8010666:	f7ff ff33 	bl	80104d0 <CalcPI>
			ParkParm.qVd	= PIParmD.qOut;
 801066a:	edd6 7a08 	vldr	s15, [r6, #32]
			// Vq is limited so the vector Vs is less than a maximum of 95%.
			// The 5% left is needed to be able to measure current through
			// shunt resistors.
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = PIParmD.qOut * PIParmD.qOut;
 801066e:	4b7a      	ldr	r3, [pc, #488]	; (8010858 <DoControl+0x228>)
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
			PIParmD.qInRef	= CtrlParm.qVdRef;
			CalcPI(&PIParmD);
			ParkParm.qVd	= PIParmD.qOut;
 8010670:	edc5 7a09 	vstr	s15, [r5, #36]	; 0x24
			// Vq is limited so the vector Vs is less than a maximum of 95%.
			// The 5% left is needed to be able to measure current through
			// shunt resistors.
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = PIParmD.qOut * PIParmD.qOut;
 8010674:	ee67 7aa7 	vmul.f32	s15, s15, s15
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 8010678:	ed9f 7a78 	vldr	s14, [pc, #480]	; 801085c <DoControl+0x22c>
			// Vq is limited so the vector Vs is less than a maximum of 95%.
			// The 5% left is needed to be able to measure current through
			// shunt resistors.
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = PIParmD.qOut * PIParmD.qOut;
 801067c:	edc3 7a00 	vstr	s15, [r3]
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 8010680:	ed93 0a00 	vldr	s0, [r3]
 8010684:	ee37 0a40 	vsub.f32	s0, s14, s0
 8010688:	eef1 7ac0 	vsqrt.f32	s15, s0
 801068c:	eef4 7a67 	vcmp.f32	s15, s15
 8010690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010694:	f040 80c5 	bne.w	8010822 <DoControl+0x1f2>
 8010698:	4e71      	ldr	r6, [pc, #452]	; (8010860 <DoControl+0x230>)
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
 801069a:	6a2b      	ldr	r3, [r5, #32]
			PIParmQ.qInRef	= CtrlParm.qVqRef;
 801069c:	68a2      	ldr	r2, [r4, #8]
			qVdSquared = PIParmD.qOut * PIParmD.qOut;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
 801069e:	61f3      	str	r3, [r6, #28]
			// shunt resistors.
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = PIParmD.qOut * PIParmD.qOut;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
 80106a0:	eeb1 7a67 	vneg.f32	s14, s15
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
			CalcPI(&PIParmQ);
 80106a4:	4630      	mov	r0, r6
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
 80106a6:	61b2      	str	r2, [r6, #24]
			// The 5% left is needed to be able to measure current through
			// shunt resistors.
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = PIParmD.qOut * PIParmD.qOut;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 80106a8:	edc6 7a04 	vstr	s15, [r6, #16]
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
 80106ac:	ed86 7a05 	vstr	s14, [r6, #20]
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
			CalcPI(&PIParmQ);
 80106b0:	f7ff ff0e 	bl	80104d0 <CalcPI>
			ParkParm.qVq	= PIParmQ.qOut;
 80106b4:	6a33      	ldr	r3, [r6, #32]
 80106b6:	62ab      	str	r3, [r5, #40]	; 0x28
 80106b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				count = 0;
			}*/
			
			// When it first transition from open to closed loop, this If statement is
			// executed
			if( uGF.bit.ChangeMode )
 80106bc:	0698      	lsls	r0, r3, #26
				// and set to CtrlParm.qVqRef.
				//
				// First time in closed loop, CtrlParm.qVqRef = PIParmW.qdSum >> 16
				// assuming the error is zero at time zero. This is why we set 
				// PIParmW.qdSum = (long)CtrlParm.qVqRef << 16.
				PIParmW.qdSum = CtrlParm.qVqRef ;
 80106be:	4c5f      	ldr	r4, [pc, #380]	; (801083c <DoControl+0x20c>)
				count = 0;
			}*/
			
			// When it first transition from open to closed loop, this If statement is
			// executed
			if( uGF.bit.ChangeMode )
 80106c0:	d50d      	bpl.n	80106de <DoControl+0xae>
				// and set to CtrlParm.qVqRef.
				//
				// First time in closed loop, CtrlParm.qVqRef = PIParmW.qdSum >> 16
				// assuming the error is zero at time zero. This is why we set 
				// PIParmW.qdSum = (long)CtrlParm.qVqRef << 16.
				PIParmW.qdSum = CtrlParm.qVqRef ;
 80106c2:	4d62      	ldr	r5, [pc, #392]	; (801084c <DoControl+0x21c>)
				Startup_Lock = 0;
 80106c4:	4867      	ldr	r0, [pc, #412]	; (8010864 <DoControl+0x234>)
				Startup_Ramp = 0;
 80106c6:	4968      	ldr	r1, [pc, #416]	; (8010868 <DoControl+0x238>)
					//velocity reference ramp begins at minimum speed
				CtrlParm.qVelRef = OMEGA0;
 80106c8:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8010874 <DoControl+0x244>
				// and set to CtrlParm.qVqRef.
				//
				// First time in closed loop, CtrlParm.qVqRef = PIParmW.qdSum >> 16
				// assuming the error is zero at time zero. This is why we set 
				// PIParmW.qdSum = (long)CtrlParm.qVqRef << 16.
				PIParmW.qdSum = CtrlParm.qVqRef ;
 80106cc:	68a7      	ldr	r7, [r4, #8]
				Startup_Lock = 0;
				Startup_Ramp = 0;
					//velocity reference ramp begins at minimum speed
				CtrlParm.qVelRef = OMEGA0;
 80106ce:	f8c4 e000 	str.w	lr, [r4]
			// When it first transition from open to closed loop, this If statement is
			// executed
			if( uGF.bit.ChangeMode )
			{
				// just changed from openloop
				uGF.bit.ChangeMode = 0;
 80106d2:	f362 1345 	bfi	r3, r2, #5, #1
 80106d6:	7033      	strb	r3, [r6, #0]
				// and set to CtrlParm.qVqRef.
				//
				// First time in closed loop, CtrlParm.qVqRef = PIParmW.qdSum >> 16
				// assuming the error is zero at time zero. This is why we set 
				// PIParmW.qdSum = (long)CtrlParm.qVqRef << 16.
				PIParmW.qdSum = CtrlParm.qVqRef ;
 80106d8:	602f      	str	r7, [r5, #0]
				Startup_Lock = 0;
 80106da:	6002      	str	r2, [r0, #0]
				Startup_Ramp = 0;
 80106dc:	600a      	str	r2, [r1, #0]
			// the number of interrupts per velocity calculation against the
			// number of velocity count samples taken.	If new velocity info
			// is available, calculate the new velocity value and execute
			// the speed control loop.
	
			if(AccumThetaCnt == 0)
 80106de:	4b58      	ldr	r3, [pc, #352]	; (8010840 <DoControl+0x210>)
			{
				// oroca
				// Execute the velocity control loop
				PIParmW.qInMeas = smc1.Omega;
 80106e0:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8010848 <DoControl+0x218>
			// the number of interrupts per velocity calculation against the
			// number of velocity count samples taken.	If new velocity info
			// is available, calculate the new velocity value and execute
			// the speed control loop.
	
			if(AccumThetaCnt == 0)
 80106e4:	881b      	ldrh	r3, [r3, #0]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	f000 8082 	beq.w	80107f0 <DoControl+0x1c0>
			// reference, VqRef. This feature is enabled automatically only if
			// #define TORQUEMODE is defined in UserParms.h. If this is not
			// defined, uGF.bit.EnTorqueMod bit can be set in debug mode to enable
			// torque mode as well.
	
			if (uGF.bit.EnTorqueMod)
 80106ec:	7833      	ldrb	r3, [r6, #0]
				CtrlParm.qVqRef = CtrlParm.qVelRef;
 80106ee:	edd4 7a00 	vldr	s15, [r4]
			// reference, VqRef. This feature is enabled automatically only if
			// #define TORQUEMODE is defined in UserParms.h. If this is not
			// defined, uGF.bit.EnTorqueMod bit can be set in debug mode to enable
			// torque mode as well.
	
			if (uGF.bit.EnTorqueMod)
 80106f2:	0759      	lsls	r1, r3, #29
	return;
}
float FieldWeakening(float qMotorSpeed)
{
    /* if the speed is less than one for activating the FW */
	if (qMotorSpeed <= FdWeakParm.qFwOnSpeed)
 80106f4:	4b5d      	ldr	r3, [pc, #372]	; (801086c <DoControl+0x23c>)
			// #define TORQUEMODE is defined in UserParms.h. If this is not
			// defined, uGF.bit.EnTorqueMod bit can be set in debug mode to enable
			// torque mode as well.
	
			if (uGF.bit.EnTorqueMod)
				CtrlParm.qVqRef = CtrlParm.qVelRef;
 80106f6:	bf48      	it	mi
 80106f8:	edc4 7a02 	vstrmi	s15, [r4, #8]
	return;
}
float FieldWeakening(float qMotorSpeed)
{
    /* if the speed is less than one for activating the FW */
	if (qMotorSpeed <= FdWeakParm.qFwOnSpeed)
 80106fc:	ed93 7a02 	vldr	s14, [r3, #8]
	
			// Get Id reference from Field Weakening table. If Field weakening
			// is not needed or user does not want to enable this feature, 
			// let NOMINALSPEEDINRPM be equal to FIELDWEAKSPEEDRPM in
			// UserParms.h
			CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
 8010700:	eef0 7ae7 	vabs.f32	s15, s15
	return;
}
float FieldWeakening(float qMotorSpeed)
{
    /* if the speed is less than one for activating the FW */
	if (qMotorSpeed <= FdWeakParm.qFwOnSpeed)
 8010704:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801070c:	d94c      	bls.n	80107a8 <DoControl+0x178>
	{
		// Index in FW-Table. The result is left shifted 11 times because
		// we have a field weakening table of 16 (4 bits) values, and the result
		// of the division is 15 bits (16 bits, with no sign). So
		// Result (15 bits) >> 11 -> Index (4 bits).
		FdWeakParm.qFWPercentage = (qMotorSpeed-FdWeakParm.qFwOnSpeed)/ (OMEGAFIELDWK-OMEGANOMINAL+1);
 801070e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010712:	685a      	ldr	r2, [r3, #4]
 8010714:	edc3 7a05 	vstr	s15, [r3, #20]
		FdWeakParm.qIndex = FdWeakParm.qFWPercentage;
 8010718:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801071c:	edc3 7a04 	vstr	s15, [r3, #16]
			// let NOMINALSPEEDINRPM be equal to FIELDWEAKSPEEDRPM in
			// UserParms.h
			CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 8010720:	4f4b      	ldr	r7, [pc, #300]	; (8010850 <DoControl+0x220>)
 8010722:	4d4c      	ldr	r5, [pc, #304]	; (8010854 <DoControl+0x224>)
	
			// Get Id reference from Field Weakening table. If Field weakening
			// is not needed or user does not want to enable this feature, 
			// let NOMINALSPEEDINRPM be equal to FIELDWEAKSPEEDRPM in
			// UserParms.h
			CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
 8010724:	6062      	str	r2, [r4, #4]
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
			PIParmD.qInRef	= 0.0f;//CtrlParm.qVdRef;
 8010726:	2300      	movs	r3, #0
			// let NOMINALSPEEDINRPM be equal to FIELDWEAKSPEEDRPM in
			// UserParms.h
			CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 8010728:	69e9      	ldr	r1, [r5, #28]
			PIParmD.qInRef	= 0.0f;//CtrlParm.qVdRef;
 801072a:	61bb      	str	r3, [r7, #24]
			CalcPI(&PIParmD);
 801072c:	4638      	mov	r0, r7
			// let NOMINALSPEEDINRPM be equal to FIELDWEAKSPEEDRPM in
			// UserParms.h
			CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 801072e:	61f9      	str	r1, [r7, #28]
			PIParmD.qInRef	= 0.0f;//CtrlParm.qVdRef;
			CalcPI(&PIParmD);
 8010730:	f7ff fece 	bl	80104d0 <CalcPI>
			//
			// If Input power supply has switching frequency noise, for example if a
			// switch mode power supply is used, Voltage Ripple Compensation is not
			// recommended, since it will generate spikes on Vd and Vq, which can
			// potentially make the controllers unstable.
			if(uGF.bit.EnVoltRipCo)
 8010734:	7833      	ldrb	r3, [r6, #0]
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
 8010736:	ed97 0a08 	vldr	s0, [r7, #32]
			//
			// If Input power supply has switching frequency noise, for example if a
			// switch mode power supply is used, Voltage Ripple Compensation is not
			// recommended, since it will generate spikes on Vd and Vq, which can
			// potentially make the controllers unstable.
			if(uGF.bit.EnVoltRipCo)
 801073a:	071a      	lsls	r2, r3, #28
 801073c:	d46c      	bmi.n	8010818 <DoControl+0x1e8>
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
			else
				ParkParm.qVd = PIParmD.qOut;
 801073e:	ed85 0a09 	vstr	s0, [r5, #36]	; 0x24
			// Vector limitation
			// Vd is not limited
			// Vq is limited so the vector Vs is less than a maximum of 95%. 
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
 8010742:	ee20 0a00 	vmul.f32	s0, s0, s0
 8010746:	4b44      	ldr	r3, [pc, #272]	; (8010858 <DoControl+0x228>)
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 8010748:	eddf 7a44 	vldr	s15, [pc, #272]	; 801085c <DoControl+0x22c>
			// Vector limitation
			// Vd is not limited
			// Vq is limited so the vector Vs is less than a maximum of 95%. 
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
 801074c:	ed83 0a00 	vstr	s0, [r3]
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 8010750:	ed93 0a00 	vldr	s0, [r3]
 8010754:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8010758:	eef1 7ac0 	vsqrt.f32	s15, s0
 801075c:	eef4 7a67 	vcmp.f32	s15, s15
 8010760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010764:	d162      	bne.n	801082c <DoControl+0x1fc>
 8010766:	4f3e      	ldr	r7, [pc, #248]	; (8010860 <DoControl+0x230>)
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
 8010768:	68a3      	ldr	r3, [r4, #8]
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
 801076a:	6a2a      	ldr	r2, [r5, #32]
			PIParmQ.qInRef	= CtrlParm.qVqRef;
 801076c:	61bb      	str	r3, [r7, #24]
			// Vq is limited so the vector Vs is less than a maximum of 95%. 
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
 801076e:	eeb1 7a67 	vneg.f32	s14, s15
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
			CalcPI(&PIParmQ);
 8010772:	4638      	mov	r0, r7
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
 8010774:	61fa      	str	r2, [r7, #28]
			// Vd is not limited
			// Vq is limited so the vector Vs is less than a maximum of 95%. 
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 8010776:	edc7 7a04 	vstr	s15, [r7, #16]
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
 801077a:	ed87 7a05 	vstr	s14, [r7, #20]
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
			CalcPI(&PIParmQ);
 801077e:	f7ff fea7 	bl	80104d0 <CalcPI>
	
			// If voltage ripple compensation flag is set, adjust the output
			// of the Q controller depending on measured DC Bus voltage
			if(uGF.bit.EnVoltRipCo)
 8010782:	7833      	ldrb	r3, [r6, #0]
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
 8010784:	4c33      	ldr	r4, [pc, #204]	; (8010854 <DoControl+0x224>)
			PIParmQ.qInRef	= CtrlParm.qVqRef;
			CalcPI(&PIParmQ);
	
			// If voltage ripple compensation flag is set, adjust the output
			// of the Q controller depending on measured DC Bus voltage
			if(uGF.bit.EnVoltRipCo)
 8010786:	071b      	lsls	r3, r3, #28
 8010788:	d43f      	bmi.n	801080a <DoControl+0x1da>
				ParkParm.qVq = VoltRippleComp(PIParmQ.qOut);
			else
				ParkParm.qVq = PIParmQ.qOut;
 801078a:	6a3b      	ldr	r3, [r7, #32]
 801078c:	62a3      	str	r3, [r4, #40]	; 0x28
	
			// Limit, if motor is stalled, stop motor commutation
			if (smc1.OmegaFltred < 0)
 801078e:	edd8 7a18 	vldr	s15, [r8, #96]	; 0x60
 8010792:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801079a:	d503      	bpl.n	80107a4 <DoControl+0x174>
			{
				uGF.bit.RunMotor = 0;
 801079c:	7833      	ldrb	r3, [r6, #0]
 801079e:	f36f 0341 	bfc	r3, #1, #1
 80107a2:	7033      	strb	r3, [r6, #0]
 80107a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
{
    /* if the speed is less than one for activating the FW */
	if (qMotorSpeed <= FdWeakParm.qFwOnSpeed)
	{
		/* set Idref as first value in magnetizing curve */
		FdWeakParm.qIdRef = FdWeakParm.qFwCurve[0];
 80107a8:	69da      	ldr	r2, [r3, #28]
 80107aa:	605a      	str	r2, [r3, #4]
 80107ac:	e7b8      	b.n	8010720 <DoControl+0xf0>
				CtrlParm.qVdRef = 0;
				CtrlParm.qVelRef = 0;
				Startup_Lock = 0;
				Startup_Ramp = 0;
				// Initialize SMC
				smc1.Valpha = 0;
 80107ae:	4926      	ldr	r1, [pc, #152]	; (8010848 <DoControl+0x218>)
				uGF.bit.ChangeMode = 0;
				// synchronize angles
	
				// VqRef & VdRef not used
				CtrlParm.qVqRef = 0;
				CtrlParm.qVdRef = 0;
 80107b0:	4c22      	ldr	r4, [pc, #136]	; (801083c <DoControl+0x20c>)
				CtrlParm.qVelRef = 0;
				Startup_Lock = 0;
 80107b2:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 8010864 <DoControl+0x234>
				Startup_Ramp = 0;
 80107b6:	4f2c      	ldr	r7, [pc, #176]	; (8010868 <DoControl+0x238>)
				uGF.bit.ChangeMode = 0;
				// synchronize angles
	
				// VqRef & VdRef not used
				CtrlParm.qVqRef = 0;
				CtrlParm.qVdRef = 0;
 80107b8:	2200      	movs	r2, #0
				CtrlParm.qVelRef = 0;
				Startup_Lock = 0;
 80107ba:	2500      	movs	r5, #0
			// This If statement is executed only the first time we enter open loop,
			// everytime we run the motor
			if( uGF.bit.ChangeMode )
			{
				// just changed to openloop
				uGF.bit.ChangeMode = 0;
 80107bc:	f36f 1345 	bfc	r3, #5, #1
				// synchronize angles
	
				// VqRef & VdRef not used
				CtrlParm.qVqRef = 0;
				CtrlParm.qVdRef = 0;
 80107c0:	6062      	str	r2, [r4, #4]
				smc1.Ialpha = 0;
				smc1.IalphaError = 0;
				smc1.Ibeta = 0;
				smc1.IbetaError = 0;
				smc1.Theta = 0;
				smc1.Omega = 0;
 80107c2:	4610      	mov	r0, r2
			// This If statement is executed only the first time we enter open loop,
			// everytime we run the motor
			if( uGF.bit.ChangeMode )
			{
				// just changed to openloop
				uGF.bit.ChangeMode = 0;
 80107c4:	7033      	strb	r3, [r6, #0]
				// synchronize angles
	
				// VqRef & VdRef not used
				CtrlParm.qVqRef = 0;
				CtrlParm.qVdRef = 0;
				CtrlParm.qVelRef = 0;
 80107c6:	6022      	str	r2, [r4, #0]
				Startup_Lock = 0;
				Startup_Ramp = 0;
				// Initialize SMC
				smc1.Valpha = 0;
 80107c8:	600a      	str	r2, [r1, #0]
				smc1.Ealpha = 0;
 80107ca:	604a      	str	r2, [r1, #4]
				smc1.EalphaFinal = 0;
 80107cc:	608a      	str	r2, [r1, #8]
				smc1.Zalpha = 0;
 80107ce:	60ca      	str	r2, [r1, #12]
				smc1.EstIalpha = 0;
 80107d0:	614a      	str	r2, [r1, #20]
				smc1.Vbeta = 0;
 80107d2:	61ca      	str	r2, [r1, #28]
				smc1.Ebeta = 0;
 80107d4:	620a      	str	r2, [r1, #32]
				smc1.EbetaFinal = 0;
 80107d6:	624a      	str	r2, [r1, #36]	; 0x24
				smc1.Zbeta = 0;
 80107d8:	628a      	str	r2, [r1, #40]	; 0x28
				smc1.EstIbeta = 0;
 80107da:	62ca      	str	r2, [r1, #44]	; 0x2c
				smc1.Ialpha = 0;
 80107dc:	630a      	str	r2, [r1, #48]	; 0x30
				smc1.IalphaError = 0;
 80107de:	634a      	str	r2, [r1, #52]	; 0x34
				smc1.Ibeta = 0;
 80107e0:	640a      	str	r2, [r1, #64]	; 0x40
				smc1.IbetaError = 0;
 80107e2:	644a      	str	r2, [r1, #68]	; 0x44
				smc1.Theta = 0;
 80107e4:	658a      	str	r2, [r1, #88]	; 0x58
				smc1.Omega = 0;
 80107e6:	65ca      	str	r2, [r1, #92]	; 0x5c
	
				// VqRef & VdRef not used
				CtrlParm.qVqRef = 0;
				CtrlParm.qVdRef = 0;
				CtrlParm.qVelRef = 0;
				Startup_Lock = 0;
 80107e8:	f8ce 5000 	str.w	r5, [lr]
				Startup_Ramp = 0;
 80107ec:	603d      	str	r5, [r7, #0]
 80107ee:	e72b      	b.n	8010648 <DoControl+0x18>
	
			if(AccumThetaCnt == 0)
			{
				// oroca
				// Execute the velocity control loop
				PIParmW.qInMeas = smc1.Omega;
 80107f0:	4d16      	ldr	r5, [pc, #88]	; (801084c <DoControl+0x21c>)
				//PIParmW.qInRef	=  0.01f;//CtrlParm.qVelRef;
				PIParmW.qInRef	=  qVelRef;
 80107f2:	4b1f      	ldr	r3, [pc, #124]	; (8010870 <DoControl+0x240>)
	
			if(AccumThetaCnt == 0)
			{
				// oroca
				// Execute the velocity control loop
				PIParmW.qInMeas = smc1.Omega;
 80107f4:	f8d8 205c 	ldr.w	r2, [r8, #92]	; 0x5c
				//PIParmW.qInRef	=  0.01f;//CtrlParm.qVelRef;
				PIParmW.qInRef	=  qVelRef;
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	61ab      	str	r3, [r5, #24]
				CalcPI(&PIParmW);
 80107fc:	4628      	mov	r0, r5
	
			if(AccumThetaCnt == 0)
			{
				// oroca
				// Execute the velocity control loop
				PIParmW.qInMeas = smc1.Omega;
 80107fe:	61ea      	str	r2, [r5, #28]
				//PIParmW.qInRef	=  0.01f;//CtrlParm.qVelRef;
				PIParmW.qInRef	=  qVelRef;
				CalcPI(&PIParmW);
 8010800:	f7ff fe66 	bl	80104d0 <CalcPI>
				CtrlParm.qVqRef = PIParmW.qOut;
 8010804:	6a2b      	ldr	r3, [r5, #32]
 8010806:	60a3      	str	r3, [r4, #8]
 8010808:	e770      	b.n	80106ec <DoControl+0xbc>
			CalcPI(&PIParmQ);
	
			// If voltage ripple compensation flag is set, adjust the output
			// of the Q controller depending on measured DC Bus voltage
			if(uGF.bit.EnVoltRipCo)
				ParkParm.qVq = VoltRippleComp(PIParmQ.qOut);
 801080a:	ed97 0a08 	vldr	s0, [r7, #32]
 801080e:	f7ff fedf 	bl	80105d0 <VoltRippleComp>
 8010812:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
 8010816:	e7ba      	b.n	801078e <DoControl+0x15e>
			// If Input power supply has switching frequency noise, for example if a
			// switch mode power supply is used, Voltage Ripple Compensation is not
			// recommended, since it will generate spikes on Vd and Vq, which can
			// potentially make the controllers unstable.
			if(uGF.bit.EnVoltRipCo)
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
 8010818:	f7ff feda 	bl	80105d0 <VoltRippleComp>
 801081c:	ed85 0a09 	vstr	s0, [r5, #36]	; 0x24
 8010820:	e78f      	b.n	8010742 <DoControl+0x112>
			// The 5% left is needed to be able to measure current through
			// shunt resistors.
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = PIParmD.qOut * PIParmD.qOut;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 8010822:	f002 f95d 	bl	8012ae0 <sqrtf>
 8010826:	eef0 7a40 	vmov.f32	s15, s0
 801082a:	e735      	b.n	8010698 <DoControl+0x68>
			// Vd is not limited
			// Vq is limited so the vector Vs is less than a maximum of 95%. 
			// Vs = SQRT(Vd^2 + Vq^2) < 0.95
			// Vq = SQRT(0.95^2 - Vd^2)
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 801082c:	f002 f958 	bl	8012ae0 <sqrtf>
 8010830:	eef0 7a40 	vmov.f32	s15, s0
 8010834:	e797      	b.n	8010766 <DoControl+0x136>
 8010836:	bf00      	nop
 8010838:	200028bc 	.word	0x200028bc
 801083c:	20001ef0 	.word	0x20001ef0
 8010840:	200028fc 	.word	0x200028fc
 8010844:	36a3e149 	.word	0x36a3e149
 8010848:	20002938 	.word	0x20002938
 801084c:	200028c4 	.word	0x200028c4
 8010850:	20001ec8 	.word	0x20001ec8
 8010854:	2000299c 	.word	0x2000299c
 8010858:	20002928 	.word	0x20002928
 801085c:	3f670a3d 	.word	0x3f670a3d
 8010860:	20002898 	.word	0x20002898
 8010864:	200028f8 	.word	0x200028f8
 8010868:	20001ec4 	.word	0x20001ec4
 801086c:	20002a0c 	.word	0x20002a0c
 8010870:	20000808 	.word	0x20000808
 8010874:	3b83126f 	.word	0x3b83126f
	...

08010880 <InvPark>:
	MeasCurrParm.Offseta = Offset_a;
	MeasCurrParm.Offsetb = Offset_b;
	return;
}
void InvPark(void)
{
 8010880:	b510      	push	{r4, lr}
	ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 8010882:	4c11      	ldr	r4, [pc, #68]	; (80108c8 <InvPark+0x48>)
	MeasCurrParm.Offseta = Offset_a;
	MeasCurrParm.Offsetb = Offset_b;
	return;
}
void InvPark(void)
{
 8010884:	ed2d 8b04 	vpush	{d8-d9}
	ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 8010888:	ed94 9a00 	vldr	s18, [r4]
 801088c:	ed94 8a09 	vldr	s16, [r4, #36]	; 0x24
 8010890:	eeb0 0a49 	vmov.f32	s0, s18
 8010894:	f002 f8a4 	bl	80129e0 <cosf>
 8010898:	eef0 8a40 	vmov.f32	s17, s0
 801089c:	eeb0 0a49 	vmov.f32	s0, s18
 80108a0:	f002 f8de 	bl	8012a60 <sinf>
 80108a4:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80108a8:	ee20 7a67 	vnmul.f32	s14, s0, s15
	ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80108ac:	ee68 7aa7 	vmul.f32	s15, s17, s15
	MeasCurrParm.Offsetb = Offset_b;
	return;
}
void InvPark(void)
{
	ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80108b0:	eea8 7a28 	vfma.f32	s14, s16, s17
	ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80108b4:	eee8 7a00 	vfma.f32	s15, s16, s0
	return;
}
 80108b8:	ecbd 8b04 	vpop	{d8-d9}
	MeasCurrParm.Offsetb = Offset_b;
	return;
}
void InvPark(void)
{
	ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80108bc:	ed84 7a0b 	vstr	s14, [r4, #44]	; 0x2c
	ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80108c0:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30
	return;
}
 80108c4:	bd10      	pop	{r4, pc}
 80108c6:	bf00      	nop
 80108c8:	2000299c 	.word	0x2000299c
 80108cc:	00000000 	.word	0x00000000

080108d0 <CalcTimes>:

     return;
}
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  
 80108d0:	4b18      	ldr	r3, [pc, #96]	; (8010934 <CalcTimes+0x64>)
 80108d2:	4a19      	ldr	r2, [pc, #100]	; (8010938 <CalcTimes+0x68>)
 80108d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 80108d6:	ed92 7a04 	vldr	s14, [r2, #16]
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 80108da:	edd2 6a05 	vldr	s13, [r2, #20]

     return;
}
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  
 80108de:	6013      	str	r3, [r2, #0]

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 80108e0:	ee07 3a90 	vmov	s15, r3
 80108e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 80108e8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
}
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 80108ec:	ee27 7a87 	vmul.f32	s14, s15, s14
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 80108f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 80108f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 80108f8:	ed82 7a04 	vstr	s14, [r2, #16]
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 80108fc:	ee77 7ae6 	vsub.f32	s15, s15, s13
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 8010900:	edc2 6a05 	vstr	s13, [r2, #20]
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010904:	ee67 7a86 	vmul.f32	s15, s15, s12
 8010908:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 801090c:	eeb8 6a67 	vcvt.f32.u32	s12, s15
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010910:	edc2 7a08 	vstr	s15, [r2, #32]
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 8010914:	ee37 7a06 	vadd.f32	s14, s14, s12
 8010918:	eebc 7ac7 	vcvt.u32.f32	s14, s14
	SVGenParm.Ta = SVGenParm.Tb + SVGenParm.T2 ;
 801091c:	eef8 7a47 	vcvt.f32.u32	s15, s14
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 8010920:	ed82 7a07 	vstr	s14, [r2, #28]
	SVGenParm.Ta = SVGenParm.Tb + SVGenParm.T2 ;
 8010924:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8010928:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 801092c:	edc2 6a06 	vstr	s13, [r2, #24]
 8010930:	4770      	bx	lr
 8010932:	bf00      	nop
 8010934:	40010000 	.word	0x40010000
 8010938:	200029e0 	.word	0x200029e0
 801093c:	00000000 	.word	0x00000000

08010940 <update_timer_Duty>:

	return;
}  
void update_timer_Duty(unsigned int duty_A,unsigned int duty_B,unsigned int duty_C)
{
 8010940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010944:	4616      	mov	r6, r2
 8010946:	4680      	mov	r8, r0
 8010948:	460f      	mov	r7, r1
	utils_sys_lock_cnt();
 801094a:	f000 fde9 	bl	8011520 <utils_sys_lock_cnt>

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 801094e:	4b0d      	ldr	r3, [pc, #52]	; (8010984 <update_timer_Duty+0x44>)
	TIM8->CR1 |= TIM_CR1_UDIS;
 8010950:	4c0d      	ldr	r4, [pc, #52]	; (8010988 <update_timer_Duty+0x48>)
void update_timer_Duty(unsigned int duty_A,unsigned int duty_B,unsigned int duty_C)
{
	utils_sys_lock_cnt();

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 8010952:	681d      	ldr	r5, [r3, #0]
 8010954:	f045 0502 	orr.w	r5, r5, #2
 8010958:	601d      	str	r5, [r3, #0]
	TIM8->CR1 |= TIM_CR1_UDIS;
 801095a:	6825      	ldr	r5, [r4, #0]
 801095c:	f045 0502 	orr.w	r5, r5, #2
 8010960:	6025      	str	r5, [r4, #0]

	TIM1->CCR1 = duty_A;
 8010962:	f8c3 8034 	str.w	r8, [r3, #52]	; 0x34
	TIM1->CCR2 = duty_B;
 8010966:	639f      	str	r7, [r3, #56]	; 0x38
	TIM1->CCR3 = duty_C;
 8010968:	63de      	str	r6, [r3, #60]	; 0x3c
	//TIM8->CCR2 = duty_A;
	//TIM8->CCR3 = duty_C;


	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
 801096a:	681a      	ldr	r2, [r3, #0]
 801096c:	f022 0202 	bic.w	r2, r2, #2
 8010970:	601a      	str	r2, [r3, #0]
	TIM8->CR1 &= ~TIM_CR1_UDIS;
 8010972:	6823      	ldr	r3, [r4, #0]
 8010974:	f023 0302 	bic.w	r3, r3, #2
 8010978:	6023      	str	r3, [r4, #0]

	utils_sys_unlock_cnt();
}
 801097a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}

	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
	TIM8->CR1 &= ~TIM_CR1_UDIS;

	utils_sys_unlock_cnt();
 801097e:	f000 bddf 	b.w	8011540 <utils_sys_unlock_cnt>
 8010982:	bf00      	nop
 8010984:	40010000 	.word	0x40010000
 8010988:	40010400 	.word	0x40010400
 801098c:	00000000 	.word	0x00000000

08010990 <CalcSVGen>:
}
void CalcSVGen( void )
{ 
 8010990:	b510      	push	{r4, lr}
	if( SVGenParm.qVr1 >= 0 )
 8010992:	4c3f      	ldr	r4, [pc, #252]	; (8010a90 <CalcSVGen+0x100>)
 8010994:	edd4 7a01 	vldr	s15, [r4, #4]
 8010998:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801099c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109a0:	db27      	blt.n	80109f2 <CalcSVGen+0x62>
	{       
		// (xx1)
		if( SVGenParm.qVr2 >= 0 )
 80109a2:	ed94 7a02 	vldr	s14, [r4, #8]
 80109a6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80109aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109ae:	da13      	bge.n	80109d8 <CalcSVGen+0x48>
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
		}
		else
		{            
			// (x01)
			if( SVGenParm.qVr3 >= 0 )
 80109b0:	edd4 6a03 	vldr	s13, [r4, #12]
 80109b4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80109b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109bc:	db45      	blt.n	8010a4a <CalcSVGen+0xba>
			{
				// Sector 5: (1,0,1)  120-180 degrees
				SVGenParm.T2 = SVGenParm.qVr1;
 80109be:	edc4 7a05 	vstr	s15, [r4, #20]
				SVGenParm.T1 = SVGenParm.qVr3;
 80109c2:	edc4 6a04 	vstr	s13, [r4, #16]
				CalcTimes();
 80109c6:	f7ff ff83 	bl	80108d0 <CalcTimes>
				update_timer_Duty(SVGenParm.Tc,SVGenParm.Ta,SVGenParm.Tb) ;
 80109ca:	6a20      	ldr	r0, [r4, #32]
 80109cc:	69a1      	ldr	r1, [r4, #24]
 80109ce:	69e2      	ldr	r2, [r4, #28]
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 80109d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			{
				// Sector 5: (1,0,1)  120-180 degrees
				SVGenParm.T2 = SVGenParm.qVr1;
				SVGenParm.T1 = SVGenParm.qVr3;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tc,SVGenParm.Ta,SVGenParm.Tb) ;
 80109d4:	f7ff bfb4 	b.w	8010940 <update_timer_Duty>
		if( SVGenParm.qVr2 >= 0 )
		{
			// (x11)
			// Must be Sector 3 since Sector 7 not allowed
			// Sector 3: (0,1,1)  0-60 degrees
			SVGenParm.T2 = SVGenParm.qVr2;
 80109d8:	ed84 7a05 	vstr	s14, [r4, #20]
			SVGenParm.T1 = SVGenParm.qVr1;
 80109dc:	edc4 7a04 	vstr	s15, [r4, #16]
			CalcTimes();
 80109e0:	f7ff ff76 	bl	80108d0 <CalcTimes>
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
 80109e4:	f104 0018 	add.w	r0, r4, #24
 80109e8:	c807      	ldmia	r0, {r0, r1, r2}
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 80109ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			// Must be Sector 3 since Sector 7 not allowed
			// Sector 3: (0,1,1)  0-60 degrees
			SVGenParm.T2 = SVGenParm.qVr2;
			SVGenParm.T1 = SVGenParm.qVr1;
			CalcTimes();
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
 80109ee:	f7ff bfa7 	b.w	8010940 <update_timer_Duty>
		}
	}
	else
	{
		// (xx0)
		if( SVGenParm.qVr2 >= 0 )
 80109f2:	edd4 6a02 	vldr	s13, [r4, #8]
 80109f6:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80109fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109fe:	db35      	blt.n	8010a6c <CalcSVGen+0xdc>
		{
			// (x10)
			if( SVGenParm.qVr3 >= 0 )
 8010a00:	ed94 7a03 	vldr	s14, [r4, #12]
 8010a04:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8010a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a0c:	db0c      	blt.n	8010a28 <CalcSVGen+0x98>
			{
				// Sector 6: (1,1,0)  240-300 degrees
				SVGenParm.T2 = SVGenParm.qVr3;
 8010a0e:	ed84 7a05 	vstr	s14, [r4, #20]
				SVGenParm.T1 = SVGenParm.qVr2;
 8010a12:	edc4 6a04 	vstr	s13, [r4, #16]
				CalcTimes();
 8010a16:	f7ff ff5b 	bl	80108d0 <CalcTimes>
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Tc,SVGenParm.Ta) ;
 8010a1a:	69e0      	ldr	r0, [r4, #28]
 8010a1c:	6a21      	ldr	r1, [r4, #32]
 8010a1e:	69a2      	ldr	r2, [r4, #24]
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 8010a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			{
				// Sector 6: (1,1,0)  240-300 degrees
				SVGenParm.T2 = SVGenParm.qVr3;
				SVGenParm.T1 = SVGenParm.qVr2;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Tc,SVGenParm.Ta) ;
 8010a24:	f7ff bf8c 	b.w	8010940 <update_timer_Duty>
			}
			else
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
 8010a28:	eeb1 7a47 	vneg.f32	s14, s14
				SVGenParm.T1 = -SVGenParm.qVr1;
 8010a2c:	eef1 7a67 	vneg.f32	s15, s15
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Tc,SVGenParm.Ta) ;
			}
			else
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
 8010a30:	ed84 7a05 	vstr	s14, [r4, #20]
				SVGenParm.T1 = -SVGenParm.qVr1;
 8010a34:	edc4 7a04 	vstr	s15, [r4, #16]
				CalcTimes();
 8010a38:	f7ff ff4a 	bl	80108d0 <CalcTimes>
				update_timer_Duty(SVGenParm.Ta,SVGenParm.Tc,SVGenParm.Tb) ;
 8010a3c:	69a0      	ldr	r0, [r4, #24]
 8010a3e:	6a21      	ldr	r1, [r4, #32]
 8010a40:	69e2      	ldr	r2, [r4, #28]
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 8010a42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
				SVGenParm.T1 = -SVGenParm.qVr1;
				CalcTimes();
				update_timer_Duty(SVGenParm.Ta,SVGenParm.Tc,SVGenParm.Tb) ;
 8010a46:	f7ff bf7b 	b.w	8010940 <update_timer_Duty>

			}
			else
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
 8010a4a:	eeb1 7a47 	vneg.f32	s14, s14
				SVGenParm.T1 = -SVGenParm.qVr3;
 8010a4e:	eef1 6a66 	vneg.f32	s13, s13

			}
			else
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
 8010a52:	ed84 7a05 	vstr	s14, [r4, #20]
				SVGenParm.T1 = -SVGenParm.qVr3;
 8010a56:	edc4 6a04 	vstr	s13, [r4, #16]
				CalcTimes();
 8010a5a:	f7ff ff39 	bl	80108d0 <CalcTimes>
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Ta,SVGenParm.Tc) ;
 8010a5e:	69e0      	ldr	r0, [r4, #28]
 8010a60:	69a1      	ldr	r1, [r4, #24]
 8010a62:	6a22      	ldr	r2, [r4, #32]
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 8010a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
				SVGenParm.T1 = -SVGenParm.qVr3;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Ta,SVGenParm.Tc) ;
 8010a68:	f7ff bf6a 	b.w	8010940 <update_timer_Duty>
		else
		{            
			// (x00)
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
 8010a6c:	eef1 7a67 	vneg.f32	s15, s15
			SVGenParm.T1 = -SVGenParm.qVr2;
 8010a70:	eef1 6a66 	vneg.f32	s13, s13
		else
		{            
			// (x00)
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
 8010a74:	edc4 7a05 	vstr	s15, [r4, #20]
			SVGenParm.T1 = -SVGenParm.qVr2;
 8010a78:	edc4 6a04 	vstr	s13, [r4, #16]
			CalcTimes();
 8010a7c:	f7ff ff28 	bl	80108d0 <CalcTimes>
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
 8010a80:	6a20      	ldr	r0, [r4, #32]
 8010a82:	69e1      	ldr	r1, [r4, #28]
 8010a84:	69a2      	ldr	r2, [r4, #24]
		}
	}

}
 8010a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
			SVGenParm.T1 = -SVGenParm.qVr2;
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
 8010a8a:	f7ff bf59 	b.w	8010940 <update_timer_Duty>
 8010a8e:	bf00      	nop
 8010a90:	200029e0 	.word	0x200029e0
	...

08010aa0 <SMC_HallSensor_Estimation>:
float sinth;



void SMC_HallSensor_Estimation (SMC *s)
{
 8010aa0:	b538      	push	{r3, r4, r5, lr}


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 8010aa2:	4b56      	ldr	r3, [pc, #344]	; (8010bfc <SMC_HallSensor_Estimation+0x15c>)
 8010aa4:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8010c00 <SMC_HallSensor_Estimation+0x160>
 8010aa8:	889a      	ldrh	r2, [r3, #4]
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 8010aaa:	885b      	ldrh	r3, [r3, #2]
	//HallPLLB = HallPLLB / Hall_KB;

 	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	
	costh = cosf(Theta);
 8010aac:	4c55      	ldr	r4, [pc, #340]	; (8010c04 <SMC_HallSensor_Estimation+0x164>)
	sinth = sinf(Theta);

	//Hall_SinCos = HallPLLA_filtered * costh;
	//Hall_CosSin = HallPLLB_filtered * sinth;
	
	Hall_SinCos = HallPLLA * costh;
 8010aae:	4d56      	ldr	r5, [pc, #344]	; (8010c08 <SMC_HallSensor_Estimation+0x168>)
	//HallPLLB = HallPLLB / Hall_KB;

 	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	
	costh = cosf(Theta);
 8010ab0:	ed94 0a00 	vldr	s0, [r4]
float sinth;



void SMC_HallSensor_Estimation (SMC *s)
{
 8010ab4:	ed2d 8b04 	vpush	{d8-d9}


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 8010ab8:	ee07 3a90 	vmov	s15, r3

void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 8010abc:	ee08 2a10 	vmov	s16, r2
 8010ac0:	eddf 8a52 	vldr	s17, [pc, #328]	; 8010c0c <SMC_HallSensor_Estimation+0x16c>
 8010ac4:	4a52      	ldr	r2, [pc, #328]	; (8010c10 <SMC_HallSensor_Estimation+0x170>)
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 8010ac6:	4b53      	ldr	r3, [pc, #332]	; (8010c14 <SMC_HallSensor_Estimation+0x174>)

void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 8010ac8:	eeb8 8a48 	vcvt.f32.u32	s16, s16
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 8010acc:	eef8 7a67 	vcvt.f32.u32	s15, s15

void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 8010ad0:	ee38 8a68 	vsub.f32	s16, s16, s17
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 8010ad4:	ee77 7ae8 	vsub.f32	s15, s15, s17

void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 8010ad8:	ee88 8a07 	vdiv.f32	s16, s16, s14
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 8010adc:	eec7 8a87 	vdiv.f32	s17, s15, s14

void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 8010ae0:	ed82 8a00 	vstr	s16, [r2]
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 8010ae4:	edc3 8a00 	vstr	s17, [r3]
	//HallPLLB = HallPLLB / Hall_KB;

 	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	
	costh = cosf(Theta);
 8010ae8:	f001 ff7a 	bl	80129e0 <cosf>
 8010aec:	4b4a      	ldr	r3, [pc, #296]	; (8010c18 <SMC_HallSensor_Estimation+0x178>)
 8010aee:	eeb0 9a40 	vmov.f32	s18, s0
	sinth = sinf(Theta);
 8010af2:	ed94 0a00 	vldr	s0, [r4]
	//HallPLLB = HallPLLB / Hall_KB;

 	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	
	costh = cosf(Theta);
 8010af6:	ed83 9a00 	vstr	s18, [r3]
	sinth = sinf(Theta);
 8010afa:	f001 ffb1 	bl	8012a60 <sinf>

	//Hall_SinCos = HallPLLA_filtered * costh;
	//Hall_CosSin = HallPLLB_filtered * sinth;
	
	Hall_SinCos = HallPLLA * costh;
 8010afe:	ee28 8a09 	vmul.f32	s16, s16, s18
	Hall_CosSin = HallPLLB * sinth;
 8010b02:	ee68 8a80 	vmul.f32	s17, s17, s0

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;										
	tmp_kpi = (1.0f + 1.0f * Tsamp); 							
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010b06:	4a45      	ldr	r2, [pc, #276]	; (8010c1c <SMC_HallSensor_Estimation+0x17c>)
 8010b08:	ed9f 6a45 	vldr	s12, [pc, #276]	; 8010c20 <SMC_HallSensor_Estimation+0x180>
 8010b0c:	edd2 7a00 	vldr	s15, [r2]
	sinth = sinf(Theta);

	//Hall_SinCos = HallPLLA_filtered * costh;
	//Hall_CosSin = HallPLLB_filtered * sinth;
	
	Hall_SinCos = HallPLLA * costh;
 8010b10:	ed85 8a00 	vstr	s16, [r5]
	//Digital_PI_controller(Hall_PIout, Hall_SinCos, Hall_CosSin, Hall_Err0, 10, 1, 1, Tsamp);

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;										
	tmp_kpi = (1.0f + 1.0f * Tsamp); 							
	err = Hall_SinCos - Hall_CosSin; 											
 8010b14:	ee38 8a68 	vsub.f32	s16, s16, s17
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010b18:	4b42      	ldr	r3, [pc, #264]	; (8010c24 <SMC_HallSensor_Estimation+0x184>)

	//Hall_SinCos = HallPLLA_filtered * costh;
	//Hall_CosSin = HallPLLB_filtered * sinth;
	
	Hall_SinCos = HallPLLA * costh;
	Hall_CosSin = HallPLLB * sinth;
 8010b1a:	4843      	ldr	r0, [pc, #268]	; (8010c28 <SMC_HallSensor_Estimation+0x188>)

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;										
	tmp_kpi = (1.0f + 1.0f * Tsamp); 							
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010b1c:	edd3 6a00 	vldr	s13, [r3]

 	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	
	costh = cosf(Theta);
	sinth = sinf(Theta);
 8010b20:	4942      	ldr	r1, [pc, #264]	; (8010c2c <SMC_HallSensor_Estimation+0x18c>)

	//Hall_SinCos = HallPLLA_filtered * costh;
	//Hall_CosSin = HallPLLB_filtered * sinth;
	
	Hall_SinCos = HallPLLA * costh;
	Hall_CosSin = HallPLLB * sinth;
 8010b22:	edc0 8a00 	vstr	s17, [r0]

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;										
	tmp_kpi = (1.0f + 1.0f * Tsamp); 							
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010b26:	eed8 7a06 	vfnms.f32	s15, s16, s12
	Hall_PIout = Bound_limit(Hall_PIout, 10.0f);						
 8010b2a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x24

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;										
	tmp_kpi = (1.0f + 1.0f * Tsamp); 							
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13

 	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	//Low_pass_filter(HallPLLA_filtered, HallPLLA, HallPLLA_old, alpha);
	
	costh = cosf(Theta);
	sinth = sinf(Theta);
 8010b32:	ed81 0a00 	vstr	s0, [r1]

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;										
	tmp_kpi = (1.0f + 1.0f * Tsamp); 							
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010b36:	edc3 7a00 	vstr	s15, [r3]
	Hall_PIout = Bound_limit(Hall_PIout, 10.0f);						
 8010b3a:	edd3 7a00 	vldr	s15, [r3]
 8010b3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b46:	dc0a      	bgt.n	8010b5e <SMC_HallSensor_Estimation+0xbe>
 8010b48:	edd3 7a00 	vldr	s15, [r3]
 8010b4c:	eeba 7a04 	vmov.f32	s14, #164	; 0xa4
 8010b50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b58:	bf58      	it	pl
 8010b5a:	ed93 7a00 	vldrpl	s14, [r3]
 8010b5e:	ed83 7a00 	vstr	s14, [r3]
	Hall_Err0= err;									
 8010b62:	ed82 8a00 	vstr	s16, [r2]
	
	Theta += Hall_PIout ;
 8010b66:	edd3 7a00 	vldr	s15, [r3]
 8010b6a:	edd4 6a00 	vldr	s13, [r4]
	Theta + 0.5;
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
 8010b6e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8010c30 <SMC_HallSensor_Estimation+0x190>
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
	Hall_PIout = Bound_limit(Hall_PIout, 10.0f);						
	Hall_Err0= err;									
	
	Theta += Hall_PIout ;
 8010b72:	4a24      	ldr	r2, [pc, #144]	; (8010c04 <SMC_HallSensor_Estimation+0x164>)
 8010b74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010b78:	edc4 7a00 	vstr	s15, [r4]
	Theta + 0.5;
 8010b7c:	6821      	ldr	r1, [r4, #0]
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
 8010b7e:	edd4 7a00 	vldr	s15, [r4]
 8010b82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b8a:	edd2 7a00 	vldr	s15, [r2]
 8010b8e:	dd1f      	ble.n	8010bd0 <SMC_HallSensor_Estimation+0x130>
 8010b90:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010b94:	ed82 7a00 	vstr	s14, [r2]
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	smc1.Theta= Theta + 1.3f;
 8010b98:	ed94 7a00 	vldr	s14, [r4]
 8010b9c:	eddf 7a25 	vldr	s15, [pc, #148]	; 8010c34 <SMC_HallSensor_Estimation+0x194>

	if((2.0f * PI) < smc1.Theta) smc1.Theta = smc1.Theta - (2.0f * PI);
 8010ba0:	eddf 6a23 	vldr	s13, [pc, #140]	; 8010c30 <SMC_HallSensor_Estimation+0x190>
	Theta += Hall_PIout ;
	Theta + 0.5;
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	smc1.Theta= Theta + 1.3f;
 8010ba4:	ee77 7a27 	vadd.f32	s15, s14, s15

	if((2.0f * PI) < smc1.Theta) smc1.Theta = smc1.Theta - (2.0f * PI);
 8010ba8:	eef4 7ae6 	vcmpe.f32	s15, s13
 8010bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bb0:	dc1a      	bgt.n	8010be8 <SMC_HallSensor_Estimation+0x148>

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 8010bb2:	ecbd 8b04 	vpop	{d8-d9}
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	smc1.Theta= Theta + 1.3f;

	if((2.0f * PI) < smc1.Theta) smc1.Theta = smc1.Theta - (2.0f * PI);
	else if(smc1.Theta < 0.0f) smc1.Theta = (2.0f * PI) + smc1.Theta;
 8010bb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bbe:	4a1e      	ldr	r2, [pc, #120]	; (8010c38 <SMC_HallSensor_Estimation+0x198>)

	smc1.Omega = Hall_PIout;
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	65d3      	str	r3, [r2, #92]	; 0x5c
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	smc1.Theta= Theta + 1.3f;

	if((2.0f * PI) < smc1.Theta) smc1.Theta = smc1.Theta - (2.0f * PI);
	else if(smc1.Theta < 0.0f) smc1.Theta = (2.0f * PI) + smc1.Theta;
 8010bc4:	bf48      	it	mi
 8010bc6:	ee77 7aa6 	vaddmi.f32	s15, s15, s13
 8010bca:	edc2 7a16 	vstr	s15, [r2, #88]	; 0x58

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 8010bce:	bd38      	pop	{r3, r4, r5, pc}
	Hall_Err0= err;									
	
	Theta += Hall_PIout ;
	Theta + 0.5;
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;
 8010bd0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bd8:	d5de      	bpl.n	8010b98 <SMC_HallSensor_Estimation+0xf8>
 8010bda:	edd2 7a00 	vldr	s15, [r2]
 8010bde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010be2:	ed82 7a00 	vstr	s14, [r2]
 8010be6:	e7d7      	b.n	8010b98 <SMC_HallSensor_Estimation+0xf8>

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 8010be8:	ecbd 8b04 	vpop	{d8-d9}
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	smc1.Theta= Theta + 1.3f;

	if((2.0f * PI) < smc1.Theta) smc1.Theta = smc1.Theta - (2.0f * PI);
 8010bec:	4a12      	ldr	r2, [pc, #72]	; (8010c38 <SMC_HallSensor_Estimation+0x198>)
	else if(smc1.Theta < 0.0f) smc1.Theta = (2.0f * PI) + smc1.Theta;

	smc1.Omega = Hall_PIout;
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	65d3      	str	r3, [r2, #92]	; 0x5c
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	smc1.Theta= Theta + 1.3f;

	if((2.0f * PI) < smc1.Theta) smc1.Theta = smc1.Theta - (2.0f * PI);
 8010bf2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010bf6:	edc2 7a16 	vstr	s15, [r2, #88]	; 0x58

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 8010bfa:	bd38      	pop	{r3, r4, r5, pc}
 8010bfc:	20001eac 	.word	0x20001eac
 8010c00:	457ff000 	.word	0x457ff000
 8010c04:	20002934 	.word	0x20002934
 8010c08:	200028c0 	.word	0x200028c0
 8010c0c:	449b2000 	.word	0x449b2000
 8010c10:	20002a70 	.word	0x20002a70
 8010c14:	20002a74 	.word	0x20002a74
 8010c18:	200029dc 	.word	0x200029dc
 8010c1c:	200028f4 	.word	0x200028f4
 8010c20:	3f80020c 	.word	0x3f80020c
 8010c24:	20002a68 	.word	0x20002a68
 8010c28:	200028ec 	.word	0x200028ec
 8010c2c:	20002924 	.word	0x20002924
 8010c30:	40c90fdb 	.word	0x40c90fdb
 8010c34:	3fa66666 	.word	0x3fa66666
 8010c38:	20002938 	.word	0x20002938
 8010c3c:	00000000 	.word	0x00000000

08010c40 <mcpwm_adc_inj_int_handler>:
{
    return(ITM_SendChar(ch));
}

void mcpwm_adc_inj_int_handler(void) 
{
 8010c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	TIM12->CNT = 0;
 8010c44:	4b44      	ldr	r3, [pc, #272]	; (8010d58 <mcpwm_adc_inj_int_handler+0x118>)

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
 8010c46:	4845      	ldr	r0, [pc, #276]	; (8010d5c <mcpwm_adc_inj_int_handler+0x11c>)
		debug_print_usb( " Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test 12345 \r\n");
	}
	*/
	//debug_print_usb( "iT ");
	
	SMC_HallSensor_Estimation (&smc1);
 8010c48:	4e45      	ldr	r6, [pc, #276]	; (8010d60 <mcpwm_adc_inj_int_handler+0x120>)
    return(ITM_SendChar(ch));
}

void mcpwm_adc_inj_int_handler(void) 
{
	TIM12->CNT = 0;
 8010c4a:	2700      	movs	r7, #0
 8010c4c:	625f      	str	r7, [r3, #36]	; 0x24

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
 8010c4e:	2114      	movs	r1, #20
 8010c50:	f001 f9ce 	bl	8011ff0 <ADC_GetInjectedConversionValue>
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);
 8010c54:	2114      	movs	r1, #20

void mcpwm_adc_inj_int_handler(void) 
{
	TIM12->CNT = 0;

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
 8010c56:	4605      	mov	r5, r0
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);
 8010c58:	4842      	ldr	r0, [pc, #264]	; (8010d64 <mcpwm_adc_inj_int_handler+0x124>)
 8010c5a:	f001 f9c9 	bl	8011ff0 <ADC_GetInjectedConversionValue>
 8010c5e:	4604      	mov	r4, r0

	curr0_sum += curr0;
 8010c60:	4841      	ldr	r0, [pc, #260]	; (8010d68 <mcpwm_adc_inj_int_handler+0x128>)
	curr1_sum += curr1;
 8010c62:	4942      	ldr	r1, [pc, #264]	; (8010d6c <mcpwm_adc_inj_int_handler+0x12c>)
	TIM12->CNT = 0;

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);

	curr0_sum += curr0;
 8010c64:	6803      	ldr	r3, [r0, #0]
	curr1_sum += curr1;
	curr_start_samples++;
 8010c66:	4a42      	ldr	r2, [pc, #264]	; (8010d70 <mcpwm_adc_inj_int_handler+0x130>)
	TIM12->CNT = 0;

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);

	curr0_sum += curr0;
 8010c68:	442b      	add	r3, r5
 8010c6a:	6003      	str	r3, [r0, #0]
	curr1_sum += curr1;
 8010c6c:	680b      	ldr	r3, [r1, #0]
 8010c6e:	4423      	add	r3, r4
 8010c70:	600b      	str	r3, [r1, #0]
	curr_start_samples++;
 8010c72:	6813      	ldr	r3, [r2, #0]
		debug_print_usb( " Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test 12345 \r\n");
	}
	*/
	//debug_print_usb( "iT ");
	
	SMC_HallSensor_Estimation (&smc1);
 8010c74:	4630      	mov	r0, r6
	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);

	curr0_sum += curr0;
	curr1_sum += curr1;
	curr_start_samples++;
 8010c76:	3301      	adds	r3, #1
 8010c78:	6013      	str	r3, [r2, #0]
		debug_print_usb( " Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test Debug Test 12345 \r\n");
	}
	*/
	//debug_print_usb( "iT ");
	
	SMC_HallSensor_Estimation (&smc1);
 8010c7a:	f7ff ff11 	bl	8010aa0 <SMC_HallSensor_Estimation>

	//spi_dac_write_A( dacDataA++);
	//spi_dac_write_B( dacDataB--);

	
	if( uGF.bit.RunMotor )
 8010c7e:	4b3d      	ldr	r3, [pc, #244]	; (8010d74 <mcpwm_adc_inj_int_handler+0x134>)
 8010c80:	781b      	ldrb	r3, [r3, #0]
 8010c82:	079b      	lsls	r3, r3, #30
 8010c84:	d565      	bpl.n	8010d52 <mcpwm_adc_inj_int_handler+0x112>
	{
	ENABLE_GATE();
 8010c86:	483c      	ldr	r0, [pc, #240]	; (8010d78 <mcpwm_adc_inj_int_handler+0x138>)
		LED_RED_ON();
 8010c88:	4b3c      	ldr	r3, [pc, #240]	; (8010d7c <mcpwm_adc_inj_int_handler+0x13c>)
}
void MeasCompCurr( int curr1, int curr2 )
{
	 int CorrADC1, CorrADC2;

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
 8010c8a:	4a3d      	ldr	r2, [pc, #244]	; (8010d80 <mcpwm_adc_inj_int_handler+0x140>)
		//debug_print_usb( "%f,%d,%d\r\n",ParkParm.qAngle ,curr0,curr1);
		

		// Calculate commutation angle using estimator
		//CalculateParkAngle();
		ParkParm.qAngle = smc1.Theta;
 8010c8c:	f8d6 e058 	ldr.w	lr, [r6, #88]	; 0x58


		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 8010c90:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8010d98 <mcpwm_adc_inj_int_handler+0x158>

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010c94:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8010d9c <mcpwm_adc_inj_int_handler+0x15c>
	//spi_dac_write_B( dacDataB--);

	
	if( uGF.bit.RunMotor )
	{
	ENABLE_GATE();
 8010c98:	f04f 0c40 	mov.w	ip, #64	; 0x40
		LED_RED_ON();
 8010c9c:	2180      	movs	r1, #128	; 0x80
	//spi_dac_write_B( dacDataB--);

	
	if( uGF.bit.RunMotor )
	{
	ENABLE_GATE();
 8010c9e:	f8a0 c018 	strh.w	ip, [r0, #24]
		LED_RED_ON();
 8010ca2:	8319      	strh	r1, [r3, #24]
}
void MeasCompCurr( int curr1, int curr2 )
{
	 int CorrADC1, CorrADC2;

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
 8010ca4:	8890      	ldrh	r0, [r2, #4]
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
 8010ca6:	8991      	ldrh	r1, [r2, #12]
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010ca8:	ed92 6a00 	vldr	s12, [r2]
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 8010cac:	edd2 6a02 	vldr	s13, [r2, #8]


		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 8010cb0:	f8b9 3000 	ldrh.w	r3, [r9]
		//debug_print_usb( "%f,%d,%d\r\n",ParkParm.qAngle ,curr0,curr1);
		

		// Calculate commutation angle using estimator
		//CalculateParkAngle();
		ParkParm.qAngle = smc1.Theta;
 8010cb4:	f8c8 e000 	str.w	lr, [r8]
}
void MeasCompCurr( int curr1, int curr2 )
{
	 int CorrADC1, CorrADC2;

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
 8010cb8:	b200      	sxth	r0, r0
 8010cba:	1a2d      	subs	r5, r5, r0
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
 8010cbc:	b20a      	sxth	r2, r1
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010cbe:	ee07 5a90 	vmov	s15, r5
void MeasCompCurr( int curr1, int curr2 )
{
	 int CorrADC1, CorrADC2;

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
 8010cc2:	1aa4      	subs	r4, r4, r2
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010cc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 8010cc8:	ee07 4a90 	vmov	s15, r4
 8010ccc:	eef8 7ae7 	vcvt.f32.s32	s15, s15


		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 8010cd0:	3301      	adds	r3, #1

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010cd2:	ee26 7a07 	vmul.f32	s14, s12, s14
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 8010cd6:	ee66 7aa7 	vmul.f32	s15, s13, s15


		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 8010cda:	b29b      	uxth	r3, r3
		if (AccumThetaCnt == IRP_PERCALC)
 8010cdc:	2b10      	cmp	r3, #16


		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 8010cde:	bf18      	it	ne
 8010ce0:	f8a9 3000 	strhne.w	r3, [r9]

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010ce4:	ed88 7a03 	vstr	s14, [r8, #12]
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 8010ce8:	edc8 7a04 	vstr	s15, [r8, #16]
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
		if (AccumThetaCnt == IRP_PERCALC)
		{
			AccumThetaCnt = 0;
 8010cec:	bf08      	it	eq
 8010cee:	f8a9 7000 	strheq.w	r7, [r9]
		}

		// Calculate qId,qIq from qSin,qCos,qIa,qIb
		ClarkePark();
 8010cf2:	f7ff fbb5 	bl	8010460 <ClarkePark>

		// Calculate control values
		DoControl();
 8010cf6:	f7ff fc9b 	bl	8010630 <DoControl>
		///ParkParm.qAngle += 0.002f;
		//if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;


		// Calculate qValpha, qVbeta from qSin,qCos,qVd,qVq
		InvPark();
 8010cfa:	f7ff fdc1 	bl	8010880 <InvPark>
{
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
 8010cfe:	edd8 6a0c 	vldr	s13, [r8, #48]	; 0x30
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 8010d02:	edd8 5a0b 	vldr	s11, [r8, #44]	; 0x2c
 8010d06:	ed9f 6a1f 	vldr	s12, [pc, #124]	; 8010d84 <mcpwm_adc_inj_int_handler+0x144>
{
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
 8010d0a:	4b1f      	ldr	r3, [pc, #124]	; (8010d88 <mcpwm_adc_inj_int_handler+0x148>)
		CalcRefVec();

		// Calculate and set PWM duty cycles from Vr1,Vr2,Vr3
		CalcSVGen();

		LED_RED_OFF();
 8010d0c:	4d1b      	ldr	r5, [pc, #108]	; (8010d7c <mcpwm_adc_inj_int_handler+0x13c>)
{
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
 8010d0e:	edc3 6a01 	vstr	s13, [r3, #4]
 8010d12:	eef1 7a66 	vneg.f32	s15, s13
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 8010d16:	eeb0 7a67 	vmov.f32	s14, s15
 8010d1a:	eea5 7a86 	vfma.f32	s14, s11, s12
		//DISABLE_GATE();

		// chcbaram
		dbg_fTheta = smc1.Theta;
		dbg_fMea   = smc1.Omega;
		dbg_AccumTheta = AccumThetaCnt;
 8010d1e:	4c1b      	ldr	r4, [pc, #108]	; (8010d8c <mcpwm_adc_inj_int_handler+0x14c>)
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
    SVGenParm.qVr3 = (-ParkParm.qVbeta  - SQRT3 * ParkParm.qValpha)/2;
 8010d20:	eee5 7ac6 	vfms.f32	s15, s11, s12
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 8010d24:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8010d28:	ee27 7a06 	vmul.f32	s14, s14, s12
    SVGenParm.qVr3 = (-ParkParm.qVbeta  - SQRT3 * ParkParm.qValpha)/2;
 8010d2c:	ee67 7a86 	vmul.f32	s15, s15, s12
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 8010d30:	ed83 7a02 	vstr	s14, [r3, #8]
    SVGenParm.qVr3 = (-ParkParm.qVbeta  - SQRT3 * ParkParm.qValpha)/2;
 8010d34:	edc3 7a03 	vstr	s15, [r3, #12]

		// Calculate Vr1,Vr2,Vr3 from qValpha, qVbeta
		CalcRefVec();

		// Calculate and set PWM duty cycles from Vr1,Vr2,Vr3
		CalcSVGen();
 8010d38:	f7ff fe2a 	bl	8010990 <CalcSVGen>

		LED_RED_OFF();
		//DISABLE_GATE();

		// chcbaram
		dbg_fTheta = smc1.Theta;
 8010d3c:	6db0      	ldr	r0, [r6, #88]	; 0x58
		dbg_fMea   = smc1.Omega;
 8010d3e:	6df2      	ldr	r2, [r6, #92]	; 0x5c

		LED_RED_OFF();
		//DISABLE_GATE();

		// chcbaram
		dbg_fTheta = smc1.Theta;
 8010d40:	4913      	ldr	r1, [pc, #76]	; (8010d90 <mcpwm_adc_inj_int_handler+0x150>)
		dbg_fMea   = smc1.Omega;
 8010d42:	4b14      	ldr	r3, [pc, #80]	; (8010d94 <mcpwm_adc_inj_int_handler+0x154>)
		CalcRefVec();

		// Calculate and set PWM duty cycles from Vr1,Vr2,Vr3
		CalcSVGen();

		LED_RED_OFF();
 8010d44:	2680      	movs	r6, #128	; 0x80
 8010d46:	836e      	strh	r6, [r5, #26]
		//DISABLE_GATE();

		// chcbaram
		dbg_fTheta = smc1.Theta;
		dbg_fMea   = smc1.Omega;
		dbg_AccumTheta = AccumThetaCnt;
 8010d48:	f8b9 5000 	ldrh.w	r5, [r9]
 8010d4c:	8025      	strh	r5, [r4, #0]

		LED_RED_OFF();
		//DISABLE_GATE();

		// chcbaram
		dbg_fTheta = smc1.Theta;
 8010d4e:	6008      	str	r0, [r1, #0]
		dbg_fMea   = smc1.Omega;
 8010d50:	601a      	str	r2, [r3, #0]
 8010d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010d56:	bf00      	nop
 8010d58:	40001800 	.word	0x40001800
 8010d5c:	40012000 	.word	0x40012000
 8010d60:	20002938 	.word	0x20002938
 8010d64:	40012100 	.word	0x40012100
 8010d68:	20002a08 	.word	0x20002a08
 8010d6c:	20001eec 	.word	0x20001eec
 8010d70:	200028e8 	.word	0x200028e8
 8010d74:	200028bc 	.word	0x200028bc
 8010d78:	40020800 	.word	0x40020800
 8010d7c:	40020400 	.word	0x40020400
 8010d80:	20002a78 	.word	0x20002a78
 8010d84:	3fddb3d7 	.word	0x3fddb3d7
 8010d88:	200029e0 	.word	0x200029e0
 8010d8c:	200016ee 	.word	0x200016ee
 8010d90:	200016f4 	.word	0x200016f4
 8010d94:	200016f0 	.word	0x200016f0
 8010d98:	200028fc 	.word	0x200028fc
 8010d9c:	2000299c 	.word	0x2000299c

08010da0 <FWInit>:

	return;
}

void FWInit(void)
{
 8010da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* initialize magnetizing curve values */
	FdWeakParm.qFwOnSpeed = OMEGANOMINAL;
 8010da4:	4b18      	ldr	r3, [pc, #96]	; (8010e08 <FWInit+0x68>)
 8010da6:	4c19      	ldr	r4, [pc, #100]	; (8010e0c <FWInit+0x6c>)
	FdWeakParm.qFwCurve[0]	= dqKFw0;
	FdWeakParm.qFwCurve[1]	= dqKFw1;
 8010da8:	4919      	ldr	r1, [pc, #100]	; (8010e10 <FWInit+0x70>)
	FdWeakParm.qFwCurve[2]	= dqKFw2;
 8010daa:	4a1a      	ldr	r2, [pc, #104]	; (8010e14 <FWInit+0x74>)
	FdWeakParm.qFwCurve[3]	= dqKFw3;
 8010dac:	f8df b084 	ldr.w	fp, [pc, #132]	; 8010e34 <FWInit+0x94>
	FdWeakParm.qFwCurve[4]	= dqKFw4;
 8010db0:	f8df a084 	ldr.w	sl, [pc, #132]	; 8010e38 <FWInit+0x98>
	FdWeakParm.qFwCurve[5]	= dqKFw5;
 8010db4:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8010e3c <FWInit+0x9c>
	FdWeakParm.qFwCurve[6]	= dqKFw6;
 8010db8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8010e40 <FWInit+0xa0>
	FdWeakParm.qFwCurve[7]	= dqKFw7;
 8010dbc:	f8df c084 	ldr.w	ip, [pc, #132]	; 8010e44 <FWInit+0xa4>
	FdWeakParm.qFwCurve[8]	= dqKFw8;
 8010dc0:	f8df e084 	ldr.w	lr, [pc, #132]	; 8010e48 <FWInit+0xa8>
	FdWeakParm.qFwCurve[9]	= dqKFw9;
 8010dc4:	4f14      	ldr	r7, [pc, #80]	; (8010e18 <FWInit+0x78>)
	FdWeakParm.qFwCurve[10]	= dqKFw10;
 8010dc6:	4e15      	ldr	r6, [pc, #84]	; (8010e1c <FWInit+0x7c>)
	FdWeakParm.qFwCurve[11]	= dqKFw11;
 8010dc8:	4d15      	ldr	r5, [pc, #84]	; (8010e20 <FWInit+0x80>)
}

void FWInit(void)
{
	/* initialize magnetizing curve values */
	FdWeakParm.qFwOnSpeed = OMEGANOMINAL;
 8010dca:	609c      	str	r4, [r3, #8]
	FdWeakParm.qFwCurve[0]	= dqKFw0;
 8010dcc:	2000      	movs	r0, #0
	FdWeakParm.qFwCurve[7]	= dqKFw7;
	FdWeakParm.qFwCurve[8]	= dqKFw8;
	FdWeakParm.qFwCurve[9]	= dqKFw9;
	FdWeakParm.qFwCurve[10]	= dqKFw10;
	FdWeakParm.qFwCurve[11]	= dqKFw11;
	FdWeakParm.qFwCurve[12]	= dqKFw12;
 8010dce:	4c15      	ldr	r4, [pc, #84]	; (8010e24 <FWInit+0x84>)

void FWInit(void)
{
	/* initialize magnetizing curve values */
	FdWeakParm.qFwOnSpeed = OMEGANOMINAL;
	FdWeakParm.qFwCurve[0]	= dqKFw0;
 8010dd0:	61d8      	str	r0, [r3, #28]
	FdWeakParm.qFwCurve[1]	= dqKFw1;
 8010dd2:	6219      	str	r1, [r3, #32]
	FdWeakParm.qFwCurve[8]	= dqKFw8;
	FdWeakParm.qFwCurve[9]	= dqKFw9;
	FdWeakParm.qFwCurve[10]	= dqKFw10;
	FdWeakParm.qFwCurve[11]	= dqKFw11;
	FdWeakParm.qFwCurve[12]	= dqKFw12;
	FdWeakParm.qFwCurve[13]	= dqKFw13;
 8010dd4:	4814      	ldr	r0, [pc, #80]	; (8010e28 <FWInit+0x88>)
	FdWeakParm.qFwCurve[14]	= dqKFw14;
 8010dd6:	4915      	ldr	r1, [pc, #84]	; (8010e2c <FWInit+0x8c>)
{
	/* initialize magnetizing curve values */
	FdWeakParm.qFwOnSpeed = OMEGANOMINAL;
	FdWeakParm.qFwCurve[0]	= dqKFw0;
	FdWeakParm.qFwCurve[1]	= dqKFw1;
	FdWeakParm.qFwCurve[2]	= dqKFw2;
 8010dd8:	625a      	str	r2, [r3, #36]	; 0x24
	FdWeakParm.qFwCurve[10]	= dqKFw10;
	FdWeakParm.qFwCurve[11]	= dqKFw11;
	FdWeakParm.qFwCurve[12]	= dqKFw12;
	FdWeakParm.qFwCurve[13]	= dqKFw13;
	FdWeakParm.qFwCurve[14]	= dqKFw14;
	FdWeakParm.qFwCurve[15]	= dqKFw15;
 8010dda:	4a15      	ldr	r2, [pc, #84]	; (8010e30 <FWInit+0x90>)
	/* initialize magnetizing curve values */
	FdWeakParm.qFwOnSpeed = OMEGANOMINAL;
	FdWeakParm.qFwCurve[0]	= dqKFw0;
	FdWeakParm.qFwCurve[1]	= dqKFw1;
	FdWeakParm.qFwCurve[2]	= dqKFw2;
	FdWeakParm.qFwCurve[3]	= dqKFw3;
 8010ddc:	f8c3 b028 	str.w	fp, [r3, #40]	; 0x28
	FdWeakParm.qFwCurve[4]	= dqKFw4;
 8010de0:	f8c3 a02c 	str.w	sl, [r3, #44]	; 0x2c
	FdWeakParm.qFwCurve[5]	= dqKFw5;
 8010de4:	f8c3 9030 	str.w	r9, [r3, #48]	; 0x30
	FdWeakParm.qFwCurve[6]	= dqKFw6;
 8010de8:	f8c3 8034 	str.w	r8, [r3, #52]	; 0x34
	FdWeakParm.qFwCurve[7]	= dqKFw7;
 8010dec:	f8c3 c038 	str.w	ip, [r3, #56]	; 0x38
	FdWeakParm.qFwCurve[8]	= dqKFw8;
 8010df0:	f8c3 e03c 	str.w	lr, [r3, #60]	; 0x3c
	FdWeakParm.qFwCurve[9]	= dqKFw9;
 8010df4:	641f      	str	r7, [r3, #64]	; 0x40
	FdWeakParm.qFwCurve[10]	= dqKFw10;
 8010df6:	645e      	str	r6, [r3, #68]	; 0x44
	FdWeakParm.qFwCurve[11]	= dqKFw11;
 8010df8:	649d      	str	r5, [r3, #72]	; 0x48
	FdWeakParm.qFwCurve[12]	= dqKFw12;
 8010dfa:	64dc      	str	r4, [r3, #76]	; 0x4c
	FdWeakParm.qFwCurve[13]	= dqKFw13;
 8010dfc:	6518      	str	r0, [r3, #80]	; 0x50
	FdWeakParm.qFwCurve[14]	= dqKFw14;
 8010dfe:	6559      	str	r1, [r3, #84]	; 0x54
	FdWeakParm.qFwCurve[15]	= dqKFw15;
 8010e00:	659a      	str	r2, [r3, #88]	; 0x58
 8010e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e06:	bf00      	nop
 8010e08:	20002a0c 	.word	0x20002a0c
 8010e0c:	3ecccccd 	.word	0x3ecccccd
 8010e10:	b5d1c433 	.word	0xb5d1c433
 8010e14:	b5d50b46 	.word	0xb5d50b46
 8010e18:	b5ebfcbc 	.word	0xb5ebfcbc
 8010e1c:	b5ef43cd 	.word	0xb5ef43cd
 8010e20:	b5f28add 	.word	0xb5f28add
 8010e24:	b5f5d1ed 	.word	0xb5f5d1ed
 8010e28:	b5f918fe 	.word	0xb5f918fe
 8010e2c:	b5fc600e 	.word	0xb5fc600e
 8010e30:	b5ffa71e 	.word	0xb5ffa71e
 8010e34:	b5d85257 	.word	0xb5d85257
 8010e38:	b5db9967 	.word	0xb5db9967
 8010e3c:	b5dee078 	.word	0xb5dee078
 8010e40:	b5e22788 	.word	0xb5e22788
 8010e44:	b5e56e98 	.word	0xb5e56e98
 8010e48:	b5e8b5aa 	.word	0xb5e8b5aa
 8010e4c:	00000000 	.word	0x00000000

08010e50 <mcpwm_init>:
static THD_WORKING_AREA(SEQUENCE_thread_wa, 2048);
static msg_t SEQUENCE_thread(void *arg);
//static WORKING_AREA(rpm_thread_wa, 1024);
//static msg_t rpm_thread(void *arg);

void mcpwm_init(mc_configuration *configuration) {
 8010e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e54:	b0a9      	sub	sp, #164	; 0xa4
	utils_sys_lock_cnt();
 8010e56:	f000 fb63 	bl	8011520 <utils_sys_lock_cnt>
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_BDTRInitTypeDef TIM_BDTRInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	fault_now = FAULT_CODE_NONE;
 8010e5a:	4bd9      	ldr	r3, [pc, #868]	; (80111c0 <mcpwm_init+0x370>)
	dccal_done = false;

	TIM_DeInit(TIM1);
 8010e5c:	4ed9      	ldr	r6, [pc, #868]	; (80111c4 <mcpwm_init+0x374>)
	TIM_DeInit(TIM8);
 8010e5e:	4fda      	ldr	r7, [pc, #872]	; (80111c8 <mcpwm_init+0x378>)
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 8010e60:	f8df b390 	ldr.w	fp, [pc, #912]	; 80111f4 <mcpwm_init+0x3a4>
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_BDTRInitTypeDef TIM_BDTRInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	fault_now = FAULT_CODE_NONE;
 8010e64:	2400      	movs	r4, #0
 8010e66:	701c      	strb	r4, [r3, #0]
	dccal_done = false;
 8010e68:	4bd8      	ldr	r3, [pc, #864]	; (80111cc <mcpwm_init+0x37c>)

	TIM_DeInit(TIM1);
 8010e6a:	4630      	mov	r0, r6
	TIM_BDTRInitTypeDef TIM_BDTRInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	fault_now = FAULT_CODE_NONE;
	dccal_done = false;
 8010e6c:	701c      	strb	r4, [r3, #0]

	TIM_DeInit(TIM1);
 8010e6e:	f001 fa67 	bl	8012340 <TIM_DeInit>
	TIM_DeInit(TIM8);
 8010e72:	4638      	mov	r0, r7
 8010e74:	f001 fa64 	bl	8012340 <TIM_DeInit>
	TIM1->CNT = 0;
	TIM8->CNT = 0;

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8010e78:	2001      	movs	r0, #1
 8010e7a:	4601      	mov	r1, r0
	fault_now = FAULT_CODE_NONE;
	dccal_done = false;

	TIM_DeInit(TIM1);
	TIM_DeInit(TIM8);
	TIM1->CNT = 0;
 8010e7c:	6274      	str	r4, [r6, #36]	; 0x24
	TIM8->CNT = 0;
 8010e7e:	627c      	str	r4, [r7, #36]	; 0x24
	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;
 8010e80:	2501      	movs	r5, #1
	TIM_DeInit(TIM8);
	TIM1->CNT = 0;
	TIM8->CNT = 0;

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8010e82:	f001 fa2d 	bl	80122e0 <RCC_APB2PeriphClockCmd>

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
 8010e86:	f04f 0e20 	mov.w	lr, #32
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8010e8a:	4630      	mov	r0, r6
 8010e8c:	a903      	add	r1, sp, #12
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 8010e8e:	f8db 2000 	ldr.w	r2, [fp]
	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
 8010e92:	f8ad e00e 	strh.w	lr, [sp, #14]

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8010e96:	f8ad 400c 	strh.w	r4, [sp, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8010e9a:	f8ad 4014 	strh.w	r4, [sp, #20]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 8010e9e:	4bcc      	ldr	r3, [pc, #816]	; (80111d0 <mcpwm_init+0x380>)
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;
 8010ea0:	f88d 5016 	strb.w	r5, [sp, #22]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 8010ea4:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ea8:	9304      	str	r3, [sp, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8010eaa:	f001 fb29 	bl	8012500 <TIM_TimeBaseInit>

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
 8010eae:	6af3      	ldr	r3, [r6, #44]	; 0x2c

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8010eb0:	f8ad 503a 	strh.w	r5, [sp, #58]	; 0x3a
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
 8010eb4:	40eb      	lsrs	r3, r5
 8010eb6:	9310      	str	r3, [sp, #64]	; 0x40
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8010eb8:	f04f 0360 	mov.w	r3, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 8010ebc:	f44f 7880 	mov.w	r8, #256	; 0x100
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 8010ec0:	f04f 0904 	mov.w	r9, #4
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;

	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 8010ec4:	4630      	mov	r0, r6
 8010ec6:	a90e      	add	r1, sp, #56	; 0x38
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8010ec8:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 8010ecc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010ed0:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8010ed4:	f8ad 4044 	strh.w	r4, [sp, #68]	; 0x44
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
 8010ed8:	f8ad 4046 	strh.w	r4, [sp, #70]	; 0x46
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 8010edc:	f8ad 903c 	strh.w	r9, [sp, #60]	; 0x3c
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 8010ee0:	f8ad 8048 	strh.w	r8, [sp, #72]	; 0x48
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;

	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 8010ee4:	f001 fb7c 	bl	80125e0 <TIM_OC1Init>
	TIM_OC2Init(TIM1, &TIM_OCInitStructure);
 8010ee8:	4630      	mov	r0, r6
 8010eea:	a90e      	add	r1, sp, #56	; 0x38
 8010eec:	f001 fbb8 	bl	8012660 <TIM_OC2Init>
	TIM_OC3Init(TIM1, &TIM_OCInitStructure);
 8010ef0:	4630      	mov	r0, r6
 8010ef2:	a90e      	add	r1, sp, #56	; 0x38
 8010ef4:	f001 fc04 	bl	8012700 <TIM_OC3Init>
	TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 8010ef8:	4630      	mov	r0, r6
 8010efa:	a90e      	add	r1, sp, #56	; 0x38
 8010efc:	f001 fc48 	bl	8012790 <TIM_OC4Init>

	TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8010f00:	4630      	mov	r0, r6
 8010f02:	2108      	movs	r1, #8
 8010f04:	f001 fc84 	bl	8012810 <TIM_OC1PreloadConfig>
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8010f08:	4630      	mov	r0, r6
 8010f0a:	2108      	movs	r1, #8
 8010f0c:	f001 fc88 	bl	8012820 <TIM_OC2PreloadConfig>
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8010f10:	4630      	mov	r0, r6
 8010f12:	2108      	movs	r1, #8
 8010f14:	f001 fc94 	bl	8012840 <TIM_OC3PreloadConfig>
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8010f18:	4630      	mov	r0, r6
 8010f1a:	2108      	movs	r1, #8
 8010f1c:	f001 fc98 	bl	8012850 <TIM_OC4PreloadConfig>

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
 8010f20:	2350      	movs	r3, #80	; 0x50
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
 8010f22:	f44f 6a00 	mov.w	sl, #2048	; 0x800
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
	TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;

	TIM_BDTRConfig(TIM1, &TIM_BDTRInitStructure);
 8010f26:	4630      	mov	r0, r6
 8010f28:	a906      	add	r1, sp, #24

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
 8010f2a:	f8ad 301e 	strh.w	r3, [sp, #30]
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
 8010f2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010f32:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
 8010f36:	f8ad a018 	strh.w	sl, [sp, #24]
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
 8010f3a:	f8ad a01a 	strh.w	sl, [sp, #26]
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8010f3e:	f8ad 401c 	strh.w	r4, [sp, #28]
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
 8010f42:	f8ad 4020 	strh.w	r4, [sp, #32]
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
	TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8010f46:	f8ad 4024 	strh.w	r4, [sp, #36]	; 0x24

	TIM_BDTRConfig(TIM1, &TIM_BDTRInitStructure);
 8010f4a:	f001 fc91 	bl	8012870 <TIM_BDTRConfig>
	TIM_CCPreloadControl(TIM1, ENABLE);
 8010f4e:	4630      	mov	r0, r6
 8010f50:	4629      	mov	r1, r5
 8010f52:	f001 fcb5 	bl	80128c0 <TIM_CCPreloadControl>
	TIM_ARRPreloadConfig(TIM1, ENABLE);
 8010f56:	4630      	mov	r0, r6
 8010f58:	4629      	mov	r1, r5
 8010f5a:	f001 fb21 	bl	80125a0 <TIM_ARRPreloadConfig>
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	DMA_InitTypeDef DMA_InitStructure;
	ADC_InitTypeDef ADC_InitStructure;

	// Clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2 | RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOC, ENABLE);
 8010f5e:	4629      	mov	r1, r5
 8010f60:	489c      	ldr	r0, [pc, #624]	; (80111d4 <mcpwm_init+0x384>)
 8010f62:	f001 f99d 	bl	80122a0 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_ADC3, ENABLE);
 8010f66:	4629      	mov	r1, r5
 8010f68:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8010f6c:	f001 f9b8 	bl	80122e0 <RCC_APB2PeriphClockCmd>

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);
 8010f70:	4623      	mov	r3, r4
 8010f72:	4a99      	ldr	r2, [pc, #612]	; (80111d8 <mcpwm_init+0x388>)
 8010f74:	4899      	ldr	r0, [pc, #612]	; (80111dc <mcpwm_init+0x38c>)
 8010f76:	2103      	movs	r1, #3
 8010f78:	f7fd fdf2 	bl	800eb60 <dmaStreamAllocate>
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8010f7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
 8010f80:	f8df c274 	ldr.w	ip, [pc, #628]	; 80111f8 <mcpwm_init+0x3a8>
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
 8010f84:	f8df e274 	ldr.w	lr, [pc, #628]	; 80111fc <mcpwm_init+0x3ac>
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 8010f88:	4895      	ldr	r0, [pc, #596]	; (80111e0 <mcpwm_init+0x390>)
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8010f8a:	f8cd a080 	str.w	sl, [sp, #128]	; 0x80
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8010f8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8010f92:	f44f 6280 	mov.w	r2, #1024	; 0x400
	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
 8010f96:	f04f 0a0c 	mov.w	sl, #12
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8010f9a:	9121      	str	r1, [sp, #132]	; 0x84
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 8010f9c:	a919      	add	r1, sp, #100	; 0x64

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
 8010f9e:	f8cd c06c 	str.w	ip, [sp, #108]	; 0x6c
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
 8010fa2:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8010fa6:	9323      	str	r3, [sp, #140]	; 0x8c
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8010fa8:	921f      	str	r2, [sp, #124]	; 0x7c
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_ADC3, ENABLE);

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
 8010faa:	9419      	str	r4, [sp, #100]	; 0x64
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8010fac:	941c      	str	r4, [sp, #112]	; 0x70
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8010fae:	941e      	str	r4, [sp, #120]	; 0x78
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8010fb0:	f8cd 8088 	str.w	r8, [sp, #136]	; 0x88
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8010fb4:	9424      	str	r4, [sp, #144]	; 0x90
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 8010fb6:	9425      	str	r4, [sp, #148]	; 0x94
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8010fb8:	9426      	str	r4, [sp, #152]	; 0x98
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8010fba:	9427      	str	r4, [sp, #156]	; 0x9c
	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
 8010fbc:	f8cd a074 	str.w	sl, [sp, #116]	; 0x74
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 8010fc0:	f001 f83e 	bl	8012040 <DMA_Init>

	// DMA2_Stream0 enable
	DMA_Cmd(DMA2_Stream4, ENABLE);
 8010fc4:	4629      	mov	r1, r5
 8010fc6:	4886      	ldr	r0, [pc, #536]	; (80111e0 <mcpwm_init+0x390>)
 8010fc8:	f001 f872 	bl	80120b0 <DMA_Cmd>

	// Enable transfer complete interrupt
	DMA_ITConfig(DMA2_Stream4, DMA_IT_TC, ENABLE);
 8010fcc:	2110      	movs	r1, #16
 8010fce:	462a      	mov	r2, r5
 8010fd0:	4883      	ldr	r0, [pc, #524]	; (80111e0 <mcpwm_init+0x390>)
 8010fd2:	f001 f87d 	bl	80120d0 <DMA_ITConfig>

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
 8010fd6:	2216      	movs	r2, #22
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 8010fd8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
	ADC_CommonInit(&ADC_CommonInitStructure);
 8010fdc:	a80a      	add	r0, sp, #40	; 0x28
	DMA_ITConfig(DMA2_Stream4, DMA_IT_TC, ENABLE);

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
 8010fde:	920a      	str	r2, [sp, #40]	; 0x28
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 8010fe0:	930c      	str	r3, [sp, #48]	; 0x30

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 8010fe2:	940b      	str	r4, [sp, #44]	; 0x2c
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8010fe4:	940d      	str	r4, [sp, #52]	; 0x34
	ADC_CommonInit(&ADC_CommonInitStructure);
 8010fe6:	f000 ff3b 	bl	8011e60 <ADC_CommonInit>
	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
 8010fea:	f04f 6350 	mov.w	r3, #218103808	; 0xd000000

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
 8010fee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
 8010ff2:	a913      	add	r1, sp, #76	; 0x4c
 8010ff4:	487b      	ldr	r0, [pc, #492]	; (80111e4 <mcpwm_init+0x394>)
	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
 8010ff6:	9316      	str	r3, [sp, #88]	; 0x58

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
 8010ff8:	9215      	str	r2, [sp, #84]	; 0x54
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
	ADC_CommonInit(&ADC_CommonInitStructure);

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8010ffa:	9413      	str	r4, [sp, #76]	; 0x4c
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 8010ffc:	f88d 5050 	strb.w	r5, [sp, #80]	; 0x50
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8011000:	f88d 4051 	strb.w	r4, [sp, #81]	; 0x51
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8011004:	9417      	str	r4, [sp, #92]	; 0x5c
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;
 8011006:	f88d 9060 	strb.w	r9, [sp, #96]	; 0x60

	ADC_Init(ADC1, &ADC_InitStructure);
 801100a:	f000 ff01 	bl	8011e10 <ADC_Init>
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
	ADC_InitStructure.ADC_ExternalTrigConv = 0;
	ADC_Init(ADC2, &ADC_InitStructure);
 801100e:	a913      	add	r1, sp, #76	; 0x4c
 8011010:	4875      	ldr	r0, [pc, #468]	; (80111e8 <mcpwm_init+0x398>)
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8011012:	9415      	str	r4, [sp, #84]	; 0x54
	ADC_InitStructure.ADC_ExternalTrigConv = 0;
 8011014:	9416      	str	r4, [sp, #88]	; 0x58
	ADC_Init(ADC2, &ADC_InitStructure);
 8011016:	f000 fefb 	bl	8011e10 <ADC_Init>
	ADC_Init(ADC3, &ADC_InitStructure);
 801101a:	a913      	add	r1, sp, #76	; 0x4c
 801101c:	4873      	ldr	r0, [pc, #460]	; (80111ec <mcpwm_init+0x39c>)
 801101e:	f000 fef7 	bl	8011e10 <ADC_Init>

	hw_setup_adc_channels();
 8011022:	f000 fe5d 	bl	8011ce0 <hw_setup_adc_channels>

	// Enable DMA request after last transfer (Multi-ADC mode)
	ADC_MultiModeDMARequestAfterLastTransferCmd(ENABLE);
 8011026:	4628      	mov	r0, r5
 8011028:	f000 ff8a 	bl	8011f40 <ADC_MultiModeDMARequestAfterLastTransferCmd>

	// Injected channels for current measurement at end of cycle
	ADC_ExternalTrigInjectedConvConfig(ADC1, ADC_ExternalTrigInjecConv_T8_CC2);
 801102c:	486d      	ldr	r0, [pc, #436]	; (80111e4 <mcpwm_init+0x394>)
 801102e:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 8011032:	f000 ffcd 	bl	8011fd0 <ADC_ExternalTrigInjectedConvConfig>
	ADC_ExternalTrigInjectedConvConfig(ADC2, ADC_ExternalTrigInjecConv_T8_CC3);
 8011036:	486c      	ldr	r0, [pc, #432]	; (80111e8 <mcpwm_init+0x398>)
 8011038:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
 801103c:	f000 ffc8 	bl	8011fd0 <ADC_ExternalTrigInjectedConvConfig>
	ADC_ExternalTrigInjectedConvEdgeConfig(ADC1, ADC_ExternalTrigInjecConvEdge_Falling);
 8011040:	4868      	ldr	r0, [pc, #416]	; (80111e4 <mcpwm_init+0x394>)
 8011042:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011046:	f000 ffcb 	bl	8011fe0 <ADC_ExternalTrigInjectedConvEdgeConfig>
	ADC_ExternalTrigInjectedConvEdgeConfig(ADC2, ADC_ExternalTrigInjecConvEdge_Falling);
 801104a:	4867      	ldr	r0, [pc, #412]	; (80111e8 <mcpwm_init+0x398>)
 801104c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011050:	f000 ffc6 	bl	8011fe0 <ADC_ExternalTrigInjectedConvEdgeConfig>
	ADC_InjectedSequencerLengthConfig(ADC1, 1);
 8011054:	4629      	mov	r1, r5
 8011056:	4863      	ldr	r0, [pc, #396]	; (80111e4 <mcpwm_init+0x394>)
 8011058:	f000 ffb2 	bl	8011fc0 <ADC_InjectedSequencerLengthConfig>
	ADC_InjectedSequencerLengthConfig(ADC2, 1);
 801105c:	4629      	mov	r1, r5
 801105e:	4862      	ldr	r0, [pc, #392]	; (80111e8 <mcpwm_init+0x398>)
 8011060:	f000 ffae 	bl	8011fc0 <ADC_InjectedSequencerLengthConfig>

	// Interrupt
	ADC_ITConfig(ADC1, ADC_IT_JEOC, ENABLE);
 8011064:	f240 4107 	movw	r1, #1031	; 0x407
 8011068:	462a      	mov	r2, r5
 801106a:	485e      	ldr	r0, [pc, #376]	; (80111e4 <mcpwm_init+0x394>)
 801106c:	f000 ffd0 	bl	8012010 <ADC_ITConfig>
	NVIC_InitStructure.NVIC_IRQChannel = ADC_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
 8011070:	2303      	movs	r3, #3
	ADC_InjectedSequencerLengthConfig(ADC1, 1);
	ADC_InjectedSequencerLengthConfig(ADC2, 1);

	// Interrupt
	ADC_ITConfig(ADC1, ADC_IT_JEOC, ENABLE);
	NVIC_InitStructure.NVIC_IRQChannel = ADC_IRQn;
 8011072:	2212      	movs	r2, #18
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8011074:	a802      	add	r0, sp, #8
	ADC_InjectedSequencerLengthConfig(ADC1, 1);
	ADC_InjectedSequencerLengthConfig(ADC2, 1);

	// Interrupt
	ADC_ITConfig(ADC1, ADC_IT_JEOC, ENABLE);
	NVIC_InitStructure.NVIC_IRQChannel = ADC_IRQn;
 8011076:	f88d 2008 	strb.w	r2, [sp, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
 801107a:	f88d 3009 	strb.w	r3, [sp, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 801107e:	f88d 300a 	strb.w	r3, [sp, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8011082:	f88d 500b 	strb.w	r5, [sp, #11]
	NVIC_Init(&NVIC_InitStructure);
 8011086:	f000 fe8b 	bl	8011da0 <NVIC_Init>

	// Enable ADC1
	ADC_Cmd(ADC1, ENABLE);
 801108a:	4629      	mov	r1, r5
 801108c:	4855      	ldr	r0, [pc, #340]	; (80111e4 <mcpwm_init+0x394>)
 801108e:	f000 feff 	bl	8011e90 <ADC_Cmd>

	// Enable ADC2
	ADC_Cmd(ADC2, ENABLE);
 8011092:	4629      	mov	r1, r5
 8011094:	4854      	ldr	r0, [pc, #336]	; (80111e8 <mcpwm_init+0x398>)
 8011096:	f000 fefb 	bl	8011e90 <ADC_Cmd>

	// Enable ADC3
	ADC_Cmd(ADC3, ENABLE);
 801109a:	4629      	mov	r1, r5
 801109c:	4853      	ldr	r0, [pc, #332]	; (80111ec <mcpwm_init+0x39c>)
 801109e:	f000 fef7 	bl	8011e90 <ADC_Cmd>

	// ------------- Timer8 for ADC sampling ------------- //
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 80110a2:	4629      	mov	r1, r5
 80110a4:	2002      	movs	r0, #2
 80110a6:	f001 f91b 	bl	80122e0 <RCC_APB2PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 80110aa:	4638      	mov	r0, r7
 80110ac:	eb0d 010a 	add.w	r1, sp, sl
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
 80110b0:	f8db 2000 	ldr.w	r2, [fp]

	// ------------- Timer8 for ADC sampling ------------- //
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80110b4:	f8ad 400c 	strh.w	r4, [sp, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80110b8:	f8ad 400e 	strh.w	r4, [sp, #14]
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80110bc:	f8ad 4014 	strh.w	r4, [sp, #20]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 80110c0:	f88d 4016 	strb.w	r4, [sp, #22]
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
 80110c4:	4b4a      	ldr	r3, [pc, #296]	; (80111f0 <mcpwm_init+0x3a0>)
 80110c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80110ca:	9304      	str	r3, [sp, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 80110cc:	f001 fa18 	bl	8012500 <TIM_TimeBaseInit>

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80110d0:	f04f 0260 	mov.w	r2, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
 80110d4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80110d6:	f8ad 2038 	strh.w	r2, [sp, #56]	; 0x38
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 80110da:	4638      	mov	r0, r7
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 80110dc:	f44f 7200 	mov.w	r2, #512	; 0x200
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 80110e0:	a90e      	add	r1, sp, #56	; 0x38
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 80110e2:	f8ad 204a 	strh.w	r2, [sp, #74]	; 0x4a

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
 80110e6:	9310      	str	r3, [sp, #64]	; 0x40
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80110e8:	f8ad 503a 	strh.w	r5, [sp, #58]	; 0x3a
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80110ec:	f8ad 4044 	strh.w	r4, [sp, #68]	; 0x44
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
 80110f0:	f8ad 4046 	strh.w	r4, [sp, #70]	; 0x46
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 80110f4:	f8ad 8048 	strh.w	r8, [sp, #72]	; 0x48
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 80110f8:	f001 fa72 	bl	80125e0 <TIM_OC1Init>
 80110fc:	4638      	mov	r0, r7
 80110fe:	2108      	movs	r1, #8
 8011100:	f001 fb86 	bl	8012810 <TIM_OC1PreloadConfig>
	TIM_OC2Init(TIM8, &TIM_OCInitStructure);	TIM_OC2PreloadConfig(TIM8, TIM_OCPreload_Enable);
 8011104:	4638      	mov	r0, r7
 8011106:	a90e      	add	r1, sp, #56	; 0x38
 8011108:	f001 faaa 	bl	8012660 <TIM_OC2Init>
 801110c:	4638      	mov	r0, r7
 801110e:	2108      	movs	r1, #8
 8011110:	f001 fb86 	bl	8012820 <TIM_OC2PreloadConfig>
	TIM_OC3Init(TIM8, &TIM_OCInitStructure);	TIM_OC3PreloadConfig(TIM8, TIM_OCPreload_Enable);
 8011114:	4638      	mov	r0, r7
 8011116:	a90e      	add	r1, sp, #56	; 0x38
 8011118:	f001 faf2 	bl	8012700 <TIM_OC3Init>
 801111c:	4638      	mov	r0, r7
 801111e:	2108      	movs	r1, #8
 8011120:	f001 fb8e 	bl	8012840 <TIM_OC3PreloadConfig>

	TIM_ARRPreloadConfig(TIM8, ENABLE);
 8011124:	4638      	mov	r0, r7
 8011126:	4629      	mov	r1, r5
 8011128:	f001 fa3a 	bl	80125a0 <TIM_ARRPreloadConfig>
	TIM_CCPreloadControl(TIM8, ENABLE);
 801112c:	4638      	mov	r0, r7
 801112e:	4629      	mov	r1, r5
 8011130:	f001 fbc6 	bl	80128c0 <TIM_CCPreloadControl>

	// PWM outputs have to be enabled in order to trigger ADC on CCx
	TIM_CtrlPWMOutputs(TIM8, ENABLE);
 8011134:	4638      	mov	r0, r7
 8011136:	4629      	mov	r1, r5
 8011138:	f001 fbb2 	bl	80128a0 <TIM_CtrlPWMOutputs>

	// TIM1 Master and TIM8 slave
	TIM_SelectOutputTrigger(TIM1, TIM_TRGOSource_Update);
 801113c:	4630      	mov	r0, r6
 801113e:	2120      	movs	r1, #32
 8011140:	f001 fbde 	bl	8012900 <TIM_SelectOutputTrigger>
	TIM_SelectMasterSlaveMode(TIM1, TIM_MasterSlaveMode_Enable);
 8011144:	4630      	mov	r0, r6
 8011146:	2180      	movs	r1, #128	; 0x80
 8011148:	f001 fbfa 	bl	8012940 <TIM_SelectMasterSlaveMode>
	TIM_SelectInputTrigger(TIM8, TIM_TS_ITR0);
 801114c:	4638      	mov	r0, r7
 801114e:	4621      	mov	r1, r4
 8011150:	f001 fbce 	bl	80128f0 <TIM_SelectInputTrigger>
	TIM_SelectSlaveMode(TIM8, TIM_SlaveMode_Reset);
 8011154:	4638      	mov	r0, r7
 8011156:	4649      	mov	r1, r9
 8011158:	f001 fbe2 	bl	8012920 <TIM_SelectSlaveMode>

	// Enable TIM8
	TIM_Cmd(TIM8, ENABLE);
 801115c:	4638      	mov	r0, r7
 801115e:	4629      	mov	r1, r5
 8011160:	f001 fa2e 	bl	80125c0 <TIM_Cmd>

	// Enable TIM1
	TIM_Cmd(TIM1, ENABLE);
 8011164:	4630      	mov	r0, r6
 8011166:	4629      	mov	r1, r5
 8011168:	f001 fa2a 	bl	80125c0 <TIM_Cmd>

	// Main Output Enable
	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 801116c:	4630      	mov	r0, r6
 801116e:	4629      	mov	r1, r5
 8011170:	f001 fb96 	bl	80128a0 <TIM_CtrlPWMOutputs>

	// 32-bit timer for RPM measurement
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8011174:	4628      	mov	r0, r5
 8011176:	4629      	mov	r1, r5
 8011178:	f001 f8a2 	bl	80122c0 <RCC_APB1PeriphClockCmd>
	uint16_t PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / MCPWM_RPM_TIMER_FREQ) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 801117c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8011180:	2353      	movs	r3, #83	; 0x53
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8011182:	eb0d 010a 	add.w	r1, sp, sl
 8011186:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	// 32-bit timer for RPM measurement
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
	uint16_t PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / MCPWM_RPM_TIMER_FREQ) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 801118a:	9204      	str	r2, [sp, #16]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 801118c:	f8ad 300c 	strh.w	r3, [sp, #12]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8011190:	f8ad 4014 	strh.w	r4, [sp, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8011194:	f8ad 400e 	strh.w	r4, [sp, #14]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8011198:	f001 f9b2 	bl	8012500 <TIM_TimeBaseInit>

	// TIM2 enable counter
	TIM_Cmd(TIM2, ENABLE);
 801119c:	4629      	mov	r1, r5
 801119e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80111a2:	f001 fa0d 	bl	80125c0 <TIM_Cmd>


	// ADC sampling locations
	//stop_pwm_hw();
	utils_sys_lock_cnt();
 80111a6:	f000 f9bb 	bl	8011520 <utils_sys_lock_cnt>

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 80111aa:	6833      	ldr	r3, [r6, #0]
 80111ac:	f043 0302 	orr.w	r3, r3, #2
 80111b0:	6033      	str	r3, [r6, #0]
	TIM8->CR1 |= TIM_CR1_UDIS;
 80111b2:	683b      	ldr	r3, [r7, #0]

	TIM8->CCR1 = 500;//for vdc
 80111b4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
	//stop_pwm_hw();
	utils_sys_lock_cnt();

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
	TIM8->CR1 |= TIM_CR1_UDIS;
 80111b8:	f043 0302 	orr.w	r3, r3, #2
 80111bc:	603b      	str	r3, [r7, #0]
 80111be:	e01f      	b.n	8011200 <mcpwm_init+0x3b0>
 80111c0:	20002a6c 	.word	0x20002a6c
 80111c4:	40010000 	.word	0x40010000
 80111c8:	40010400 	.word	0x40010400
 80111cc:	200028f0 	.word	0x200028f0
 80111d0:	0501bd00 	.word	0x0501bd00
 80111d4:	00400005 	.word	0x00400005
 80111d8:	08010441 	.word	0x08010441
 80111dc:	080174e0 	.word	0x080174e0
 80111e0:	40026470 	.word	0x40026470
 80111e4:	40012000 	.word	0x40012000
 80111e8:	40012100 	.word	0x40012100
 80111ec:	40012200 	.word	0x40012200
 80111f0:	0a037a00 	.word	0x0a037a00
 80111f4:	2000080c 	.word	0x2000080c
 80111f8:	20001eac 	.word	0x20001eac
 80111fc:	40012308 	.word	0x40012308

	TIM8->CCR1 = 500;//for vdc
 8011200:	637a      	str	r2, [r7, #52]	; 0x34
	TIM8->CCR2 = TIM1->ARR;//for Ib
 8011202:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8011204:	63bb      	str	r3, [r7, #56]	; 0x38
	TIM8->CCR3 = TIM1->ARR;//for Ia
 8011206:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8011208:	63fb      	str	r3, [r7, #60]	; 0x3c

	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
 801120a:	6833      	ldr	r3, [r6, #0]
 801120c:	f023 0302 	bic.w	r3, r3, #2
 8011210:	6033      	str	r3, [r6, #0]
	TIM8->CR1 &= ~TIM_CR1_UDIS;
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	f023 0302 	bic.w	r3, r3, #2
 8011218:	603b      	str	r3, [r7, #0]

	utils_sys_unlock_cnt();
 801121a:	f000 f991 	bl	8011540 <utils_sys_unlock_cnt>


	// Calibrate current offset
	ENABLE_GATE();
 801121e:	4b38      	ldr	r3, [pc, #224]	; (8011300 <mcpwm_init+0x4b0>)
static volatile int curr_start_samples;
static volatile int curr0_offset;
static volatile int curr1_offset;
static void do_dc_cal(void) {
	DCCAL_ON();
	while(IS_DRV_FAULT()){};
 8011220:	4a38      	ldr	r2, [pc, #224]	; (8011304 <mcpwm_init+0x4b4>)
	utils_sys_unlock_cnt();


	// Calibrate current offset
	ENABLE_GATE();
	DCCAL_OFF();
 8011222:	2180      	movs	r1, #128	; 0x80

	utils_sys_unlock_cnt();


	// Calibrate current offset
	ENABLE_GATE();
 8011224:	2040      	movs	r0, #64	; 0x40
 8011226:	8318      	strh	r0, [r3, #24]
	DCCAL_OFF();
 8011228:	8359      	strh	r1, [r3, #26]
	GAIN_FULLDN();
 801122a:	f8a3 801a 	strh.w	r8, [r3, #26]
static volatile int curr1_sum;
static volatile int curr_start_samples;
static volatile int curr0_offset;
static volatile int curr1_offset;
static void do_dc_cal(void) {
	DCCAL_ON();
 801122e:	8319      	strh	r1, [r3, #24]
	while(IS_DRV_FAULT()){};
 8011230:	6913      	ldr	r3, [r2, #16]
 8011232:	04db      	lsls	r3, r3, #19
 8011234:	d5fc      	bpl.n	8011230 <mcpwm_init+0x3e0>
	chThdSleepMilliseconds(1000);
 8011236:	f242 7010 	movw	r0, #10000	; 0x2710
 801123a:	f7fc fab9 	bl	800d7b0 <chThdSleep>
	curr0_sum = 0;
 801123e:	4c32      	ldr	r4, [pc, #200]	; (8011308 <mcpwm_init+0x4b8>)
	curr1_sum = 0;
 8011240:	4832      	ldr	r0, [pc, #200]	; (801130c <mcpwm_init+0x4bc>)
	curr_start_samples = 0;
 8011242:	4933      	ldr	r1, [pc, #204]	; (8011310 <mcpwm_init+0x4c0>)
static volatile int curr1_offset;
static void do_dc_cal(void) {
	DCCAL_ON();
	while(IS_DRV_FAULT()){};
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
 8011244:	2300      	movs	r3, #0
 8011246:	6023      	str	r3, [r4, #0]
	curr1_sum = 0;
 8011248:	6003      	str	r3, [r0, #0]
	curr_start_samples = 0;
 801124a:	600b      	str	r3, [r1, #0]
	while(curr_start_samples < 4000) {};
 801124c:	680b      	ldr	r3, [r1, #0]
 801124e:	4a30      	ldr	r2, [pc, #192]	; (8011310 <mcpwm_init+0x4c0>)
 8011250:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8011254:	dbfa      	blt.n	801124c <mcpwm_init+0x3fc>
	curr0_offset = curr0_sum / curr_start_samples;
 8011256:	492f      	ldr	r1, [pc, #188]	; (8011314 <mcpwm_init+0x4c4>)
	curr1_offset = curr1_sum / curr_start_samples;
 8011258:	4f2f      	ldr	r7, [pc, #188]	; (8011318 <mcpwm_init+0x4c8>)
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
 801125a:	6823      	ldr	r3, [r4, #0]
	curr1_offset = curr1_sum / curr_start_samples;
	DCCAL_OFF();
 801125c:	4e28      	ldr	r6, [pc, #160]	; (8011300 <mcpwm_init+0x4b0>)
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
 801125e:	6814      	ldr	r4, [r2, #0]
 8011260:	fb93 f3f4 	sdiv	r3, r3, r4
 8011264:	600b      	str	r3, [r1, #0]
	curr1_offset = curr1_sum / curr_start_samples;
 8011266:	6803      	ldr	r3, [r0, #0]
 8011268:	6812      	ldr	r2, [r2, #0]
 801126a:	fb93 f3f2 	sdiv	r3, r3, r2
	DCCAL_OFF();
	dccal_done = true;
 801126e:	2501      	movs	r5, #1
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
	curr1_offset = curr1_sum / curr_start_samples;
 8011270:	603b      	str	r3, [r7, #0]
	DCCAL_OFF();
 8011272:	2480      	movs	r4, #128	; 0x80
	dccal_done = true;
 8011274:	4b29      	ldr	r3, [pc, #164]	; (801131c <mcpwm_init+0x4cc>)
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
	curr1_offset = curr1_sum / curr_start_samples;
	DCCAL_OFF();
 8011276:	8374      	strh	r4, [r6, #26]
	GAIN_FULLDN();
	do_dc_cal();


	// Various time measurements
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 8011278:	4629      	mov	r1, r5
 801127a:	2040      	movs	r0, #64	; 0x40
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 801127c:	2400      	movs	r4, #0
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
	curr1_offset = curr1_sum / curr_start_samples;
	DCCAL_OFF();
	dccal_done = true;
 801127e:	701d      	strb	r5, [r3, #0]
	GAIN_FULLDN();
	do_dc_cal();


	// Various time measurements
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 8011280:	f001 f81e 	bl	80122c0 <RCC_APB1PeriphClockCmd>
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 8011284:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8011288:	2307      	movs	r3, #7
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);
 801128a:	a903      	add	r1, sp, #12
 801128c:	4824      	ldr	r0, [pc, #144]	; (8011320 <mcpwm_init+0x4d0>)
	// Various time measurements
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 801128e:	9204      	str	r2, [sp, #16]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8011290:	f8ad 300c 	strh.w	r3, [sp, #12]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8011294:	f8ad 4014 	strh.w	r4, [sp, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8011298:	f8ad 400e 	strh.w	r4, [sp, #14]
	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);
 801129c:	f001 f930 	bl	8012500 <TIM_TimeBaseInit>

	// TIM3 enable counter
	TIM_Cmd(TIM12, ENABLE);
 80112a0:	4629      	mov	r1, r5
 80112a2:	481f      	ldr	r0, [pc, #124]	; (8011320 <mcpwm_init+0x4d0>)
	//	   measured from phase to phase, then L = 1 mH

	if ((PHASERES * LOOPTIMEINSEC) > PHASEIND)
		s->Fsmopos = 0.0;
	else
		s->Fsmopos = (1 - PHASERES * LOOPTIMEINSEC / PHASEIND);
 80112a4:	4e1f      	ldr	r6, [pc, #124]	; (8011324 <mcpwm_init+0x4d4>)
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);

	// TIM3 enable counter
	TIM_Cmd(TIM12, ENABLE);
 80112a6:	f001 f98b 	bl	80125c0 <TIM_Cmd>

	// Start threads
	chThdCreateStatic(SEQUENCE_thread_wa, sizeof(SEQUENCE_thread_wa), NORMALPRIO, SEQUENCE_thread, NULL);
 80112aa:	4b1f      	ldr	r3, [pc, #124]	; (8011328 <mcpwm_init+0x4d8>)
 80112ac:	9400      	str	r4, [sp, #0]
 80112ae:	2240      	movs	r2, #64	; 0x40
 80112b0:	f640 1198 	movw	r1, #2456	; 0x998
 80112b4:	481d      	ldr	r0, [pc, #116]	; (801132c <mcpwm_init+0x4dc>)
 80112b6:	f7fc fa3b 	bl	800d730 <chThdCreateStatic>
	////chThdCreateStatic(rpm_thread_wa, sizeof(rpm_thread_wa), NORMALPRIO, rpm_thread, NULL);

	// WWDG configuration
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE);
 80112ba:	4629      	mov	r1, r5
 80112bc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80112c0:	f000 fffe 	bl	80122c0 <RCC_APB1PeriphClockCmd>
	WWDG_SetPrescaler(WWDG_Prescaler_1);
 80112c4:	4620      	mov	r0, r4
 80112c6:	f001 fb4b 	bl	8012960 <WWDG_SetPrescaler>
	WWDG_SetWindowValue(255);
 80112ca:	20ff      	movs	r0, #255	; 0xff
 80112cc:	f001 fb58 	bl	8012980 <WWDG_SetWindowValue>
	WWDG_Enable(100);
 80112d0:	2064      	movs	r0, #100	; 0x64
 80112d2:	f001 fb75 	bl	80129c0 <WWDG_Enable>
	//	   measured from phase to phase, then L = 1 mH

	if ((PHASERES * LOOPTIMEINSEC) > PHASEIND)
		s->Fsmopos = 0.0;
	else
		s->Fsmopos = (1 - PHASERES * LOOPTIMEINSEC / PHASEIND);
 80112d6:	4b16      	ldr	r3, [pc, #88]	; (8011330 <mcpwm_init+0x4e0>)
	if (LOOPTIMEINSEC > PHASEIND)
		s->Gsmopos = 0.99999;
	else
		s->Gsmopos = LOOPTIMEINSEC / PHASEIND;

	s->Kslide = SMCGAIN;
 80112d8:	4816      	ldr	r0, [pc, #88]	; (8011334 <mcpwm_init+0x4e4>)
	s->MaxSMCError = MAXLINEARSMC;
 80112da:	4917      	ldr	r1, [pc, #92]	; (8011338 <mcpwm_init+0x4e8>)
	s->FiltOmCoef = (OMEGA0 * PI / IRP_PERCALC); // Cutoff frequency for omega filter
 80112dc:	4a17      	ldr	r2, [pc, #92]	; (801133c <mcpwm_init+0x4ec>)
		s->Fsmopos = (1 - PHASERES * LOOPTIMEINSEC / PHASEIND);

	if (LOOPTIMEINSEC > PHASEIND)
		s->Gsmopos = 0.99999;
	else
		s->Gsmopos = LOOPTIMEINSEC / PHASEIND;
 80112de:	4d18      	ldr	r5, [pc, #96]	; (8011340 <mcpwm_init+0x4f0>)
	//	   measured from phase to phase, then L = 1 mH

	if ((PHASERES * LOOPTIMEINSEC) > PHASEIND)
		s->Fsmopos = 0.0;
	else
		s->Fsmopos = (1 - PHASERES * LOOPTIMEINSEC / PHASEIND);
 80112e0:	619e      	str	r6, [r3, #24]

	if (LOOPTIMEINSEC > PHASEIND)
		s->Gsmopos = 0.99999;
	else
		s->Gsmopos = LOOPTIMEINSEC / PHASEIND;
 80112e2:	611d      	str	r5, [r3, #16]

	s->Kslide = SMCGAIN;
 80112e4:	6398      	str	r0, [r3, #56]	; 0x38
	s->MaxSMCError = MAXLINEARSMC;
 80112e6:	63d9      	str	r1, [r3, #60]	; 0x3c
	s->FiltOmCoef = (OMEGA0 * PI / IRP_PERCALC); // Cutoff frequency for omega filter
 80112e8:	651a      	str	r2, [r3, #80]	; 0x50


//---------------------------------------------------------------------------

	SMCInit(&smc1);
	SetupControlParameters();
 80112ea:	f7ff f921 	bl	8010530 <SetupControlParameters>
	FWInit();
 80112ee:	f7ff fd57 	bl	8010da0 <FWInit>
	Seq = SEQ_NoReady;
	Flag_First_Run = 1;
#endif


	uGF.Word = 0;                   // clear flags
 80112f2:	4b14      	ldr	r3, [pc, #80]	; (8011344 <mcpwm_init+0x4f4>)

	#ifdef ENVOLTRIPPLE
    	uGF.bit.EnVoltRipCo = 1;
	#endif

	uGF.bit.RunMotor = 1;
 80112f4:	2202      	movs	r2, #2
	Seq = SEQ_NoReady;
	Flag_First_Run = 1;
#endif


	uGF.Word = 0;                   // clear flags
 80112f6:	801c      	strh	r4, [r3, #0]

	#ifdef ENVOLTRIPPLE
    	uGF.bit.EnVoltRipCo = 1;
	#endif

	uGF.bit.RunMotor = 1;
 80112f8:	701a      	strb	r2, [r3, #0]

}
 80112fa:	b029      	add	sp, #164	; 0xa4
 80112fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011300:	40020800 	.word	0x40020800
 8011304:	40020400 	.word	0x40020400
 8011308:	20002a08 	.word	0x20002a08
 801130c:	20001eec 	.word	0x20001eec
 8011310:	200028e8 	.word	0x200028e8
 8011314:	20001ea8 	.word	0x20001ea8
 8011318:	20002a04 	.word	0x20002a04
 801131c:	200028f0 	.word	0x200028f0
 8011320:	40001800 	.word	0x40001800
 8011324:	3f7c0000 	.word	0x3f7c0000
 8011328:	08010421 	.word	0x08010421
 801132c:	20001f00 	.word	0x20001f00
 8011330:	20002938 	.word	0x20002938
 8011334:	3f59999a 	.word	0x3f59999a
 8011338:	3ba3d70a 	.word	0x3ba3d70a
 801133c:	3a4de32f 	.word	0x3a4de32f
 8011340:	3dd55555 	.word	0x3dd55555
 8011344:	200028bc 	.word	0x200028bc
	...

08011350 <mcpwm_get_state>:
	return direction ? rpm_now : -rpm_now;
}

mc_state mcpwm_get_state(void) {
	return 0;
}
 8011350:	2000      	movs	r0, #0
 8011352:	4770      	bx	lr
	...

08011360 <mcpwm_get_fault>:

mc_fault_code mcpwm_get_fault(void) {
	return fault_now;
 8011360:	4b01      	ldr	r3, [pc, #4]	; (8011368 <mcpwm_get_fault+0x8>)
 8011362:	7818      	ldrb	r0, [r3, #0]
}
 8011364:	4770      	bx	lr
 8011366:	bf00      	nop
 8011368:	20002a6c 	.word	0x20002a6c
 801136c:	00000000 	.word	0x00000000

08011370 <get_descriptor>:
		uint8_t dindex,
		uint16_t lang) {

	(void)usbp;
	(void)lang;
	switch (dtype) {
 8011370:	2902      	cmp	r1, #2
 8011372:	d006      	beq.n	8011382 <get_descriptor+0x12>
 8011374:	2903      	cmp	r1, #3
 8011376:	d006      	beq.n	8011386 <get_descriptor+0x16>
 8011378:	2901      	cmp	r1, #1
		return &vcom_configuration_descriptor;
	case USB_DESCRIPTOR_STRING:
		if (dindex < 4)
			return &vcom_strings[dindex];
	}
	return NULL;
 801137a:	4806      	ldr	r0, [pc, #24]	; (8011394 <get_descriptor+0x24>)
 801137c:	bf18      	it	ne
 801137e:	2000      	movne	r0, #0
 8011380:	4770      	bx	lr
	(void)lang;
	switch (dtype) {
	case USB_DESCRIPTOR_DEVICE:
		return &vcom_device_descriptor;
	case USB_DESCRIPTOR_CONFIGURATION:
		return &vcom_configuration_descriptor;
 8011382:	4805      	ldr	r0, [pc, #20]	; (8011398 <get_descriptor+0x28>)
 8011384:	4770      	bx	lr
	case USB_DESCRIPTOR_STRING:
		if (dindex < 4)
 8011386:	2a03      	cmp	r2, #3
			return &vcom_strings[dindex];
 8011388:	bf9a      	itte	ls
 801138a:	4b04      	ldrls	r3, [pc, #16]	; (801139c <get_descriptor+0x2c>)
 801138c:	eb03 00c2 	addls.w	r0, r3, r2, lsl #3
	}
	return NULL;
 8011390:	2000      	movhi	r0, #0
}
 8011392:	4770      	bx	lr
 8011394:	08017910 	.word	0x08017910
 8011398:	08017790 	.word	0x08017790
 801139c:	080178e0 	.word	0x080178e0

080113a0 <usb_event>:
/*
 * Handles the USB driver global events.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {

	switch (event) {
 80113a0:	2902      	cmp	r1, #2
 80113a2:	d115      	bne.n	80113d0 <usb_event+0x30>
};

/*
 * Handles the USB driver global events.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {
 80113a4:	b538      	push	{r3, r4, r5, lr}
 80113a6:	4605      	mov	r5, r0
 80113a8:	460c      	mov	r4, r1
 80113aa:	2320      	movs	r3, #32
 80113ac:	f383 8811 	msr	BASEPRI, r3
		chSysLockFromISR();

		/* Enables the endpoints specified into the configuration.
       Note, this callback is invoked from an ISR so I-Class functions
       must be used.*/
		usbInitEndpointI(usbp, USBD2_DATA_REQUEST_EP, &ep1config);
 80113b0:	2101      	movs	r1, #1
 80113b2:	4a08      	ldr	r2, [pc, #32]	; (80113d4 <usb_event+0x34>)
 80113b4:	f7fc ff24 	bl	800e200 <usbInitEndpointI>
		usbInitEndpointI(usbp, USBD2_INTERRUPT_REQUEST_EP, &ep2config);
 80113b8:	4628      	mov	r0, r5
 80113ba:	4621      	mov	r1, r4
 80113bc:	4a06      	ldr	r2, [pc, #24]	; (80113d8 <usb_event+0x38>)
 80113be:	f7fc ff1f 	bl	800e200 <usbInitEndpointI>

		/* Resetting the state of the CDC subsystem.*/
		sduConfigureHookI(&SDU1);
 80113c2:	4806      	ldr	r0, [pc, #24]	; (80113dc <usb_event+0x3c>)
 80113c4:	f7fc fe1c 	bl	800e000 <sduConfigureHookI>
 80113c8:	2300      	movs	r3, #0
 80113ca:	f383 8811 	msr	BASEPRI, r3
 80113ce:	bd38      	pop	{r3, r4, r5, pc}
 80113d0:	4770      	bx	lr
 80113d2:	bf00      	nop
 80113d4:	08017760 	.word	0x08017760
 80113d8:	080177a0 	.word	0x080177a0
 80113dc:	20002b9c 	.word	0x20002b9c

080113e0 <usb_uart_init>:
		USBD2_INTERRUPT_REQUEST_EP
};


void usb_uart_init(void)
{
 80113e0:	b538      	push	{r3, r4, r5, lr}
	sduObjectInit(&SDU1);
 80113e2:	4d0e      	ldr	r5, [pc, #56]	; (801141c <usb_uart_init+0x3c>)
	/*
	 * Activates the USB driver and then the USB bus pull-up on D+.
	 * Note, a delay is inserted in order to not have to disconnect the cable
	 * after a reset.
	 */
	usbDisconnectBus(serusbcfg.usbp);
 80113e4:	4c0e      	ldr	r4, [pc, #56]	; (8011420 <usb_uart_init+0x40>)
};


void usb_uart_init(void)
{
	sduObjectInit(&SDU1);
 80113e6:	4628      	mov	r0, r5
 80113e8:	f7fc fdc2 	bl	800df70 <sduObjectInit>
	sduStart(&SDU1, &serusbcfg);
 80113ec:	490d      	ldr	r1, [pc, #52]	; (8011424 <usb_uart_init+0x44>)
 80113ee:	4628      	mov	r0, r5
 80113f0:	f7fc fde6 	bl	800dfc0 <sduStart>
	/*
	 * Activates the USB driver and then the USB bus pull-up on D+.
	 * Note, a delay is inserted in order to not have to disconnect the cable
	 * after a reset.
	 */
	usbDisconnectBus(serusbcfg.usbp);
 80113f4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80113f6:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80113f8:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80113fc:	6393      	str	r3, [r2, #56]	; 0x38
	chThdSleepMilliseconds(1500);
 80113fe:	f643 2098 	movw	r0, #15000	; 0x3a98
 8011402:	f7fc f9d5 	bl	800d7b0 <chThdSleep>
	usbStart(serusbcfg.usbp, &usbcfg);
 8011406:	4620      	mov	r0, r4
 8011408:	4907      	ldr	r1, [pc, #28]	; (8011428 <usb_uart_init+0x48>)
 801140a:	f7fc fee1 	bl	800e1d0 <usbStart>
	usbConnectBus(serusbcfg.usbp);
 801140e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8011410:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8011412:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011416:	6393      	str	r3, [r2, #56]	; 0x38
 8011418:	bd38      	pop	{r3, r4, r5, pc}
 801141a:	bf00      	nop
 801141c:	20002b9c 	.word	0x20002b9c
 8011420:	20001400 	.word	0x20001400
 8011424:	08017900 	.word	0x08017900
 8011428:	080177d0 	.word	0x080177d0
 801142c:	00000000 	.word	0x00000000

08011430 <usb_uart_printf>:
	return SDU1.config->usbp->state == USB_ACTIVE;
}


int usb_uart_printf( const char *fmt, ...)
{
 8011430:	b40f      	push	{r0, r1, r2, r3}
 8011432:	b530      	push	{r4, r5, lr}
 8011434:	b083      	sub	sp, #12
 8011436:	ab06      	add	r3, sp, #24
	va_list arg;
	va_start (arg, fmt);
	int len;
	static char print_buffer[255];

	len = vsnprintf(print_buffer, 255, fmt, arg);
 8011438:	4c09      	ldr	r4, [pc, #36]	; (8011460 <usb_uart_printf+0x30>)
	return SDU1.config->usbp->state == USB_ACTIVE;
}


int usb_uart_printf( const char *fmt, ...)
{
 801143a:	f853 2b04 	ldr.w	r2, [r3], #4
	int ret = 0;
	va_list arg;
	va_start (arg, fmt);
 801143e:	9301      	str	r3, [sp, #4]
	int len;
	static char print_buffer[255];

	len = vsnprintf(print_buffer, 255, fmt, arg);
 8011440:	4620      	mov	r0, r4
 8011442:	21ff      	movs	r1, #255	; 0xff
 8011444:	f002 fa9c 	bl	8013980 <vsnprintf>
 8011448:	4602      	mov	r2, r0
	va_end (arg);

	ret = chSequentialStreamWrite(&SDU1, print_buffer, len);
 801144a:	4806      	ldr	r0, [pc, #24]	; (8011464 <usb_uart_printf+0x34>)
 801144c:	6805      	ldr	r5, [r0, #0]
 801144e:	4621      	mov	r1, r4
 8011450:	682c      	ldr	r4, [r5, #0]
 8011452:	47a0      	blx	r4

	return ret;
}
 8011454:	b003      	add	sp, #12
 8011456:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801145a:	b004      	add	sp, #16
 801145c:	4770      	bx	lr
 801145e:	bf00      	nop
 8011460:	20002a88 	.word	0x20002a88
 8011464:	20002b9c 	.word	0x20002b9c
	...

08011470 <usb_uart_getch>:


uint8_t usb_uart_getch( void )
{
 8011470:	b500      	push	{lr}
	uint8_t buffer[128];
	int len;


	len = chSequentialStreamRead(&SDU1, (uint8_t*) buffer, 1);
 8011472:	4806      	ldr	r0, [pc, #24]	; (801148c <usb_uart_getch+0x1c>)
 8011474:	6803      	ldr	r3, [r0, #0]
	return ret;
}


uint8_t usb_uart_getch( void )
{
 8011476:	b0a1      	sub	sp, #132	; 0x84
	uint8_t buffer[128];
	int len;


	len = chSequentialStreamRead(&SDU1, (uint8_t*) buffer, 1);
 8011478:	685b      	ldr	r3, [r3, #4]
 801147a:	4669      	mov	r1, sp
 801147c:	2201      	movs	r2, #1
 801147e:	4798      	blx	r3

	return buffer[0];
}
 8011480:	f89d 0000 	ldrb.w	r0, [sp]
 8011484:	b021      	add	sp, #132	; 0x84
 8011486:	f85d fb04 	ldr.w	pc, [sp], #4
 801148a:	bf00      	nop
 801148c:	20002b9c 	.word	0x20002b9c

08011490 <Vector11C>:
#include "isr_vector_table.h"
#include "main.h"
#include "mcpwm.h"
#include "hw.h"

CH_IRQ_HANDLER(TIM7_IRQHandler) {
 8011490:	b508      	push	{r3, lr}
	CH_IRQ_PROLOGUE();
	TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8011492:	4804      	ldr	r0, [pc, #16]	; (80114a4 <Vector11C+0x14>)
 8011494:	2101      	movs	r1, #1
 8011496:	f001 fa23 	bl	80128e0 <TIM_ClearITPendingBit>

	CH_IRQ_EPILOGUE();
}
 801149a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

CH_IRQ_HANDLER(TIM7_IRQHandler) {
	CH_IRQ_PROLOGUE();
	TIM_ClearITPendingBit(TIM7, TIM_IT_Update);

	CH_IRQ_EPILOGUE();
 801149e:	f7fc bc0f 	b.w	800dcc0 <_port_irq_epilogue>
 80114a2:	bf00      	nop
 80114a4:	40001400 	.word	0x40001400
	...

080114b0 <Vector88>:
}

CH_IRQ_HANDLER(ADC1_2_3_IRQHandler) {
 80114b0:	b508      	push	{r3, lr}
	CH_IRQ_PROLOGUE();
	ADC_ClearITPendingBit(ADC1, ADC_IT_JEOC);
 80114b2:	4805      	ldr	r0, [pc, #20]	; (80114c8 <Vector88+0x18>)
 80114b4:	f240 4107 	movw	r1, #1031	; 0x407
 80114b8:	f000 fdba 	bl	8012030 <ADC_ClearITPendingBit>
	mcpwm_adc_inj_int_handler();
 80114bc:	f7ff fbc0 	bl	8010c40 <mcpwm_adc_inj_int_handler>
	CH_IRQ_EPILOGUE();
}
 80114c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

CH_IRQ_HANDLER(ADC1_2_3_IRQHandler) {
	CH_IRQ_PROLOGUE();
	ADC_ClearITPendingBit(ADC1, ADC_IT_JEOC);
	mcpwm_adc_inj_int_handler();
	CH_IRQ_EPILOGUE();
 80114c4:	f7fc bbfc 	b.w	800dcc0 <_port_irq_epilogue>
 80114c8:	40012000 	.word	0x40012000
 80114cc:	00000000 	.word	0x00000000

080114d0 <VectorE0>:
}

CH_IRQ_HANDLER(HW_ENC_EXTI_ISR_VEC) {
 80114d0:	b508      	push	{r3, lr}
	if (EXTI_GetITStatus(HW_ENC_EXTI_LINE) != RESET) {
 80114d2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80114d6:	f000 fe1b 	bl	8012110 <EXTI_GetITStatus>
 80114da:	b900      	cbnz	r0, 80114de <VectorE0+0xe>
 80114dc:	bd08      	pop	{r3, pc}
		// Clear the encoder counter
		HW_ENC_TIM->CNT = 0;
 80114de:	4b04      	ldr	r3, [pc, #16]	; (80114f0 <VectorE0+0x20>)
 80114e0:	2200      	movs	r2, #0
 80114e2:	625a      	str	r2, [r3, #36]	; 0x24

		// Clear the EXTI line pending bit
		EXTI_ClearITPendingBit(HW_ENC_EXTI_LINE);
 80114e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
	}
}
 80114e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (EXTI_GetITStatus(HW_ENC_EXTI_LINE) != RESET) {
		// Clear the encoder counter
		HW_ENC_TIM->CNT = 0;

		// Clear the EXTI line pending bit
		EXTI_ClearITPendingBit(HW_ENC_EXTI_LINE);
 80114ec:	f000 be20 	b.w	8012130 <EXTI_ClearITPendingBit>
 80114f0:	40000800 	.word	0x40000800
	...

08011500 <comm_usb_init>:
	chMtxLock(&send_mutex);
	chSequentialStreamWrite(&SDU1, buffer, len);
	chMtxUnlock(&send_mutex);
}

void comm_usb_init(void) {
 8011500:	b508      	push	{r3, lr}
	usb_uart_init();
 8011502:	f7ff ff6d 	bl	80113e0 <usb_uart_init>
	//packet_init(send_packet, process_packet, PACKET_HANDLER);

	chMtxObjectInit(&send_mutex);
 8011506:	4802      	ldr	r0, [pc, #8]	; (8011510 <comm_usb_init+0x10>)

	// Threads
	//chThdCreateStatic(serial_read_thread_wa, sizeof(serial_read_thread_wa), NORMALPRIO, serial_read_thread, NULL);
	//chThdCreateStatic(serial_process_thread_wa, sizeof(serial_process_thread_wa), NORMALPRIO, serial_process_thread, NULL);
}
 8011508:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

void comm_usb_init(void) {
	usb_uart_init();
	//packet_init(send_packet, process_packet, PACKET_HANDLER);

	chMtxObjectInit(&send_mutex);
 801150c:	f7fc ba28 	b.w	800d960 <chMtxObjectInit>
 8011510:	20002e1c 	.word	0x20002e1c
	...

08011520 <utils_sys_lock_cnt>:
 * exist to unlock the system. That means, if lock is called five times, unlock has to
 * be called five times as well. Note that chSysLock and chSysLockFromIsr are the same
 * for this port.
 */
void utils_sys_lock_cnt(void) {
	if (!sys_lock_cnt) {
 8011520:	4b04      	ldr	r3, [pc, #16]	; (8011534 <utils_sys_lock_cnt+0x14>)
 8011522:	681a      	ldr	r2, [r3, #0]
 8011524:	b912      	cbnz	r2, 801152c <utils_sys_lock_cnt+0xc>
 8011526:	2220      	movs	r2, #32
 8011528:	f382 8811 	msr	BASEPRI, r2
		chSysLock();
	}
	sys_lock_cnt++;
 801152c:	681a      	ldr	r2, [r3, #0]
 801152e:	3201      	adds	r2, #1
 8011530:	601a      	str	r2, [r3, #0]
 8011532:	4770      	bx	lr
 8011534:	20002e2c 	.word	0x20002e2c
	...

08011540 <utils_sys_unlock_cnt>:
 * exist to unlock the system. That means, if lock is called five times, unlock has to
 * be called five times as well. Note that chSysUnlock and chSysUnlockFromIsr are the same
 * for this port.
 */
void utils_sys_unlock_cnt(void) {
	if (sys_lock_cnt) {
 8011540:	4b05      	ldr	r3, [pc, #20]	; (8011558 <utils_sys_unlock_cnt+0x18>)
 8011542:	681a      	ldr	r2, [r3, #0]
 8011544:	b132      	cbz	r2, 8011554 <utils_sys_unlock_cnt+0x14>
		sys_lock_cnt--;
 8011546:	681a      	ldr	r2, [r3, #0]
 8011548:	3a01      	subs	r2, #1
 801154a:	601a      	str	r2, [r3, #0]
		if (!sys_lock_cnt) {
 801154c:	681b      	ldr	r3, [r3, #0]
 801154e:	b90b      	cbnz	r3, 8011554 <utils_sys_unlock_cnt+0x14>
 8011550:	f383 8811 	msr	BASEPRI, r3
 8011554:	4770      	bx	lr
 8011556:	bf00      	nop
 8011558:	20002e2c 	.word	0x20002e2c
 801155c:	00000000 	.word	0x00000000

08011560 <conf_general_init>:
#define EEPROM_BASE_APPCONF		2000

// Global variables
uint16_t VirtAddVarTab[NB_OF_VAR];

void conf_general_init(void) {
 8011560:	b508      	push	{r3, lr}
	// First, make sure that all relevant virtual addresses are assigned for page swapping.
	memset(VirtAddVarTab, 0, sizeof(VirtAddVarTab));
 8011562:	2100      	movs	r1, #0
 8011564:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8011568:	4810      	ldr	r0, [pc, #64]	; (80115ac <conf_general_init+0x4c>)
 801156a:	f002 f979 	bl	8013860 <memset>
 801156e:	4a10      	ldr	r2, [pc, #64]	; (80115b0 <conf_general_init+0x50>)
 8011570:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011574:	f102 018c 	add.w	r1, r2, #140	; 0x8c

	int ind = 0;
	for (unsigned int i = 0;i < (sizeof(app_configuration) / 2);i++) {
		VirtAddVarTab[ind++] = EEPROM_BASE_MCCONF + i;
 8011578:	f822 3f02 	strh.w	r3, [r2, #2]!
 801157c:	3301      	adds	r3, #1
void conf_general_init(void) {
	// First, make sure that all relevant virtual addresses are assigned for page swapping.
	memset(VirtAddVarTab, 0, sizeof(VirtAddVarTab));

	int ind = 0;
	for (unsigned int i = 0;i < (sizeof(app_configuration) / 2);i++) {
 801157e:	428a      	cmp	r2, r1
 8011580:	b29b      	uxth	r3, r3
 8011582:	d1f9      	bne.n	8011578 <conf_general_init+0x18>
 8011584:	4a0b      	ldr	r2, [pc, #44]	; (80115b4 <conf_general_init+0x54>)
 8011586:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801158a:	f102 018c 	add.w	r1, r2, #140	; 0x8c
		VirtAddVarTab[ind++] = EEPROM_BASE_MCCONF + i;
	}

	for (unsigned int i = 0;i < (sizeof(app_configuration) / 2);i++) {
		VirtAddVarTab[ind++] = EEPROM_BASE_APPCONF + i;
 801158e:	f822 3f02 	strh.w	r3, [r2, #2]!
 8011592:	3301      	adds	r3, #1
	int ind = 0;
	for (unsigned int i = 0;i < (sizeof(app_configuration) / 2);i++) {
		VirtAddVarTab[ind++] = EEPROM_BASE_MCCONF + i;
	}

	for (unsigned int i = 0;i < (sizeof(app_configuration) / 2);i++) {
 8011594:	428a      	cmp	r2, r1
 8011596:	b29b      	uxth	r3, r3
 8011598:	d1f9      	bne.n	801158e <conf_general_init+0x2e>
		VirtAddVarTab[ind++] = EEPROM_BASE_APPCONF + i;
	}

	FLASH_Unlock();
 801159a:	f000 fdd1 	bl	8012140 <FLASH_Unlock>
	FLASH_ClearFlag(FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR |
 801159e:	20f2      	movs	r0, #242	; 0xf2
 80115a0:	f000 fdde 	bl	8012160 <FLASH_ClearFlag>
			FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
	EE_Init();
}
 80115a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	}

	FLASH_Unlock();
	FLASH_ClearFlag(FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR |
			FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
	EE_Init();
 80115a8:	f000 ba1a 	b.w	80119e0 <EE_Init>
 80115ac:	20002e30 	.word	0x20002e30
 80115b0:	20002e2e 	.word	0x20002e2e
 80115b4:	20002eba 	.word	0x20002eba
	...

080115c0 <conf_general_read_app_configuration>:
 * Read app_configuration from EEPROM. If this fails, default values will be used.
 *
 * @param conf
 * A pointer to a app_configuration struct to write the read configuration to.
 */
void conf_general_read_app_configuration(app_configuration *conf) {
 80115c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115c4:	4605      	mov	r5, r0
 80115c6:	b083      	sub	sp, #12
 80115c8:	4606      	mov	r6, r0
	bool is_ok = true;
	uint8_t *conf_addr = (uint8_t*)conf;
	uint16_t var;

	for (unsigned int i = 0;i < (sizeof(app_configuration) / 2);i++) {
 80115ca:	2400      	movs	r4, #0
 80115cc:	e00a      	b.n	80115e4 <conf_general_read_app_configuration+0x24>
		if (EE_ReadVariable(EEPROM_BASE_APPCONF + i, &var) == 0) {
			conf_addr[2 * i] = (var >> 8) & 0xFF;
 80115ce:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80115d2:	0a1a      	lsrs	r2, r3, #8
 80115d4:	f805 2014 	strb.w	r2, [r5, r4, lsl #1]
void conf_general_read_app_configuration(app_configuration *conf) {
	bool is_ok = true;
	uint8_t *conf_addr = (uint8_t*)conf;
	uint16_t var;

	for (unsigned int i = 0;i < (sizeof(app_configuration) / 2);i++) {
 80115d8:	3401      	adds	r4, #1
 80115da:	2c46      	cmp	r4, #70	; 0x46
		if (EE_ReadVariable(EEPROM_BASE_APPCONF + i, &var) == 0) {
			conf_addr[2 * i] = (var >> 8) & 0xFF;
			conf_addr[2 * i + 1] = var & 0xFF;
 80115dc:	7073      	strb	r3, [r6, #1]
 80115de:	f106 0602 	add.w	r6, r6, #2
void conf_general_read_app_configuration(app_configuration *conf) {
	bool is_ok = true;
	uint8_t *conf_addr = (uint8_t*)conf;
	uint16_t var;

	for (unsigned int i = 0;i < (sizeof(app_configuration) / 2);i++) {
 80115e2:	d06b      	beq.n	80116bc <conf_general_read_app_configuration+0xfc>
 80115e4:	f504 60fa 	add.w	r0, r4, #2000	; 0x7d0
		if (EE_ReadVariable(EEPROM_BASE_APPCONF + i, &var) == 0) {
 80115e8:	b280      	uxth	r0, r0
 80115ea:	f10d 0106 	add.w	r1, sp, #6
 80115ee:	f000 f9bf 	bl	8011970 <EE_ReadVariable>
 80115f2:	2800      	cmp	r0, #0
 80115f4:	d0eb      	beq.n	80115ce <conf_general_read_app_configuration+0xe>
		}
	}

	// Set the default configuration
	if (!is_ok) {
		memset(conf, 0, sizeof(app_configuration));
 80115f6:	2100      	movs	r1, #0
 80115f8:	228c      	movs	r2, #140	; 0x8c
 80115fa:	4628      	mov	r0, r5
 80115fc:	f002 f930 	bl	8013860 <memset>
		conf->app_ppm_conf.pulse_start = 1.0;
		conf->app_ppm_conf.pulse_end = 2.0;
		conf->app_ppm_conf.median_filter = false;
		conf->app_ppm_conf.safe_start = true;
		conf->app_ppm_conf.rpm_lim_start = 150000.0;
		conf->app_ppm_conf.rpm_lim_end = 200000.0;
 8011600:	4f30      	ldr	r7, [pc, #192]	; (80116c4 <conf_general_read_app_configuration+0x104>)
		// The default app is UART in case the UART port is used for
		// firmware updates.
		conf->app_to_use = APP_UART;

		conf->app_ppm_conf.ctrl_type = PPM_CTRL_TYPE_NONE;
		conf->app_ppm_conf.pid_max_erpm = 15000;
 8011602:	4b31      	ldr	r3, [pc, #196]	; (80116c8 <conf_general_read_app_configuration+0x108>)
		conf->app_ppm_conf.tc = false;
		conf->app_ppm_conf.tc_max_diff = 3000.0;

		conf->app_adc_conf.ctrl_type = ADC_CTRL_TYPE_NONE;
		conf->app_adc_conf.hyst = 0.15;
		conf->app_adc_conf.voltage_start = 0.9;
 8011604:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 80116d8 <conf_general_read_app_configuration+0x118>
		// firmware updates.
		conf->app_to_use = APP_UART;

		conf->app_ppm_conf.ctrl_type = PPM_CTRL_TYPE_NONE;
		conf->app_ppm_conf.pid_max_erpm = 15000;
		conf->app_ppm_conf.hyst = 0.15;
 8011608:	4c30      	ldr	r4, [pc, #192]	; (80116cc <conf_general_read_app_configuration+0x10c>)
		conf->app_ppm_conf.pulse_start = 1.0;
		conf->app_ppm_conf.pulse_end = 2.0;
		conf->app_ppm_conf.median_filter = false;
		conf->app_ppm_conf.safe_start = true;
		conf->app_ppm_conf.rpm_lim_start = 150000.0;
 801160a:	4831      	ldr	r0, [pc, #196]	; (80116d0 <conf_general_read_app_configuration+0x110>)
		conf->app_ppm_conf.rpm_lim_end = 200000.0;
		conf->app_ppm_conf.multi_esc = false;
		conf->app_ppm_conf.tc = false;
		conf->app_ppm_conf.tc_max_diff = 3000.0;
 801160c:	4931      	ldr	r1, [pc, #196]	; (80116d4 <conf_general_read_app_configuration+0x114>)
		// The default app is UART in case the UART port is used for
		// firmware updates.
		conf->app_to_use = APP_UART;

		conf->app_ppm_conf.ctrl_type = PPM_CTRL_TYPE_NONE;
		conf->app_ppm_conf.pid_max_erpm = 15000;
 801160e:	61eb      	str	r3, [r5, #28]
		memset(conf, 0, sizeof(app_configuration));
		conf->controller_id = 0;
		conf->timeout_msec = 1000;
		conf->timeout_brake_current = 0.0;
		conf->send_can_status = false;
		conf->send_can_status_rate_hz = 500;
 8011610:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
	}

	// Set the default configuration
	if (!is_ok) {
		memset(conf, 0, sizeof(app_configuration));
		conf->controller_id = 0;
 8011614:	2300      	movs	r3, #0
		conf->app_ppm_conf.pid_max_erpm = 15000;
		conf->app_ppm_conf.hyst = 0.15;
		conf->app_ppm_conf.pulse_start = 1.0;
		conf->app_ppm_conf.pulse_end = 2.0;
		conf->app_ppm_conf.median_filter = false;
		conf->app_ppm_conf.safe_start = true;
 8011616:	2201      	movs	r2, #1
		conf->app_ppm_conf.rpm_lim_start = 150000.0;
		conf->app_ppm_conf.rpm_lim_end = 200000.0;
 8011618:	636f      	str	r7, [r5, #52]	; 0x34
		conf->app_adc_conf.use_filter = true;
		conf->app_adc_conf.safe_start = true;
		conf->app_adc_conf.button_inverted = false;
		conf->app_adc_conf.voltage_inverted = false;
		conf->app_adc_conf.rpm_lim_start = 150000;
		conf->app_adc_conf.rpm_lim_end = 200000;
 801161a:	65af      	str	r7, [r5, #88]	; 0x58
		conf->app_ppm_conf.tc = false;
		conf->app_ppm_conf.tc_max_diff = 3000.0;

		conf->app_adc_conf.ctrl_type = ADC_CTRL_TYPE_NONE;
		conf->app_adc_conf.hyst = 0.15;
		conf->app_adc_conf.voltage_start = 0.9;
 801161c:	f8c5 c048 	str.w	ip, [r5, #72]	; 0x48
		memset(conf, 0, sizeof(app_configuration));
		conf->controller_id = 0;
		conf->timeout_msec = 1000;
		conf->timeout_brake_current = 0.0;
		conf->send_can_status = false;
		conf->send_can_status_rate_hz = 500;
 8011620:	612e      	str	r6, [r5, #16]
		conf->app_adc_conf.rpm_lim_start = 150000;
		conf->app_adc_conf.rpm_lim_end = 200000;
		conf->app_adc_conf.multi_esc = false;
		conf->app_adc_conf.tc = false;
		conf->app_adc_conf.tc_max_diff = 3000.0;
		conf->app_adc_conf.update_rate_hz = 500;
 8011622:	666e      	str	r6, [r5, #100]	; 0x64
		conf->app_uart_baudrate = 115200;

		conf->app_chuk_conf.ctrl_type = CHUK_CTRL_TYPE_CURRENT;
		conf->app_chuk_conf.hyst = 0.15;
		conf->app_chuk_conf.rpm_lim_start = 150000.0;
		conf->app_chuk_conf.rpm_lim_end = 250000.0;
 8011624:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 80116dc <conf_general_read_app_configuration+0x11c>
		conf->app_ppm_conf.tc_max_diff = 3000.0;

		conf->app_adc_conf.ctrl_type = ADC_CTRL_TYPE_NONE;
		conf->app_adc_conf.hyst = 0.15;
		conf->app_adc_conf.voltage_start = 0.9;
		conf->app_adc_conf.voltage_end = 3.0;
 8011628:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80116e0 <conf_general_read_app_configuration+0x120>
		// firmware updates.
		conf->app_to_use = APP_UART;

		conf->app_ppm_conf.ctrl_type = PPM_CTRL_TYPE_NONE;
		conf->app_ppm_conf.pid_max_erpm = 15000;
		conf->app_ppm_conf.hyst = 0.15;
 801162c:	622c      	str	r4, [r5, #32]

	// Set the default configuration
	if (!is_ok) {
		memset(conf, 0, sizeof(app_configuration));
		conf->controller_id = 0;
		conf->timeout_msec = 1000;
 801162e:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
		conf->send_can_status = false;
		conf->send_can_status_rate_hz = 500;

		// The default app is UART in case the UART port is used for
		// firmware updates.
		conf->app_to_use = APP_UART;
 8011632:	f04f 0903 	mov.w	r9, #3

		conf->app_ppm_conf.ctrl_type = PPM_CTRL_TYPE_NONE;
		conf->app_ppm_conf.pid_max_erpm = 15000;
		conf->app_ppm_conf.hyst = 0.15;
		conf->app_ppm_conf.pulse_start = 1.0;
 8011636:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
		conf->app_ppm_conf.pulse_end = 2.0;
 801163a:	f04f 4a80 	mov.w	sl, #1073741824	; 0x40000000
		conf->app_adc_conf.multi_esc = false;
		conf->app_adc_conf.tc = false;
		conf->app_adc_conf.tc_max_diff = 3000.0;
		conf->app_adc_conf.update_rate_hz = 500;

		conf->app_uart_baudrate = 115200;
 801163e:	f44f 3ce1 	mov.w	ip, #115200	; 0x1c200

		conf->app_chuk_conf.ctrl_type = CHUK_CTRL_TYPE_CURRENT;
		conf->app_chuk_conf.hyst = 0.15;
		conf->app_chuk_conf.rpm_lim_start = 150000.0;
		conf->app_chuk_conf.rpm_lim_end = 250000.0;
		conf->app_chuk_conf.ramp_time_pos = 0.5;
 8011642:	f04f 577c 	mov.w	r7, #1056964608	; 0x3f000000
		conf->app_chuk_conf.ramp_time_neg = 0.25;
 8011646:	f04f 567a 	mov.w	r6, #1048576000	; 0x3e800000
		conf->app_ppm_conf.multi_esc = false;
		conf->app_ppm_conf.tc = false;
		conf->app_ppm_conf.tc_max_diff = 3000.0;

		conf->app_adc_conf.ctrl_type = ADC_CTRL_TYPE_NONE;
		conf->app_adc_conf.hyst = 0.15;
 801164a:	646c      	str	r4, [r5, #68]	; 0x44
		conf->app_ppm_conf.hyst = 0.15;
		conf->app_ppm_conf.pulse_start = 1.0;
		conf->app_ppm_conf.pulse_end = 2.0;
		conf->app_ppm_conf.median_filter = false;
		conf->app_ppm_conf.safe_start = true;
		conf->app_ppm_conf.rpm_lim_start = 150000.0;
 801164c:	6328      	str	r0, [r5, #48]	; 0x30
		conf->app_adc_conf.voltage_end = 3.0;
		conf->app_adc_conf.use_filter = true;
		conf->app_adc_conf.safe_start = true;
		conf->app_adc_conf.button_inverted = false;
		conf->app_adc_conf.voltage_inverted = false;
		conf->app_adc_conf.rpm_lim_start = 150000;
 801164e:	6568      	str	r0, [r5, #84]	; 0x54
		conf->app_ppm_conf.safe_start = true;
		conf->app_ppm_conf.rpm_lim_start = 150000.0;
		conf->app_ppm_conf.rpm_lim_end = 200000.0;
		conf->app_ppm_conf.multi_esc = false;
		conf->app_ppm_conf.tc = false;
		conf->app_ppm_conf.tc_max_diff = 3000.0;
 8011650:	63e9      	str	r1, [r5, #60]	; 0x3c
		conf->app_adc_conf.voltage_inverted = false;
		conf->app_adc_conf.rpm_lim_start = 150000;
		conf->app_adc_conf.rpm_lim_end = 200000;
		conf->app_adc_conf.multi_esc = false;
		conf->app_adc_conf.tc = false;
		conf->app_adc_conf.tc_max_diff = 3000.0;
 8011652:	6629      	str	r1, [r5, #96]	; 0x60
	}

	// Set the default configuration
	if (!is_ok) {
		memset(conf, 0, sizeof(app_configuration));
		conf->controller_id = 0;
 8011654:	702b      	strb	r3, [r5, #0]
		conf->timeout_msec = 1000;
		conf->timeout_brake_current = 0.0;
		conf->send_can_status = false;
 8011656:	732b      	strb	r3, [r5, #12]

		// The default app is UART in case the UART port is used for
		// firmware updates.
		conf->app_to_use = APP_UART;

		conf->app_ppm_conf.ctrl_type = PPM_CTRL_TYPE_NONE;
 8011658:	762b      	strb	r3, [r5, #24]
		conf->app_ppm_conf.pid_max_erpm = 15000;
		conf->app_ppm_conf.hyst = 0.15;
		conf->app_ppm_conf.pulse_start = 1.0;
		conf->app_ppm_conf.pulse_end = 2.0;
		conf->app_ppm_conf.median_filter = false;
 801165a:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
		conf->app_ppm_conf.safe_start = true;
		conf->app_ppm_conf.rpm_lim_start = 150000.0;
		conf->app_ppm_conf.rpm_lim_end = 200000.0;
		conf->app_ppm_conf.multi_esc = false;
 801165e:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
		conf->app_ppm_conf.tc = false;
 8011662:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
		conf->app_ppm_conf.tc_max_diff = 3000.0;

		conf->app_adc_conf.ctrl_type = ADC_CTRL_TYPE_NONE;
 8011666:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
		conf->app_adc_conf.hyst = 0.15;
		conf->app_adc_conf.voltage_start = 0.9;
		conf->app_adc_conf.voltage_end = 3.0;
		conf->app_adc_conf.use_filter = true;
		conf->app_adc_conf.safe_start = true;
		conf->app_adc_conf.button_inverted = false;
 801166a:	f885 3052 	strb.w	r3, [r5, #82]	; 0x52
		conf->app_adc_conf.voltage_inverted = false;
 801166e:	f885 3053 	strb.w	r3, [r5, #83]	; 0x53
		conf->app_adc_conf.rpm_lim_start = 150000;
		conf->app_adc_conf.rpm_lim_end = 200000;
		conf->app_adc_conf.multi_esc = false;
 8011672:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
		conf->app_adc_conf.tc = false;
 8011676:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d

	// Set the default configuration
	if (!is_ok) {
		memset(conf, 0, sizeof(app_configuration));
		conf->controller_id = 0;
		conf->timeout_msec = 1000;
 801167a:	f8c5 b004 	str.w	fp, [r5, #4]
		conf->send_can_status = false;
		conf->send_can_status_rate_hz = 500;

		// The default app is UART in case the UART port is used for
		// firmware updates.
		conf->app_to_use = APP_UART;
 801167e:	f885 9014 	strb.w	r9, [r5, #20]

		conf->app_ppm_conf.ctrl_type = PPM_CTRL_TYPE_NONE;
		conf->app_ppm_conf.pid_max_erpm = 15000;
		conf->app_ppm_conf.hyst = 0.15;
		conf->app_ppm_conf.pulse_start = 1.0;
 8011682:	edc5 7a09 	vstr	s15, [r5, #36]	; 0x24
		conf->app_ppm_conf.pulse_end = 2.0;
 8011686:	f8c5 a028 	str.w	sl, [r5, #40]	; 0x28
		conf->app_ppm_conf.median_filter = false;
		conf->app_ppm_conf.safe_start = true;
 801168a:	f885 202d 	strb.w	r2, [r5, #45]	; 0x2d

		conf->app_adc_conf.ctrl_type = ADC_CTRL_TYPE_NONE;
		conf->app_adc_conf.hyst = 0.15;
		conf->app_adc_conf.voltage_start = 0.9;
		conf->app_adc_conf.voltage_end = 3.0;
		conf->app_adc_conf.use_filter = true;
 801168e:	f885 2050 	strb.w	r2, [r5, #80]	; 0x50
		conf->app_adc_conf.safe_start = true;
 8011692:	f885 2051 	strb.w	r2, [r5, #81]	; 0x51
		conf->app_adc_conf.tc_max_diff = 3000.0;
		conf->app_adc_conf.update_rate_hz = 500;

		conf->app_uart_baudrate = 115200;

		conf->app_chuk_conf.ctrl_type = CHUK_CTRL_TYPE_CURRENT;
 8011696:	f885 206c 	strb.w	r2, [r5, #108]	; 0x6c
		conf->app_ppm_conf.tc_max_diff = 3000.0;

		conf->app_adc_conf.ctrl_type = ADC_CTRL_TYPE_NONE;
		conf->app_adc_conf.hyst = 0.15;
		conf->app_adc_conf.voltage_start = 0.9;
		conf->app_adc_conf.voltage_end = 3.0;
 801169a:	f8c5 804c 	str.w	r8, [r5, #76]	; 0x4c
		conf->app_adc_conf.multi_esc = false;
		conf->app_adc_conf.tc = false;
		conf->app_adc_conf.tc_max_diff = 3000.0;
		conf->app_adc_conf.update_rate_hz = 500;

		conf->app_uart_baudrate = 115200;
 801169e:	f8c5 c068 	str.w	ip, [r5, #104]	; 0x68

		conf->app_chuk_conf.ctrl_type = CHUK_CTRL_TYPE_CURRENT;
		conf->app_chuk_conf.hyst = 0.15;
 80116a2:	672c      	str	r4, [r5, #112]	; 0x70
		conf->app_chuk_conf.rpm_lim_start = 150000.0;
 80116a4:	6768      	str	r0, [r5, #116]	; 0x74
		conf->app_chuk_conf.rpm_lim_end = 250000.0;
		conf->app_chuk_conf.ramp_time_pos = 0.5;
		conf->app_chuk_conf.ramp_time_neg = 0.25;
		conf->app_chuk_conf.multi_esc = true;
 80116a6:	f885 2084 	strb.w	r2, [r5, #132]	; 0x84
		conf->app_chuk_conf.tc = false;
 80116aa:	f885 3085 	strb.w	r3, [r5, #133]	; 0x85
		conf->app_chuk_conf.tc_max_diff = 3000.0;
 80116ae:	f8c5 1088 	str.w	r1, [r5, #136]	; 0x88
		conf->app_uart_baudrate = 115200;

		conf->app_chuk_conf.ctrl_type = CHUK_CTRL_TYPE_CURRENT;
		conf->app_chuk_conf.hyst = 0.15;
		conf->app_chuk_conf.rpm_lim_start = 150000.0;
		conf->app_chuk_conf.rpm_lim_end = 250000.0;
 80116b2:	f8c5 e078 	str.w	lr, [r5, #120]	; 0x78
		conf->app_chuk_conf.ramp_time_pos = 0.5;
 80116b6:	67ef      	str	r7, [r5, #124]	; 0x7c
		conf->app_chuk_conf.ramp_time_neg = 0.25;
 80116b8:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		conf->app_chuk_conf.multi_esc = true;
		conf->app_chuk_conf.tc = false;
		conf->app_chuk_conf.tc_max_diff = 3000.0;
	}
}
 80116bc:	b003      	add	sp, #12
 80116be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116c2:	bf00      	nop
 80116c4:	48435000 	.word	0x48435000
 80116c8:	466a6000 	.word	0x466a6000
 80116cc:	3e19999a 	.word	0x3e19999a
 80116d0:	48127c00 	.word	0x48127c00
 80116d4:	453b8000 	.word	0x453b8000
 80116d8:	3f666666 	.word	0x3f666666
 80116dc:	48742400 	.word	0x48742400
 80116e0:	40400000 	.word	0x40400000
	...

080116f0 <conf_general_read_mc_configuration>:
 * Read mc_configuration from EEPROM. If this fails, default values will be used.
 *
 * @param conf
 * A pointer to a mc_configuration struct to write the read configuration to.
 */
void conf_general_read_mc_configuration(mc_configuration *conf) {
 80116f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116f4:	4605      	mov	r5, r0
 80116f6:	b083      	sub	sp, #12
 80116f8:	4606      	mov	r6, r0
	bool is_ok = true;
	uint8_t *conf_addr = (uint8_t*)conf;
	uint16_t var;

	for (unsigned int i = 0;i < (sizeof(mc_configuration) / 2);i++) {
 80116fa:	2400      	movs	r4, #0
 80116fc:	e00b      	b.n	8011716 <conf_general_read_mc_configuration+0x26>
		if (EE_ReadVariable(EEPROM_BASE_MCCONF + i, &var) == 0) {
			conf_addr[2 * i] = (var >> 8) & 0xFF;
 80116fe:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8011702:	0a1a      	lsrs	r2, r3, #8
 8011704:	f805 2014 	strb.w	r2, [r5, r4, lsl #1]
void conf_general_read_mc_configuration(mc_configuration *conf) {
	bool is_ok = true;
	uint8_t *conf_addr = (uint8_t*)conf;
	uint16_t var;

	for (unsigned int i = 0;i < (sizeof(mc_configuration) / 2);i++) {
 8011708:	3401      	adds	r4, #1
 801170a:	2c58      	cmp	r4, #88	; 0x58
		if (EE_ReadVariable(EEPROM_BASE_MCCONF + i, &var) == 0) {
			conf_addr[2 * i] = (var >> 8) & 0xFF;
			conf_addr[2 * i + 1] = var & 0xFF;
 801170c:	7073      	strb	r3, [r6, #1]
 801170e:	f106 0602 	add.w	r6, r6, #2
void conf_general_read_mc_configuration(mc_configuration *conf) {
	bool is_ok = true;
	uint8_t *conf_addr = (uint8_t*)conf;
	uint16_t var;

	for (unsigned int i = 0;i < (sizeof(mc_configuration) / 2);i++) {
 8011712:	f000 8088 	beq.w	8011826 <conf_general_read_mc_configuration+0x136>
 8011716:	f504 707a 	add.w	r0, r4, #1000	; 0x3e8
		if (EE_ReadVariable(EEPROM_BASE_MCCONF + i, &var) == 0) {
 801171a:	b280      	uxth	r0, r0
 801171c:	f10d 0106 	add.w	r1, sp, #6
 8011720:	f000 f926 	bl	8011970 <EE_ReadVariable>
 8011724:	2800      	cmp	r0, #0
 8011726:	d0ea      	beq.n	80116fe <conf_general_read_mc_configuration+0xe>
	if (!is_ok) {
		conf->pwm_mode = MCPWM_PWM_MODE;
		conf->comm_mode = MCPWM_COMM_MODE;
		conf->motor_type = MC_DEFAULT_MOTOR_TYPE;

		conf->l_current_max = MCPWM_CURRENT_MAX;
 8011728:	4b40      	ldr	r3, [pc, #256]	; (801182c <conf_general_read_mc_configuration+0x13c>)
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
		conf->l_max_vin = MCPWM_MAX_VOLTAGE;
		conf->l_slow_abs_current = MCPWM_SLOW_ABS_OVERCURRENT;
		conf->l_rpm_lim_neg_torque = MCPWM_RPM_LIMIT_NEG_TORQUE;
		conf->l_temp_fet_start = MCPWM_LIM_TEMP_FET_START;
		conf->l_temp_fet_end = MCPWM_LIM_TEMP_FET_END;
 801172a:	4a41      	ldr	r2, [pc, #260]	; (8011830 <conf_general_read_mc_configuration+0x140>)
		conf->l_current_max = MCPWM_CURRENT_MAX;
		conf->l_current_min = MCPWM_CURRENT_MIN;
		conf->l_in_current_max = MCPWM_IN_CURRENT_MAX;
		conf->l_in_current_min = MCPWM_IN_CURRENT_MIN;
		conf->l_abs_current_max = MCPWM_MAX_ABS_CURRENT;
		conf->l_min_erpm = MCPWM_RPM_MIN;
 801172c:	f8df e130 	ldr.w	lr, [pc, #304]	; 8011860 <conf_general_read_mc_configuration+0x170>

		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
		conf->sl_min_erpm_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT_MIN_RPM;
		conf->sl_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT;
 8011730:	eddf 7a40 	vldr	s15, [pc, #256]	; 8011834 <conf_general_read_mc_configuration+0x144>
		conf->pwm_mode = MCPWM_PWM_MODE;
		conf->comm_mode = MCPWM_COMM_MODE;
		conf->motor_type = MC_DEFAULT_MOTOR_TYPE;

		conf->l_current_max = MCPWM_CURRENT_MAX;
		conf->l_current_min = MCPWM_CURRENT_MIN;
 8011734:	4940      	ldr	r1, [pc, #256]	; (8011838 <conf_general_read_mc_configuration+0x148>)
		conf->l_max_erpm_fbrake_cc = MCPWM_CURR_MAX_RPM_FBRAKE_CC;
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
		conf->l_max_vin = MCPWM_MAX_VOLTAGE;
		conf->l_slow_abs_current = MCPWM_SLOW_ABS_OVERCURRENT;
		conf->l_rpm_lim_neg_torque = MCPWM_RPM_LIMIT_NEG_TORQUE;
		conf->l_temp_fet_start = MCPWM_LIM_TEMP_FET_START;
 8011736:	4f41      	ldr	r7, [pc, #260]	; (801183c <conf_general_read_mc_configuration+0x14c>)

		conf->l_current_max = MCPWM_CURRENT_MAX;
		conf->l_current_min = MCPWM_CURRENT_MIN;
		conf->l_in_current_max = MCPWM_IN_CURRENT_MAX;
		conf->l_in_current_min = MCPWM_IN_CURRENT_MIN;
		conf->l_abs_current_max = MCPWM_MAX_ABS_CURRENT;
 8011738:	f8df a128 	ldr.w	sl, [pc, #296]	; 8011864 <conf_general_read_mc_configuration+0x174>
		conf->l_min_erpm = MCPWM_RPM_MIN;
		conf->l_max_erpm = MCPWM_RPM_MAX;
 801173c:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8011868 <conf_general_read_mc_configuration+0x178>
		conf->l_max_erpm_fbrake = MCPWM_CURR_MAX_RPM_FBRAKE;
 8011740:	4c3f      	ldr	r4, [pc, #252]	; (8011840 <conf_general_read_mc_configuration+0x150>)
		conf->l_max_erpm_fbrake_cc = MCPWM_CURR_MAX_RPM_FBRAKE_CC;
 8011742:	4840      	ldr	r0, [pc, #256]	; (8011844 <conf_general_read_mc_configuration+0x154>)
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
		conf->l_max_vin = MCPWM_MAX_VOLTAGE;
 8011744:	f8df 8124 	ldr.w	r8, [pc, #292]	; 801186c <conf_general_read_mc_configuration+0x17c>
		conf->l_temp_fet_start = MCPWM_LIM_TEMP_FET_START;
		conf->l_temp_fet_end = MCPWM_LIM_TEMP_FET_END;
		conf->l_temp_motor_start = MCPWM_LIM_TEMP_MOTOR_START;
		conf->l_temp_motor_end = MCPWM_LIM_TEMP_MOTOR_END;
		conf->l_min_duty = MCPWM_MIN_DUTY;
		conf->l_max_duty = MCPWM_MAX_DUTY;
 8011748:	f8df c124 	ldr.w	ip, [pc, #292]	; 8011870 <conf_general_read_mc_configuration+0x180>
	if (!is_ok) {
		conf->pwm_mode = MCPWM_PWM_MODE;
		conf->comm_mode = MCPWM_COMM_MODE;
		conf->motor_type = MC_DEFAULT_MOTOR_TYPE;

		conf->l_current_max = MCPWM_CURRENT_MAX;
 801174c:	606b      	str	r3, [r5, #4]
		conf->l_current_min = MCPWM_CURRENT_MIN;
		conf->l_in_current_max = MCPWM_IN_CURRENT_MAX;
 801174e:	60eb      	str	r3, [r5, #12]
		conf->l_temp_motor_start = MCPWM_LIM_TEMP_MOTOR_START;
		conf->l_temp_motor_end = MCPWM_LIM_TEMP_MOTOR_END;
		conf->l_min_duty = MCPWM_MIN_DUTY;
		conf->l_max_duty = MCPWM_MAX_DUTY;

		conf->lo_current_max = conf->l_current_max;
 8011750:	64eb      	str	r3, [r5, #76]	; 0x4c
		conf->lo_current_min = conf->l_current_min;
		conf->lo_in_current_max = conf->l_in_current_max;
 8011752:	656b      	str	r3, [r5, #84]	; 0x54
		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
		conf->sl_min_erpm_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT_MIN_RPM;
		conf->sl_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT;
		conf->sl_phase_advance_at_br = MCPWM_CYCLE_INT_LIMIT_HIGH_FAC;
 8011754:	f8df b11c 	ldr.w	fp, [pc, #284]	; 8011874 <conf_general_read_mc_configuration+0x184>
		conf->lo_in_current_min = conf->l_in_current_min;

		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
		conf->sl_min_erpm_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT_MIN_RPM;
 8011758:	4b3b      	ldr	r3, [pc, #236]	; (8011848 <conf_general_read_mc_configuration+0x158>)
		conf->l_current_max = MCPWM_CURRENT_MAX;
		conf->l_current_min = MCPWM_CURRENT_MIN;
		conf->l_in_current_max = MCPWM_IN_CURRENT_MAX;
		conf->l_in_current_min = MCPWM_IN_CURRENT_MIN;
		conf->l_abs_current_max = MCPWM_MAX_ABS_CURRENT;
		conf->l_min_erpm = MCPWM_RPM_MIN;
 801175a:	f8c5 e018 	str.w	lr, [r5, #24]
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
		conf->l_max_vin = MCPWM_MAX_VOLTAGE;
		conf->l_slow_abs_current = MCPWM_SLOW_ABS_OVERCURRENT;
		conf->l_rpm_lim_neg_torque = MCPWM_RPM_LIMIT_NEG_TORQUE;
		conf->l_temp_fet_start = MCPWM_LIM_TEMP_FET_START;
		conf->l_temp_fet_end = MCPWM_LIM_TEMP_FET_END;
 801175e:	63aa      	str	r2, [r5, #56]	; 0x38
		conf->sl_min_erpm = MCPWM_MIN_RPM;
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
		conf->sl_min_erpm_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT_MIN_RPM;
		conf->sl_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT;
		conf->sl_phase_advance_at_br = MCPWM_CYCLE_INT_LIMIT_HIGH_FAC;
		conf->sl_cycle_int_rpm_br = MCPWM_CYCLE_INT_START_RPM_BR;
 8011760:	f8df e114 	ldr.w	lr, [pc, #276]	; 8011878 <conf_general_read_mc_configuration+0x188>
		conf->l_slow_abs_current = MCPWM_SLOW_ABS_OVERCURRENT;
		conf->l_rpm_lim_neg_torque = MCPWM_RPM_LIMIT_NEG_TORQUE;
		conf->l_temp_fet_start = MCPWM_LIM_TEMP_FET_START;
		conf->l_temp_fet_end = MCPWM_LIM_TEMP_FET_END;
		conf->l_temp_motor_start = MCPWM_LIM_TEMP_MOTOR_START;
		conf->l_temp_motor_end = MCPWM_LIM_TEMP_MOTOR_END;
 8011764:	642a      	str	r2, [r5, #64]	; 0x40
		conf->lo_current_min = conf->l_current_min;
		conf->lo_in_current_max = conf->l_in_current_max;
		conf->lo_in_current_min = conf->l_in_current_min;

		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
 8011766:	ed9f 7a39 	vldr	s14, [pc, #228]	; 801184c <conf_general_read_mc_configuration+0x15c>
		conf->l_rpm_lim_neg_torque = MCPWM_RPM_LIMIT_NEG_TORQUE;
		conf->l_temp_fet_start = MCPWM_LIM_TEMP_FET_START;
		conf->l_temp_fet_end = MCPWM_LIM_TEMP_FET_END;
		conf->l_temp_motor_start = MCPWM_LIM_TEMP_MOTOR_START;
		conf->l_temp_motor_end = MCPWM_LIM_TEMP_MOTOR_END;
		conf->l_min_duty = MCPWM_MIN_DUTY;
 801176a:	4e39      	ldr	r6, [pc, #228]	; (8011850 <conf_general_read_mc_configuration+0x160>)
		conf->pwm_mode = MCPWM_PWM_MODE;
		conf->comm_mode = MCPWM_COMM_MODE;
		conf->motor_type = MC_DEFAULT_MOTOR_TYPE;

		conf->l_current_max = MCPWM_CURRENT_MAX;
		conf->l_current_min = MCPWM_CURRENT_MIN;
 801176c:	60a9      	str	r1, [r5, #8]
			break;
		}
	}

	if (!is_ok) {
		conf->pwm_mode = MCPWM_PWM_MODE;
 801176e:	2201      	movs	r2, #1
		conf->l_temp_motor_end = MCPWM_LIM_TEMP_MOTOR_END;
		conf->l_min_duty = MCPWM_MIN_DUTY;
		conf->l_max_duty = MCPWM_MAX_DUTY;

		conf->lo_current_max = conf->l_current_max;
		conf->lo_current_min = conf->l_current_min;
 8011770:	6529      	str	r1, [r5, #80]	; 0x50

		conf->l_current_max = MCPWM_CURRENT_MAX;
		conf->l_current_min = MCPWM_CURRENT_MIN;
		conf->l_in_current_max = MCPWM_IN_CURRENT_MAX;
		conf->l_in_current_min = MCPWM_IN_CURRENT_MIN;
		conf->l_abs_current_max = MCPWM_MAX_ABS_CURRENT;
 8011772:	f8c5 a014 	str.w	sl, [r5, #20]
		conf->l_min_erpm = MCPWM_RPM_MIN;
		conf->l_max_erpm = MCPWM_RPM_MAX;
 8011776:	f8c5 901c 	str.w	r9, [r5, #28]
		conf->l_max_erpm_fbrake = MCPWM_CURR_MAX_RPM_FBRAKE;
 801177a:	622c      	str	r4, [r5, #32]
		conf->l_max_erpm_fbrake_cc = MCPWM_CURR_MAX_RPM_FBRAKE_CC;
 801177c:	6268      	str	r0, [r5, #36]	; 0x24

		conf->hall_dir = MCPWM_HALL_DIR;
		conf->hall_fwd_add = MCPWM_HALL_FWD_ADD;
		conf->hall_rev_add = MCPWM_HALL_REV_ADD;

		conf->s_pid_kp = MCPWM_PID_KP;
 801177e:	4c35      	ldr	r4, [pc, #212]	; (8011854 <conf_general_read_mc_configuration+0x164>)
		conf->s_pid_ki = MCPWM_PID_KI;
 8011780:	4835      	ldr	r0, [pc, #212]	; (8011858 <conf_general_read_mc_configuration+0x168>)
		conf->l_min_erpm = MCPWM_RPM_MIN;
		conf->l_max_erpm = MCPWM_RPM_MAX;
		conf->l_max_erpm_fbrake = MCPWM_CURR_MAX_RPM_FBRAKE;
		conf->l_max_erpm_fbrake_cc = MCPWM_CURR_MAX_RPM_FBRAKE_CC;
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
		conf->l_max_vin = MCPWM_MAX_VOLTAGE;
 8011782:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
		conf->hall_fwd_add = MCPWM_HALL_FWD_ADD;
		conf->hall_rev_add = MCPWM_HALL_REV_ADD;

		conf->s_pid_kp = MCPWM_PID_KP;
		conf->s_pid_ki = MCPWM_PID_KI;
		conf->s_pid_kd = MCPWM_PID_KD;
 8011786:	2100      	movs	r1, #0
		conf->l_max_erpm_fbrake_cc = MCPWM_CURR_MAX_RPM_FBRAKE_CC;
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
		conf->l_max_vin = MCPWM_MAX_VOLTAGE;
		conf->l_slow_abs_current = MCPWM_SLOW_ABS_OVERCURRENT;
		conf->l_rpm_lim_neg_torque = MCPWM_RPM_LIMIT_NEG_TORQUE;
		conf->l_temp_fet_start = MCPWM_LIM_TEMP_FET_START;
 8011788:	636f      	str	r7, [r5, #52]	; 0x34
		conf->l_temp_fet_end = MCPWM_LIM_TEMP_FET_END;
		conf->l_temp_motor_start = MCPWM_LIM_TEMP_MOTOR_START;
 801178a:	63ef      	str	r7, [r5, #60]	; 0x3c
		conf->l_temp_motor_end = MCPWM_LIM_TEMP_MOTOR_END;
		conf->l_min_duty = MCPWM_MIN_DUTY;
		conf->l_max_duty = MCPWM_MAX_DUTY;
 801178c:	f8c5 c048 	str.w	ip, [r5, #72]	; 0x48
		conf->lo_in_current_min = conf->l_in_current_min;

		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
		conf->sl_min_erpm_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT_MIN_RPM;
 8011790:	666b      	str	r3, [r5, #100]	; 0x64
		conf->sl_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT;
 8011792:	edc5 7a1b 	vstr	s15, [r5, #108]	; 0x6c
		}
	}

	if (!is_ok) {
		conf->pwm_mode = MCPWM_PWM_MODE;
		conf->comm_mode = MCPWM_COMM_MODE;
 8011796:	2300      	movs	r3, #0
		conf->motor_type = MC_DEFAULT_MOTOR_TYPE;

		conf->l_current_max = MCPWM_CURRENT_MAX;
		conf->l_current_min = MCPWM_CURRENT_MIN;
		conf->l_in_current_max = MCPWM_IN_CURRENT_MAX;
		conf->l_in_current_min = MCPWM_IN_CURRENT_MIN;
 8011798:	4f30      	ldr	r7, [pc, #192]	; (801185c <conf_general_read_mc_configuration+0x16c>)
		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
		conf->sl_min_erpm_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT_MIN_RPM;
		conf->sl_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT;
		conf->sl_phase_advance_at_br = MCPWM_CYCLE_INT_LIMIT_HIGH_FAC;
 801179a:	f8c5 b070 	str.w	fp, [r5, #112]	; 0x70
		conf->sl_cycle_int_rpm_br = MCPWM_CYCLE_INT_START_RPM_BR;
 801179e:	f8c5 e074 	str.w	lr, [r5, #116]	; 0x74
			break;
		}
	}

	if (!is_ok) {
		conf->pwm_mode = MCPWM_PWM_MODE;
 80117a2:	702a      	strb	r2, [r5, #0]
		conf->l_max_erpm = MCPWM_RPM_MAX;
		conf->l_max_erpm_fbrake = MCPWM_CURR_MAX_RPM_FBRAKE;
		conf->l_max_erpm_fbrake_cc = MCPWM_CURR_MAX_RPM_FBRAKE_CC;
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
		conf->l_max_vin = MCPWM_MAX_VOLTAGE;
		conf->l_slow_abs_current = MCPWM_SLOW_ABS_OVERCURRENT;
 80117a4:	f885 2030 	strb.w	r2, [r5, #48]	; 0x30
		conf->l_rpm_lim_neg_torque = MCPWM_RPM_LIMIT_NEG_TORQUE;
 80117a8:	f885 2031 	strb.w	r2, [r5, #49]	; 0x31
		conf->lo_current_max = conf->l_current_max;
		conf->lo_current_min = conf->l_current_min;
		conf->lo_in_current_max = conf->l_in_current_max;
		conf->lo_in_current_min = conf->l_in_current_min;

		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
 80117ac:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
		conf->sl_min_erpm_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT_MIN_RPM;
		conf->sl_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT;
		conf->sl_phase_advance_at_br = MCPWM_CYCLE_INT_LIMIT_HIGH_FAC;
		conf->sl_cycle_int_rpm_br = MCPWM_CYCLE_INT_START_RPM_BR;
		conf->sl_bemf_coupling_k = MCPWM_BEMF_INPUT_COUPLING_K;
 80117b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801187c <conf_general_read_mc_configuration+0x18c>
		conf->hall_rev_add = MCPWM_HALL_REV_ADD;

		conf->s_pid_kp = MCPWM_PID_KP;
		conf->s_pid_ki = MCPWM_PID_KI;
		conf->s_pid_kd = MCPWM_PID_KD;
		conf->s_pid_min_rpm = MCPWM_PID_MIN_RPM;
 80117b4:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8011880 <conf_general_read_mc_configuration+0x190>
		conf->p_pid_ki = MCPWM_P_PID_KI;
		conf->p_pid_kd = MCPWM_P_PID_KD;

		conf->cc_startup_boost_duty = MCPWM_CURRENT_STARTUP_BOOST;
		conf->cc_min_current = MCPWM_CURRENT_CONTROL_MIN;
		conf->cc_gain = MCPWM_CURRENT_CONTROL_GAIN;
 80117b8:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8011884 <conf_general_read_mc_configuration+0x194>
		conf->cc_ramp_step_max = 0.04;
 80117bc:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 8011888 <conf_general_read_mc_configuration+0x198>
		conf->lo_in_current_max = conf->l_in_current_max;
		conf->lo_in_current_min = conf->l_in_current_min;

		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
 80117c0:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 801188c <conf_general_read_mc_configuration+0x19c>
		conf->l_rpm_lim_neg_torque = MCPWM_RPM_LIMIT_NEG_TORQUE;
		conf->l_temp_fet_start = MCPWM_LIM_TEMP_FET_START;
		conf->l_temp_fet_end = MCPWM_LIM_TEMP_FET_END;
		conf->l_temp_motor_start = MCPWM_LIM_TEMP_MOTOR_START;
		conf->l_temp_motor_end = MCPWM_LIM_TEMP_MOTOR_END;
		conf->l_min_duty = MCPWM_MIN_DUTY;
 80117c4:	646e      	str	r6, [r5, #68]	; 0x44
		conf->l_abs_current_max = MCPWM_MAX_ABS_CURRENT;
		conf->l_min_erpm = MCPWM_RPM_MIN;
		conf->l_max_erpm = MCPWM_RPM_MAX;
		conf->l_max_erpm_fbrake = MCPWM_CURR_MAX_RPM_FBRAKE;
		conf->l_max_erpm_fbrake_cc = MCPWM_CURR_MAX_RPM_FBRAKE_CC;
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
 80117c6:	eef2 7a00 	vmov.f32	s15, #32
		conf->p_pid_kp = MCPWM_P_PID_KP;
		conf->p_pid_ki = MCPWM_P_PID_KI;
		conf->p_pid_kd = MCPWM_P_PID_KD;

		conf->cc_startup_boost_duty = MCPWM_CURRENT_STARTUP_BOOST;
		conf->cc_min_current = MCPWM_CURRENT_CONTROL_MIN;
 80117ca:	f04f 5e7e 	mov.w	lr, #1065353216	; 0x3f800000
		conf->cc_gain = MCPWM_CURRENT_CONTROL_GAIN;
		conf->cc_ramp_step_max = 0.04;

		conf->m_fault_stop_time_ms = MCPWM_FAULT_STOP_TIME;
 80117ce:	f640 32b8 	movw	r2, #3000	; 0xbb8
		conf->lo_current_min = conf->l_current_min;
		conf->lo_in_current_max = conf->l_in_current_max;
		conf->lo_in_current_min = conf->l_in_current_min;

		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
 80117d2:	ed85 7a18 	vstr	s14, [r5, #96]	; 0x60
		}
	}

	if (!is_ok) {
		conf->pwm_mode = MCPWM_PWM_MODE;
		conf->comm_mode = MCPWM_COMM_MODE;
 80117d6:	706b      	strb	r3, [r5, #1]
		conf->motor_type = MC_DEFAULT_MOTOR_TYPE;
 80117d8:	70ab      	strb	r3, [r5, #2]

		conf->l_current_max = MCPWM_CURRENT_MAX;
		conf->l_current_min = MCPWM_CURRENT_MIN;
		conf->l_in_current_max = MCPWM_IN_CURRENT_MAX;
		conf->l_in_current_min = MCPWM_IN_CURRENT_MIN;
 80117da:	612f      	str	r7, [r5, #16]
		conf->l_max_duty = MCPWM_MAX_DUTY;

		conf->lo_current_max = conf->l_current_max;
		conf->lo_current_min = conf->l_current_min;
		conf->lo_in_current_max = conf->l_in_current_max;
		conf->lo_in_current_min = conf->l_in_current_min;
 80117dc:	65af      	str	r7, [r5, #88]	; 0x58
		conf->l_abs_current_max = MCPWM_MAX_ABS_CURRENT;
		conf->l_min_erpm = MCPWM_RPM_MIN;
		conf->l_max_erpm = MCPWM_RPM_MAX;
		conf->l_max_erpm_fbrake = MCPWM_CURR_MAX_RPM_FBRAKE;
		conf->l_max_erpm_fbrake_cc = MCPWM_CURR_MAX_RPM_FBRAKE_CC;
		conf->l_min_vin = MCPWM_MIN_VOLTAGE;
 80117de:	edc5 7a0a 	vstr	s15, [r5, #40]	; 0x28
		conf->lo_in_current_max = conf->l_in_current_max;
		conf->lo_in_current_min = conf->l_in_current_min;

		conf->sl_is_sensorless = MCPWM_IS_SENSORLESS;
		conf->sl_min_erpm = MCPWM_MIN_RPM;
		conf->sl_max_fullbreak_current_dir_change = MCPWM_MAX_FB_CURR_DIR_CHANGE;
 80117e2:	f8c5 b068 	str.w	fp, [r5, #104]	; 0x68
		conf->sl_min_erpm_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT_MIN_RPM;
		conf->sl_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT;
		conf->sl_phase_advance_at_br = MCPWM_CYCLE_INT_LIMIT_HIGH_FAC;
		conf->sl_cycle_int_rpm_br = MCPWM_CYCLE_INT_START_RPM_BR;
		conf->sl_bemf_coupling_k = MCPWM_BEMF_INPUT_COUPLING_K;
 80117e6:	f8c5 a078 	str.w	sl, [r5, #120]	; 0x78

		conf->p_pid_kp = MCPWM_P_PID_KP;
		conf->p_pid_ki = MCPWM_P_PID_KI;
		conf->p_pid_kd = MCPWM_P_PID_KD;

		conf->cc_startup_boost_duty = MCPWM_CURRENT_STARTUP_BOOST;
 80117ea:	f8c5 609c 	str.w	r6, [r5, #156]	; 0x9c
		conf->sl_cycle_int_limit = MCPWM_CYCLE_INT_LIMIT;
		conf->sl_phase_advance_at_br = MCPWM_CYCLE_INT_LIMIT_HIGH_FAC;
		conf->sl_cycle_int_rpm_br = MCPWM_CYCLE_INT_START_RPM_BR;
		conf->sl_bemf_coupling_k = MCPWM_BEMF_INPUT_COUPLING_K;

		conf->hall_dir = MCPWM_HALL_DIR;
 80117ee:	f885 307c 	strb.w	r3, [r5, #124]	; 0x7c
		conf->hall_fwd_add = MCPWM_HALL_FWD_ADD;
 80117f2:	f885 307d 	strb.w	r3, [r5, #125]	; 0x7d
		conf->hall_rev_add = MCPWM_HALL_REV_ADD;
 80117f6:	f885 307e 	strb.w	r3, [r5, #126]	; 0x7e

		conf->s_pid_kp = MCPWM_PID_KP;
 80117fa:	f8c5 4080 	str.w	r4, [r5, #128]	; 0x80
		conf->s_pid_ki = MCPWM_PID_KI;
		conf->s_pid_kd = MCPWM_PID_KD;
		conf->s_pid_min_rpm = MCPWM_PID_MIN_RPM;

		conf->p_pid_kp = MCPWM_P_PID_KP;
 80117fe:	f8c5 4090 	str.w	r4, [r5, #144]	; 0x90
		conf->hall_dir = MCPWM_HALL_DIR;
		conf->hall_fwd_add = MCPWM_HALL_FWD_ADD;
		conf->hall_rev_add = MCPWM_HALL_REV_ADD;

		conf->s_pid_kp = MCPWM_PID_KP;
		conf->s_pid_ki = MCPWM_PID_KI;
 8011802:	f8c5 0084 	str.w	r0, [r5, #132]	; 0x84
		conf->s_pid_kd = MCPWM_PID_KD;
		conf->s_pid_min_rpm = MCPWM_PID_MIN_RPM;

		conf->p_pid_kp = MCPWM_P_PID_KP;
		conf->p_pid_ki = MCPWM_P_PID_KI;
 8011806:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
		conf->hall_fwd_add = MCPWM_HALL_FWD_ADD;
		conf->hall_rev_add = MCPWM_HALL_REV_ADD;

		conf->s_pid_kp = MCPWM_PID_KP;
		conf->s_pid_ki = MCPWM_PID_KI;
		conf->s_pid_kd = MCPWM_PID_KD;
 801180a:	f8c5 1088 	str.w	r1, [r5, #136]	; 0x88
		conf->s_pid_min_rpm = MCPWM_PID_MIN_RPM;

		conf->p_pid_kp = MCPWM_P_PID_KP;
		conf->p_pid_ki = MCPWM_P_PID_KI;
		conf->p_pid_kd = MCPWM_P_PID_KD;
 801180e:	f8c5 1098 	str.w	r1, [r5, #152]	; 0x98
		conf->hall_rev_add = MCPWM_HALL_REV_ADD;

		conf->s_pid_kp = MCPWM_PID_KP;
		conf->s_pid_ki = MCPWM_PID_KI;
		conf->s_pid_kd = MCPWM_PID_KD;
		conf->s_pid_min_rpm = MCPWM_PID_MIN_RPM;
 8011812:	f8c5 908c 	str.w	r9, [r5, #140]	; 0x8c
		conf->p_pid_ki = MCPWM_P_PID_KI;
		conf->p_pid_kd = MCPWM_P_PID_KD;

		conf->cc_startup_boost_duty = MCPWM_CURRENT_STARTUP_BOOST;
		conf->cc_min_current = MCPWM_CURRENT_CONTROL_MIN;
		conf->cc_gain = MCPWM_CURRENT_CONTROL_GAIN;
 8011816:	f8c5 80a4 	str.w	r8, [r5, #164]	; 0xa4
		conf->cc_ramp_step_max = 0.04;
 801181a:	f8c5 c0a8 	str.w	ip, [r5, #168]	; 0xa8
		conf->p_pid_kp = MCPWM_P_PID_KP;
		conf->p_pid_ki = MCPWM_P_PID_KI;
		conf->p_pid_kd = MCPWM_P_PID_KD;

		conf->cc_startup_boost_duty = MCPWM_CURRENT_STARTUP_BOOST;
		conf->cc_min_current = MCPWM_CURRENT_CONTROL_MIN;
 801181e:	f8c5 e0a0 	str.w	lr, [r5, #160]	; 0xa0
		conf->cc_gain = MCPWM_CURRENT_CONTROL_GAIN;
		conf->cc_ramp_step_max = 0.04;

		conf->m_fault_stop_time_ms = MCPWM_FAULT_STOP_TIME;
 8011822:	f8c5 20ac 	str.w	r2, [r5, #172]	; 0xac
	}
}
 8011826:	b003      	add	sp, #12
 8011828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801182c:	42700000 	.word	0x42700000
 8011830:	42c80000 	.word	0x42c80000
 8011834:	42780000 	.word	0x42780000
 8011838:	c2700000 	.word	0xc2700000
 801183c:	42a00000 	.word	0x42a00000
 8011840:	43960000 	.word	0x43960000
 8011844:	44bb8000 	.word	0x44bb8000
 8011848:	44898000 	.word	0x44898000
 801184c:	43160000 	.word	0x43160000
 8011850:	3c23d70a 	.word	0x3c23d70a
 8011854:	38d1b717 	.word	0x38d1b717
 8011858:	3b03126f 	.word	0x3b03126f
 801185c:	c1a00000 	.word	0xc1a00000
 8011860:	c7c35000 	.word	0xc7c35000
 8011864:	43020000 	.word	0x43020000
 8011868:	47c35000 	.word	0x47c35000
 801186c:	42480000 	.word	0x42480000
 8011870:	3f733333 	.word	0x3f733333
 8011874:	3f4ccccd 	.word	0x3f4ccccd
 8011878:	479c4000 	.word	0x479c4000
 801187c:	44160000 	.word	0x44160000
 8011880:	44610000 	.word	0x44610000
 8011884:	3b96bb99 	.word	0x3b96bb99
 8011888:	3d23d70a 	.word	0x3d23d70a
 801188c:	41200000 	.word	0x41200000

08011890 <EE_VerifyPageFullWriteVariable>:
 *           - PAGE_FULL: if valid page is full
 *           - NO_VALID_PAGE: if no valid page was found
 *           - Flash error code: on write Flash error
 */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8011890:	b538      	push	{r3, r4, r5, lr}

	/* Get Page0 actual status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);

	/* Get Page1 actual status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8011892:	4a1b      	ldr	r2, [pc, #108]	; (8011900 <EE_VerifyPageFullWriteVariable+0x70>)
static uint16_t EE_FindValidPage(uint8_t Operation)
{
	uint16_t PageStatus0 = 6, PageStatus1 = 6;

	/* Get Page0 actual status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8011894:	4b1b      	ldr	r3, [pc, #108]	; (8011904 <EE_VerifyPageFullWriteVariable+0x74>)
 8011896:	881b      	ldrh	r3, [r3, #0]

	/* Get Page1 actual status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8011898:	8812      	ldrh	r2, [r2, #0]
 801189a:	b292      	uxth	r2, r2
static uint16_t EE_FindValidPage(uint8_t Operation)
{
	uint16_t PageStatus0 = 6, PageStatus1 = 6;

	/* Get Page0 actual status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 801189c:	b29b      	uxth	r3, r3

	/* Write or read operation */
	switch (Operation)
	{
	case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
		if (PageStatus1 == VALID_PAGE)
 801189e:	b9ea      	cbnz	r2, 80118dc <EE_VerifyPageFullWriteVariable+0x4c>
		{
			/* Page0 receiving data */
			if (PageStatus0 == RECEIVE_DATA)
 80118a0:	f64e 62ee 	movw	r2, #61166	; 0xeeee
		else if (PageStatus0 == VALID_PAGE)
		{
			/* Page1 receiving data */
			if (PageStatus1 == RECEIVE_DATA)
			{
				return PAGE1;         /* Page1 valid */
 80118a4:	1a9b      	subs	r3, r3, r2
 80118a6:	bf18      	it	ne
 80118a8:	2301      	movne	r3, #1
	{
		return  NO_VALID_PAGE;
	}

	/* Get the valid Page start Address */
	Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 80118aa:	f503 5400 	add.w	r4, r3, #8192	; 0x2000

	/* Get the valid Page end Address */
	PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 80118ae:	4a16      	ldr	r2, [pc, #88]	; (8011908 <EE_VerifyPageFullWriteVariable+0x78>)
 80118b0:	3301      	adds	r3, #1
	{
		return  NO_VALID_PAGE;
	}

	/* Get the valid Page start Address */
	Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 80118b2:	3401      	adds	r4, #1

	/* Get the valid Page end Address */
	PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 80118b4:	039b      	lsls	r3, r3, #14
	{
		return  NO_VALID_PAGE;
	}

	/* Get the valid Page start Address */
	Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 80118b6:	03a4      	lsls	r4, r4, #14

	/* Get the valid Page end Address */
	PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 80118b8:	441a      	add	r2, r3

	/* Check each active page address starting from begining */
	while (Address < PageEndAddress)
 80118ba:	4294      	cmp	r4, r2
 80118bc:	d303      	bcc.n	80118c6 <EE_VerifyPageFullWriteVariable+0x36>
 80118be:	e010      	b.n	80118e2 <EE_VerifyPageFullWriteVariable+0x52>
			return FlashStatus;
		}
		else
		{
			/* Next address location */
			Address = Address + 4;
 80118c0:	3404      	adds	r4, #4

	/* Get the valid Page end Address */
	PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));

	/* Check each active page address starting from begining */
	while (Address < PageEndAddress)
 80118c2:	42a2      	cmp	r2, r4
 80118c4:	d90d      	bls.n	80118e2 <EE_VerifyPageFullWriteVariable+0x52>
	{
		/* Verify if Address and Address+2 contents are 0xFFFFFFFF */
		if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 80118c6:	6823      	ldr	r3, [r4, #0]
 80118c8:	3301      	adds	r3, #1
 80118ca:	d1f9      	bne.n	80118c0 <EE_VerifyPageFullWriteVariable+0x30>
 80118cc:	4605      	mov	r5, r0
		{
			/* Set variable data */
			FlashStatus = FLASH_ProgramHalfWord(Address, Data);
 80118ce:	4620      	mov	r0, r4
 80118d0:	f000 fcc6 	bl	8012260 <FLASH_ProgramHalfWord>
			/* If program operation was failed, a Flash error code is returned */
			if (FlashStatus != FLASH_COMPLETE)
 80118d4:	2809      	cmp	r0, #9
 80118d6:	d00d      	beq.n	80118f4 <EE_VerifyPageFullWriteVariable+0x64>
				return FlashStatus;
			}
			/* Set variable virtual address */
			FlashStatus = FLASH_ProgramHalfWord(Address + 2, VirtAddress);
			/* Return program operation status */
			return FlashStatus;
 80118d8:	b280      	uxth	r0, r0
 80118da:	bd38      	pop	{r3, r4, r5, pc}
			else
			{
				return PAGE1;         /* Page1 valid */
			}
		}
		else if (PageStatus0 == VALID_PAGE)
 80118dc:	b11b      	cbz	r3, 80118e6 <EE_VerifyPageFullWriteVariable+0x56>
	ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);

	/* Check if there is no valid page */
	if (ValidPage == NO_VALID_PAGE)
	{
		return  NO_VALID_PAGE;
 80118de:	20ab      	movs	r0, #171	; 0xab
 80118e0:	bd38      	pop	{r3, r4, r5, pc}
			Address = Address + 4;
		}
	}

	/* Return PAGE_FULL in case the valid page is full */
	return PAGE_FULL;
 80118e2:	2080      	movs	r0, #128	; 0x80
 80118e4:	bd38      	pop	{r3, r4, r5, pc}
			}
		}
		else if (PageStatus0 == VALID_PAGE)
		{
			/* Page1 receiving data */
			if (PageStatus1 == RECEIVE_DATA)
 80118e6:	f64e 63ee 	movw	r3, #61166	; 0xeeee
			{
				return PAGE1;         /* Page1 valid */
 80118ea:	1ad3      	subs	r3, r2, r3
 80118ec:	fab3 f383 	clz	r3, r3
 80118f0:	095b      	lsrs	r3, r3, #5
 80118f2:	e7da      	b.n	80118aa <EE_VerifyPageFullWriteVariable+0x1a>
			if (FlashStatus != FLASH_COMPLETE)
			{
				return FlashStatus;
			}
			/* Set variable virtual address */
			FlashStatus = FLASH_ProgramHalfWord(Address + 2, VirtAddress);
 80118f4:	1ca0      	adds	r0, r4, #2
 80118f6:	4629      	mov	r1, r5
 80118f8:	f000 fcb2 	bl	8012260 <FLASH_ProgramHalfWord>
 80118fc:	e7ec      	b.n	80118d8 <EE_VerifyPageFullWriteVariable+0x48>
 80118fe:	bf00      	nop
 8011900:	08008000 	.word	0x08008000
 8011904:	08004000 	.word	0x08004000
 8011908:	08003ffe 	.word	0x08003ffe
 801190c:	00000000 	.word	0x00000000

08011910 <EE_EraseSectorIfNotEmpty.constprop.1>:

/*
 * Erase flash page if it is not already erased. This is to save write cycles and
 * prevent the memory from getting erased in case of unstable voltage at boot.
 */
static uint16_t EE_EraseSectorIfNotEmpty(uint32_t FLASH_Sector, uint8_t VoltageRange) {
 8011910:	b510      	push	{r4, lr}
 8011912:	4604      	mov	r4, r0
	uint8_t *addr = flash_helper_get_sector_address(FLASH_Sector);
 8011914:	f000 f904 	bl	8011b20 <flash_helper_get_sector_address>
 8011918:	f500 527f 	add.w	r2, r0, #16320	; 0x3fc0
 801191c:	323f      	adds	r2, #63	; 0x3f
 801191e:	3801      	subs	r0, #1
 8011920:	e001      	b.n	8011926 <EE_EraseSectorIfNotEmpty.constprop.1+0x16>

	for (unsigned int i = 0;i < PAGE_SIZE;i++) {
 8011922:	4290      	cmp	r0, r2
 8011924:	d009      	beq.n	801193a <EE_EraseSectorIfNotEmpty.constprop.1+0x2a>
		if (addr[i] != 0xFF) {
 8011926:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 801192a:	2bff      	cmp	r3, #255	; 0xff
 801192c:	d0f9      	beq.n	8011922 <EE_EraseSectorIfNotEmpty.constprop.1+0x12>
			return FLASH_EraseSector(FLASH_Sector, VoltageRange);
 801192e:	4620      	mov	r0, r4
 8011930:	2102      	movs	r1, #2
 8011932:	f000 fc55 	bl	80121e0 <FLASH_EraseSector>
 8011936:	b280      	uxth	r0, r0
 8011938:	bd10      	pop	{r4, pc}
		}
	}

	return FLASH_COMPLETE;
 801193a:	2009      	movs	r0, #9
}
 801193c:	bd10      	pop	{r4, pc}
 801193e:	bf00      	nop

08011940 <EE_Format>:
 * @param  None
 * @retval Status of the last operation (Flash write or erase) done during
 *         EEPROM formating
 */
static FLASH_Status EE_Format(void)
{
 8011940:	b508      	push	{r3, lr}
	FLASH_Status FlashStatus = FLASH_COMPLETE;

	/* Erase Page0 */
	FlashStatus = EE_EraseSectorIfNotEmpty(PAGE0_ID, VOLTAGE_RANGE);
 8011942:	2008      	movs	r0, #8
 8011944:	f7ff ffe4 	bl	8011910 <EE_EraseSectorIfNotEmpty.constprop.1>
 8011948:	b2c0      	uxtb	r0, r0

	/* If erase operation was failed, a Flash error code is returned */
	if (FlashStatus != FLASH_COMPLETE)
 801194a:	2809      	cmp	r0, #9
 801194c:	d000      	beq.n	8011950 <EE_Format+0x10>
	/* Erase Page1 */
	FlashStatus = EE_EraseSectorIfNotEmpty(PAGE1_ID, VOLTAGE_RANGE);

	/* Return Page1 erase operation status */
	return FlashStatus;
}
 801194e:	bd08      	pop	{r3, pc}
	{
		return FlashStatus;
	}

	/* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
	FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE);
 8011950:	4805      	ldr	r0, [pc, #20]	; (8011968 <EE_Format+0x28>)
 8011952:	2100      	movs	r1, #0
 8011954:	f000 fc84 	bl	8012260 <FLASH_ProgramHalfWord>

	/* If program operation was failed, a Flash error code is returned */
	if (FlashStatus != FLASH_COMPLETE)
 8011958:	2809      	cmp	r0, #9
 801195a:	d1f8      	bne.n	801194e <EE_Format+0xe>
	{
		return FlashStatus;
	}

	/* Erase Page1 */
	FlashStatus = EE_EraseSectorIfNotEmpty(PAGE1_ID, VOLTAGE_RANGE);
 801195c:	2010      	movs	r0, #16
 801195e:	f7ff ffd7 	bl	8011910 <EE_EraseSectorIfNotEmpty.constprop.1>
 8011962:	b2c0      	uxtb	r0, r0
 8011964:	e7f3      	b.n	801194e <EE_Format+0xe>
 8011966:	bf00      	nop
 8011968:	08004000 	.word	0x08004000
 801196c:	00000000 	.word	0x00000000

08011970 <EE_ReadVariable>:
static uint16_t EE_FindValidPage(uint8_t Operation)
{
	uint16_t PageStatus0 = 6, PageStatus1 = 6;

	/* Get Page0 actual status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8011970:	4b15      	ldr	r3, [pc, #84]	; (80119c8 <EE_ReadVariable+0x58>)

	/* Get Page1 actual status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8011972:	4a16      	ldr	r2, [pc, #88]	; (80119cc <EE_ReadVariable+0x5c>)
static uint16_t EE_FindValidPage(uint8_t Operation)
{
	uint16_t PageStatus0 = 6, PageStatus1 = 6;

	/* Get Page0 actual status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8011974:	881b      	ldrh	r3, [r3, #0]

	/* Get Page1 actual status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8011976:	8812      	ldrh	r2, [r2, #0]
static uint16_t EE_FindValidPage(uint8_t Operation)
{
	uint16_t PageStatus0 = 6, PageStatus1 = 6;

	/* Get Page0 actual status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8011978:	b29b      	uxth	r3, r3
 *           - 0: if variable was found
 *           - 1: if the variable was not found
 *           - NO_VALID_PAGE: if no valid page was found.
 */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 801197a:	b410      	push	{r4}

	/* Get Page0 actual status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);

	/* Get Page1 actual status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 801197c:	b292      	uxth	r2, r2
		{
			return NO_VALID_PAGE;   /* No valid Page */
		}

	case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
		if (PageStatus0 == VALID_PAGE)
 801197e:	b1bb      	cbz	r3, 80119b0 <EE_ReadVariable+0x40>
		{
			return PAGE0;           /* Page0 valid */
		}
		else if (PageStatus1 == VALID_PAGE)
 8011980:	b11a      	cbz	r2, 801198a <EE_ReadVariable+0x1a>
	ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);

	/* Check if there is no valid page */
	if (ValidPage == NO_VALID_PAGE)
	{
		return  NO_VALID_PAGE;
 8011982:	20ab      	movs	r0, #171	; 0xab
		}
	}

	/* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
	return ReadStatus;
}
 8011984:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011988:	4770      	bx	lr
	case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
		if (PageStatus0 == VALID_PAGE)
		{
			return PAGE0;           /* Page0 valid */
		}
		else if (PageStatus1 == VALID_PAGE)
 801198a:	4b11      	ldr	r3, [pc, #68]	; (80119d0 <EE_ReadVariable+0x60>)
 801198c:	4c11      	ldr	r4, [pc, #68]	; (80119d4 <EE_ReadVariable+0x64>)
 801198e:	461a      	mov	r2, r3

	/* Check each active page address starting from end */
	while (Address > (PageStartAddress + 2))
	{
		/* Get the current location content to be compared with virtual address */
		AddressValue = (*(__IO uint16_t*)Address);
 8011990:	8812      	ldrh	r2, [r2, #0]
 8011992:	b292      	uxth	r2, r2

		/* Compare the read address with the virtual address */
		if (AddressValue == VirtAddress)
 8011994:	4282      	cmp	r2, r0
 8011996:	d104      	bne.n	80119a2 <EE_ReadVariable+0x32>
 8011998:	e00e      	b.n	80119b8 <EE_ReadVariable+0x48>

	/* Check each active page address starting from end */
	while (Address > (PageStartAddress + 2))
	{
		/* Get the current location content to be compared with virtual address */
		AddressValue = (*(__IO uint16_t*)Address);
 801199a:	881a      	ldrh	r2, [r3, #0]
 801199c:	b292      	uxth	r2, r2

		/* Compare the read address with the virtual address */
		if (AddressValue == VirtAddress)
 801199e:	4282      	cmp	r2, r0
 80119a0:	d00a      	beq.n	80119b8 <EE_ReadVariable+0x48>
			break;
		}
		else
		{
			/* Next address location */
			Address = Address - 4;
 80119a2:	3b04      	subs	r3, #4

	/* Get the valid Page end Address */
	Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));

	/* Check each active page address starting from end */
	while (Address > (PageStartAddress + 2))
 80119a4:	429c      	cmp	r4, r3
 80119a6:	d3f8      	bcc.n	801199a <EE_ReadVariable+0x2a>
 *           - NO_VALID_PAGE: if no valid page was found.
 */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
	uint16_t ValidPage = PAGE0;
	uint16_t AddressValue = 0x5555, ReadStatus = 1;
 80119a8:	2001      	movs	r0, #1
		}
	}

	/* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
	return ReadStatus;
}
 80119aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80119ae:	4770      	bx	lr
		{
			return NO_VALID_PAGE;   /* No valid Page */
		}

	case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
		if (PageStatus0 == VALID_PAGE)
 80119b0:	4b09      	ldr	r3, [pc, #36]	; (80119d8 <EE_ReadVariable+0x68>)
 80119b2:	4c0a      	ldr	r4, [pc, #40]	; (80119dc <EE_ReadVariable+0x6c>)
 80119b4:	461a      	mov	r2, r3
 80119b6:	e7eb      	b.n	8011990 <EE_ReadVariable+0x20>

		/* Compare the read address with the virtual address */
		if (AddressValue == VirtAddress)
		{
			/* Get content of Address-2 which is variable value */
			*Data = (*(__IO uint16_t*)(Address - 2));
 80119b8:	f833 3c02 	ldrh.w	r3, [r3, #-2]
 80119bc:	800b      	strh	r3, [r1, #0]

			/* In case variable value is read, reset ReadStatus flag */
			ReadStatus = 0;
 80119be:	2000      	movs	r0, #0
		}
	}

	/* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
	return ReadStatus;
}
 80119c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80119c4:	4770      	bx	lr
 80119c6:	bf00      	nop
 80119c8:	08004000 	.word	0x08004000
 80119cc:	08008000 	.word	0x08008000
 80119d0:	0800bffe 	.word	0x0800bffe
 80119d4:	08008002 	.word	0x08008002
 80119d8:	08007ffe 	.word	0x08007ffe
 80119dc:	08004002 	.word	0x08004002

080119e0 <EE_Init>:
 * @param  None.
 * @retval - Flash error code: on write Flash error
 *         - FLASH_COMPLETE: on success
 */
uint16_t EE_Init(void)
{
 80119e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t EepromStatus = 0, ReadStatus = 0;
	int16_t x = -1;
	uint16_t  FlashStatus;

	/* Get Page0 status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80119e4:	4d48      	ldr	r5, [pc, #288]	; (8011b08 <EE_Init+0x128>)
	/* Get Page1 status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80119e6:	4e49      	ldr	r6, [pc, #292]	; (8011b0c <EE_Init+0x12c>)
	uint16_t EepromStatus = 0, ReadStatus = 0;
	int16_t x = -1;
	uint16_t  FlashStatus;

	/* Get Page0 status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80119e8:	882c      	ldrh	r4, [r5, #0]
	/* Get Page1 status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80119ea:	8833      	ldrh	r3, [r6, #0]
	uint16_t EepromStatus = 0, ReadStatus = 0;
	int16_t x = -1;
	uint16_t  FlashStatus;

	/* Get Page0 status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80119ec:	b2a4      	uxth	r4, r4
	/* Get Page1 status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);

	/* Check for invalid header states and repair if necessary */
	switch (PageStatus0)
 80119ee:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80119f2:	4294      	cmp	r4, r2
	uint16_t  FlashStatus;

	/* Get Page0 status */
	PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
	/* Get Page1 status */
	PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80119f4:	b29b      	uxth	r3, r3

	/* Check for invalid header states and repair if necessary */
	switch (PageStatus0)
 80119f6:	d048      	beq.n	8011a8a <EE_Init+0xaa>
 80119f8:	f64f 78ff 	movw	r8, #65535	; 0xffff
 80119fc:	4544      	cmp	r4, r8
 80119fe:	d034      	beq.n	8011a6a <EE_Init+0x8a>
 8011a00:	b124      	cbz	r4, 8011a0c <EE_Init+0x2c>
		}
		break;

	default:  /* Any other state -> format eeprom */
		/* Erase both Page0 and Page1 and set Page0 as valid page */
		FlashStatus = EE_Format();
 8011a02:	f7ff ff9d 	bl	8011940 <EE_Format>
 8011a06:	b280      	uxth	r0, r0
		}
		break;
	}

	return FLASH_COMPLETE;
}
 8011a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			}
		}
		break;

	case VALID_PAGE:
		if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d0f8      	beq.n	8011a02 <EE_Init+0x22>
			if (FlashStatus != FLASH_COMPLETE)
			{
				return FlashStatus;
			}
		}
		else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 8011a10:	4543      	cmp	r3, r8
 8011a12:	d064      	beq.n	8011ade <EE_Init+0xfe>
 8011a14:	4d3e      	ldr	r5, [pc, #248]	; (8011b10 <EE_Init+0x130>)
		else /* Page0 valid, Page1 receive */
		{
			/* Transfer data from Page0 to Page1 */
			for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
			{
				if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8011a16:	4e3f      	ldr	r6, [pc, #252]	; (8011b14 <EE_Init+0x134>)
					x = VarIdx;
				}
				if (VarIdx != x)
				{
					/* Read the last variables' updates */
					ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011a18:	4f3f      	ldr	r7, [pc, #252]	; (8011b18 <EE_Init+0x138>)
		else /* Page0 valid, Page1 receive */
		{
			/* Transfer data from Page0 to Page1 */
			for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
			{
				if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8011a1a:	8833      	ldrh	r3, [r6, #0]
 8011a1c:	f835 2f02 	ldrh.w	r2, [r5, #2]!
					x = VarIdx;
				}
				if (VarIdx != x)
				{
					/* Read the last variables' updates */
					ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011a20:	493d      	ldr	r1, [pc, #244]	; (8011b18 <EE_Init+0x138>)
		else /* Page0 valid, Page1 receive */
		{
			/* Transfer data from Page0 to Page1 */
			for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
			{
				if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8011a22:	b29b      	uxth	r3, r3
 8011a24:	4293      	cmp	r3, r2
				{
					x = VarIdx;
 8011a26:	bf08      	it	eq
 8011a28:	fa1f f884 	uxtheq.w	r8, r4
				}
				if (VarIdx != x)
 8011a2c:	fa0f f388 	sxth.w	r3, r8
 8011a30:	429c      	cmp	r4, r3
				{
					/* Read the last variables' updates */
					ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011a32:	4610      	mov	r0, r2
 8011a34:	f104 0401 	add.w	r4, r4, #1
			{
				if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
				{
					x = VarIdx;
				}
				if (VarIdx != x)
 8011a38:	d009      	beq.n	8011a4e <EE_Init+0x6e>
				{
					/* Read the last variables' updates */
					ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011a3a:	f7ff ff99 	bl	8011970 <EE_ReadVariable>
					/* In case variable corresponding to the virtual address was found */
					if (ReadStatus != 0x1)
 8011a3e:	2801      	cmp	r0, #1
 8011a40:	d005      	beq.n	8011a4e <EE_Init+0x6e>
					{
						/* Transfer the variable to the Page1 */
						EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8011a42:	8828      	ldrh	r0, [r5, #0]
 8011a44:	8839      	ldrh	r1, [r7, #0]
 8011a46:	f7ff ff23 	bl	8011890 <EE_VerifyPageFullWriteVariable>
						/* If program operation was failed, a Flash error code is returned */
						if (EepromStatus != FLASH_COMPLETE)
 8011a4a:	2809      	cmp	r0, #9
 8011a4c:	d1dc      	bne.n	8011a08 <EE_Init+0x28>
			}
		}
		else /* Page0 valid, Page1 receive */
		{
			/* Transfer data from Page0 to Page1 */
			for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8011a4e:	2ca0      	cmp	r4, #160	; 0xa0
 8011a50:	d1e3      	bne.n	8011a1a <EE_Init+0x3a>
						}
					}
				}
			}
			/* Mark Page1 as valid */
			FlashStatus = FLASH_ProgramHalfWord(PAGE1_BASE_ADDRESS, VALID_PAGE);
 8011a52:	482e      	ldr	r0, [pc, #184]	; (8011b0c <EE_Init+0x12c>)
 8011a54:	2100      	movs	r1, #0
 8011a56:	f000 fc03 	bl	8012260 <FLASH_ProgramHalfWord>
 8011a5a:	b280      	uxth	r0, r0
			/* If program operation was failed, a Flash error code is returned */
			if (FlashStatus != FLASH_COMPLETE)
 8011a5c:	2809      	cmp	r0, #9
 8011a5e:	d1d3      	bne.n	8011a08 <EE_Init+0x28>
			{
				return FlashStatus;
			}
			/* Erase Page0 */
			FlashStatus = EE_EraseSectorIfNotEmpty(PAGE0_ID, VOLTAGE_RANGE);
 8011a60:	2008      	movs	r0, #8
		}
		break;
	}

	return FLASH_COMPLETE;
}
 8011a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			if (FlashStatus != FLASH_COMPLETE)
			{
				return FlashStatus;
			}
			/* Erase Page0 */
			FlashStatus = EE_EraseSectorIfNotEmpty(PAGE0_ID, VOLTAGE_RANGE);
 8011a66:	f7ff bf53 	b.w	8011910 <EE_EraseSectorIfNotEmpty.constprop.1>

	/* Check for invalid header states and repair if necessary */
	switch (PageStatus0)
	{
	case ERASED:
		if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d0f8      	beq.n	8011a60 <EE_Init+0x80>
			if (FlashStatus != FLASH_COMPLETE)
			{
				return FlashStatus;
			}
		}
		else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8011a6e:	4293      	cmp	r3, r2
 8011a70:	d1c7      	bne.n	8011a02 <EE_Init+0x22>
		{
			/* Erase Page0 */
			FlashStatus = EE_EraseSectorIfNotEmpty(PAGE0_ID, VOLTAGE_RANGE);
 8011a72:	2008      	movs	r0, #8
 8011a74:	f7ff ff4c 	bl	8011910 <EE_EraseSectorIfNotEmpty.constprop.1>
			/* If erase operation was failed, a Flash error code is returned */
			if (FlashStatus != FLASH_COMPLETE)
 8011a78:	2809      	cmp	r0, #9
 8011a7a:	d1c5      	bne.n	8011a08 <EE_Init+0x28>
			{
				return FlashStatus;
			}
			/* Mark Page1 as valid */
			FlashStatus = FLASH_ProgramHalfWord(PAGE1_BASE_ADDRESS, VALID_PAGE);
 8011a7c:	4630      	mov	r0, r6
 8011a7e:	2100      	movs	r1, #0
 8011a80:	f000 fbee 	bl	8012260 <FLASH_ProgramHalfWord>
 8011a84:	b280      	uxth	r0, r0
 8011a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			}
		}
		break;

	case RECEIVE_DATA:
		if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8011a8a:	bb6b      	cbnz	r3, 8011ae8 <EE_Init+0x108>
 8011a8c:	4d20      	ldr	r5, [pc, #128]	; (8011b10 <EE_Init+0x130>)
		{
			/* Transfer data from Page1 to Page0 */
			for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
			{
				if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8011a8e:	4e23      	ldr	r6, [pc, #140]	; (8011b1c <EE_Init+0x13c>)
					x = VarIdx;
				}
				if (VarIdx != x)
				{
					/* Read the last variables' updates */
					ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011a90:	4f21      	ldr	r7, [pc, #132]	; (8011b18 <EE_Init+0x138>)
			}
		}
		break;

	case RECEIVE_DATA:
		if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8011a92:	461c      	mov	r4, r3
 8011a94:	f64f 78ff 	movw	r8, #65535	; 0xffff
		{
			/* Transfer data from Page1 to Page0 */
			for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
			{
				if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8011a98:	8833      	ldrh	r3, [r6, #0]
 8011a9a:	f835 2f02 	ldrh.w	r2, [r5, #2]!
					x = VarIdx;
				}
				if (VarIdx != x)
				{
					/* Read the last variables' updates */
					ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011a9e:	491e      	ldr	r1, [pc, #120]	; (8011b18 <EE_Init+0x138>)
		if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
		{
			/* Transfer data from Page1 to Page0 */
			for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
			{
				if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8011aa0:	b29b      	uxth	r3, r3
 8011aa2:	4293      	cmp	r3, r2
				{
					x = VarIdx;
 8011aa4:	bf08      	it	eq
 8011aa6:	fa1f f884 	uxtheq.w	r8, r4
				}
				if (VarIdx != x)
 8011aaa:	fa0f f388 	sxth.w	r3, r8
 8011aae:	429c      	cmp	r4, r3
				{
					/* Read the last variables' updates */
					ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011ab0:	4610      	mov	r0, r2
 8011ab2:	f104 0401 	add.w	r4, r4, #1
			{
				if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
				{
					x = VarIdx;
				}
				if (VarIdx != x)
 8011ab6:	d009      	beq.n	8011acc <EE_Init+0xec>
				{
					/* Read the last variables' updates */
					ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011ab8:	f7ff ff5a 	bl	8011970 <EE_ReadVariable>
					/* In case variable corresponding to the virtual address was found */
					if (ReadStatus != 0x1)
 8011abc:	2801      	cmp	r0, #1
 8011abe:	d005      	beq.n	8011acc <EE_Init+0xec>
					{
						/* Transfer the variable to the Page0 */
						EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8011ac0:	8828      	ldrh	r0, [r5, #0]
 8011ac2:	8839      	ldrh	r1, [r7, #0]
 8011ac4:	f7ff fee4 	bl	8011890 <EE_VerifyPageFullWriteVariable>
						/* If program operation was failed, a Flash error code is returned */
						if (EepromStatus != FLASH_COMPLETE)
 8011ac8:	2809      	cmp	r0, #9
 8011aca:	d19d      	bne.n	8011a08 <EE_Init+0x28>

	case RECEIVE_DATA:
		if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
		{
			/* Transfer data from Page1 to Page0 */
			for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8011acc:	2ca0      	cmp	r4, #160	; 0xa0
 8011ace:	d1e3      	bne.n	8011a98 <EE_Init+0xb8>
						}
					}
				}
			}
			/* Mark Page0 as valid */
			FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE);
 8011ad0:	480d      	ldr	r0, [pc, #52]	; (8011b08 <EE_Init+0x128>)
 8011ad2:	2100      	movs	r1, #0
 8011ad4:	f000 fbc4 	bl	8012260 <FLASH_ProgramHalfWord>
 8011ad8:	b280      	uxth	r0, r0
			/* If program operation was failed, a Flash error code is returned */
			if (FlashStatus != FLASH_COMPLETE)
 8011ada:	2809      	cmp	r0, #9
 8011adc:	d194      	bne.n	8011a08 <EE_Init+0x28>
			}
		}
		else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
		{
			/* Erase Page1 */
			FlashStatus = EE_EraseSectorIfNotEmpty(PAGE1_ID, VOLTAGE_RANGE);
 8011ade:	2010      	movs	r0, #16
		}
		break;
	}

	return FLASH_COMPLETE;
}
 8011ae0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			}
		}
		else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
		{
			/* Erase Page1 */
			FlashStatus = EE_EraseSectorIfNotEmpty(PAGE1_ID, VOLTAGE_RANGE);
 8011ae4:	f7ff bf14 	b.w	8011910 <EE_EraseSectorIfNotEmpty.constprop.1>
			if (FlashStatus != FLASH_COMPLETE)
			{
				return FlashStatus;
			}
		}
		else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 8011ae8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011aec:	4293      	cmp	r3, r2
 8011aee:	d188      	bne.n	8011a02 <EE_Init+0x22>
		{
			/* Erase Page1 */
			FlashStatus = EE_EraseSectorIfNotEmpty(PAGE1_ID, VOLTAGE_RANGE);
 8011af0:	2010      	movs	r0, #16
 8011af2:	f7ff ff0d 	bl	8011910 <EE_EraseSectorIfNotEmpty.constprop.1>
			/* If erase operation was failed, a Flash error code is returned */
			if (FlashStatus != FLASH_COMPLETE)
 8011af6:	2809      	cmp	r0, #9
 8011af8:	d186      	bne.n	8011a08 <EE_Init+0x28>
			{
				return FlashStatus;
			}
			/* Mark Page0 as valid */
			FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE);
 8011afa:	4628      	mov	r0, r5
 8011afc:	2100      	movs	r1, #0
 8011afe:	f000 fbaf 	bl	8012260 <FLASH_ProgramHalfWord>
 8011b02:	b280      	uxth	r0, r0
 8011b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b08:	08004000 	.word	0x08004000
 8011b0c:	08008000 	.word	0x08008000
 8011b10:	20002e2e 	.word	0x20002e2e
 8011b14:	08008006 	.word	0x08008006
 8011b18:	20002f70 	.word	0x20002f70
 8011b1c:	08004006 	.word	0x08004006

08011b20 <flash_helper_get_sector_address>:

	// Jump to the bootloader
	jump_to_bootloader();
}

uint8_t* flash_helper_get_sector_address(uint32_t fsector) {
 8011b20:	4a07      	ldr	r2, [pc, #28]	; (8011b40 <flash_helper_get_sector_address+0x20>)
	uint8_t *res = 0;

	for (int i = 0;i < FLASH_SECTORS;i++) {
 8011b22:	2300      	movs	r3, #0
		if (flash_sector[i] == fsector) {
 8011b24:	f832 1b02 	ldrh.w	r1, [r2], #2
 8011b28:	4281      	cmp	r1, r0
 8011b2a:	d004      	beq.n	8011b36 <flash_helper_get_sector_address+0x16>
}

uint8_t* flash_helper_get_sector_address(uint32_t fsector) {
	uint8_t *res = 0;

	for (int i = 0;i < FLASH_SECTORS;i++) {
 8011b2c:	3301      	adds	r3, #1
 8011b2e:	2b0c      	cmp	r3, #12
 8011b30:	d1f8      	bne.n	8011b24 <flash_helper_get_sector_address+0x4>
	// Jump to the bootloader
	jump_to_bootloader();
}

uint8_t* flash_helper_get_sector_address(uint32_t fsector) {
	uint8_t *res = 0;
 8011b32:	2000      	movs	r0, #0
			break;
		}
	}

	return res;
}
 8011b34:	4770      	bx	lr
uint8_t* flash_helper_get_sector_address(uint32_t fsector) {
	uint8_t *res = 0;

	for (int i = 0;i < FLASH_SECTORS;i++) {
		if (flash_sector[i] == fsector) {
			res = (uint8_t *)flash_addr[i];
 8011b36:	4a03      	ldr	r2, [pc, #12]	; (8011b44 <flash_helper_get_sector_address+0x24>)
 8011b38:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
			break;
 8011b3c:	4770      	bx	lr
 8011b3e:	bf00      	nop
 8011b40:	08017920 	.word	0x08017920
 8011b44:	08017940 	.word	0x08017940
	...

08011b50 <hw_init_gpio>:
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8011b50:	2001      	movs	r0, #1
		OPMODE_I2C,
		100000,
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
 8011b52:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8011b56:	4601      	mov	r1, r0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011b58:	4e5e      	ldr	r6, [pc, #376]	; (8011cd4 <hw_init_gpio+0x184>)

	palClearPad(GPIOB, 6);
	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011b5a:	4c5f      	ldr	r4, [pc, #380]	; (8011cd8 <hw_init_gpio+0x188>)

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);

	//PWM ( GPIOA Configuration: Channel 1 to 3 as alternate function push-pull)
	palSetPadMode(GPIOA, 8, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 8011b5c:	4d5f      	ldr	r5, [pc, #380]	; (8011cdc <hw_init_gpio+0x18c>)
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8011b5e:	f000 fb9f 	bl	80122a0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8011b62:	2002      	movs	r0, #2
 8011b64:	2101      	movs	r1, #1
 8011b66:	f000 fb9b 	bl	80122a0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8011b6a:	2004      	movs	r0, #4
 8011b6c:	2101      	movs	r1, #1
 8011b6e:	f000 fb97 	bl	80122a0 <RCC_AHB1PeriphClockCmd>

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011b72:	4630      	mov	r0, r6
 8011b74:	2140      	movs	r1, #64	; 0x40
 8011b76:	2219      	movs	r2, #25
 8011b78:	f7fd fb5a 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011b7c:	2180      	movs	r1, #128	; 0x80

	palClearPad(GPIOB, 6);
	palClearPad(GPIOB, 7);
 8011b7e:	4688      	mov	r8, r1

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);

	palClearPad(GPIOB, 6);
 8011b80:	2740      	movs	r7, #64	; 0x40
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011b82:	4630      	mov	r0, r6
 8011b84:	2219      	movs	r2, #25
 8011b86:	f7fd fb53 	bl	800f230 <_pal_lld_setgroupmode>

	palClearPad(GPIOB, 6);
 8011b8a:	8377      	strh	r7, [r6, #26]
	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011b8c:	4639      	mov	r1, r7
 8011b8e:	4620      	mov	r0, r4
	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);

	palClearPad(GPIOB, 6);
	palClearPad(GPIOB, 7);
 8011b90:	f8a6 801a 	strh.w	r8, [r6, #26]

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011b94:	2219      	movs	r2, #25
 8011b96:	f7fd fb4b 	bl	800f230 <_pal_lld_setgroupmode>
	DISABLE_GATE();

	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011b9a:	4620      	mov	r0, r4
 8011b9c:	4641      	mov	r1, r8
	palClearPad(GPIOB, 6);
	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	DISABLE_GATE();
 8011b9e:	8367      	strh	r7, [r4, #26]

	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011ba0:	2219      	movs	r2, #25
 8011ba2:	f7fd fb45 	bl	800f230 <_pal_lld_setgroupmode>
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011ba6:	f44f 7180 	mov.w	r1, #256	; 0x100
	GAIN_FULLDN();
 8011baa:	4689      	mov	r9, r1

	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8011bac:	4620      	mov	r0, r4
 8011bae:	2219      	movs	r2, #25
 8011bb0:	f7fd fb3e 	bl	800f230 <_pal_lld_setgroupmode>
	GAIN_FULLDN();

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);
 8011bb4:	4630      	mov	r0, r6
	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	GAIN_FULLDN();
 8011bb6:	f8a4 901a 	strh.w	r9, [r4, #26]

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);
 8011bba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8011bbe:	2220      	movs	r2, #32
 8011bc0:	f7fd fb36 	bl	800f230 <_pal_lld_setgroupmode>

	//PWM ( GPIOA Configuration: Channel 1 to 3 as alternate function push-pull)
	palSetPadMode(GPIOA, 8, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 8011bc4:	4649      	mov	r1, r9
 8011bc6:	4628      	mov	r0, r5
 8011bc8:	229a      	movs	r2, #154	; 0x9a
 8011bca:	f7fd fb31 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 9, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 8011bce:	4628      	mov	r0, r5
 8011bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8011bd4:	229a      	movs	r2, #154	; 0x9a
 8011bd6:	f7fd fb2b 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 10, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 8011bda:	4628      	mov	r0, r5
 8011bdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8011be0:	229a      	movs	r2, #154	; 0x9a
 8011be2:	f7fd fb25 	bl	800f230 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOB, 13, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 8011be6:	4630      	mov	r0, r6
 8011be8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8011bec:	229a      	movs	r2, #154	; 0x9a
 8011bee:	f7fd fb1f 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 14, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 8011bf2:	4630      	mov	r0, r6
 8011bf4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8011bf8:	229a      	movs	r2, #154	; 0x9a
 8011bfa:	f7fd fb19 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 15, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 8011bfe:	4630      	mov	r0, r6
 8011c00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011c04:	229a      	movs	r2, #154	; 0x9a
 8011c06:	f7fd fb13 	bl	800f230 <_pal_lld_setgroupmode>

	// DHall sensors
	palSetPadMode(HW_HALL_ENC_GPIO1, HW_HALL_ENC_PIN1, PAL_MODE_INPUT_PULLUP);
 8011c0a:	4620      	mov	r0, r4
 8011c0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8011c10:	2220      	movs	r2, #32
 8011c12:	f7fd fb0d 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(HW_HALL_ENC_GPIO2, HW_HALL_ENC_PIN2, PAL_MODE_INPUT_PULLUP);
 8011c16:	4620      	mov	r0, r4
 8011c18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8011c1c:	2220      	movs	r2, #32
 8011c1e:	f7fd fb07 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(HW_HALL_ENC_GPIO3, HW_HALL_ENC_PIN3, PAL_MODE_INPUT_PULLUP);
 8011c22:	4620      	mov	r0, r4
 8011c24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011c28:	2220      	movs	r2, #32
 8011c2a:	f7fd fb01 	bl	800f230 <_pal_lld_setgroupmode>

	// ADC Pins
	palSetPadMode(GPIOA, 0, PAL_MODE_INPUT_ANALOG);//sen3
 8011c2e:	4628      	mov	r0, r5
 8011c30:	2101      	movs	r1, #1
 8011c32:	2203      	movs	r2, #3
 8011c34:	f7fd fafc 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 1, PAL_MODE_INPUT_ANALOG);//sen2
 8011c38:	4628      	mov	r0, r5
 8011c3a:	2102      	movs	r1, #2
 8011c3c:	2203      	movs	r2, #3
 8011c3e:	f7fd faf7 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 2, PAL_MODE_INPUT_ANALOG);//sen1
 8011c42:	4628      	mov	r0, r5
 8011c44:	2104      	movs	r1, #4
 8011c46:	2203      	movs	r2, #3
 8011c48:	f7fd faf2 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 3, PAL_MODE_INPUT_ANALOG);//INV_TEMP
 8011c4c:	4628      	mov	r0, r5
 8011c4e:	2108      	movs	r1, #8
 8011c50:	2203      	movs	r2, #3
 8011c52:	f7fd faed 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 4, PAL_MODE_INPUT_ANALOG);
 8011c56:	4628      	mov	r0, r5
 8011c58:	2110      	movs	r1, #16
 8011c5a:	2203      	movs	r2, #3
 8011c5c:	f7fd fae8 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 5, PAL_MODE_INPUT_ANALOG);
 8011c60:	4628      	mov	r0, r5
 8011c62:	2120      	movs	r1, #32
 8011c64:	2203      	movs	r2, #3
 8011c66:	f7fd fae3 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 6, PAL_MODE_INPUT_ANALOG);
 8011c6a:	4628      	mov	r0, r5
 8011c6c:	4639      	mov	r1, r7
 8011c6e:	2203      	movs	r2, #3
 8011c70:	f7fd fade 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 7, PAL_MODE_INPUT_ANALOG);
 8011c74:	4628      	mov	r0, r5
 8011c76:	4641      	mov	r1, r8
 8011c78:	2203      	movs	r2, #3
 8011c7a:	f7fd fad9 	bl	800f230 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOB, 0, PAL_MODE_INPUT_ANALOG);//BR_SO1
 8011c7e:	4630      	mov	r0, r6
 8011c80:	2101      	movs	r1, #1
 8011c82:	2203      	movs	r2, #3
 8011c84:	f7fd fad4 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 1, PAL_MODE_INPUT_ANALOG);//BR_SO2
 8011c88:	4630      	mov	r0, r6
 8011c8a:	2102      	movs	r1, #2
 8011c8c:	2203      	movs	r2, #3
 8011c8e:	f7fd facf 	bl	800f230 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOC, 0, PAL_MODE_INPUT_ANALOG);//MOTOR_TEMP
 8011c92:	4620      	mov	r0, r4
 8011c94:	2101      	movs	r1, #1
 8011c96:	2203      	movs	r2, #3
 8011c98:	f7fd faca 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 1, PAL_MODE_INPUT_ANALOG);
 8011c9c:	4620      	mov	r0, r4
 8011c9e:	2102      	movs	r1, #2
 8011ca0:	2203      	movs	r2, #3
 8011ca2:	f7fd fac5 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 2, PAL_MODE_INPUT_ANALOG);//VIN
 8011ca6:	4620      	mov	r0, r4
 8011ca8:	2104      	movs	r1, #4
 8011caa:	2203      	movs	r2, #3
 8011cac:	f7fd fac0 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 3, PAL_MODE_INPUT_ANALOG);
 8011cb0:	4620      	mov	r0, r4
 8011cb2:	2108      	movs	r1, #8
 8011cb4:	2203      	movs	r2, #3
 8011cb6:	f7fd fabb 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
 8011cba:	4620      	mov	r0, r4
 8011cbc:	2110      	movs	r1, #16
 8011cbe:	2203      	movs	r2, #3
 8011cc0:	f7fd fab6 	bl	800f230 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 5, PAL_MODE_INPUT_ANALOG);//ADC_EXT
 8011cc4:	4620      	mov	r0, r4
 8011cc6:	2120      	movs	r1, #32
 8011cc8:	2203      	movs	r2, #3

}
 8011cca:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	palSetPadMode(GPIOC, 0, PAL_MODE_INPUT_ANALOG);//MOTOR_TEMP
	palSetPadMode(GPIOC, 1, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 2, PAL_MODE_INPUT_ANALOG);//VIN
	palSetPadMode(GPIOC, 3, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 5, PAL_MODE_INPUT_ANALOG);//ADC_EXT
 8011cce:	f7fd baaf 	b.w	800f230 <_pal_lld_setgroupmode>
 8011cd2:	bf00      	nop
 8011cd4:	40020400 	.word	0x40020400
 8011cd8:	40020800 	.word	0x40020800
 8011cdc:	40020000 	.word	0x40020000

08011ce0 <hw_setup_adc_channels>:

}

void hw_setup_adc_channels(void) {
 8011ce0:	b570      	push	{r4, r5, r6, lr}
	// ADC1 regular channels 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_15Cycles);
 8011ce2:	4d2c      	ldr	r5, [pc, #176]	; (8011d94 <hw_setup_adc_channels+0xb4>)
	ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 2, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 4, ADC_SampleTime_15Cycles);

	// ADC2 regular channels 
	ADC_RegularChannelConfig(ADC2, ADC_Channel_1, 1, ADC_SampleTime_15Cycles);
 8011ce4:	4c2c      	ldr	r4, [pc, #176]	; (8011d98 <hw_setup_adc_channels+0xb8>)
	ADC_RegularChannelConfig(ADC2, ADC_Channel_8, 2, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC2, ADC_Channel_11, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC2, ADC_Channel_15, 4, ADC_SampleTime_15Cycles);

	// ADC3 regular channels 
	ADC_RegularChannelConfig(ADC3, ADC_Channel_2, 1, ADC_SampleTime_15Cycles);
 8011ce6:	4e2d      	ldr	r6, [pc, #180]	; (8011d9c <hw_setup_adc_channels+0xbc>)

}

void hw_setup_adc_channels(void) {
	// ADC1 regular channels 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_15Cycles);
 8011ce8:	2201      	movs	r2, #1
 8011cea:	4628      	mov	r0, r5
 8011cec:	4613      	mov	r3, r2
 8011cee:	2100      	movs	r1, #0
 8011cf0:	f000 f8de 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 2, ADC_SampleTime_15Cycles);
 8011cf4:	4628      	mov	r0, r5
 8011cf6:	2107      	movs	r1, #7
 8011cf8:	2202      	movs	r2, #2
 8011cfa:	2301      	movs	r3, #1
 8011cfc:	f000 f8d8 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 3, ADC_SampleTime_15Cycles);
 8011d00:	4628      	mov	r0, r5
 8011d02:	210a      	movs	r1, #10
 8011d04:	2203      	movs	r2, #3
 8011d06:	2301      	movs	r3, #1
 8011d08:	f000 f8d2 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 4, ADC_SampleTime_15Cycles);
 8011d0c:	2104      	movs	r1, #4
 8011d0e:	4628      	mov	r0, r5
 8011d10:	460a      	mov	r2, r1
 8011d12:	2301      	movs	r3, #1
 8011d14:	f000 f8cc 	bl	8011eb0 <ADC_RegularChannelConfig>

	// ADC2 regular channels 
	ADC_RegularChannelConfig(ADC2, ADC_Channel_1, 1, ADC_SampleTime_15Cycles);
 8011d18:	2101      	movs	r1, #1
 8011d1a:	4620      	mov	r0, r4
 8011d1c:	460a      	mov	r2, r1
 8011d1e:	460b      	mov	r3, r1
 8011d20:	f000 f8c6 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_8, 2, ADC_SampleTime_15Cycles);
 8011d24:	4620      	mov	r0, r4
 8011d26:	2108      	movs	r1, #8
 8011d28:	2202      	movs	r2, #2
 8011d2a:	2301      	movs	r3, #1
 8011d2c:	f000 f8c0 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_11, 3, ADC_SampleTime_15Cycles);
 8011d30:	4620      	mov	r0, r4
 8011d32:	210b      	movs	r1, #11
 8011d34:	2203      	movs	r2, #3
 8011d36:	2301      	movs	r3, #1
 8011d38:	f000 f8ba 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_15, 4, ADC_SampleTime_15Cycles);
 8011d3c:	4620      	mov	r0, r4
 8011d3e:	210f      	movs	r1, #15
 8011d40:	2204      	movs	r2, #4
 8011d42:	2301      	movs	r3, #1
 8011d44:	f000 f8b4 	bl	8011eb0 <ADC_RegularChannelConfig>

	// ADC3 regular channels 
	ADC_RegularChannelConfig(ADC3, ADC_Channel_2, 1, ADC_SampleTime_15Cycles);
 8011d48:	2201      	movs	r2, #1
 8011d4a:	4630      	mov	r0, r6
 8011d4c:	4613      	mov	r3, r2
 8011d4e:	2102      	movs	r1, #2
 8011d50:	f000 f8ae 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_3, 2, ADC_SampleTime_15Cycles);
 8011d54:	4630      	mov	r0, r6
 8011d56:	2103      	movs	r1, #3
 8011d58:	2202      	movs	r2, #2
 8011d5a:	2301      	movs	r3, #1
 8011d5c:	f000 f8a8 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_12, 3, ADC_SampleTime_15Cycles);
 8011d60:	4630      	mov	r0, r6
 8011d62:	210c      	movs	r1, #12
 8011d64:	2203      	movs	r2, #3
 8011d66:	2301      	movs	r3, #1
 8011d68:	f000 f8a2 	bl	8011eb0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_5, 4, ADC_SampleTime_15Cycles);
 8011d6c:	4630      	mov	r0, r6
 8011d6e:	2105      	movs	r1, #5
 8011d70:	2204      	movs	r2, #4
 8011d72:	2301      	movs	r3, #1
 8011d74:	f000 f89c 	bl	8011eb0 <ADC_RegularChannelConfig>

	// Injected channels
	ADC_InjectedChannelConfig(ADC1, ADC_Channel_8, 1, ADC_SampleTime_15Cycles);
 8011d78:	2201      	movs	r2, #1
 8011d7a:	4628      	mov	r0, r5
 8011d7c:	4613      	mov	r3, r2
 8011d7e:	2108      	movs	r1, #8
 8011d80:	f000 f8ee 	bl	8011f60 <ADC_InjectedChannelConfig>
	ADC_InjectedChannelConfig(ADC2, ADC_Channel_9, 1, ADC_SampleTime_15Cycles);
 8011d84:	2201      	movs	r2, #1
 8011d86:	4620      	mov	r0, r4
 8011d88:	4613      	mov	r3, r2
 8011d8a:	2109      	movs	r1, #9
}
 8011d8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ADC_RegularChannelConfig(ADC3, ADC_Channel_12, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC3, ADC_Channel_5, 4, ADC_SampleTime_15Cycles);

	// Injected channels
	ADC_InjectedChannelConfig(ADC1, ADC_Channel_8, 1, ADC_SampleTime_15Cycles);
	ADC_InjectedChannelConfig(ADC2, ADC_Channel_9, 1, ADC_SampleTime_15Cycles);
 8011d90:	f000 b8e6 	b.w	8011f60 <ADC_InjectedChannelConfig>
 8011d94:	40012000 	.word	0x40012000
 8011d98:	40012100 	.word	0x40012100
 8011d9c:	40012200 	.word	0x40012200

08011da0 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8011da0:	78c3      	ldrb	r3, [r0, #3]
 8011da2:	b95b      	cbnz	r3, 8011dbc <NVIC_Init+0x1c>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8011da4:	7803      	ldrb	r3, [r0, #0]
 8011da6:	4818      	ldr	r0, [pc, #96]	; (8011e08 <NVIC_Init+0x68>)
 8011da8:	095a      	lsrs	r2, r3, #5
 8011daa:	3220      	adds	r2, #32
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8011dac:	f003 031f 	and.w	r3, r3, #31
 8011db0:	2101      	movs	r1, #1
 8011db2:	fa01 f303 	lsl.w	r3, r1, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8011db6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8011dba:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8011dbc:	4b13      	ldr	r3, [pc, #76]	; (8011e0c <NVIC_Init+0x6c>)
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8011dbe:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8011dc0:	68d9      	ldr	r1, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8011dc2:	7845      	ldrb	r5, [r0, #1]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8011dc4:	7882      	ldrb	r2, [r0, #2]
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8011dc6:	7804      	ldrb	r4, [r0, #0]
 8011dc8:	4e0f      	ldr	r6, [pc, #60]	; (8011e08 <NVIC_Init+0x68>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8011dca:	43c9      	mvns	r1, r1
 8011dcc:	f3c1 2102 	ubfx	r1, r1, #8, #3
    tmppre = (0x4 - tmppriority);
 8011dd0:	f1c1 0704 	rsb	r7, r1, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8011dd4:	b2ff      	uxtb	r7, r7
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8011dd6:	230f      	movs	r3, #15

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8011dd8:	40bd      	lsls	r5, r7
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8011dda:	410b      	asrs	r3, r1

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8011ddc:	4013      	ands	r3, r2
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8011dde:	b2e9      	uxtb	r1, r5
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8011de0:	430b      	orrs	r3, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8011de2:	f104 4260 	add.w	r2, r4, #3758096384	; 0xe0000000
 8011de6:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8011dea:	011b      	lsls	r3, r3, #4
 8011dec:	b2db      	uxtb	r3, r3
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8011dee:	f882 3300 	strb.w	r3, [r2, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8011df2:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8011df4:	2201      	movs	r2, #1
 8011df6:	f003 011f 	and.w	r1, r3, #31
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8011dfa:	095b      	lsrs	r3, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8011dfc:	408a      	lsls	r2, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8011dfe:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8011e02:	bcf0      	pop	{r4, r5, r6, r7}
 8011e04:	4770      	bx	lr
 8011e06:	bf00      	nop
 8011e08:	e000e100 	.word	0xe000e100
 8011e0c:	e000ed00 	.word	0xe000ed00

08011e10 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8011e10:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8011e12:	6844      	ldr	r4, [r0, #4]
 8011e14:	680a      	ldr	r2, [r1, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8011e16:	f891 c004 	ldrb.w	ip, [r1, #4]
 8011e1a:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 8011e1e:	690e      	ldr	r6, [r1, #16]
 8011e20:	688d      	ldr	r5, [r1, #8]
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8011e22:	794f      	ldrb	r7, [r1, #5]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8011e24:	4b0d      	ldr	r3, [pc, #52]	; (8011e5c <ADC_Init+0x4c>)
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8011e26:	f024 7440 	bic.w	r4, r4, #50331648	; 0x3000000
 8011e2a:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8011e2e:	4322      	orrs	r2, r4
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8011e30:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8011e34:	6042      	str	r2, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8011e36:	6884      	ldr	r4, [r0, #8]
 8011e38:	ea4e 0206 	orr.w	r2, lr, r6
 8011e3c:	432a      	orrs	r2, r5
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8011e3e:	4023      	ands	r3, r4
 8011e40:	4313      	orrs	r3, r2
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8011e42:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8011e46:	6083      	str	r3, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8011e48:	7d0a      	ldrb	r2, [r1, #20]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8011e4a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8011e4c:	3a01      	subs	r2, #1
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8011e4e:	b2d2      	uxtb	r2, r2
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8011e50:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8011e54:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8011e58:	62c3      	str	r3, [r0, #44]	; 0x2c
 8011e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e5c:	c0fff7fd 	.word	0xc0fff7fd

08011e60 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8011e60:	b470      	push	{r4, r5, r6}
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8011e62:	e890 0044 	ldmia.w	r0, {r2, r6}
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8011e66:	4d06      	ldr	r5, [pc, #24]	; (8011e80 <ADC_CommonInit+0x20>)
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8011e68:	6884      	ldr	r4, [r0, #8]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8011e6a:	68c1      	ldr	r1, [r0, #12]
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8011e6c:	4b05      	ldr	r3, [pc, #20]	; (8011e84 <ADC_CommonInit+0x24>)
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8011e6e:	6868      	ldr	r0, [r5, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8011e70:	4332      	orrs	r2, r6
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8011e72:	4322      	orrs	r2, r4
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8011e74:	430a      	orrs	r2, r1
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8011e76:	4003      	ands	r3, r0
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8011e78:	4313      	orrs	r3, r2
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8011e7a:	606b      	str	r3, [r5, #4]
}
 8011e7c:	bc70      	pop	{r4, r5, r6}
 8011e7e:	4770      	bx	lr
 8011e80:	40012300 	.word	0x40012300
 8011e84:	fffc30e0 	.word	0xfffc30e0
	...

08011e90 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8011e90:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8011e92:	b919      	cbnz	r1, 8011e9c <ADC_Cmd+0xc>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8011e94:	f023 0301 	bic.w	r3, r3, #1
 8011e98:	6083      	str	r3, [r0, #8]
 8011e9a:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8011e9c:	f043 0301 	orr.w	r3, r3, #1
 8011ea0:	6083      	str	r3, [r0, #8]
 8011ea2:	4770      	bx	lr
	...

08011eb0 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8011eb0:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8011eb2:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8011eb4:	d91c      	bls.n	8011ef0 <ADC_RegularChannelConfig+0x40>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8011eb6:	f1a1 040a 	sub.w	r4, r1, #10
 8011eba:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8011ebe:	68c5      	ldr	r5, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8011ec0:	2607      	movs	r6, #7
 8011ec2:	40a6      	lsls	r6, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8011ec4:	40a3      	lsls	r3, r4
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8011ec6:	ea25 0406 	bic.w	r4, r5, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8011eca:	4323      	orrs	r3, r4
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8011ecc:	2a06      	cmp	r2, #6
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8011ece:	60c3      	str	r3, [r0, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8011ed0:	d91a      	bls.n	8011f08 <ADC_RegularChannelConfig+0x58>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8011ed2:	2a0c      	cmp	r2, #12
 8011ed4:	d925      	bls.n	8011f22 <ADC_RegularChannelConfig+0x72>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8011ed6:	3a0d      	subs	r2, #13
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8011ed8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8011eda:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8011ede:	231f      	movs	r3, #31
 8011ee0:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8011ee2:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8011ee6:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8011ee8:	4319      	orrs	r1, r3
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8011eea:	62c1      	str	r1, [r0, #44]	; 0x2c
  }
}
 8011eec:	bc70      	pop	{r4, r5, r6}
 8011eee:	4770      	bx	lr
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8011ef0:	eb01 0641 	add.w	r6, r1, r1, lsl #1
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8011ef4:	6905      	ldr	r5, [r0, #16]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8011ef6:	2407      	movs	r4, #7
 8011ef8:	40b4      	lsls	r4, r6
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8011efa:	40b3      	lsls	r3, r6
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8011efc:	ea25 0404 	bic.w	r4, r5, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8011f00:	4323      	orrs	r3, r4
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8011f02:	2a06      	cmp	r2, #6
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8011f04:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8011f06:	d8e4      	bhi.n	8011ed2 <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8011f08:	3a01      	subs	r2, #1
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8011f0a:	6b44      	ldr	r4, [r0, #52]	; 0x34
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8011f0c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8011f10:	231f      	movs	r3, #31
 8011f12:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8011f14:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8011f18:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8011f1a:	4319      	orrs	r1, r3
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8011f1c:	6341      	str	r1, [r0, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8011f1e:	bc70      	pop	{r4, r5, r6}
 8011f20:	4770      	bx	lr
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8011f22:	3a07      	subs	r2, #7
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8011f24:	6b04      	ldr	r4, [r0, #48]	; 0x30
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8011f26:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8011f2a:	231f      	movs	r3, #31
 8011f2c:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8011f2e:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8011f32:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8011f34:	4319      	orrs	r1, r3
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8011f36:	6301      	str	r1, [r0, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8011f38:	bc70      	pop	{r4, r5, r6}
 8011f3a:	4770      	bx	lr
 8011f3c:	0000      	movs	r0, r0
	...

08011f40 <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 8011f40:	4a05      	ldr	r2, [pc, #20]	; (8011f58 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x18>)
 8011f42:	6853      	ldr	r3, [r2, #4]
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8011f44:	b918      	cbnz	r0, 8011f4e <ADC_MultiModeDMARequestAfterLastTransferCmd+0xe>
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 8011f46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011f4a:	6053      	str	r3, [r2, #4]
 8011f4c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 8011f4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8011f52:	6053      	str	r3, [r2, #4]
 8011f54:	4770      	bx	lr
 8011f56:	bf00      	nop
 8011f58:	40012300 	.word	0x40012300
 8011f5c:	00000000 	.word	0x00000000

08011f60 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8011f60:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8011f62:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8011f64:	d81a      	bhi.n	8011f9c <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8011f66:	eb01 0641 	add.w	r6, r1, r1, lsl #1
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8011f6a:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8011f6c:	2407      	movs	r4, #7
 8011f6e:	40b4      	lsls	r4, r6
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8011f70:	40b3      	lsls	r3, r6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8011f72:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8011f76:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8011f78:	6103      	str	r3, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8011f7a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8011f7c:	3202      	adds	r2, #2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8011f7e:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8011f82:	1b12      	subs	r2, r2, r4
 8011f84:	b2d2      	uxtb	r2, r2
 8011f86:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8011f8a:	241f      	movs	r4, #31
 8011f8c:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8011f8e:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8011f92:	4091      	lsls	r1, r2
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8011f94:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8011f96:	6381      	str	r1, [r0, #56]	; 0x38
}
 8011f98:	bc70      	pop	{r4, r5, r6}
 8011f9a:	4770      	bx	lr
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8011f9c:	f1a1 040a 	sub.w	r4, r1, #10
 8011fa0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8011fa4:	68c5      	ldr	r5, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8011fa6:	2607      	movs	r6, #7
 8011fa8:	40a6      	lsls	r6, r4
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8011faa:	40a3      	lsls	r3, r4
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8011fac:	ea25 0406 	bic.w	r4, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8011fb0:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8011fb2:	60c3      	str	r3, [r0, #12]
 8011fb4:	e7e1      	b.n	8011f7a <ADC_InjectedChannelConfig+0x1a>
 8011fb6:	bf00      	nop
	...

08011fc0 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8011fc0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8011fc2:	3901      	subs	r1, #1
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8011fc4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8011fc8:	ea43 5101 	orr.w	r1, r3, r1, lsl #20
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8011fcc:	6381      	str	r1, [r0, #56]	; 0x38
 8011fce:	4770      	bx	lr

08011fd0 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8011fd0:	6883      	ldr	r3, [r0, #8]
  
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_RESET;
 8011fd2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8011fd6:	4319      	orrs	r1, r3
  
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8011fd8:	6081      	str	r1, [r0, #8]
 8011fda:	4770      	bx	lr
 8011fdc:	0000      	movs	r0, r0
	...

08011fe0 <ADC_ExternalTrigInjectedConvEdgeConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8011fe0:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external trigger edge for injected group */
  tmpreg &= CR2_JEXTEN_RESET;
 8011fe2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the new external trigger edge for injected group */
  tmpreg |= ADC_ExternalTrigInjecConvEdge;
 8011fe6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8011fe8:	6081      	str	r1, [r0, #8]
 8011fea:	4770      	bx	lr
 8011fec:	0000      	movs	r0, r0
	...

08011ff0 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8011ff0:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8011ff2:	2300      	movs	r3, #0
 8011ff4:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8011ff6:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8011ff8:	9b01      	ldr	r3, [sp, #4]
 8011ffa:	3328      	adds	r3, #40	; 0x28
 8011ffc:	4419      	add	r1, r3
 8011ffe:	9101      	str	r1, [sp, #4]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8012000:	9b01      	ldr	r3, [sp, #4]
 8012002:	6818      	ldr	r0, [r3, #0]
}
 8012004:	b280      	uxth	r0, r0
 8012006:	b002      	add	sp, #8
 8012008:	4770      	bx	lr
 801200a:	bf00      	nop
 801200c:	0000      	movs	r0, r0
	...

08012010 <ADC_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  itmask = (uint32_t)0x01 << itmask;    
 8012010:	b2c9      	uxtb	r1, r1
 8012012:	2301      	movs	r3, #1
 8012014:	408b      	lsls	r3, r1

  if (NewState != DISABLE)
 8012016:	b922      	cbnz	r2, 8012022 <ADC_ITConfig+0x12>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8012018:	6842      	ldr	r2, [r0, #4]
 801201a:	ea22 0303 	bic.w	r3, r2, r3
 801201e:	6043      	str	r3, [r0, #4]
 8012020:	4770      	bx	lr
  itmask = (uint32_t)0x01 << itmask;    

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8012022:	6842      	ldr	r2, [r0, #4]
 8012024:	4313      	orrs	r3, r2
 8012026:	6043      	str	r3, [r0, #4]
 8012028:	4770      	bx	lr
 801202a:	bf00      	nop
 801202c:	0000      	movs	r0, r0
	...

08012030 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8012030:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8012034:	6001      	str	r1, [r0, #0]
 8012036:	4770      	bx	lr
	...

08012040 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8012040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012044:	b082      	sub	sp, #8
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8012046:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8012048:	9301      	str	r3, [sp, #4]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 801204a:	68cb      	ldr	r3, [r1, #12]
 801204c:	694f      	ldr	r7, [r1, #20]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 801204e:	698e      	ldr	r6, [r1, #24]
 8012050:	69cd      	ldr	r5, [r1, #28]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8012052:	6a0c      	ldr	r4, [r1, #32]
 8012054:	6a4a      	ldr	r2, [r1, #36]	; 0x24
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8012056:	f8d0 c000 	ldr.w	ip, [r0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 801205a:	f8df e050 	ldr.w	lr, [pc, #80]	; 80120ac <DMA_Init+0x6c>
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 801205e:	4698      	mov	r8, r3
 8012060:	680b      	ldr	r3, [r1, #0]
 8012062:	ea48 0803 	orr.w	r8, r8, r3
 8012066:	ea48 0707 	orr.w	r7, r8, r7
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 801206a:	433e      	orrs	r6, r7
 801206c:	4335      	orrs	r5, r6
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 801206e:	432c      	orrs	r4, r5
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8012070:	9b01      	ldr	r3, [sp, #4]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8012072:	6b0e      	ldr	r6, [r1, #48]	; 0x30
  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8012074:	690d      	ldr	r5, [r1, #16]
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8012076:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8012078:	4313      	orrs	r3, r2
 801207a:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 801207c:	684c      	ldr	r4, [r1, #4]
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 801207e:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8012080:	6b8a      	ldr	r2, [r1, #56]	; 0x38
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8012082:	ea0c 0e0e 	and.w	lr, ip, lr
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8012086:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8012088:	ea43 030e 	orr.w	r3, r3, lr
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 801208c:	6003      	str	r3, [r0, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 801208e:	6942      	ldr	r2, [r0, #20]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8012090:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8012092:	6889      	ldr	r1, [r1, #8]
  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8012094:	f022 0207 	bic.w	r2, r2, #7

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8012098:	4333      	orrs	r3, r6
 801209a:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 801209c:	6143      	str	r3, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 801209e:	6045      	str	r5, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80120a0:	6084      	str	r4, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80120a2:	60c1      	str	r1, [r0, #12]
}
 80120a4:	b002      	add	sp, #8
 80120a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120aa:	bf00      	nop
 80120ac:	f01c803f 	.word	0xf01c803f

080120b0 <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80120b0:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80120b2:	b919      	cbnz	r1, 80120bc <DMA_Cmd+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80120b4:	f023 0301 	bic.w	r3, r3, #1
 80120b8:	6003      	str	r3, [r0, #0]
 80120ba:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80120bc:	f043 0301 	orr.w	r3, r3, #1
 80120c0:	6003      	str	r3, [r0, #0]
 80120c2:	4770      	bx	lr
	...

080120d0 <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 80120d0:	060b      	lsls	r3, r1, #24
 80120d2:	d50c      	bpl.n	80120ee <DMA_ITConfig+0x1e>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80120d4:	6943      	ldr	r3, [r0, #20]
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
 80120d6:	b1aa      	cbz	r2, 8012104 <DMA_ITConfig+0x34>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80120d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80120dc:	2980      	cmp	r1, #128	; 0x80
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80120de:	6143      	str	r3, [r0, #20]
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80120e0:	d00f      	beq.n	8012102 <DMA_ITConfig+0x32>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80120e2:	6803      	ldr	r3, [r0, #0]
 80120e4:	f001 011e 	and.w	r1, r1, #30
 80120e8:	4319      	orrs	r1, r3
 80120ea:	6001      	str	r1, [r0, #0]
 80120ec:	4770      	bx	lr
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80120ee:	2980      	cmp	r1, #128	; 0x80
 80120f0:	d007      	beq.n	8012102 <DMA_ITConfig+0x32>
  {
    if (NewState != DISABLE)
 80120f2:	2a00      	cmp	r2, #0
 80120f4:	d1f5      	bne.n	80120e2 <DMA_ITConfig+0x12>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80120f6:	6803      	ldr	r3, [r0, #0]
 80120f8:	f001 011e 	and.w	r1, r1, #30
 80120fc:	ea23 0101 	bic.w	r1, r3, r1
 8012100:	6001      	str	r1, [r0, #0]
 8012102:	4770      	bx	lr
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8012104:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8012108:	2980      	cmp	r1, #128	; 0x80
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 801210a:	6143      	str	r3, [r0, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 801210c:	d1f3      	bne.n	80120f6 <DMA_ITConfig+0x26>
 801210e:	4770      	bx	lr

08012110 <EXTI_GetITStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8012110:	4b03      	ldr	r3, [pc, #12]	; (8012120 <EXTI_GetITStatus+0x10>)
 8012112:	695b      	ldr	r3, [r3, #20]
 8012114:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  return bitstatus;
  
}
 8012116:	bf14      	ite	ne
 8012118:	2001      	movne	r0, #1
 801211a:	2000      	moveq	r0, #0
 801211c:	4770      	bx	lr
 801211e:	bf00      	nop
 8012120:	40013c00 	.word	0x40013c00
	...

08012130 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8012130:	4b01      	ldr	r3, [pc, #4]	; (8012138 <EXTI_ClearITPendingBit+0x8>)
 8012132:	6158      	str	r0, [r3, #20]
 8012134:	4770      	bx	lr
 8012136:	bf00      	nop
 8012138:	40013c00 	.word	0x40013c00
 801213c:	00000000 	.word	0x00000000

08012140 <FLASH_Unlock>:
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 8012140:	4b04      	ldr	r3, [pc, #16]	; (8012154 <FLASH_Unlock+0x14>)
 8012142:	691a      	ldr	r2, [r3, #16]
 8012144:	2a00      	cmp	r2, #0
 8012146:	da03      	bge.n	8012150 <FLASH_Unlock+0x10>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 8012148:	4903      	ldr	r1, [pc, #12]	; (8012158 <FLASH_Unlock+0x18>)
    FLASH->KEYR = FLASH_KEY2;
 801214a:	4a04      	ldr	r2, [pc, #16]	; (801215c <FLASH_Unlock+0x1c>)
void FLASH_Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 801214c:	6059      	str	r1, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 801214e:	605a      	str	r2, [r3, #4]
 8012150:	4770      	bx	lr
 8012152:	bf00      	nop
 8012154:	40023c00 	.word	0x40023c00
 8012158:	45670123 	.word	0x45670123
 801215c:	cdef89ab 	.word	0xcdef89ab

08012160 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8012160:	4b01      	ldr	r3, [pc, #4]	; (8012168 <FLASH_ClearFlag+0x8>)
 8012162:	60d8      	str	r0, [r3, #12]
 8012164:	4770      	bx	lr
 8012166:	bf00      	nop
 8012168:	40023c00 	.word	0x40023c00
 801216c:	00000000 	.word	0x00000000

08012170 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8012170:	4b0e      	ldr	r3, [pc, #56]	; (80121ac <FLASH_GetStatus+0x3c>)
 8012172:	68da      	ldr	r2, [r3, #12]
 8012174:	03d2      	lsls	r2, r2, #15
 8012176:	d409      	bmi.n	801218c <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 8012178:	68da      	ldr	r2, [r3, #12]
 801217a:	06d1      	lsls	r1, r2, #27
 801217c:	d501      	bpl.n	8012182 <FLASH_GetStatus+0x12>
    { 
      flashstatus = FLASH_ERROR_WRP;
 801217e:	2006      	movs	r0, #6
 8012180:	4770      	bx	lr
    }
    else
    {
      if((FLASH->SR & FLASH_FLAG_RDERR) != (uint32_t)0x00)
 8012182:	68da      	ldr	r2, [r3, #12]
 8012184:	05d2      	lsls	r2, r2, #23
 8012186:	d503      	bpl.n	8012190 <FLASH_GetStatus+0x20>
      { 
        flashstatus = FLASH_ERROR_RD;
 8012188:	2002      	movs	r0, #2
 801218a:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 801218c:	2001      	movs	r0, #1
 801218e:	4770      	bx	lr
      { 
        flashstatus = FLASH_ERROR_RD;
      } 
      else 
      {
        if((FLASH->SR & (uint32_t)0xE0) != (uint32_t)0x00)
 8012190:	68da      	ldr	r2, [r3, #12]
 8012192:	f012 0fe0 	tst.w	r2, #224	; 0xe0
 8012196:	d001      	beq.n	801219c <FLASH_GetStatus+0x2c>
        {
          flashstatus = FLASH_ERROR_PROGRAM; 
 8012198:	2007      	movs	r0, #7
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
}
 801219a:	4770      	bx	lr
        {
          flashstatus = FLASH_ERROR_PROGRAM; 
        }
        else
        {
          if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 801219c:	68db      	ldr	r3, [r3, #12]
 801219e:	f013 0f02 	tst.w	r3, #2
          {
            flashstatus = FLASH_ERROR_OPERATION;
          }
          else
          {
            flashstatus = FLASH_COMPLETE;
 80121a2:	bf14      	ite	ne
 80121a4:	2008      	movne	r0, #8
 80121a6:	2009      	moveq	r0, #9
 80121a8:	4770      	bx	lr
 80121aa:	bf00      	nop
 80121ac:	40023c00 	.word	0x40023c00

080121b0 <FLASH_WaitForLastOperation>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_WaitForLastOperation(void)
{ 
 80121b0:	b500      	push	{lr}
 80121b2:	b083      	sub	sp, #12
  __IO FLASH_Status status = FLASH_COMPLETE;
 80121b4:	2309      	movs	r3, #9
 80121b6:	f88d 3007 	strb.w	r3, [sp, #7]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 80121ba:	f7ff ffd9 	bl	8012170 <FLASH_GetStatus>
 80121be:	f88d 0007 	strb.w	r0, [sp, #7]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY)
 80121c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80121c6:	2b01      	cmp	r3, #1
 80121c8:	d0f7      	beq.n	80121ba <FLASH_WaitForLastOperation+0xa>
  {
    status = FLASH_GetStatus();
  }
  /* Return the operation status */
  return status;
 80121ca:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80121ce:	b2c0      	uxtb	r0, r0
}
 80121d0:	b003      	add	sp, #12
 80121d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80121d6:	bf00      	nop
	...

080121e0 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 80121e0:	b570      	push	{r4, r5, r6, lr}
 80121e2:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 80121e4:	b359      	cbz	r1, 801223e <FLASH_EraseSector+0x5e>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == VoltageRange_2)
 80121e6:	2901      	cmp	r1, #1
 80121e8:	d02f      	beq.n	801224a <FLASH_EraseSector+0x6a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == VoltageRange_3)
 80121ea:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80121ec:	bf0c      	ite	eq
 80121ee:	f44f 7400 	moveq.w	r4, #512	; 0x200
 80121f2:	f44f 7440 	movne.w	r4, #768	; 0x300
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80121f6:	f7ff ffdb 	bl	80121b0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80121fa:	2809      	cmp	r0, #9
 80121fc:	d124      	bne.n	8012248 <FLASH_EraseSector+0x68>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 80121fe:	4d14      	ldr	r5, [pc, #80]	; (8012250 <FLASH_EraseSector+0x70>)
 8012200:	692b      	ldr	r3, [r5, #16]
 8012202:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012206:	612b      	str	r3, [r5, #16]
    FLASH->CR |= tmp_psize;
 8012208:	6929      	ldr	r1, [r5, #16]
 801220a:	4321      	orrs	r1, r4
 801220c:	6129      	str	r1, [r5, #16]
    FLASH->CR &= SECTOR_MASK;
 801220e:	692b      	ldr	r3, [r5, #16]
 8012210:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8012214:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 8012216:	692b      	ldr	r3, [r5, #16]
 8012218:	f043 0302 	orr.w	r3, r3, #2
 801221c:	431e      	orrs	r6, r3
 801221e:	612e      	str	r6, [r5, #16]
    FLASH->CR |= FLASH_CR_STRT;
 8012220:	692b      	ldr	r3, [r5, #16]
 8012222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012226:	612b      	str	r3, [r5, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 8012228:	f7ff ffc2 	bl	80121b0 <FLASH_WaitForLastOperation>
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 801222c:	692b      	ldr	r3, [r5, #16]
 801222e:	f023 0302 	bic.w	r3, r3, #2
 8012232:	612b      	str	r3, [r5, #16]
    FLASH->CR &= SECTOR_MASK; 
 8012234:	692b      	ldr	r3, [r5, #16]
 8012236:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 801223a:	612b      	str	r3, [r5, #16]
  }
  /* Return the Erase Status */
  return status;
}
 801223c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 801223e:	460c      	mov	r4, r1
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8012240:	f7ff ffb6 	bl	80121b0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8012244:	2809      	cmp	r0, #9
 8012246:	d0da      	beq.n	80121fe <FLASH_EraseSector+0x1e>
    FLASH->CR &= (~FLASH_CR_SER);
    FLASH->CR &= SECTOR_MASK; 
  }
  /* Return the Erase Status */
  return status;
}
 8012248:	bd70      	pop	{r4, r5, r6, pc}
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == VoltageRange_2)
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 801224a:	f44f 7480 	mov.w	r4, #256	; 0x100
 801224e:	e7f7      	b.n	8012240 <FLASH_EraseSector+0x60>
 8012250:	40023c00 	.word	0x40023c00
	...

08012260 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8012260:	b570      	push	{r4, r5, r6, lr}
 8012262:	4605      	mov	r5, r0
 8012264:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8012266:	f7ff ffa3 	bl	80121b0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 801226a:	2809      	cmp	r0, #9
 801226c:	d000      	beq.n	8012270 <FLASH_ProgramHalfWord+0x10>
    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
  } 
  /* Return the Program Status */
  return status;
}
 801226e:	bd70      	pop	{r4, r5, r6, pc}
  status = FLASH_WaitForLastOperation();
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8012270:	4c0a      	ldr	r4, [pc, #40]	; (801229c <FLASH_ProgramHalfWord+0x3c>)
 8012272:	6923      	ldr	r3, [r4, #16]
 8012274:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012278:	6123      	str	r3, [r4, #16]
    FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 801227a:	6923      	ldr	r3, [r4, #16]
 801227c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012280:	6123      	str	r3, [r4, #16]
    FLASH->CR |= FLASH_CR_PG;
 8012282:	6923      	ldr	r3, [r4, #16]
 8012284:	f043 0301 	orr.w	r3, r3, #1
 8012288:	6123      	str	r3, [r4, #16]
  
    *(__IO uint16_t*)Address = Data;
 801228a:	802e      	strh	r6, [r5, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 801228c:	f7ff ff90 	bl	80121b0 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8012290:	6923      	ldr	r3, [r4, #16]
 8012292:	f023 0301 	bic.w	r3, r3, #1
 8012296:	6123      	str	r3, [r4, #16]
  } 
  /* Return the Program Status */
  return status;
}
 8012298:	bd70      	pop	{r4, r5, r6, pc}
 801229a:	bf00      	nop
 801229c:	40023c00 	.word	0x40023c00

080122a0 <RCC_AHB1PeriphClockCmd>:
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80122a0:	4a04      	ldr	r2, [pc, #16]	; (80122b4 <RCC_AHB1PeriphClockCmd+0x14>)
 80122a2:	6b13      	ldr	r3, [r2, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80122a4:	b919      	cbnz	r1, 80122ae <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80122a6:	ea23 0000 	bic.w	r0, r3, r0
 80122aa:	6310      	str	r0, [r2, #48]	; 0x30
 80122ac:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80122ae:	4318      	orrs	r0, r3
 80122b0:	6310      	str	r0, [r2, #48]	; 0x30
 80122b2:	4770      	bx	lr
 80122b4:	40023800 	.word	0x40023800
	...

080122c0 <RCC_APB1PeriphClockCmd>:
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80122c0:	4a04      	ldr	r2, [pc, #16]	; (80122d4 <RCC_APB1PeriphClockCmd+0x14>)
 80122c2:	6c13      	ldr	r3, [r2, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80122c4:	b919      	cbnz	r1, 80122ce <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80122c6:	ea23 0000 	bic.w	r0, r3, r0
 80122ca:	6410      	str	r0, [r2, #64]	; 0x40
 80122cc:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80122ce:	4318      	orrs	r0, r3
 80122d0:	6410      	str	r0, [r2, #64]	; 0x40
 80122d2:	4770      	bx	lr
 80122d4:	40023800 	.word	0x40023800
	...

080122e0 <RCC_APB2PeriphClockCmd>:
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80122e0:	4a04      	ldr	r2, [pc, #16]	; (80122f4 <RCC_APB2PeriphClockCmd+0x14>)
 80122e2:	6c53      	ldr	r3, [r2, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80122e4:	b919      	cbnz	r1, 80122ee <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80122e6:	ea23 0000 	bic.w	r0, r3, r0
 80122ea:	6450      	str	r0, [r2, #68]	; 0x44
 80122ec:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80122ee:	4318      	orrs	r0, r3
 80122f0:	6450      	str	r0, [r2, #68]	; 0x44
 80122f2:	4770      	bx	lr
 80122f4:	40023800 	.word	0x40023800
	...

08012300 <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8012300:	4a04      	ldr	r2, [pc, #16]	; (8012314 <RCC_APB1PeriphResetCmd+0x14>)
 8012302:	6a13      	ldr	r3, [r2, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012304:	b919      	cbnz	r1, 801230e <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8012306:	ea23 0000 	bic.w	r0, r3, r0
 801230a:	6210      	str	r0, [r2, #32]
 801230c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 801230e:	4318      	orrs	r0, r3
 8012310:	6210      	str	r0, [r2, #32]
 8012312:	4770      	bx	lr
 8012314:	40023800 	.word	0x40023800
	...

08012320 <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8012320:	4a04      	ldr	r2, [pc, #16]	; (8012334 <RCC_APB2PeriphResetCmd+0x14>)
 8012322:	6a53      	ldr	r3, [r2, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012324:	b919      	cbnz	r1, 801232e <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8012326:	ea23 0000 	bic.w	r0, r3, r0
 801232a:	6250      	str	r0, [r2, #36]	; 0x24
 801232c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 801232e:	4318      	orrs	r0, r3
 8012330:	6250      	str	r0, [r2, #36]	; 0x24
 8012332:	4770      	bx	lr
 8012334:	40023800 	.word	0x40023800
	...

08012340 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8012340:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8012342:	4b60      	ldr	r3, [pc, #384]	; (80124c4 <TIM_DeInit+0x184>)
 8012344:	4298      	cmp	r0, r3
 8012346:	d035      	beq.n	80123b4 <TIM_DeInit+0x74>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 8012348:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 801234c:	d03c      	beq.n	80123c8 <TIM_DeInit+0x88>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 801234e:	4b5e      	ldr	r3, [pc, #376]	; (80124c8 <TIM_DeInit+0x188>)
 8012350:	4298      	cmp	r0, r3
 8012352:	d043      	beq.n	80123dc <TIM_DeInit+0x9c>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 8012354:	4b5d      	ldr	r3, [pc, #372]	; (80124cc <TIM_DeInit+0x18c>)
 8012356:	4298      	cmp	r0, r3
 8012358:	d04a      	beq.n	80123f0 <TIM_DeInit+0xb0>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 801235a:	4b5d      	ldr	r3, [pc, #372]	; (80124d0 <TIM_DeInit+0x190>)
 801235c:	4298      	cmp	r0, r3
 801235e:	d051      	beq.n	8012404 <TIM_DeInit+0xc4>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 8012360:	4b5c      	ldr	r3, [pc, #368]	; (80124d4 <TIM_DeInit+0x194>)
 8012362:	4298      	cmp	r0, r3
 8012364:	d058      	beq.n	8012418 <TIM_DeInit+0xd8>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 8012366:	4b5c      	ldr	r3, [pc, #368]	; (80124d8 <TIM_DeInit+0x198>)
 8012368:	4298      	cmp	r0, r3
 801236a:	d05f      	beq.n	801242c <TIM_DeInit+0xec>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 801236c:	4b5b      	ldr	r3, [pc, #364]	; (80124dc <TIM_DeInit+0x19c>)
 801236e:	4298      	cmp	r0, r3
 8012370:	d066      	beq.n	8012440 <TIM_DeInit+0x100>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 8012372:	4b5b      	ldr	r3, [pc, #364]	; (80124e0 <TIM_DeInit+0x1a0>)
 8012374:	4298      	cmp	r0, r3
 8012376:	d06d      	beq.n	8012454 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 8012378:	4b5a      	ldr	r3, [pc, #360]	; (80124e4 <TIM_DeInit+0x1a4>)
 801237a:	4298      	cmp	r0, r3
 801237c:	d076      	beq.n	801246c <TIM_DeInit+0x12c>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 801237e:	4b5a      	ldr	r3, [pc, #360]	; (80124e8 <TIM_DeInit+0x1a8>)
 8012380:	4298      	cmp	r0, r3
 8012382:	d07f      	beq.n	8012484 <TIM_DeInit+0x144>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 8012384:	4b59      	ldr	r3, [pc, #356]	; (80124ec <TIM_DeInit+0x1ac>)
 8012386:	4298      	cmp	r0, r3
 8012388:	f000 8088 	beq.w	801249c <TIM_DeInit+0x15c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 801238c:	4b58      	ldr	r3, [pc, #352]	; (80124f0 <TIM_DeInit+0x1b0>)
 801238e:	4298      	cmp	r0, r3
 8012390:	f000 808e 	beq.w	80124b0 <TIM_DeInit+0x170>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 8012394:	4b57      	ldr	r3, [pc, #348]	; (80124f4 <TIM_DeInit+0x1b4>)
 8012396:	4298      	cmp	r0, r3
 8012398:	d000      	beq.n	801239c <TIM_DeInit+0x5c>
 801239a:	bd08      	pop	{r3, pc}
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 801239c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80123a0:	2101      	movs	r1, #1
 80123a2:	f7ff ffad 	bl	8012300 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 80123a6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80123aa:	2100      	movs	r1, #0
    }   
  }
}
 80123ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 80123b0:	f7ff bfa6 	b.w	8012300 <RCC_APB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 80123b4:	2001      	movs	r0, #1
 80123b6:	4601      	mov	r1, r0
 80123b8:	f7ff ffb2 	bl	8012320 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 80123bc:	2001      	movs	r0, #1
 80123be:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80123c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 80123c4:	f7ff bfac 	b.w	8012320 <RCC_APB2PeriphResetCmd>
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 80123c8:	2001      	movs	r0, #1
 80123ca:	4601      	mov	r1, r0
 80123cc:	f7ff ff98 	bl	8012300 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80123d0:	2001      	movs	r0, #1
 80123d2:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80123d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80123d8:	f7ff bf92 	b.w	8012300 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80123dc:	2002      	movs	r0, #2
 80123de:	2101      	movs	r1, #1
 80123e0:	f7ff ff8e 	bl	8012300 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80123e4:	2002      	movs	r0, #2
 80123e6:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80123e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80123ec:	f7ff bf88 	b.w	8012300 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80123f0:	2004      	movs	r0, #4
 80123f2:	2101      	movs	r1, #1
 80123f4:	f7ff ff84 	bl	8012300 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 80123f8:	2004      	movs	r0, #4
 80123fa:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80123fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8012400:	f7ff bf7e 	b.w	8012300 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8012404:	2008      	movs	r0, #8
 8012406:	2101      	movs	r1, #1
 8012408:	f7ff ff7a 	bl	8012300 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 801240c:	2008      	movs	r0, #8
 801240e:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8012410:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8012414:	f7ff bf74 	b.w	8012300 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8012418:	2010      	movs	r0, #16
 801241a:	2101      	movs	r1, #1
 801241c:	f7ff ff70 	bl	8012300 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8012420:	2010      	movs	r0, #16
 8012422:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8012424:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8012428:	f7ff bf6a 	b.w	8012300 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 801242c:	2020      	movs	r0, #32
 801242e:	2101      	movs	r1, #1
 8012430:	f7ff ff66 	bl	8012300 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8012434:	2020      	movs	r0, #32
 8012436:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8012438:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 801243c:	f7ff bf60 	b.w	8012300 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8012440:	2002      	movs	r0, #2
 8012442:	2101      	movs	r1, #1
 8012444:	f7ff ff6c 	bl	8012320 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8012448:	2002      	movs	r0, #2
 801244a:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 801244c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8012450:	f7ff bf66 	b.w	8012320 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8012454:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8012458:	2101      	movs	r1, #1
 801245a:	f7ff ff61 	bl	8012320 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 801245e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8012462:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8012464:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8012468:	f7ff bf5a 	b.w	8012320 <RCC_APB2PeriphResetCmd>
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 801246c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8012470:	2101      	movs	r1, #1
 8012472:	f7ff ff55 	bl	8012320 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8012476:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 801247a:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 801247c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8012480:	f7ff bf4e 	b.w	8012320 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8012484:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8012488:	2101      	movs	r1, #1
 801248a:	f7ff ff49 	bl	8012320 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 801248e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8012492:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8012494:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8012498:	f7ff bf42 	b.w	8012320 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 801249c:	2040      	movs	r0, #64	; 0x40
 801249e:	2101      	movs	r1, #1
 80124a0:	f7ff ff2e 	bl	8012300 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80124a4:	2040      	movs	r0, #64	; 0x40
 80124a6:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80124a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80124ac:	f7ff bf28 	b.w	8012300 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80124b0:	2080      	movs	r0, #128	; 0x80
 80124b2:	2101      	movs	r1, #1
 80124b4:	f7ff ff24 	bl	8012300 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80124b8:	2080      	movs	r0, #128	; 0x80
 80124ba:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80124bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80124c0:	f7ff bf1e 	b.w	8012300 <RCC_APB1PeriphResetCmd>
 80124c4:	40010000 	.word	0x40010000
 80124c8:	40000400 	.word	0x40000400
 80124cc:	40000800 	.word	0x40000800
 80124d0:	40000c00 	.word	0x40000c00
 80124d4:	40001000 	.word	0x40001000
 80124d8:	40001400 	.word	0x40001400
 80124dc:	40010400 	.word	0x40010400
 80124e0:	40014000 	.word	0x40014000
 80124e4:	40014400 	.word	0x40014400
 80124e8:	40014800 	.word	0x40014800
 80124ec:	40001800 	.word	0x40001800
 80124f0:	40001c00 	.word	0x40001c00
 80124f4:	40002000 	.word	0x40002000
	...

08012500 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8012500:	4a22      	ldr	r2, [pc, #136]	; (801258c <TIM_TimeBaseInit+0x8c>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8012502:	6803      	ldr	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8012504:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8012506:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8012508:	d012      	beq.n	8012530 <TIM_TimeBaseInit+0x30>
 801250a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801250e:	4290      	cmp	r0, r2
 8012510:	d00e      	beq.n	8012530 <TIM_TimeBaseInit+0x30>
 8012512:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8012516:	d00b      	beq.n	8012530 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8012518:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 801251c:	4290      	cmp	r0, r2
 801251e:	d007      	beq.n	8012530 <TIM_TimeBaseInit+0x30>
 8012520:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012524:	4290      	cmp	r0, r2
 8012526:	d003      	beq.n	8012530 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8012528:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801252c:	4290      	cmp	r0, r2
 801252e:	d103      	bne.n	8012538 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8012530:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8012532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8012536:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8012538:	4a15      	ldr	r2, [pc, #84]	; (8012590 <TIM_TimeBaseInit+0x90>)
 801253a:	4290      	cmp	r0, r2
 801253c:	d01e      	beq.n	801257c <TIM_TimeBaseInit+0x7c>
 801253e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012542:	4290      	cmp	r0, r2
 8012544:	d01a      	beq.n	801257c <TIM_TimeBaseInit+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8012546:	890a      	ldrh	r2, [r1, #8]
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8012548:	b470      	push	{r4, r5, r6}
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 801254a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 801254e:	4c0f      	ldr	r4, [pc, #60]	; (801258c <TIM_TimeBaseInit+0x8c>)
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8012550:	684e      	ldr	r6, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8012552:	880d      	ldrh	r5, [r1, #0]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8012554:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8012556:	4313      	orrs	r3, r2
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8012558:	42a0      	cmp	r0, r4
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 801255a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 801255c:	62c6      	str	r6, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 801255e:	6285      	str	r5, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8012560:	d006      	beq.n	8012570 <TIM_TimeBaseInit+0x70>
 8012562:	4b0c      	ldr	r3, [pc, #48]	; (8012594 <TIM_TimeBaseInit+0x94>)
 8012564:	4298      	cmp	r0, r3
 8012566:	d003      	beq.n	8012570 <TIM_TimeBaseInit+0x70>
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8012568:	2301      	movs	r3, #1
 801256a:	6143      	str	r3, [r0, #20]
}
 801256c:	bc70      	pop	{r4, r5, r6}
 801256e:	4770      	bx	lr
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8012570:	7a8b      	ldrb	r3, [r1, #10]
 8012572:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8012574:	2301      	movs	r3, #1
 8012576:	6143      	str	r3, [r0, #20]
}
 8012578:	bc70      	pop	{r4, r5, r6}
 801257a:	4770      	bx	lr
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 801257c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 801257e:	684a      	ldr	r2, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8012580:	880b      	ldrh	r3, [r1, #0]
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8012582:	62c2      	str	r2, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8012584:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8012586:	2301      	movs	r3, #1
 8012588:	6143      	str	r3, [r0, #20]
 801258a:	4770      	bx	lr
 801258c:	40010000 	.word	0x40010000
 8012590:	40001000 	.word	0x40001000
 8012594:	40010400 	.word	0x40010400
	...

080125a0 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80125a0:	b929      	cbnz	r1, 80125ae <TIM_ARRPreloadConfig+0xe>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80125a2:	6802      	ldr	r2, [r0, #0]
 80125a4:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80125a8:	4013      	ands	r3, r2
 80125aa:	6003      	str	r3, [r0, #0]
 80125ac:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80125ae:	6803      	ldr	r3, [r0, #0]
 80125b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80125b4:	6003      	str	r3, [r0, #0]
 80125b6:	4770      	bx	lr
	...

080125c0 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80125c0:	b929      	cbnz	r1, 80125ce <TIM_Cmd+0xe>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80125c2:	6802      	ldr	r2, [r0, #0]
 80125c4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80125c8:	4013      	ands	r3, r2
 80125ca:	6003      	str	r3, [r0, #0]
 80125cc:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80125ce:	6803      	ldr	r3, [r0, #0]
 80125d0:	f043 0301 	orr.w	r3, r3, #1
 80125d4:	6003      	str	r3, [r0, #0]
 80125d6:	4770      	bx	lr
	...

080125e0 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80125e0:	6a02      	ldr	r2, [r0, #32]
 80125e2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80125e6:	4013      	ands	r3, r2
 80125e8:	6203      	str	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80125ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125ec:	898a      	ldrh	r2, [r1, #12]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80125ee:	6a04      	ldr	r4, [r0, #32]
 80125f0:	884b      	ldrh	r3, [r1, #2]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80125f2:	6846      	ldr	r6, [r0, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80125f4:	4f17      	ldr	r7, [pc, #92]	; (8012654 <TIM_OC1Init+0x74>)
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80125f6:	f8d0 c018 	ldr.w	ip, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80125fa:	f8b1 e000 	ldrh.w	lr, [r1]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80125fe:	f64f 75fd 	movw	r5, #65533	; 0xfffd
 8012602:	4025      	ands	r5, r4
 8012604:	4313      	orrs	r3, r2
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8012606:	f64f 748c 	movw	r4, #65420	; 0xff8c
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 801260a:	432b      	orrs	r3, r5
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 801260c:	ea0c 0404 	and.w	r4, ip, r4
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8012610:	42b8      	cmp	r0, r7
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8012612:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012614:	b2b2      	uxth	r2, r6
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8012616:	ea44 040e 	orr.w	r4, r4, lr
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801261a:	d008      	beq.n	801262e <TIM_OC1Init+0x4e>
 801261c:	4d0e      	ldr	r5, [pc, #56]	; (8012658 <TIM_OC1Init+0x78>)
 801261e:	42a8      	cmp	r0, r5
 8012620:	d005      	beq.n	801262e <TIM_OC1Init+0x4e>
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8012622:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012624:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012626:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8012628:	6341      	str	r1, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801262a:	6203      	str	r3, [r0, #32]
 801262c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 801262e:	89ce      	ldrh	r6, [r1, #14]
 8012630:	f8b1 e012 	ldrh.w	lr, [r1, #18]
 8012634:	8a0d      	ldrh	r5, [r1, #16]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8012636:	888f      	ldrh	r7, [r1, #4]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8012638:	f023 0308 	bic.w	r3, r3, #8
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 801263c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8012640:	4333      	orrs	r3, r6
 8012642:	ea4e 0505 	orr.w	r5, lr, r5
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8012646:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 801264a:	432a      	orrs	r2, r5
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 801264c:	433b      	orrs	r3, r7
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 801264e:	b292      	uxth	r2, r2
 8012650:	e7e7      	b.n	8012622 <TIM_OC1Init+0x42>
 8012652:	bf00      	nop
 8012654:	40010000 	.word	0x40010000
 8012658:	40010400 	.word	0x40010400
 801265c:	00000000 	.word	0x00000000

08012660 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8012660:	6a02      	ldr	r2, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8012662:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8012666:	f64f 73ef 	movw	r3, #65519	; 0xffef
 801266a:	4013      	ands	r3, r2
 801266c:	6203      	str	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 801266e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8012672:	f8d0 8020 	ldr.w	r8, [r0, #32]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8012676:	898d      	ldrh	r5, [r1, #12]
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012678:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801267a:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801267e:	4e1c      	ldr	r6, [pc, #112]	; (80126f0 <TIM_OC2Init+0x90>)
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8012680:	880f      	ldrh	r7, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8012682:	f64f 72df 	movw	r2, #65503	; 0xffdf
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8012686:	f648 43ff 	movw	r3, #36095	; 0x8cff
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 801268a:	ea08 0202 	and.w	r2, r8, r2
 801268e:	ea4c 0505 	orr.w	r5, ip, r5
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8012692:	ea0e 0303 	and.w	r3, lr, r3
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8012696:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 801269a:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801269e:	42b0      	cmp	r0, r6
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80126a0:	b292      	uxth	r2, r2
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80126a2:	b2a4      	uxth	r4, r4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80126a4:	b29b      	uxth	r3, r3
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80126a6:	d009      	beq.n	80126bc <TIM_OC2Init+0x5c>
 80126a8:	4d12      	ldr	r5, [pc, #72]	; (80126f4 <TIM_OC2Init+0x94>)
 80126aa:	42a8      	cmp	r0, r5
 80126ac:	d006      	beq.n	80126bc <TIM_OC2Init+0x5c>
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80126ae:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80126b0:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80126b2:	6183      	str	r3, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80126b4:	6381      	str	r1, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80126b6:	6202      	str	r2, [r0, #32]
 80126b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80126bc:	89cd      	ldrh	r5, [r1, #14]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80126be:	f8b1 8012 	ldrh.w	r8, [r1, #18]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80126c2:	8a0f      	ldrh	r7, [r1, #16]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80126c4:	f8b1 c004 	ldrh.w	ip, [r1, #4]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80126c8:	f022 0e80 	bic.w	lr, r2, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80126cc:	ea4e 1e05 	orr.w	lr, lr, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80126d0:	f64f 75bf 	movw	r5, #65471	; 0xffbf
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80126d4:	f424 6640 	bic.w	r6, r4, #3072	; 0xc00
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80126d8:	ea0e 0505 	and.w	r5, lr, r5
 80126dc:	ea48 0407 	orr.w	r4, r8, r7
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80126e0:	ea45 120c 	orr.w	r2, r5, ip, lsl #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80126e4:	ea46 0484 	orr.w	r4, r6, r4, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80126e8:	b292      	uxth	r2, r2
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80126ea:	b2a4      	uxth	r4, r4
 80126ec:	e7df      	b.n	80126ae <TIM_OC2Init+0x4e>
 80126ee:	bf00      	nop
 80126f0:	40010000 	.word	0x40010000
 80126f4:	40010400 	.word	0x40010400
	...

08012700 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8012700:	6a02      	ldr	r2, [r0, #32]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8012702:	f8b1 c000 	ldrh.w	ip, [r1]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8012706:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 801270a:	4013      	ands	r3, r2
 801270c:	6203      	str	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 801270e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012712:	6a02      	ldr	r2, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8012714:	f8b1 e002 	ldrh.w	lr, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8012718:	898c      	ldrh	r4, [r1, #12]
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801271a:	6845      	ldr	r5, [r0, #4]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801271c:	4e1a      	ldr	r6, [pc, #104]	; (8012788 <TIM_OC3Init+0x88>)
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801271e:	69c7      	ldr	r7, [r0, #28]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8012720:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 8012724:	4013      	ands	r3, r2
 8012726:	ea4e 0404 	orr.w	r4, lr, r4
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 801272a:	f64f 728c 	movw	r2, #65420	; 0xff8c
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 801272e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8012732:	403a      	ands	r2, r7
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8012734:	42b0      	cmp	r0, r6
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8012736:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012738:	b2ad      	uxth	r5, r5
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 801273a:	ea42 020c 	orr.w	r2, r2, ip
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801273e:	d009      	beq.n	8012754 <TIM_OC3Init+0x54>
 8012740:	4c12      	ldr	r4, [pc, #72]	; (801278c <TIM_OC3Init+0x8c>)
 8012742:	42a0      	cmp	r0, r4
 8012744:	d006      	beq.n	8012754 <TIM_OC3Init+0x54>
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8012746:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012748:	6045      	str	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801274a:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 801274c:	63c1      	str	r1, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801274e:	6203      	str	r3, [r0, #32]
 8012750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8012754:	89cc      	ldrh	r4, [r1, #14]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8012756:	f8b1 8012 	ldrh.w	r8, [r1, #18]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 801275a:	8a0f      	ldrh	r7, [r1, #16]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 801275c:	f8b1 c004 	ldrh.w	ip, [r1, #4]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8012760:	f423 6e00 	bic.w	lr, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8012764:	ea4e 2e04 	orr.w	lr, lr, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8012768:	f64f 34ff 	movw	r4, #64511	; 0xfbff
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 801276c:	f425 5640 	bic.w	r6, r5, #12288	; 0x3000
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8012770:	ea0e 0404 	and.w	r4, lr, r4
 8012774:	ea48 0507 	orr.w	r5, r8, r7
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8012778:	ea44 230c 	orr.w	r3, r4, ip, lsl #8
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 801277c:	ea46 1505 	orr.w	r5, r6, r5, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8012780:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8012782:	b2ad      	uxth	r5, r5
 8012784:	e7df      	b.n	8012746 <TIM_OC3Init+0x46>
 8012786:	bf00      	nop
 8012788:	40010000 	.word	0x40010000
 801278c:	40010400 	.word	0x40010400

08012790 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8012790:	6a02      	ldr	r2, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8012792:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8012796:	f64e 73ff 	movw	r3, #61439	; 0xefff
 801279a:	4013      	ands	r3, r2
 801279c:	6203      	str	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 801279e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80127a2:	f8d0 8020 	ldr.w	r8, [r0, #32]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80127a6:	898d      	ldrh	r5, [r1, #12]
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80127a8:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80127aa:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80127ae:	4e13      	ldr	r6, [pc, #76]	; (80127fc <TIM_OC4Init+0x6c>)
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80127b0:	880f      	ldrh	r7, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80127b2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80127b6:	f648 42ff 	movw	r2, #36095	; 0x8cff
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80127ba:	ea08 0303 	and.w	r3, r8, r3
 80127be:	ea4c 0505 	orr.w	r5, ip, r5
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80127c2:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80127c6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80127ca:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80127ce:	42b0      	cmp	r0, r6
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80127d0:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80127d2:	b2a4      	uxth	r4, r4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80127d4:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80127d6:	d009      	beq.n	80127ec <TIM_OC4Init+0x5c>
 80127d8:	4d09      	ldr	r5, [pc, #36]	; (8012800 <TIM_OC4Init+0x70>)
 80127da:	42a8      	cmp	r0, r5
 80127dc:	d006      	beq.n	80127ec <TIM_OC4Init+0x5c>
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80127de:	6889      	ldr	r1, [r1, #8]
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80127e0:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80127e2:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80127e4:	6401      	str	r1, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80127e6:	6203      	str	r3, [r0, #32]
 80127e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80127ec:	8a0d      	ldrh	r5, [r1, #16]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80127ee:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80127f2:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80127f6:	b2a4      	uxth	r4, r4
 80127f8:	e7f1      	b.n	80127de <TIM_OC4Init+0x4e>
 80127fa:	bf00      	nop
 80127fc:	40010000 	.word	0x40010000
 8012800:	40010400 	.word	0x40010400
	...

08012810 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8012810:	6982      	ldr	r2, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8012812:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8012816:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8012818:	4319      	orrs	r1, r3
 801281a:	6181      	str	r1, [r0, #24]
 801281c:	4770      	bx	lr
 801281e:	bf00      	nop

08012820 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8012820:	6982      	ldr	r2, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8012822:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8012826:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8012828:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 801282c:	b289      	uxth	r1, r1
 801282e:	6181      	str	r1, [r0, #24]
 8012830:	4770      	bx	lr
 8012832:	bf00      	nop
	...

08012840 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8012840:	69c2      	ldr	r2, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8012842:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8012846:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8012848:	4319      	orrs	r1, r3
 801284a:	61c1      	str	r1, [r0, #28]
 801284c:	4770      	bx	lr
 801284e:	bf00      	nop

08012850 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8012850:	69c2      	ldr	r2, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8012852:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8012856:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8012858:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 801285c:	b289      	uxth	r1, r1
 801285e:	61c1      	str	r1, [r0, #28]
 8012860:	4770      	bx	lr
 8012862:	bf00      	nop
	...

08012870 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8012870:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8012872:	880b      	ldrh	r3, [r1, #0]
 8012874:	f8b1 e002 	ldrh.w	lr, [r1, #2]
 8012878:	888f      	ldrh	r7, [r1, #4]
 801287a:	88ce      	ldrh	r6, [r1, #6]
 801287c:	890d      	ldrh	r5, [r1, #8]
 801287e:	894c      	ldrh	r4, [r1, #10]
 8012880:	898a      	ldrh	r2, [r1, #12]
 8012882:	ea4e 0303 	orr.w	r3, lr, r3
 8012886:	433b      	orrs	r3, r7
 8012888:	4333      	orrs	r3, r6
 801288a:	432b      	orrs	r3, r5
 801288c:	4323      	orrs	r3, r4
 801288e:	4313      	orrs	r3, r2
 8012890:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8012892:	6443      	str	r3, [r0, #68]	; 0x44
 8012894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012896:	bf00      	nop
	...

080128a0 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80128a0:	6c43      	ldr	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80128a2:	b919      	cbnz	r1, 80128ac <TIM_CtrlPWMOutputs+0xc>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 80128a4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80128a8:	6443      	str	r3, [r0, #68]	; 0x44
 80128aa:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80128ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80128b0:	6443      	str	r3, [r0, #68]	; 0x44
 80128b2:	4770      	bx	lr
	...

080128c0 <TIM_CCPreloadControl>:
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80128c0:	b929      	cbnz	r1, 80128ce <TIM_CCPreloadControl+0xe>
    TIMx->CR2 |= TIM_CR2_CCPC;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 80128c2:	6842      	ldr	r2, [r0, #4]
 80128c4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80128c8:	4013      	ands	r3, r2
 80128ca:	6043      	str	r3, [r0, #4]
 80128cc:	4770      	bx	lr
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80128ce:	6843      	ldr	r3, [r0, #4]
 80128d0:	f043 0301 	orr.w	r3, r3, #1
 80128d4:	6043      	str	r3, [r0, #4]
 80128d6:	4770      	bx	lr
	...

080128e0 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80128e0:	43c9      	mvns	r1, r1
 80128e2:	b289      	uxth	r1, r1
 80128e4:	6101      	str	r1, [r0, #16]
 80128e6:	4770      	bx	lr
	...

080128f0 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80128f0:	6882      	ldr	r2, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80128f2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80128f6:	4013      	ands	r3, r2

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80128f8:	4319      	orrs	r1, r3
 80128fa:	6081      	str	r1, [r0, #8]
 80128fc:	4770      	bx	lr
 80128fe:	bf00      	nop

08012900 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8012900:	6842      	ldr	r2, [r0, #4]
 8012902:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8012906:	4013      	ands	r3, r2
 8012908:	6043      	str	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 801290a:	6843      	ldr	r3, [r0, #4]
 801290c:	4319      	orrs	r1, r3
 801290e:	6041      	str	r1, [r0, #4]
 8012910:	4770      	bx	lr
 8012912:	bf00      	nop
	...

08012920 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8012920:	6882      	ldr	r2, [r0, #8]
 8012922:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8012926:	4013      	ands	r3, r2
 8012928:	6083      	str	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 801292a:	6883      	ldr	r3, [r0, #8]
 801292c:	4319      	orrs	r1, r3
 801292e:	6081      	str	r1, [r0, #8]
 8012930:	4770      	bx	lr
 8012932:	bf00      	nop
	...

08012940 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 8012940:	6882      	ldr	r2, [r0, #8]
 8012942:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8012946:	4013      	ands	r3, r2
 8012948:	6083      	str	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 801294a:	6883      	ldr	r3, [r0, #8]
 801294c:	4319      	orrs	r1, r3
 801294e:	6081      	str	r1, [r0, #8]
 8012950:	4770      	bx	lr
 8012952:	bf00      	nop
	...

08012960 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
 8012960:	4a03      	ldr	r2, [pc, #12]	; (8012970 <WWDG_SetPrescaler+0x10>)
 8012962:	6853      	ldr	r3, [r2, #4]
 8012964:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8012968:	4318      	orrs	r0, r3
  /* Store the new value */
  WWDG->CFR = tmpreg;
 801296a:	6050      	str	r0, [r2, #4]
 801296c:	4770      	bx	lr
 801296e:	bf00      	nop
 8012970:	40002c00 	.word	0x40002c00
	...

08012980 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 8012980:	b082      	sub	sp, #8

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 8012982:	4a08      	ldr	r2, [pc, #32]	; (80129a4 <WWDG_SetWindowValue+0x24>)
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
  __IO uint32_t tmpreg = 0;
 8012984:	2300      	movs	r3, #0
 8012986:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 8012988:	6853      	ldr	r3, [r2, #4]
 801298a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801298e:	9301      	str	r3, [sp, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_MASK;
 8012990:	9b01      	ldr	r3, [sp, #4]
 8012992:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8012996:	4303      	orrs	r3, r0
 8012998:	9301      	str	r3, [sp, #4]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 801299a:	9b01      	ldr	r3, [sp, #4]
 801299c:	6053      	str	r3, [r2, #4]
}
 801299e:	b002      	add	sp, #8
 80129a0:	4770      	bx	lr
 80129a2:	bf00      	nop
 80129a4:	40002c00 	.word	0x40002c00
	...

080129b0 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_MASK;
 80129b0:	4b02      	ldr	r3, [pc, #8]	; (80129bc <WWDG_SetCounter+0xc>)
 80129b2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80129b6:	6018      	str	r0, [r3, #0]
 80129b8:	4770      	bx	lr
 80129ba:	bf00      	nop
 80129bc:	40002c00 	.word	0x40002c00

080129c0 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = WWDG_CR_WDGA | Counter;
 80129c0:	4b02      	ldr	r3, [pc, #8]	; (80129cc <WWDG_Enable+0xc>)
 80129c2:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80129c6:	6018      	str	r0, [r3, #0]
 80129c8:	4770      	bx	lr
 80129ca:	bf00      	nop
 80129cc:	40002c00 	.word	0x40002c00

080129d0 <main>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int main(void)
{
 80129d0:	b508      	push	{r3, lr}
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void main_init(void)
{
	bldc_init();
 80129d2:	f7fd fc9d 	bl	8010310 <bldc_init>

	test.print();

	//-- BLDC 시작
	//
	bldc_start();
 80129d6:	f7fd fcbb 	bl	8010350 <bldc_start>


	return 0;
}
 80129da:	2000      	movs	r0, #0
 80129dc:	bd08      	pop	{r3, pc}
 80129de:	bf00      	nop

080129e0 <cosf>:
 80129e0:	b500      	push	{lr}
 80129e2:	ee10 3a10 	vmov	r3, s0
 80129e6:	4a1a      	ldr	r2, [pc, #104]	; (8012a50 <cosf+0x70>)
 80129e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80129ec:	4293      	cmp	r3, r2
 80129ee:	b083      	sub	sp, #12
 80129f0:	dd19      	ble.n	8012a26 <cosf+0x46>
 80129f2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80129f6:	db04      	blt.n	8012a02 <cosf+0x22>
 80129f8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80129fc:	b003      	add	sp, #12
 80129fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8012a02:	4668      	mov	r0, sp
 8012a04:	f000 f8cc 	bl	8012ba0 <__ieee754_rem_pio2f>
 8012a08:	f000 0003 	and.w	r0, r0, #3
 8012a0c:	2801      	cmp	r0, #1
 8012a0e:	ed9d 0a00 	vldr	s0, [sp]
 8012a12:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a16:	d012      	beq.n	8012a3e <cosf+0x5e>
 8012a18:	2802      	cmp	r0, #2
 8012a1a:	d00b      	beq.n	8012a34 <cosf+0x54>
 8012a1c:	b1a0      	cbz	r0, 8012a48 <cosf+0x68>
 8012a1e:	2001      	movs	r0, #1
 8012a20:	f000 fdde 	bl	80135e0 <__kernel_sinf>
 8012a24:	e7ea      	b.n	80129fc <cosf+0x1c>
 8012a26:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8012a54 <cosf+0x74>
 8012a2a:	f000 fa59 	bl	8012ee0 <__kernel_cosf>
 8012a2e:	b003      	add	sp, #12
 8012a30:	f85d fb04 	ldr.w	pc, [sp], #4
 8012a34:	f000 fa54 	bl	8012ee0 <__kernel_cosf>
 8012a38:	eeb1 0a40 	vneg.f32	s0, s0
 8012a3c:	e7de      	b.n	80129fc <cosf+0x1c>
 8012a3e:	f000 fdcf 	bl	80135e0 <__kernel_sinf>
 8012a42:	eeb1 0a40 	vneg.f32	s0, s0
 8012a46:	e7d9      	b.n	80129fc <cosf+0x1c>
 8012a48:	f000 fa4a 	bl	8012ee0 <__kernel_cosf>
 8012a4c:	e7d6      	b.n	80129fc <cosf+0x1c>
 8012a4e:	bf00      	nop
 8012a50:	3f490fd8 	.word	0x3f490fd8
	...

08012a60 <sinf>:
 8012a60:	b500      	push	{lr}
 8012a62:	ee10 3a10 	vmov	r3, s0
 8012a66:	4a1b      	ldr	r2, [pc, #108]	; (8012ad4 <sinf+0x74>)
 8012a68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012a6c:	4293      	cmp	r3, r2
 8012a6e:	b083      	sub	sp, #12
 8012a70:	dd1a      	ble.n	8012aa8 <sinf+0x48>
 8012a72:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012a76:	db04      	blt.n	8012a82 <sinf+0x22>
 8012a78:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012a7c:	b003      	add	sp, #12
 8012a7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012a82:	4668      	mov	r0, sp
 8012a84:	f000 f88c 	bl	8012ba0 <__ieee754_rem_pio2f>
 8012a88:	f000 0003 	and.w	r0, r0, #3
 8012a8c:	2801      	cmp	r0, #1
 8012a8e:	ed9d 0a00 	vldr	s0, [sp]
 8012a92:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a96:	d015      	beq.n	8012ac4 <sinf+0x64>
 8012a98:	2802      	cmp	r0, #2
 8012a9a:	d00d      	beq.n	8012ab8 <sinf+0x58>
 8012a9c:	b1a8      	cbz	r0, 8012aca <sinf+0x6a>
 8012a9e:	f000 fa1f 	bl	8012ee0 <__kernel_cosf>
 8012aa2:	eeb1 0a40 	vneg.f32	s0, s0
 8012aa6:	e7e9      	b.n	8012a7c <sinf+0x1c>
 8012aa8:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8012ad8 <sinf+0x78>
 8012aac:	2000      	movs	r0, #0
 8012aae:	f000 fd97 	bl	80135e0 <__kernel_sinf>
 8012ab2:	b003      	add	sp, #12
 8012ab4:	f85d fb04 	ldr.w	pc, [sp], #4
 8012ab8:	2001      	movs	r0, #1
 8012aba:	f000 fd91 	bl	80135e0 <__kernel_sinf>
 8012abe:	eeb1 0a40 	vneg.f32	s0, s0
 8012ac2:	e7db      	b.n	8012a7c <sinf+0x1c>
 8012ac4:	f000 fa0c 	bl	8012ee0 <__kernel_cosf>
 8012ac8:	e7d8      	b.n	8012a7c <sinf+0x1c>
 8012aca:	2001      	movs	r0, #1
 8012acc:	f000 fd88 	bl	80135e0 <__kernel_sinf>
 8012ad0:	e7d4      	b.n	8012a7c <sinf+0x1c>
 8012ad2:	bf00      	nop
 8012ad4:	3f490fd8 	.word	0x3f490fd8
	...

08012ae0 <sqrtf>:
 8012ae0:	b510      	push	{r4, lr}
 8012ae2:	ed2d 8b02 	vpush	{d8}
 8012ae6:	4c2a      	ldr	r4, [pc, #168]	; (8012b90 <sqrtf+0xb0>)
 8012ae8:	b08a      	sub	sp, #40	; 0x28
 8012aea:	eef0 8a40 	vmov.f32	s17, s0
 8012aee:	f000 f99f 	bl	8012e30 <__ieee754_sqrtf>
 8012af2:	f994 3000 	ldrsb.w	r3, [r4]
 8012af6:	3301      	adds	r3, #1
 8012af8:	eeb0 8a40 	vmov.f32	s16, s0
 8012afc:	d009      	beq.n	8012b12 <sqrtf+0x32>
 8012afe:	eeb0 0a68 	vmov.f32	s0, s17
 8012b02:	f000 fe0d 	bl	8013720 <__fpclassifyf>
 8012b06:	b120      	cbz	r0, 8012b12 <sqrtf+0x32>
 8012b08:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8012b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b10:	d405      	bmi.n	8012b1e <sqrtf+0x3e>
 8012b12:	eeb0 0a48 	vmov.f32	s0, s16
 8012b16:	b00a      	add	sp, #40	; 0x28
 8012b18:	ecbd 8b02 	vpop	{d8}
 8012b1c:	bd10      	pop	{r4, pc}
 8012b1e:	2301      	movs	r3, #1
 8012b20:	4a1c      	ldr	r2, [pc, #112]	; (8012b94 <sqrtf+0xb4>)
 8012b22:	9300      	str	r3, [sp, #0]
 8012b24:	ee18 0a90 	vmov	r0, s17
 8012b28:	2300      	movs	r3, #0
 8012b2a:	9201      	str	r2, [sp, #4]
 8012b2c:	9308      	str	r3, [sp, #32]
 8012b2e:	f7f9 fc6b 	bl	800c408 <__aeabi_f2d>
 8012b32:	7824      	ldrb	r4, [r4, #0]
 8012b34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012b38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012b3c:	b99c      	cbnz	r4, 8012b66 <sqrtf+0x86>
 8012b3e:	2200      	movs	r2, #0
 8012b40:	2300      	movs	r3, #0
 8012b42:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012b46:	4668      	mov	r0, sp
 8012b48:	f000 fd92 	bl	8013670 <matherr>
 8012b4c:	b1a8      	cbz	r0, 8012b7a <sqrtf+0x9a>
 8012b4e:	9b08      	ldr	r3, [sp, #32]
 8012b50:	b9c3      	cbnz	r3, 8012b84 <sqrtf+0xa4>
 8012b52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012b56:	f7f9 feeb 	bl	800c930 <__aeabi_d2f>
 8012b5a:	ee00 0a10 	vmov	s0, r0
 8012b5e:	b00a      	add	sp, #40	; 0x28
 8012b60:	ecbd 8b02 	vpop	{d8}
 8012b64:	bd10      	pop	{r4, pc}
 8012b66:	2000      	movs	r0, #0
 8012b68:	2100      	movs	r1, #0
 8012b6a:	4602      	mov	r2, r0
 8012b6c:	460b      	mov	r3, r1
 8012b6e:	f7f9 fdc9 	bl	800c704 <__aeabi_ddiv>
 8012b72:	2c02      	cmp	r4, #2
 8012b74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012b78:	d1e5      	bne.n	8012b46 <sqrtf+0x66>
 8012b7a:	f000 fe69 	bl	8013850 <__errno>
 8012b7e:	2321      	movs	r3, #33	; 0x21
 8012b80:	6003      	str	r3, [r0, #0]
 8012b82:	e7e4      	b.n	8012b4e <sqrtf+0x6e>
 8012b84:	f000 fe64 	bl	8013850 <__errno>
 8012b88:	9b08      	ldr	r3, [sp, #32]
 8012b8a:	6003      	str	r3, [r0, #0]
 8012b8c:	e7e1      	b.n	8012b52 <sqrtf+0x72>
 8012b8e:	bf00      	nop
 8012b90:	20000810 	.word	0x20000810
 8012b94:	08017970 	.word	0x08017970
	...

08012ba0 <__ieee754_rem_pio2f>:
 8012ba0:	b570      	push	{r4, r5, r6, lr}
 8012ba2:	ee10 3a10 	vmov	r3, s0
 8012ba6:	4a94      	ldr	r2, [pc, #592]	; (8012df8 <__ieee754_rem_pio2f+0x258>)
 8012ba8:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8012bac:	4294      	cmp	r4, r2
 8012bae:	b086      	sub	sp, #24
 8012bb0:	ee10 6a10 	vmov	r6, s0
 8012bb4:	4605      	mov	r5, r0
 8012bb6:	dd66      	ble.n	8012c86 <__ieee754_rem_pio2f+0xe6>
 8012bb8:	4a90      	ldr	r2, [pc, #576]	; (8012dfc <__ieee754_rem_pio2f+0x25c>)
 8012bba:	4294      	cmp	r4, r2
 8012bbc:	dc1a      	bgt.n	8012bf4 <__ieee754_rem_pio2f+0x54>
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	eddf 7a8f 	vldr	s15, [pc, #572]	; 8012e00 <__ieee754_rem_pio2f+0x260>
 8012bc4:	4a8f      	ldr	r2, [pc, #572]	; (8012e04 <__ieee754_rem_pio2f+0x264>)
 8012bc6:	f024 040f 	bic.w	r4, r4, #15
 8012bca:	f340 80dd 	ble.w	8012d88 <__ieee754_rem_pio2f+0x1e8>
 8012bce:	4294      	cmp	r4, r2
 8012bd0:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012bd4:	d066      	beq.n	8012ca4 <__ieee754_rem_pio2f+0x104>
 8012bd6:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8012e08 <__ieee754_rem_pio2f+0x268>
 8012bda:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8012bde:	2001      	movs	r0, #1
 8012be0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012be4:	edc5 6a00 	vstr	s13, [r5]
 8012be8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012bec:	edc5 7a01 	vstr	s15, [r5, #4]
 8012bf0:	b006      	add	sp, #24
 8012bf2:	bd70      	pop	{r4, r5, r6, pc}
 8012bf4:	4a85      	ldr	r2, [pc, #532]	; (8012e0c <__ieee754_rem_pio2f+0x26c>)
 8012bf6:	4294      	cmp	r4, r2
 8012bf8:	dd66      	ble.n	8012cc8 <__ieee754_rem_pio2f+0x128>
 8012bfa:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8012bfe:	da49      	bge.n	8012c94 <__ieee754_rem_pio2f+0xf4>
 8012c00:	15e2      	asrs	r2, r4, #23
 8012c02:	3a86      	subs	r2, #134	; 0x86
 8012c04:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8012c08:	ee07 3a10 	vmov	s14, r3
 8012c0c:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 8012c10:	eddf 7a7f 	vldr	s15, [pc, #508]	; 8012e10 <__ieee754_rem_pio2f+0x270>
 8012c14:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8012c18:	ee37 7a66 	vsub.f32	s14, s14, s13
 8012c1c:	edcd 6a03 	vstr	s13, [sp, #12]
 8012c20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012c24:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 8012c28:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8012c2c:	ee37 7a66 	vsub.f32	s14, s14, s13
 8012c30:	edcd 6a04 	vstr	s13, [sp, #16]
 8012c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012c38:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c40:	edcd 7a05 	vstr	s15, [sp, #20]
 8012c44:	f040 80b3 	bne.w	8012dae <__ieee754_rem_pio2f+0x20e>
 8012c48:	eef5 6a40 	vcmp.f32	s13, #0.0
 8012c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c50:	bf14      	ite	ne
 8012c52:	2302      	movne	r3, #2
 8012c54:	2301      	moveq	r3, #1
 8012c56:	496f      	ldr	r1, [pc, #444]	; (8012e14 <__ieee754_rem_pio2f+0x274>)
 8012c58:	2002      	movs	r0, #2
 8012c5a:	e88d 0003 	stmia.w	sp, {r0, r1}
 8012c5e:	a803      	add	r0, sp, #12
 8012c60:	4629      	mov	r1, r5
 8012c62:	f000 f9c5 	bl	8012ff0 <__kernel_rem_pio2f>
 8012c66:	2e00      	cmp	r6, #0
 8012c68:	da12      	bge.n	8012c90 <__ieee754_rem_pio2f+0xf0>
 8012c6a:	ed95 7a00 	vldr	s14, [r5]
 8012c6e:	edd5 7a01 	vldr	s15, [r5, #4]
 8012c72:	eeb1 7a47 	vneg.f32	s14, s14
 8012c76:	eef1 7a67 	vneg.f32	s15, s15
 8012c7a:	4240      	negs	r0, r0
 8012c7c:	ed85 7a00 	vstr	s14, [r5]
 8012c80:	edc5 7a01 	vstr	s15, [r5, #4]
 8012c84:	e004      	b.n	8012c90 <__ieee754_rem_pio2f+0xf0>
 8012c86:	2200      	movs	r2, #0
 8012c88:	ed85 0a00 	vstr	s0, [r5]
 8012c8c:	6042      	str	r2, [r0, #4]
 8012c8e:	2000      	movs	r0, #0
 8012c90:	b006      	add	sp, #24
 8012c92:	bd70      	pop	{r4, r5, r6, pc}
 8012c94:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012c98:	2000      	movs	r0, #0
 8012c9a:	edc5 7a01 	vstr	s15, [r5, #4]
 8012c9e:	edc5 7a00 	vstr	s15, [r5]
 8012ca2:	e7f5      	b.n	8012c90 <__ieee754_rem_pio2f+0xf0>
 8012ca4:	eddf 6a5c 	vldr	s13, [pc, #368]	; 8012e18 <__ieee754_rem_pio2f+0x278>
 8012ca8:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8012e1c <__ieee754_rem_pio2f+0x27c>
 8012cac:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012cb0:	2001      	movs	r0, #1
 8012cb2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8012cb6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012cba:	edc5 6a00 	vstr	s13, [r5]
 8012cbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012cc2:	edc5 7a01 	vstr	s15, [r5, #4]
 8012cc6:	e7e3      	b.n	8012c90 <__ieee754_rem_pio2f+0xf0>
 8012cc8:	f000 fcda 	bl	8013680 <fabsf>
 8012ccc:	eddf 6a54 	vldr	s13, [pc, #336]	; 8012e20 <__ieee754_rem_pio2f+0x280>
 8012cd0:	eddf 5a4b 	vldr	s11, [pc, #300]	; 8012e00 <__ieee754_rem_pio2f+0x260>
 8012cd4:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8012e08 <__ieee754_rem_pio2f+0x268>
 8012cd8:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8012cdc:	eee0 7a26 	vfma.f32	s15, s0, s13
 8012ce0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012ce4:	ee17 0a90 	vmov	r0, s15
 8012ce8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8012cec:	281f      	cmp	r0, #31
 8012cee:	eeb1 6a66 	vneg.f32	s12, s13
 8012cf2:	eea6 0a25 	vfma.f32	s0, s12, s11
 8012cf6:	ee66 7a87 	vmul.f32	s15, s13, s14
 8012cfa:	dc1d      	bgt.n	8012d38 <__ieee754_rem_pio2f+0x198>
 8012cfc:	4a49      	ldr	r2, [pc, #292]	; (8012e24 <__ieee754_rem_pio2f+0x284>)
 8012cfe:	1e41      	subs	r1, r0, #1
 8012d00:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
 8012d04:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8012d08:	4293      	cmp	r3, r2
 8012d0a:	d015      	beq.n	8012d38 <__ieee754_rem_pio2f+0x198>
 8012d0c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012d10:	ed85 7a00 	vstr	s14, [r5]
 8012d14:	ee30 0a47 	vsub.f32	s0, s0, s14
 8012d18:	2e00      	cmp	r6, #0
 8012d1a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012d1e:	ed85 0a01 	vstr	s0, [r5, #4]
 8012d22:	dab5      	bge.n	8012c90 <__ieee754_rem_pio2f+0xf0>
 8012d24:	eeb1 7a47 	vneg.f32	s14, s14
 8012d28:	eeb1 0a40 	vneg.f32	s0, s0
 8012d2c:	ed85 7a00 	vstr	s14, [r5]
 8012d30:	ed85 0a01 	vstr	s0, [r5, #4]
 8012d34:	4240      	negs	r0, r0
 8012d36:	e7ab      	b.n	8012c90 <__ieee754_rem_pio2f+0xf0>
 8012d38:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012d3c:	15e4      	asrs	r4, r4, #23
 8012d3e:	ee17 3a10 	vmov	r3, s14
 8012d42:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8012d46:	1ae3      	subs	r3, r4, r3
 8012d48:	2b08      	cmp	r3, #8
 8012d4a:	dde1      	ble.n	8012d10 <__ieee754_rem_pio2f+0x170>
 8012d4c:	eddf 7a32 	vldr	s15, [pc, #200]	; 8012e18 <__ieee754_rem_pio2f+0x278>
 8012d50:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8012e1c <__ieee754_rem_pio2f+0x27c>
 8012d54:	eef0 5a40 	vmov.f32	s11, s0
 8012d58:	eee6 5a27 	vfma.f32	s11, s12, s15
 8012d5c:	ee30 0a65 	vsub.f32	s0, s0, s11
 8012d60:	eea6 0a27 	vfma.f32	s0, s12, s15
 8012d64:	eef0 7a40 	vmov.f32	s15, s0
 8012d68:	eed6 7a87 	vfnms.f32	s15, s13, s14
 8012d6c:	ee35 7ae7 	vsub.f32	s14, s11, s15
 8012d70:	ee17 3a10 	vmov	r3, s14
 8012d74:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8012d78:	1ae4      	subs	r4, r4, r3
 8012d7a:	2c19      	cmp	r4, #25
 8012d7c:	dc2c      	bgt.n	8012dd8 <__ieee754_rem_pio2f+0x238>
 8012d7e:	ed85 7a00 	vstr	s14, [r5]
 8012d82:	eeb0 0a65 	vmov.f32	s0, s11
 8012d86:	e7c5      	b.n	8012d14 <__ieee754_rem_pio2f+0x174>
 8012d88:	4294      	cmp	r4, r2
 8012d8a:	ee70 7a27 	vadd.f32	s15, s0, s15
 8012d8e:	d010      	beq.n	8012db2 <__ieee754_rem_pio2f+0x212>
 8012d90:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8012e08 <__ieee754_rem_pio2f+0x268>
 8012d94:	ee77 6a87 	vadd.f32	s13, s15, s14
 8012d98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012d9c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012da0:	edc5 6a00 	vstr	s13, [r5]
 8012da4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012da8:	edc5 7a01 	vstr	s15, [r5, #4]
 8012dac:	e770      	b.n	8012c90 <__ieee754_rem_pio2f+0xf0>
 8012dae:	2303      	movs	r3, #3
 8012db0:	e751      	b.n	8012c56 <__ieee754_rem_pio2f+0xb6>
 8012db2:	eddf 6a19 	vldr	s13, [pc, #100]	; 8012e18 <__ieee754_rem_pio2f+0x278>
 8012db6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8012e1c <__ieee754_rem_pio2f+0x27c>
 8012dba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012dbe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012dc2:	ee77 6a87 	vadd.f32	s13, s15, s14
 8012dc6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012dca:	edc5 6a00 	vstr	s13, [r5]
 8012dce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012dd2:	edc5 7a01 	vstr	s15, [r5, #4]
 8012dd6:	e75b      	b.n	8012c90 <__ieee754_rem_pio2f+0xf0>
 8012dd8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8012e28 <__ieee754_rem_pio2f+0x288>
 8012ddc:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8012e2c <__ieee754_rem_pio2f+0x28c>
 8012de0:	eeb0 0a65 	vmov.f32	s0, s11
 8012de4:	eea6 0a07 	vfma.f32	s0, s12, s14
 8012de8:	ee75 7ac0 	vsub.f32	s15, s11, s0
 8012dec:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012df0:	eed6 7a85 	vfnms.f32	s15, s13, s10
 8012df4:	e78a      	b.n	8012d0c <__ieee754_rem_pio2f+0x16c>
 8012df6:	bf00      	nop
 8012df8:	3f490fd8 	.word	0x3f490fd8
 8012dfc:	4016cbe3 	.word	0x4016cbe3
 8012e00:	3fc90f80 	.word	0x3fc90f80
 8012e04:	3fc90fd0 	.word	0x3fc90fd0
 8012e08:	37354443 	.word	0x37354443
 8012e0c:	43490f80 	.word	0x43490f80
 8012e10:	43800000 	.word	0x43800000
 8012e14:	08017a00 	.word	0x08017a00
 8012e18:	37354400 	.word	0x37354400
 8012e1c:	2e85a308 	.word	0x2e85a308
 8012e20:	3f22f984 	.word	0x3f22f984
 8012e24:	08017980 	.word	0x08017980
 8012e28:	2e85a300 	.word	0x2e85a300
 8012e2c:	248d3132 	.word	0x248d3132

08012e30 <__ieee754_sqrtf>:
 8012e30:	ee10 3a10 	vmov	r3, s0
 8012e34:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8012e38:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8012e3c:	b470      	push	{r4, r5, r6}
 8012e3e:	d230      	bcs.n	8012ea2 <__ieee754_sqrtf+0x72>
 8012e40:	b36a      	cbz	r2, 8012e9e <__ieee754_sqrtf+0x6e>
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	db3d      	blt.n	8012ec2 <__ieee754_sqrtf+0x92>
 8012e46:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8012e4a:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8012e4e:	d32c      	bcc.n	8012eaa <__ieee754_sqrtf+0x7a>
 8012e50:	f1a1 027f 	sub.w	r2, r1, #127	; 0x7f
 8012e54:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012e58:	07d1      	lsls	r1, r2, #31
 8012e5a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8012e5e:	bf48      	it	mi
 8012e60:	005b      	lslmi	r3, r3, #1
 8012e62:	2400      	movs	r4, #0
 8012e64:	1056      	asrs	r6, r2, #1
 8012e66:	005b      	lsls	r3, r3, #1
 8012e68:	4625      	mov	r5, r4
 8012e6a:	2119      	movs	r1, #25
 8012e6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012e70:	18a8      	adds	r0, r5, r2
 8012e72:	4298      	cmp	r0, r3
 8012e74:	dc02      	bgt.n	8012e7c <__ieee754_sqrtf+0x4c>
 8012e76:	1a1b      	subs	r3, r3, r0
 8012e78:	1885      	adds	r5, r0, r2
 8012e7a:	4414      	add	r4, r2
 8012e7c:	3901      	subs	r1, #1
 8012e7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012e82:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012e86:	d1f3      	bne.n	8012e70 <__ieee754_sqrtf+0x40>
 8012e88:	b113      	cbz	r3, 8012e90 <__ieee754_sqrtf+0x60>
 8012e8a:	f004 0301 	and.w	r3, r4, #1
 8012e8e:	441c      	add	r4, r3
 8012e90:	1064      	asrs	r4, r4, #1
 8012e92:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8012e96:	eb04 53c6 	add.w	r3, r4, r6, lsl #23
 8012e9a:	ee00 3a10 	vmov	s0, r3
 8012e9e:	bc70      	pop	{r4, r5, r6}
 8012ea0:	4770      	bx	lr
 8012ea2:	eea0 0a00 	vfma.f32	s0, s0, s0
 8012ea6:	bc70      	pop	{r4, r5, r6}
 8012ea8:	4770      	bx	lr
 8012eaa:	f413 0200 	ands.w	r2, r3, #8388608	; 0x800000
 8012eae:	d10d      	bne.n	8012ecc <__ieee754_sqrtf+0x9c>
 8012eb0:	005b      	lsls	r3, r3, #1
 8012eb2:	0218      	lsls	r0, r3, #8
 8012eb4:	f102 0201 	add.w	r2, r2, #1
 8012eb8:	d5fa      	bpl.n	8012eb0 <__ieee754_sqrtf+0x80>
 8012eba:	f1c2 0201 	rsb	r2, r2, #1
 8012ebe:	4411      	add	r1, r2
 8012ec0:	e7c6      	b.n	8012e50 <__ieee754_sqrtf+0x20>
 8012ec2:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012ec6:	ee80 0a00 	vdiv.f32	s0, s0, s0
 8012eca:	e7e8      	b.n	8012e9e <__ieee754_sqrtf+0x6e>
 8012ecc:	2201      	movs	r2, #1
 8012ece:	4411      	add	r1, r2
 8012ed0:	e7be      	b.n	8012e50 <__ieee754_sqrtf+0x20>
 8012ed2:	bf00      	nop
	...

08012ee0 <__kernel_cosf>:
 8012ee0:	ee10 3a10 	vmov	r3, s0
 8012ee4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012ee8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8012eec:	da2c      	bge.n	8012f48 <__kernel_cosf+0x68>
 8012eee:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012ef2:	ee17 3a90 	vmov	r3, s15
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	d060      	beq.n	8012fbc <__kernel_cosf+0xdc>
 8012efa:	ee20 7a00 	vmul.f32	s14, s0, s0
 8012efe:	eddf 4a31 	vldr	s9, [pc, #196]	; 8012fc4 <__kernel_cosf+0xe4>
 8012f02:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8012fc8 <__kernel_cosf+0xe8>
 8012f06:	eddf 5a31 	vldr	s11, [pc, #196]	; 8012fcc <__kernel_cosf+0xec>
 8012f0a:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8012fd0 <__kernel_cosf+0xf0>
 8012f0e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8012fd4 <__kernel_cosf+0xf4>
 8012f12:	eddf 6a31 	vldr	s13, [pc, #196]	; 8012fd8 <__kernel_cosf+0xf8>
 8012f16:	eea7 5a24 	vfma.f32	s10, s14, s9
 8012f1a:	eee5 5a07 	vfma.f32	s11, s10, s14
 8012f1e:	eea5 6a87 	vfma.f32	s12, s11, s14
 8012f22:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012f26:	eee7 6a87 	vfma.f32	s13, s15, s14
 8012f2a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8012f2e:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8012f32:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8012f36:	eee7 0a26 	vfma.f32	s1, s14, s13
 8012f3a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8012f3e:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8012f42:	ee37 0ae0 	vsub.f32	s0, s15, s1
 8012f46:	4770      	bx	lr
 8012f48:	ee20 7a00 	vmul.f32	s14, s0, s0
 8012f4c:	eddf 4a1d 	vldr	s9, [pc, #116]	; 8012fc4 <__kernel_cosf+0xe4>
 8012f50:	ed9f 5a1d 	vldr	s10, [pc, #116]	; 8012fc8 <__kernel_cosf+0xe8>
 8012f54:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8012fcc <__kernel_cosf+0xec>
 8012f58:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8012fd0 <__kernel_cosf+0xf0>
 8012f5c:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8012fd4 <__kernel_cosf+0xf4>
 8012f60:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8012fd8 <__kernel_cosf+0xf8>
 8012f64:	4a1d      	ldr	r2, [pc, #116]	; (8012fdc <__kernel_cosf+0xfc>)
 8012f66:	eea7 5a24 	vfma.f32	s10, s14, s9
 8012f6a:	4293      	cmp	r3, r2
 8012f6c:	eee5 5a07 	vfma.f32	s11, s10, s14
 8012f70:	eea5 6a87 	vfma.f32	s12, s11, s14
 8012f74:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012f78:	eee7 6a87 	vfma.f32	s13, s15, s14
 8012f7c:	ee66 6a87 	vmul.f32	s13, s13, s14
 8012f80:	ddd5      	ble.n	8012f2e <__kernel_cosf+0x4e>
 8012f82:	4a17      	ldr	r2, [pc, #92]	; (8012fe0 <__kernel_cosf+0x100>)
 8012f84:	4293      	cmp	r3, r2
 8012f86:	dc14      	bgt.n	8012fb2 <__kernel_cosf+0xd2>
 8012f88:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 8012f8c:	ee07 3a90 	vmov	s15, r3
 8012f90:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8012f94:	ee36 6a67 	vsub.f32	s12, s12, s15
 8012f98:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8012f9c:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8012fa0:	eee7 0a26 	vfma.f32	s1, s14, s13
 8012fa4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8012fa8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8012fac:	ee36 0a67 	vsub.f32	s0, s12, s15
 8012fb0:	4770      	bx	lr
 8012fb2:	eeb6 6a07 	vmov.f32	s12, #103	; 0x67
 8012fb6:	eef5 7a02 	vmov.f32	s15, #82	; 0x52
 8012fba:	e7ed      	b.n	8012f98 <__kernel_cosf+0xb8>
 8012fbc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x70
 8012fc0:	4770      	bx	lr
 8012fc2:	bf00      	nop
 8012fc4:	ad47d74e 	.word	0xad47d74e
 8012fc8:	310f74f6 	.word	0x310f74f6
 8012fcc:	b493f27c 	.word	0xb493f27c
 8012fd0:	37d00d01 	.word	0x37d00d01
 8012fd4:	bab60b61 	.word	0xbab60b61
 8012fd8:	3d2aaaab 	.word	0x3d2aaaab
 8012fdc:	3e999999 	.word	0x3e999999
 8012fe0:	3f480000 	.word	0x3f480000
	...

08012ff0 <__kernel_rem_pio2f>:
 8012ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ff4:	ed2d 8b04 	vpush	{d8-d9}
 8012ff8:	b0d7      	sub	sp, #348	; 0x15c
 8012ffa:	1e5f      	subs	r7, r3, #1
 8012ffc:	4cd7      	ldr	r4, [pc, #860]	; (801335c <__kernel_rem_pio2f+0x36c>)
 8012ffe:	9d64      	ldr	r5, [sp, #400]	; 0x190
 8013000:	9302      	str	r3, [sp, #8]
 8013002:	1ed3      	subs	r3, r2, #3
 8013004:	bf48      	it	mi
 8013006:	1d13      	addmi	r3, r2, #4
 8013008:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
 801300c:	9101      	str	r1, [sp, #4]
 801300e:	10db      	asrs	r3, r3, #3
 8013010:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013014:	ea6f 0b03 	mvn.w	fp, r3
 8013018:	19b9      	adds	r1, r7, r6
 801301a:	9303      	str	r3, [sp, #12]
 801301c:	4682      	mov	sl, r0
 801301e:	eb02 0bcb 	add.w	fp, r2, fp, lsl #3
 8013022:	eba3 0307 	sub.w	r3, r3, r7
 8013026:	d414      	bmi.n	8013052 <__kernel_rem_pio2f+0x62>
 8013028:	4419      	add	r1, r3
 801302a:	9865      	ldr	r0, [sp, #404]	; 0x194
 801302c:	3101      	adds	r1, #1
 801302e:	aa1a      	add	r2, sp, #104	; 0x68
 8013030:	2b00      	cmp	r3, #0
 8013032:	bfaa      	itet	ge
 8013034:	f850 4023 	ldrge.w	r4, [r0, r3, lsl #2]
 8013038:	eddf 7acc 	vldrlt	s15, [pc, #816]	; 801336c <__kernel_rem_pio2f+0x37c>
 801303c:	ee07 4a90 	vmovge	s15, r4
 8013040:	f103 0301 	add.w	r3, r3, #1
 8013044:	bfa8      	it	ge
 8013046:	eef8 7ae7 	vcvtge.f32.s32	s15, s15
 801304a:	428b      	cmp	r3, r1
 801304c:	ece2 7a01 	vstmia	r2!, {s15}
 8013050:	d1ee      	bne.n	8013030 <__kernel_rem_pio2f+0x40>
 8013052:	2e00      	cmp	r6, #0
 8013054:	db1a      	blt.n	801308c <__kernel_rem_pio2f+0x9c>
 8013056:	9b02      	ldr	r3, [sp, #8]
 8013058:	a91a      	add	r1, sp, #104	; 0x68
 801305a:	1c74      	adds	r4, r6, #1
 801305c:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8013060:	a842      	add	r0, sp, #264	; 0x108
 8013062:	009d      	lsls	r5, r3, #2
 8013064:	2f00      	cmp	r7, #0
 8013066:	f2c0 81ba 	blt.w	80133de <__kernel_rem_pio2f+0x3ee>
 801306a:	eddf 7ac0 	vldr	s15, [pc, #768]	; 801336c <__kernel_rem_pio2f+0x37c>
 801306e:	4652      	mov	r2, sl
 8013070:	194b      	adds	r3, r1, r5
 8013072:	ed33 7a01 	vldmdb	r3!, {s14}
 8013076:	ecf2 6a01 	vldmia	r2!, {s13}
 801307a:	4299      	cmp	r1, r3
 801307c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013080:	d1f7      	bne.n	8013072 <__kernel_rem_pio2f+0x82>
 8013082:	3104      	adds	r1, #4
 8013084:	42a1      	cmp	r1, r4
 8013086:	ece0 7a01 	vstmia	r0!, {s15}
 801308a:	d1eb      	bne.n	8013064 <__kernel_rem_pio2f+0x74>
 801308c:	9a02      	ldr	r2, [sp, #8]
 801308e:	eddf 8ab4 	vldr	s17, [pc, #720]	; 8013360 <__kernel_rem_pio2f+0x370>
 8013092:	ed9f 8ab4 	vldr	s16, [pc, #720]	; 8013364 <__kernel_rem_pio2f+0x374>
 8013096:	f106 4380 	add.w	r3, r6, #1073741824	; 0x40000000
 801309a:	3b01      	subs	r3, #1
 801309c:	009b      	lsls	r3, r3, #2
 801309e:	ebc2 7982 	rsb	r9, r2, r2, lsl #30
 80130a2:	aa06      	add	r2, sp, #24
 80130a4:	f103 0804 	add.w	r8, r3, #4
 80130a8:	4413      	add	r3, r2
 80130aa:	4490      	add	r8, r2
 80130ac:	9304      	str	r3, [sp, #16]
 80130ae:	ea4f 0989 	mov.w	r9, r9, lsl #2
 80130b2:	4634      	mov	r4, r6
 80130b4:	00a5      	lsls	r5, r4, #2
 80130b6:	ab56      	add	r3, sp, #344	; 0x158
 80130b8:	442b      	add	r3, r5
 80130ba:	2c00      	cmp	r4, #0
 80130bc:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 80130c0:	dd18      	ble.n	80130f4 <__kernel_rem_pio2f+0x104>
 80130c2:	a942      	add	r1, sp, #264	; 0x108
 80130c4:	194b      	adds	r3, r1, r5
 80130c6:	aa05      	add	r2, sp, #20
 80130c8:	ee60 7a28 	vmul.f32	s15, s0, s17
 80130cc:	eeb0 7a40 	vmov.f32	s14, s0
 80130d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80130d4:	ed73 6a01 	vldmdb	r3!, {s13}
 80130d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80130dc:	428b      	cmp	r3, r1
 80130de:	eea7 7ac8 	vfms.f32	s14, s15, s16
 80130e2:	ee37 0aa6 	vadd.f32	s0, s15, s13
 80130e6:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80130ea:	ee17 0a10 	vmov	r0, s14
 80130ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80130f2:	d1e9      	bne.n	80130c8 <__kernel_rem_pio2f+0xd8>
 80130f4:	4658      	mov	r0, fp
 80130f6:	f000 fb33 	bl	8013760 <scalbnf>
 80130fa:	eeb0 9a40 	vmov.f32	s18, s0
 80130fe:	eeb4 0a00 	vmov.f32	s0, #64	; 0x40
 8013102:	ee29 0a00 	vmul.f32	s0, s18, s0
 8013106:	f000 fac3 	bl	8013690 <floorf>
 801310a:	eef2 7a00 	vmov.f32	s15, #32
 801310e:	eea0 9a67 	vfms.f32	s18, s0, s15
 8013112:	f1bb 0f00 	cmp.w	fp, #0
 8013116:	eefd 9ac9 	vcvt.s32.f32	s19, s18
 801311a:	eef8 7ae9 	vcvt.f32.s32	s15, s19
 801311e:	ee39 9a67 	vsub.f32	s18, s18, s15
 8013122:	f340 8141 	ble.w	80133a8 <__kernel_rem_pio2f+0x3b8>
 8013126:	1e60      	subs	r0, r4, #1
 8013128:	aa06      	add	r2, sp, #24
 801312a:	f1cb 0308 	rsb	r3, fp, #8
 801312e:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 8013132:	fa41 f203 	asr.w	r2, r1, r3
 8013136:	fa02 f303 	lsl.w	r3, r2, r3
 801313a:	f10d 0e18 	add.w	lr, sp, #24
 801313e:	1ac9      	subs	r1, r1, r3
 8013140:	f84e 1020 	str.w	r1, [lr, r0, lsl #2]
 8013144:	ee19 0a90 	vmov	r0, s19
 8013148:	4410      	add	r0, r2
 801314a:	f1cb 0307 	rsb	r3, fp, #7
 801314e:	ee09 0a90 	vmov	s19, r0
 8013152:	4119      	asrs	r1, r3
 8013154:	2900      	cmp	r1, #0
 8013156:	dd39      	ble.n	80131cc <__kernel_rem_pio2f+0x1dc>
 8013158:	ee19 3a90 	vmov	r3, s19
 801315c:	2c00      	cmp	r4, #0
 801315e:	f103 0301 	add.w	r3, r3, #1
 8013162:	ee09 3a90 	vmov	s19, r3
 8013166:	f340 81cb 	ble.w	8013500 <__kernel_rem_pio2f+0x510>
 801316a:	2200      	movs	r2, #0
 801316c:	4610      	mov	r0, r2
 801316e:	f10d 0e14 	add.w	lr, sp, #20
 8013172:	e008      	b.n	8013186 <__kernel_rem_pio2f+0x196>
 8013174:	f5c3 7c80 	rsb	ip, r3, #256	; 0x100
 8013178:	b113      	cbz	r3, 8013180 <__kernel_rem_pio2f+0x190>
 801317a:	f8ce c000 	str.w	ip, [lr]
 801317e:	2001      	movs	r0, #1
 8013180:	3201      	adds	r2, #1
 8013182:	4294      	cmp	r4, r2
 8013184:	dd0c      	ble.n	80131a0 <__kernel_rem_pio2f+0x1b0>
 8013186:	f85e 3f04 	ldr.w	r3, [lr, #4]!
 801318a:	2800      	cmp	r0, #0
 801318c:	d0f2      	beq.n	8013174 <__kernel_rem_pio2f+0x184>
 801318e:	3201      	adds	r2, #1
 8013190:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8013194:	4294      	cmp	r4, r2
 8013196:	f8ce 3000 	str.w	r3, [lr]
 801319a:	f04f 0001 	mov.w	r0, #1
 801319e:	dcf2      	bgt.n	8013186 <__kernel_rem_pio2f+0x196>
 80131a0:	f1bb 0f00 	cmp.w	fp, #0
 80131a4:	dd10      	ble.n	80131c8 <__kernel_rem_pio2f+0x1d8>
 80131a6:	f1bb 0f01 	cmp.w	fp, #1
 80131aa:	f000 8104 	beq.w	80133b6 <__kernel_rem_pio2f+0x3c6>
 80131ae:	f1bb 0f02 	cmp.w	fp, #2
 80131b2:	d109      	bne.n	80131c8 <__kernel_rem_pio2f+0x1d8>
 80131b4:	1e62      	subs	r2, r4, #1
 80131b6:	ab06      	add	r3, sp, #24
 80131b8:	f10d 0e18 	add.w	lr, sp, #24
 80131bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80131c4:	f84e 3022 	str.w	r3, [lr, r2, lsl #2]
 80131c8:	2902      	cmp	r1, #2
 80131ca:	d059      	beq.n	8013280 <__kernel_rem_pio2f+0x290>
 80131cc:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80131d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131d4:	d166      	bne.n	80132a4 <__kernel_rem_pio2f+0x2b4>
 80131d6:	1e63      	subs	r3, r4, #1
 80131d8:	429e      	cmp	r6, r3
 80131da:	dc0b      	bgt.n	80131f4 <__kernel_rem_pio2f+0x204>
 80131dc:	aa06      	add	r2, sp, #24
 80131de:	4415      	add	r5, r2
 80131e0:	2200      	movs	r2, #0
 80131e2:	f855 0d04 	ldr.w	r0, [r5, #-4]!
 80131e6:	4545      	cmp	r5, r8
 80131e8:	ea42 0200 	orr.w	r2, r2, r0
 80131ec:	d1f9      	bne.n	80131e2 <__kernel_rem_pio2f+0x1f2>
 80131ee:	2a00      	cmp	r2, #0
 80131f0:	f040 8170 	bne.w	80134d4 <__kernel_rem_pio2f+0x4e4>
 80131f4:	1e73      	subs	r3, r6, #1
 80131f6:	aa06      	add	r2, sp, #24
 80131f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	f040 817c 	bne.w	80134fa <__kernel_rem_pio2f+0x50a>
 8013202:	9b04      	ldr	r3, [sp, #16]
 8013204:	f04f 0e01 	mov.w	lr, #1
 8013208:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801320c:	f10e 0e01 	add.w	lr, lr, #1
 8013210:	2a00      	cmp	r2, #0
 8013212:	d0f9      	beq.n	8013208 <__kernel_rem_pio2f+0x218>
 8013214:	44a6      	add	lr, r4
 8013216:	1c63      	adds	r3, r4, #1
 8013218:	4573      	cmp	r3, lr
 801321a:	dc2f      	bgt.n	801327c <__kernel_rem_pio2f+0x28c>
 801321c:	9a03      	ldr	r2, [sp, #12]
 801321e:	189d      	adds	r5, r3, r2
 8013220:	9a02      	ldr	r2, [sp, #8]
 8013222:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8013226:	18a0      	adds	r0, r4, r2
 8013228:	eb0e 0c02 	add.w	ip, lr, r2
 801322c:	9a65      	ldr	r2, [sp, #404]	; 0x194
 801322e:	3d01      	subs	r5, #1
 8013230:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8013234:	aa1a      	add	r2, sp, #104	; 0x68
 8013236:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 801323a:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 801323e:	aa42      	add	r2, sp, #264	; 0x108
 8013240:	eb02 0483 	add.w	r4, r2, r3, lsl #2
 8013244:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8013248:	ee07 3a90 	vmov	s15, r3
 801324c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013250:	2f00      	cmp	r7, #0
 8013252:	ece0 7a01 	vstmia	r0!, {s15}
 8013256:	eddf 7a45 	vldr	s15, [pc, #276]	; 801336c <__kernel_rem_pio2f+0x37c>
 801325a:	db0b      	blt.n	8013274 <__kernel_rem_pio2f+0x284>
 801325c:	4652      	mov	r2, sl
 801325e:	eb00 0109 	add.w	r1, r0, r9
 8013262:	4603      	mov	r3, r0
 8013264:	ed33 7a01 	vldmdb	r3!, {s14}
 8013268:	ecf2 6a01 	vldmia	r2!, {s13}
 801326c:	428b      	cmp	r3, r1
 801326e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013272:	d1f7      	bne.n	8013264 <__kernel_rem_pio2f+0x274>
 8013274:	4560      	cmp	r0, ip
 8013276:	ece4 7a01 	vstmia	r4!, {s15}
 801327a:	d1e3      	bne.n	8013244 <__kernel_rem_pio2f+0x254>
 801327c:	4674      	mov	r4, lr
 801327e:	e719      	b.n	80130b4 <__kernel_rem_pio2f+0xc4>
 8013280:	eeb7 0a00 	vmov.f32	s0, #112	; 0x70
 8013284:	ee30 9a49 	vsub.f32	s18, s0, s18
 8013288:	2800      	cmp	r0, #0
 801328a:	d09f      	beq.n	80131cc <__kernel_rem_pio2f+0x1dc>
 801328c:	4658      	mov	r0, fp
 801328e:	9105      	str	r1, [sp, #20]
 8013290:	f000 fa66 	bl	8013760 <scalbnf>
 8013294:	ee39 9a40 	vsub.f32	s18, s18, s0
 8013298:	9905      	ldr	r1, [sp, #20]
 801329a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801329e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132a2:	d098      	beq.n	80131d6 <__kernel_rem_pio2f+0x1e6>
 80132a4:	eeb0 0a49 	vmov.f32	s0, s18
 80132a8:	f1cb 0000 	rsb	r0, fp, #0
 80132ac:	9102      	str	r1, [sp, #8]
 80132ae:	f000 fa57 	bl	8013760 <scalbnf>
 80132b2:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8013364 <__kernel_rem_pio2f+0x374>
 80132b6:	9902      	ldr	r1, [sp, #8]
 80132b8:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80132bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132c0:	f2c0 817e 	blt.w	80135c0 <__kernel_rem_pio2f+0x5d0>
 80132c4:	eddf 7a26 	vldr	s15, [pc, #152]	; 8013360 <__kernel_rem_pio2f+0x370>
 80132c8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80132cc:	a806      	add	r0, sp, #24
 80132ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80132d2:	1c63      	adds	r3, r4, #1
 80132d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80132d8:	f10b 0b08 	add.w	fp, fp, #8
 80132dc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80132e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80132e4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80132e8:	ee10 2a10 	vmov	r2, s0
 80132ec:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80132f0:	ee17 2a90 	vmov	r2, s15
 80132f4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80132f8:	4658      	mov	r0, fp
 80132fa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x70
 80132fe:	9303      	str	r3, [sp, #12]
 8013300:	9102      	str	r1, [sp, #8]
 8013302:	f000 fa2d 	bl	8013760 <scalbnf>
 8013306:	9b03      	ldr	r3, [sp, #12]
 8013308:	9902      	ldr	r1, [sp, #8]
 801330a:	2b00      	cmp	r3, #0
 801330c:	f2c0 80c7 	blt.w	801349e <__kernel_rem_pio2f+0x4ae>
 8013310:	f103 0e01 	add.w	lr, r3, #1
 8013314:	ea4f 028e 	mov.w	r2, lr, lsl #2
 8013318:	ac42      	add	r4, sp, #264	; 0x108
 801331a:	a806      	add	r0, sp, #24
 801331c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8013360 <__kernel_rem_pio2f+0x370>
 8013320:	4410      	add	r0, r2
 8013322:	18a7      	adds	r7, r4, r2
 8013324:	ed70 7a01 	vldmdb	r0!, {s15}
 8013328:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801332c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8013330:	ee20 0a07 	vmul.f32	s0, s0, s14
 8013334:	ed67 7a01 	vstmdb	r7!, {s15}
 8013338:	42a7      	cmp	r7, r4
 801333a:	d1f3      	bne.n	8013324 <__kernel_rem_pio2f+0x334>
 801333c:	3a04      	subs	r2, #4
 801333e:	4417      	add	r7, r2
 8013340:	2500      	movs	r5, #0
 8013342:	2e00      	cmp	r6, #0
 8013344:	f2c0 80a8 	blt.w	8013498 <__kernel_rem_pio2f+0x4a8>
 8013348:	2d00      	cmp	r5, #0
 801334a:	f2c0 80a5 	blt.w	8013498 <__kernel_rem_pio2f+0x4a8>
 801334e:	4c06      	ldr	r4, [pc, #24]	; (8013368 <__kernel_rem_pio2f+0x378>)
 8013350:	eddf 7a06 	vldr	s15, [pc, #24]	; 801336c <__kernel_rem_pio2f+0x37c>
 8013354:	4638      	mov	r0, r7
 8013356:	2200      	movs	r2, #0
 8013358:	e00c      	b.n	8013374 <__kernel_rem_pio2f+0x384>
 801335a:	bf00      	nop
 801335c:	08017d20 	.word	0x08017d20
 8013360:	3b800000 	.word	0x3b800000
 8013364:	43800000 	.word	0x43800000
 8013368:	08017d30 	.word	0x08017d30
 801336c:	00000000 	.word	0x00000000
 8013370:	42aa      	cmp	r2, r5
 8013372:	dc08      	bgt.n	8013386 <__kernel_rem_pio2f+0x396>
 8013374:	ecf4 6a01 	vldmia	r4!, {s13}
 8013378:	ecb0 7a01 	vldmia	r0!, {s14}
 801337c:	3201      	adds	r2, #1
 801337e:	4296      	cmp	r6, r2
 8013380:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013384:	daf4      	bge.n	8013370 <__kernel_rem_pio2f+0x380>
 8013386:	aa56      	add	r2, sp, #344	; 0x158
 8013388:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 801338c:	3501      	adds	r5, #1
 801338e:	4575      	cmp	r5, lr
 8013390:	f1a7 0704 	sub.w	r7, r7, #4
 8013394:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 8013398:	d1d3      	bne.n	8013342 <__kernel_rem_pio2f+0x352>
 801339a:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801339c:	2a03      	cmp	r2, #3
 801339e:	d85f      	bhi.n	8013460 <__kernel_rem_pio2f+0x470>
 80133a0:	e8df f002 	tbb	[pc, r2]
 80133a4:	b0373767 	.word	0xb0373767
 80133a8:	d110      	bne.n	80133cc <__kernel_rem_pio2f+0x3dc>
 80133aa:	1e63      	subs	r3, r4, #1
 80133ac:	aa06      	add	r2, sp, #24
 80133ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80133b2:	1209      	asrs	r1, r1, #8
 80133b4:	e6ce      	b.n	8013154 <__kernel_rem_pio2f+0x164>
 80133b6:	1e62      	subs	r2, r4, #1
 80133b8:	ab06      	add	r3, sp, #24
 80133ba:	f10d 0e18 	add.w	lr, sp, #24
 80133be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80133c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80133c6:	f84e 3022 	str.w	r3, [lr, r2, lsl #2]
 80133ca:	e6fd      	b.n	80131c8 <__kernel_rem_pio2f+0x1d8>
 80133cc:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80133d0:	eeb4 9ae7 	vcmpe.f32	s18, s15
 80133d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133d8:	da0a      	bge.n	80133f0 <__kernel_rem_pio2f+0x400>
 80133da:	2100      	movs	r1, #0
 80133dc:	e6f6      	b.n	80131cc <__kernel_rem_pio2f+0x1dc>
 80133de:	ed5f 7a1d 	vldr	s15, [pc, #-116]	; 801336c <__kernel_rem_pio2f+0x37c>
 80133e2:	3104      	adds	r1, #4
 80133e4:	42a1      	cmp	r1, r4
 80133e6:	ece0 7a01 	vstmia	r0!, {s15}
 80133ea:	f47f ae3b 	bne.w	8013064 <__kernel_rem_pio2f+0x74>
 80133ee:	e64d      	b.n	801308c <__kernel_rem_pio2f+0x9c>
 80133f0:	ee19 3a90 	vmov	r3, s19
 80133f4:	2c00      	cmp	r4, #0
 80133f6:	f103 0301 	add.w	r3, r3, #1
 80133fa:	ee09 3a90 	vmov	s19, r3
 80133fe:	bfc8      	it	gt
 8013400:	2102      	movgt	r1, #2
 8013402:	f73f aeb2 	bgt.w	801316a <__kernel_rem_pio2f+0x17a>
 8013406:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801340a:	ee37 9ac9 	vsub.f32	s18, s15, s18
 801340e:	2102      	movs	r1, #2
 8013410:	e6dc      	b.n	80131cc <__kernel_rem_pio2f+0x1dc>
 8013412:	aa2e      	add	r2, sp, #184	; 0xb8
 8013414:	ed5f 7a2b 	vldr	s15, [pc, #-172]	; 801336c <__kernel_rem_pio2f+0x37c>
 8013418:	eb02 0e8e 	add.w	lr, r2, lr, lsl #2
 801341c:	ed3e 7a01 	vldmdb	lr!, {s14}
 8013420:	4596      	cmp	lr, r2
 8013422:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013426:	d1f9      	bne.n	801341c <__kernel_rem_pio2f+0x42c>
 8013428:	2900      	cmp	r1, #0
 801342a:	d043      	beq.n	80134b4 <__kernel_rem_pio2f+0x4c4>
 801342c:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8013430:	9a01      	ldr	r2, [sp, #4]
 8013432:	eeb1 7a67 	vneg.f32	s14, s15
 8013436:	2b00      	cmp	r3, #0
 8013438:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801343c:	ed82 7a00 	vstr	s14, [r2]
 8013440:	dd09      	ble.n	8013456 <__kernel_rem_pio2f+0x466>
 8013442:	a82f      	add	r0, sp, #188	; 0xbc
 8013444:	2201      	movs	r2, #1
 8013446:	ecb0 7a01 	vldmia	r0!, {s14}
 801344a:	3201      	adds	r2, #1
 801344c:	4293      	cmp	r3, r2
 801344e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013452:	daf8      	bge.n	8013446 <__kernel_rem_pio2f+0x456>
 8013454:	b109      	cbz	r1, 801345a <__kernel_rem_pio2f+0x46a>
 8013456:	eef1 7a67 	vneg.f32	s15, s15
 801345a:	9b01      	ldr	r3, [sp, #4]
 801345c:	edc3 7a01 	vstr	s15, [r3, #4]
 8013460:	ee19 3a90 	vmov	r3, s19
 8013464:	f003 0007 	and.w	r0, r3, #7
 8013468:	b057      	add	sp, #348	; 0x15c
 801346a:	ecbd 8b04 	vpop	{d8-d9}
 801346e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013472:	aa2e      	add	r2, sp, #184	; 0xb8
 8013474:	ed5f 7a43 	vldr	s15, [pc, #-268]	; 801336c <__kernel_rem_pio2f+0x37c>
 8013478:	eb02 0e8e 	add.w	lr, r2, lr, lsl #2
 801347c:	ed3e 7a01 	vldmdb	lr!, {s14}
 8013480:	3b01      	subs	r3, #1
 8013482:	1c5a      	adds	r2, r3, #1
 8013484:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013488:	d1f8      	bne.n	801347c <__kernel_rem_pio2f+0x48c>
 801348a:	b109      	cbz	r1, 8013490 <__kernel_rem_pio2f+0x4a0>
 801348c:	eef1 7a67 	vneg.f32	s15, s15
 8013490:	9b01      	ldr	r3, [sp, #4]
 8013492:	edc3 7a00 	vstr	s15, [r3]
 8013496:	e7e3      	b.n	8013460 <__kernel_rem_pio2f+0x470>
 8013498:	ed5f 7a4c 	vldr	s15, [pc, #-304]	; 801336c <__kernel_rem_pio2f+0x37c>
 801349c:	e773      	b.n	8013386 <__kernel_rem_pio2f+0x396>
 801349e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80134a0:	2a03      	cmp	r2, #3
 80134a2:	d8dd      	bhi.n	8013460 <__kernel_rem_pio2f+0x470>
 80134a4:	e8df f002 	tbb	[pc, r2]
 80134a8:	80020213 	.word	0x80020213
 80134ac:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 801336c <__kernel_rem_pio2f+0x37c>
 80134b0:	2900      	cmp	r1, #0
 80134b2:	d1bb      	bne.n	801342c <__kernel_rem_pio2f+0x43c>
 80134b4:	ed9d 7a2e 	vldr	s14, [sp, #184]	; 0xb8
 80134b8:	9a01      	ldr	r2, [sp, #4]
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	edc2 7a00 	vstr	s15, [r2]
 80134c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80134c4:	dcbd      	bgt.n	8013442 <__kernel_rem_pio2f+0x452>
 80134c6:	9b01      	ldr	r3, [sp, #4]
 80134c8:	edc3 7a01 	vstr	s15, [r3, #4]
 80134cc:	e7c8      	b.n	8013460 <__kernel_rem_pio2f+0x470>
 80134ce:	ed5f 7a59 	vldr	s15, [pc, #-356]	; 801336c <__kernel_rem_pio2f+0x37c>
 80134d2:	e7da      	b.n	801348a <__kernel_rem_pio2f+0x49a>
 80134d4:	aa06      	add	r2, sp, #24
 80134d6:	f1ab 0b08 	sub.w	fp, fp, #8
 80134da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80134de:	2a00      	cmp	r2, #0
 80134e0:	f47f af0a 	bne.w	80132f8 <__kernel_rem_pio2f+0x308>
 80134e4:	aa06      	add	r2, sp, #24
 80134e6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80134ea:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 80134ee:	3b01      	subs	r3, #1
 80134f0:	f1ab 0b08 	sub.w	fp, fp, #8
 80134f4:	2800      	cmp	r0, #0
 80134f6:	d0f8      	beq.n	80134ea <__kernel_rem_pio2f+0x4fa>
 80134f8:	e6fe      	b.n	80132f8 <__kernel_rem_pio2f+0x308>
 80134fa:	f04f 0e01 	mov.w	lr, #1
 80134fe:	e689      	b.n	8013214 <__kernel_rem_pio2f+0x224>
 8013500:	2000      	movs	r0, #0
 8013502:	e64d      	b.n	80131a0 <__kernel_rem_pio2f+0x1b0>
 8013504:	2b00      	cmp	r3, #0
 8013506:	dd4f      	ble.n	80135a8 <__kernel_rem_pio2f+0x5b8>
 8013508:	009a      	lsls	r2, r3, #2
 801350a:	a856      	add	r0, sp, #344	; 0x158
 801350c:	4410      	add	r0, r2
 801350e:	ad2e      	add	r5, sp, #184	; 0xb8
 8013510:	1d14      	adds	r4, r2, #4
 8013512:	ed10 7a28 	vldr	s14, [r0, #-160]	; 0xffffff60
 8013516:	442c      	add	r4, r5
 8013518:	18a8      	adds	r0, r5, r2
 801351a:	ed70 7a01 	vldmdb	r0!, {s15}
 801351e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8013522:	42a8      	cmp	r0, r5
 8013524:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013528:	ee77 7a27 	vadd.f32	s15, s14, s15
 801352c:	eeb0 7a66 	vmov.f32	s14, s13
 8013530:	ed64 7a01 	vstmdb	r4!, {s15}
 8013534:	edc0 6a00 	vstr	s13, [r0]
 8013538:	d1ef      	bne.n	801351a <__kernel_rem_pio2f+0x52a>
 801353a:	2b01      	cmp	r3, #1
 801353c:	dd34      	ble.n	80135a8 <__kernel_rem_pio2f+0x5b8>
 801353e:	1d13      	adds	r3, r2, #4
 8013540:	ac56      	add	r4, sp, #344	; 0x158
 8013542:	4414      	add	r4, r2
 8013544:	4403      	add	r3, r0
 8013546:	ed14 7a28 	vldr	s14, [r4, #-160]	; 0xffffff60
 801354a:	4402      	add	r2, r0
 801354c:	ac2f      	add	r4, sp, #188	; 0xbc
 801354e:	4618      	mov	r0, r3
 8013550:	ed72 7a01 	vldmdb	r2!, {s15}
 8013554:	ee77 6a87 	vadd.f32	s13, s15, s14
 8013558:	42a2      	cmp	r2, r4
 801355a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801355e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013562:	eeb0 7a66 	vmov.f32	s14, s13
 8013566:	ed60 7a01 	vstmdb	r0!, {s15}
 801356a:	edc2 6a00 	vstr	s13, [r2]
 801356e:	d1ef      	bne.n	8013550 <__kernel_rem_pio2f+0x560>
 8013570:	ed5f 7a82 	vldr	s15, [pc, #-520]	; 801336c <__kernel_rem_pio2f+0x37c>
 8013574:	aa30      	add	r2, sp, #192	; 0xc0
 8013576:	ed33 7a01 	vldmdb	r3!, {s14}
 801357a:	4293      	cmp	r3, r2
 801357c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013580:	d1f9      	bne.n	8013576 <__kernel_rem_pio2f+0x586>
 8013582:	b1a9      	cbz	r1, 80135b0 <__kernel_rem_pio2f+0x5c0>
 8013584:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8013588:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 801358c:	9a01      	ldr	r2, [sp, #4]
 801358e:	eef1 7a67 	vneg.f32	s15, s15
 8013592:	eef1 6a66 	vneg.f32	s13, s13
 8013596:	eeb1 7a47 	vneg.f32	s14, s14
 801359a:	edc2 7a02 	vstr	s15, [r2, #8]
 801359e:	edc2 6a00 	vstr	s13, [r2]
 80135a2:	ed82 7a01 	vstr	s14, [r2, #4]
 80135a6:	e75b      	b.n	8013460 <__kernel_rem_pio2f+0x470>
 80135a8:	ed5f 7a90 	vldr	s15, [pc, #-576]	; 801336c <__kernel_rem_pio2f+0x37c>
 80135ac:	2900      	cmp	r1, #0
 80135ae:	d1e9      	bne.n	8013584 <__kernel_rem_pio2f+0x594>
 80135b0:	9801      	ldr	r0, [sp, #4]
 80135b2:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 80135b4:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 80135b6:	edc0 7a02 	vstr	s15, [r0, #8]
 80135ba:	6002      	str	r2, [r0, #0]
 80135bc:	6043      	str	r3, [r0, #4]
 80135be:	e74f      	b.n	8013460 <__kernel_rem_pio2f+0x470>
 80135c0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80135c4:	a806      	add	r0, sp, #24
 80135c6:	ee10 2a10 	vmov	r2, s0
 80135ca:	4623      	mov	r3, r4
 80135cc:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80135d0:	e692      	b.n	80132f8 <__kernel_rem_pio2f+0x308>
 80135d2:	bf00      	nop
	...

080135e0 <__kernel_sinf>:
 80135e0:	ee10 3a10 	vmov	r3, s0
 80135e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80135e8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80135ec:	da04      	bge.n	80135f8 <__kernel_sinf+0x18>
 80135ee:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80135f2:	ee17 3a90 	vmov	r3, s15
 80135f6:	b323      	cbz	r3, 8013642 <__kernel_sinf+0x62>
 80135f8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80135fc:	ed9f 5a15 	vldr	s10, [pc, #84]	; 8013654 <__kernel_sinf+0x74>
 8013600:	eddf 5a15 	vldr	s11, [pc, #84]	; 8013658 <__kernel_sinf+0x78>
 8013604:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801365c <__kernel_sinf+0x7c>
 8013608:	eddf 6a15 	vldr	s13, [pc, #84]	; 8013660 <__kernel_sinf+0x80>
 801360c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8013664 <__kernel_sinf+0x84>
 8013610:	eee7 5a85 	vfma.f32	s11, s15, s10
 8013614:	ee27 5a80 	vmul.f32	s10, s15, s0
 8013618:	eea5 6aa7 	vfma.f32	s12, s11, s15
 801361c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013620:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013624:	b170      	cbz	r0, 8013644 <__kernel_sinf+0x64>
 8013626:	ee27 7a45 	vnmul.f32	s14, s14, s10
 801362a:	eef6 6a00 	vmov.f32	s13, #96	; 0x60
 801362e:	eea0 7aa6 	vfma.f32	s14, s1, s13
 8013632:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8013668 <__kernel_sinf+0x88>
 8013636:	eed7 0a27 	vfnms.f32	s1, s14, s15
 801363a:	eee5 0a26 	vfma.f32	s1, s10, s13
 801363e:	ee30 0a60 	vsub.f32	s0, s0, s1
 8013642:	4770      	bx	lr
 8013644:	eddf 6a09 	vldr	s13, [pc, #36]	; 801366c <__kernel_sinf+0x8c>
 8013648:	eee7 6a87 	vfma.f32	s13, s15, s14
 801364c:	eea6 0a85 	vfma.f32	s0, s13, s10
 8013650:	4770      	bx	lr
 8013652:	bf00      	nop
 8013654:	2f2ec9d3 	.word	0x2f2ec9d3
 8013658:	b2d72f34 	.word	0xb2d72f34
 801365c:	3638ef1b 	.word	0x3638ef1b
 8013660:	b9500d01 	.word	0xb9500d01
 8013664:	3c088889 	.word	0x3c088889
 8013668:	3e2aaaab 	.word	0x3e2aaaab
 801366c:	be2aaaab 	.word	0xbe2aaaab

08013670 <matherr>:
 8013670:	2000      	movs	r0, #0
 8013672:	4770      	bx	lr
	...

08013680 <fabsf>:
 8013680:	ee10 3a10 	vmov	r3, s0
 8013684:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013688:	ee00 3a10 	vmov	s0, r3
 801368c:	4770      	bx	lr
 801368e:	bf00      	nop

08013690 <floorf>:
 8013690:	ee10 2a10 	vmov	r2, s0
 8013694:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8013698:	0dcb      	lsrs	r3, r1, #23
 801369a:	3b7f      	subs	r3, #127	; 0x7f
 801369c:	2b16      	cmp	r3, #22
 801369e:	dc17      	bgt.n	80136d0 <floorf+0x40>
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	ee10 0a10 	vmov	r0, s0
 80136a6:	db19      	blt.n	80136dc <floorf+0x4c>
 80136a8:	491a      	ldr	r1, [pc, #104]	; (8013714 <floorf+0x84>)
 80136aa:	4119      	asrs	r1, r3
 80136ac:	4211      	tst	r1, r2
 80136ae:	d022      	beq.n	80136f6 <floorf+0x66>
 80136b0:	eddf 7a19 	vldr	s15, [pc, #100]	; 8013718 <floorf+0x88>
 80136b4:	ee70 7a27 	vadd.f32	s15, s0, s15
 80136b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80136bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136c0:	dd19      	ble.n	80136f6 <floorf+0x66>
 80136c2:	2a00      	cmp	r2, #0
 80136c4:	db18      	blt.n	80136f8 <floorf+0x68>
 80136c6:	ea20 0301 	bic.w	r3, r0, r1
 80136ca:	ee00 3a10 	vmov	s0, r3
 80136ce:	4770      	bx	lr
 80136d0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80136d4:	d30f      	bcc.n	80136f6 <floorf+0x66>
 80136d6:	ee30 0a00 	vadd.f32	s0, s0, s0
 80136da:	4770      	bx	lr
 80136dc:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8013718 <floorf+0x88>
 80136e0:	ee70 7a27 	vadd.f32	s15, s0, s15
 80136e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80136e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136ec:	dd03      	ble.n	80136f6 <floorf+0x66>
 80136ee:	2a00      	cmp	r2, #0
 80136f0:	db08      	blt.n	8013704 <floorf+0x74>
 80136f2:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 801371c <floorf+0x8c>
 80136f6:	4770      	bx	lr
 80136f8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80136fc:	fa42 f303 	asr.w	r3, r2, r3
 8013700:	4418      	add	r0, r3
 8013702:	e7e0      	b.n	80136c6 <floorf+0x36>
 8013704:	2900      	cmp	r1, #0
 8013706:	eeff 7a00 	vmov.f32	s15, #240	; 0xf0
 801370a:	bf18      	it	ne
 801370c:	eeb0 0a67 	vmovne.f32	s0, s15
 8013710:	4770      	bx	lr
 8013712:	bf00      	nop
 8013714:	007fffff 	.word	0x007fffff
 8013718:	7149f2ca 	.word	0x7149f2ca
 801371c:	00000000 	.word	0x00000000

08013720 <__fpclassifyf>:
 8013720:	ee10 3a10 	vmov	r3, s0
 8013724:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8013728:	d101      	bne.n	801372e <__fpclassifyf+0xe>
 801372a:	2002      	movs	r0, #2
 801372c:	4770      	bx	lr
 801372e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8013732:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8013736:	d201      	bcs.n	801373c <__fpclassifyf+0x1c>
 8013738:	2004      	movs	r0, #4
 801373a:	4770      	bx	lr
 801373c:	4b05      	ldr	r3, [pc, #20]	; (8013754 <__fpclassifyf+0x34>)
 801373e:	1e42      	subs	r2, r0, #1
 8013740:	429a      	cmp	r2, r3
 8013742:	d801      	bhi.n	8013748 <__fpclassifyf+0x28>
 8013744:	2003      	movs	r0, #3
 8013746:	4770      	bx	lr
 8013748:	f1a0 40ff 	sub.w	r0, r0, #2139095040	; 0x7f800000
 801374c:	fab0 f080 	clz	r0, r0
 8013750:	0940      	lsrs	r0, r0, #5
 8013752:	4770      	bx	lr
 8013754:	007ffffe 	.word	0x007ffffe
	...

08013760 <scalbnf>:
 8013760:	b508      	push	{r3, lr}
 8013762:	ee10 3a10 	vmov	r3, s0
 8013766:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801376a:	ed2d 8b02 	vpush	{d8}
 801376e:	d011      	beq.n	8013794 <scalbnf+0x34>
 8013770:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8013774:	d211      	bcs.n	801379a <scalbnf+0x3a>
 8013776:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 801377a:	d313      	bcc.n	80137a4 <scalbnf+0x44>
 801377c:	0dd2      	lsrs	r2, r2, #23
 801377e:	4402      	add	r2, r0
 8013780:	2afe      	cmp	r2, #254	; 0xfe
 8013782:	dc2e      	bgt.n	80137e2 <scalbnf+0x82>
 8013784:	2a00      	cmp	r2, #0
 8013786:	dd1a      	ble.n	80137be <scalbnf+0x5e>
 8013788:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801378c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8013790:	ee00 3a10 	vmov	s0, r3
 8013794:	ecbd 8b02 	vpop	{d8}
 8013798:	bd08      	pop	{r3, pc}
 801379a:	ecbd 8b02 	vpop	{d8}
 801379e:	ee30 0a00 	vadd.f32	s0, s0, s0
 80137a2:	bd08      	pop	{r3, pc}
 80137a4:	4b1d      	ldr	r3, [pc, #116]	; (801381c <scalbnf+0xbc>)
 80137a6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8013820 <scalbnf+0xc0>
 80137aa:	4298      	cmp	r0, r3
 80137ac:	ee20 0a27 	vmul.f32	s0, s0, s15
 80137b0:	db22      	blt.n	80137f8 <scalbnf+0x98>
 80137b2:	ee10 3a10 	vmov	r3, s0
 80137b6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80137ba:	3a19      	subs	r2, #25
 80137bc:	e7df      	b.n	801377e <scalbnf+0x1e>
 80137be:	f112 0f16 	cmn.w	r2, #22
 80137c2:	da1e      	bge.n	8013802 <scalbnf+0xa2>
 80137c4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80137c8:	4298      	cmp	r0, r3
 80137ca:	dc0a      	bgt.n	80137e2 <scalbnf+0x82>
 80137cc:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8013824 <scalbnf+0xc4>
 80137d0:	eef0 0a40 	vmov.f32	s1, s0
 80137d4:	eeb0 0a48 	vmov.f32	s0, s16
 80137d8:	f000 f82a 	bl	8013830 <copysignf>
 80137dc:	ee20 0a08 	vmul.f32	s0, s0, s16
 80137e0:	e7d8      	b.n	8013794 <scalbnf+0x34>
 80137e2:	ed9f 8a11 	vldr	s16, [pc, #68]	; 8013828 <scalbnf+0xc8>
 80137e6:	eef0 0a40 	vmov.f32	s1, s0
 80137ea:	eeb0 0a48 	vmov.f32	s0, s16
 80137ee:	f000 f81f 	bl	8013830 <copysignf>
 80137f2:	ee20 0a08 	vmul.f32	s0, s0, s16
 80137f6:	e7cd      	b.n	8013794 <scalbnf+0x34>
 80137f8:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8013824 <scalbnf+0xc4>
 80137fc:	ee20 0a20 	vmul.f32	s0, s0, s1
 8013800:	e7c8      	b.n	8013794 <scalbnf+0x34>
 8013802:	3219      	adds	r2, #25
 8013804:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013808:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801380c:	eddf 7a07 	vldr	s15, [pc, #28]	; 801382c <scalbnf+0xcc>
 8013810:	ee00 3a10 	vmov	s0, r3
 8013814:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013818:	e7bc      	b.n	8013794 <scalbnf+0x34>
 801381a:	bf00      	nop
 801381c:	ffff3cb0 	.word	0xffff3cb0
 8013820:	4c000000 	.word	0x4c000000
 8013824:	0da24260 	.word	0x0da24260
 8013828:	7149f2ca 	.word	0x7149f2ca
 801382c:	33000000 	.word	0x33000000

08013830 <copysignf>:
 8013830:	ee10 3a10 	vmov	r3, s0
 8013834:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8013838:	ee10 3a90 	vmov	r3, s1
 801383c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013840:	4313      	orrs	r3, r2
 8013842:	ee00 3a10 	vmov	s0, r3
 8013846:	4770      	bx	lr
	...

08013850 <__errno>:
 8013850:	4b01      	ldr	r3, [pc, #4]	; (8013858 <__errno+0x8>)
 8013852:	6818      	ldr	r0, [r3, #0]
 8013854:	4770      	bx	lr
 8013856:	bf00      	nop
 8013858:	20000c40 	.word	0x20000c40
 801385c:	00000000 	.word	0x00000000

08013860 <memset>:
 8013860:	b470      	push	{r4, r5, r6}
 8013862:	0784      	lsls	r4, r0, #30
 8013864:	d046      	beq.n	80138f4 <memset+0x94>
 8013866:	1e54      	subs	r4, r2, #1
 8013868:	2a00      	cmp	r2, #0
 801386a:	d041      	beq.n	80138f0 <memset+0x90>
 801386c:	b2cd      	uxtb	r5, r1
 801386e:	4603      	mov	r3, r0
 8013870:	e002      	b.n	8013878 <memset+0x18>
 8013872:	1e62      	subs	r2, r4, #1
 8013874:	b3e4      	cbz	r4, 80138f0 <memset+0x90>
 8013876:	4614      	mov	r4, r2
 8013878:	f803 5b01 	strb.w	r5, [r3], #1
 801387c:	079a      	lsls	r2, r3, #30
 801387e:	d1f8      	bne.n	8013872 <memset+0x12>
 8013880:	2c03      	cmp	r4, #3
 8013882:	d92e      	bls.n	80138e2 <memset+0x82>
 8013884:	b2cd      	uxtb	r5, r1
 8013886:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 801388a:	2c0f      	cmp	r4, #15
 801388c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8013890:	d919      	bls.n	80138c6 <memset+0x66>
 8013892:	f103 0210 	add.w	r2, r3, #16
 8013896:	4626      	mov	r6, r4
 8013898:	3e10      	subs	r6, #16
 801389a:	2e0f      	cmp	r6, #15
 801389c:	f842 5c10 	str.w	r5, [r2, #-16]
 80138a0:	f842 5c0c 	str.w	r5, [r2, #-12]
 80138a4:	f842 5c08 	str.w	r5, [r2, #-8]
 80138a8:	f842 5c04 	str.w	r5, [r2, #-4]
 80138ac:	f102 0210 	add.w	r2, r2, #16
 80138b0:	d8f2      	bhi.n	8013898 <memset+0x38>
 80138b2:	f1a4 0210 	sub.w	r2, r4, #16
 80138b6:	f022 020f 	bic.w	r2, r2, #15
 80138ba:	f004 040f 	and.w	r4, r4, #15
 80138be:	3210      	adds	r2, #16
 80138c0:	2c03      	cmp	r4, #3
 80138c2:	4413      	add	r3, r2
 80138c4:	d90d      	bls.n	80138e2 <memset+0x82>
 80138c6:	461e      	mov	r6, r3
 80138c8:	4622      	mov	r2, r4
 80138ca:	3a04      	subs	r2, #4
 80138cc:	2a03      	cmp	r2, #3
 80138ce:	f846 5b04 	str.w	r5, [r6], #4
 80138d2:	d8fa      	bhi.n	80138ca <memset+0x6a>
 80138d4:	1f22      	subs	r2, r4, #4
 80138d6:	f022 0203 	bic.w	r2, r2, #3
 80138da:	3204      	adds	r2, #4
 80138dc:	4413      	add	r3, r2
 80138de:	f004 0403 	and.w	r4, r4, #3
 80138e2:	b12c      	cbz	r4, 80138f0 <memset+0x90>
 80138e4:	b2c9      	uxtb	r1, r1
 80138e6:	441c      	add	r4, r3
 80138e8:	f803 1b01 	strb.w	r1, [r3], #1
 80138ec:	42a3      	cmp	r3, r4
 80138ee:	d1fb      	bne.n	80138e8 <memset+0x88>
 80138f0:	bc70      	pop	{r4, r5, r6}
 80138f2:	4770      	bx	lr
 80138f4:	4614      	mov	r4, r2
 80138f6:	4603      	mov	r3, r0
 80138f8:	e7c2      	b.n	8013880 <memset+0x20>
 80138fa:	bf00      	nop
 80138fc:	0000      	movs	r0, r0
	...

08013900 <_vsnprintf_r>:
 8013900:	b570      	push	{r4, r5, r6, lr}
 8013902:	2a00      	cmp	r2, #0
 8013904:	b09a      	sub	sp, #104	; 0x68
 8013906:	4605      	mov	r5, r0
 8013908:	db2f      	blt.n	801396a <_vsnprintf_r+0x6a>
 801390a:	4614      	mov	r4, r2
 801390c:	461a      	mov	r2, r3
 801390e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013912:	9100      	str	r1, [sp, #0]
 8013914:	9104      	str	r1, [sp, #16]
 8013916:	f8ad 300c 	strh.w	r3, [sp, #12]
 801391a:	d011      	beq.n	8013940 <_vsnprintf_r+0x40>
 801391c:	3c01      	subs	r4, #1
 801391e:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8013922:	4669      	mov	r1, sp
 8013924:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013926:	9402      	str	r4, [sp, #8]
 8013928:	9405      	str	r4, [sp, #20]
 801392a:	f8ad 600e 	strh.w	r6, [sp, #14]
 801392e:	f000 f837 	bl	80139a0 <_svfprintf_r>
 8013932:	1c42      	adds	r2, r0, #1
 8013934:	db16      	blt.n	8013964 <_vsnprintf_r+0x64>
 8013936:	9b00      	ldr	r3, [sp, #0]
 8013938:	2200      	movs	r2, #0
 801393a:	701a      	strb	r2, [r3, #0]
 801393c:	b01a      	add	sp, #104	; 0x68
 801393e:	bd70      	pop	{r4, r5, r6, pc}
 8013940:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013942:	9402      	str	r4, [sp, #8]
 8013944:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8013948:	4669      	mov	r1, sp
 801394a:	9405      	str	r4, [sp, #20]
 801394c:	f8ad 600e 	strh.w	r6, [sp, #14]
 8013950:	f000 f826 	bl	80139a0 <_svfprintf_r>
 8013954:	1c43      	adds	r3, r0, #1
 8013956:	db01      	blt.n	801395c <_vsnprintf_r+0x5c>
 8013958:	b01a      	add	sp, #104	; 0x68
 801395a:	bd70      	pop	{r4, r5, r6, pc}
 801395c:	238b      	movs	r3, #139	; 0x8b
 801395e:	602b      	str	r3, [r5, #0]
 8013960:	b01a      	add	sp, #104	; 0x68
 8013962:	bd70      	pop	{r4, r5, r6, pc}
 8013964:	238b      	movs	r3, #139	; 0x8b
 8013966:	602b      	str	r3, [r5, #0]
 8013968:	e7e5      	b.n	8013936 <_vsnprintf_r+0x36>
 801396a:	238b      	movs	r3, #139	; 0x8b
 801396c:	6003      	str	r3, [r0, #0]
 801396e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013972:	e7f1      	b.n	8013958 <_vsnprintf_r+0x58>
	...

08013980 <vsnprintf>:
 8013980:	b530      	push	{r4, r5, lr}
 8013982:	b083      	sub	sp, #12
 8013984:	4c05      	ldr	r4, [pc, #20]	; (801399c <vsnprintf+0x1c>)
 8013986:	9300      	str	r3, [sp, #0]
 8013988:	6824      	ldr	r4, [r4, #0]
 801398a:	460d      	mov	r5, r1
 801398c:	4613      	mov	r3, r2
 801398e:	4601      	mov	r1, r0
 8013990:	462a      	mov	r2, r5
 8013992:	4620      	mov	r0, r4
 8013994:	f7ff ffb4 	bl	8013900 <_vsnprintf_r>
 8013998:	b003      	add	sp, #12
 801399a:	bd30      	pop	{r4, r5, pc}
 801399c:	20000c40 	.word	0x20000c40

080139a0 <_svfprintf_r>:
 80139a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139a4:	b0bf      	sub	sp, #252	; 0xfc
 80139a6:	4689      	mov	r9, r1
 80139a8:	9206      	str	r2, [sp, #24]
 80139aa:	930a      	str	r3, [sp, #40]	; 0x28
 80139ac:	9004      	str	r0, [sp, #16]
 80139ae:	f002 fa4f 	bl	8015e50 <_localeconv_r>
 80139b2:	6803      	ldr	r3, [r0, #0]
 80139b4:	9313      	str	r3, [sp, #76]	; 0x4c
 80139b6:	4618      	mov	r0, r3
 80139b8:	f003 f89a 	bl	8016af0 <strlen>
 80139bc:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80139c0:	9014      	str	r0, [sp, #80]	; 0x50
 80139c2:	061a      	lsls	r2, r3, #24
 80139c4:	d504      	bpl.n	80139d0 <_svfprintf_r+0x30>
 80139c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	f001 80a1 	beq.w	8014b12 <_svfprintf_r+0x1172>
 80139d0:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8013c38 <_svfprintf_r+0x298>
 80139d4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80139d8:	2300      	movs	r3, #0
 80139da:	af2e      	add	r7, sp, #184	; 0xb8
 80139dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80139de:	9323      	str	r3, [sp, #140]	; 0x8c
 80139e0:	9322      	str	r3, [sp, #136]	; 0x88
 80139e2:	9312      	str	r3, [sp, #72]	; 0x48
 80139e4:	9315      	str	r3, [sp, #84]	; 0x54
 80139e6:	9307      	str	r3, [sp, #28]
 80139e8:	9721      	str	r7, [sp, #132]	; 0x84
 80139ea:	463c      	mov	r4, r7
 80139ec:	464e      	mov	r6, r9
 80139ee:	9d06      	ldr	r5, [sp, #24]
 80139f0:	782b      	ldrb	r3, [r5, #0]
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	f000 80a9 	beq.w	8013b4a <_svfprintf_r+0x1aa>
 80139f8:	2b25      	cmp	r3, #37	; 0x25
 80139fa:	d102      	bne.n	8013a02 <_svfprintf_r+0x62>
 80139fc:	e0a5      	b.n	8013b4a <_svfprintf_r+0x1aa>
 80139fe:	2b25      	cmp	r3, #37	; 0x25
 8013a00:	d003      	beq.n	8013a0a <_svfprintf_r+0x6a>
 8013a02:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d1f9      	bne.n	80139fe <_svfprintf_r+0x5e>
 8013a0a:	9b06      	ldr	r3, [sp, #24]
 8013a0c:	1aeb      	subs	r3, r5, r3
 8013a0e:	b173      	cbz	r3, 8013a2e <_svfprintf_r+0x8e>
 8013a10:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013a12:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8013a14:	9806      	ldr	r0, [sp, #24]
 8013a16:	6020      	str	r0, [r4, #0]
 8013a18:	3201      	adds	r2, #1
 8013a1a:	4419      	add	r1, r3
 8013a1c:	2a07      	cmp	r2, #7
 8013a1e:	6063      	str	r3, [r4, #4]
 8013a20:	9123      	str	r1, [sp, #140]	; 0x8c
 8013a22:	9222      	str	r2, [sp, #136]	; 0x88
 8013a24:	dc72      	bgt.n	8013b0c <_svfprintf_r+0x16c>
 8013a26:	3408      	adds	r4, #8
 8013a28:	9a07      	ldr	r2, [sp, #28]
 8013a2a:	441a      	add	r2, r3
 8013a2c:	9207      	str	r2, [sp, #28]
 8013a2e:	782b      	ldrb	r3, [r5, #0]
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	f000 87cb 	beq.w	80149cc <_svfprintf_r+0x102c>
 8013a36:	2300      	movs	r3, #0
 8013a38:	1c69      	adds	r1, r5, #1
 8013a3a:	786d      	ldrb	r5, [r5, #1]
 8013a3c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8013a40:	461a      	mov	r2, r3
 8013a42:	9308      	str	r3, [sp, #32]
 8013a44:	9303      	str	r3, [sp, #12]
 8013a46:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8013a4a:	1c4b      	adds	r3, r1, #1
 8013a4c:	f1a5 0120 	sub.w	r1, r5, #32
 8013a50:	2958      	cmp	r1, #88	; 0x58
 8013a52:	f200 83e4 	bhi.w	801421e <_svfprintf_r+0x87e>
 8013a56:	e8df f011 	tbh	[pc, r1, lsl #1]
 8013a5a:	0277      	.short	0x0277
 8013a5c:	03e203e2 	.word	0x03e203e2
 8013a60:	03e2037b 	.word	0x03e2037b
 8013a64:	03e203e2 	.word	0x03e203e2
 8013a68:	03e203e2 	.word	0x03e203e2
 8013a6c:	02f703e2 	.word	0x02f703e2
 8013a70:	03e20214 	.word	0x03e20214
 8013a74:	021801fb 	.word	0x021801fb
 8013a78:	038203e2 	.word	0x038203e2
 8013a7c:	02c102c1 	.word	0x02c102c1
 8013a80:	02c102c1 	.word	0x02c102c1
 8013a84:	02c102c1 	.word	0x02c102c1
 8013a88:	02c102c1 	.word	0x02c102c1
 8013a8c:	03e202c1 	.word	0x03e202c1
 8013a90:	03e203e2 	.word	0x03e203e2
 8013a94:	03e203e2 	.word	0x03e203e2
 8013a98:	03e203e2 	.word	0x03e203e2
 8013a9c:	03e203e2 	.word	0x03e203e2
 8013aa0:	02d003e2 	.word	0x02d003e2
 8013aa4:	03e20391 	.word	0x03e20391
 8013aa8:	03e20391 	.word	0x03e20391
 8013aac:	03e203e2 	.word	0x03e203e2
 8013ab0:	037403e2 	.word	0x037403e2
 8013ab4:	03e203e2 	.word	0x03e203e2
 8013ab8:	03e2030c 	.word	0x03e2030c
 8013abc:	03e203e2 	.word	0x03e203e2
 8013ac0:	03e203e2 	.word	0x03e203e2
 8013ac4:	03e2032a 	.word	0x03e2032a
 8013ac8:	034403e2 	.word	0x034403e2
 8013acc:	03e203e2 	.word	0x03e203e2
 8013ad0:	03e203e2 	.word	0x03e203e2
 8013ad4:	03e203e2 	.word	0x03e203e2
 8013ad8:	03e203e2 	.word	0x03e203e2
 8013adc:	03e203e2 	.word	0x03e203e2
 8013ae0:	0233035f 	.word	0x0233035f
 8013ae4:	03910391 	.word	0x03910391
 8013ae8:	03050391 	.word	0x03050391
 8013aec:	03e20233 	.word	0x03e20233
 8013af0:	02ed03e2 	.word	0x02ed03e2
 8013af4:	028503e2 	.word	0x028503e2
 8013af8:	03cb0202 	.word	0x03cb0202
 8013afc:	03e2027e 	.word	0x03e2027e
 8013b00:	03e20299 	.word	0x03e20299
 8013b04:	03e2007a 	.word	0x03e2007a
 8013b08:	025103e2 	.word	0x025103e2
 8013b0c:	9804      	ldr	r0, [sp, #16]
 8013b0e:	9303      	str	r3, [sp, #12]
 8013b10:	4631      	mov	r1, r6
 8013b12:	aa21      	add	r2, sp, #132	; 0x84
 8013b14:	f003 f81c 	bl	8016b50 <__ssprint_r>
 8013b18:	b950      	cbnz	r0, 8013b30 <_svfprintf_r+0x190>
 8013b1a:	463c      	mov	r4, r7
 8013b1c:	9b03      	ldr	r3, [sp, #12]
 8013b1e:	e783      	b.n	8013a28 <_svfprintf_r+0x88>
 8013b20:	9804      	ldr	r0, [sp, #16]
 8013b22:	4631      	mov	r1, r6
 8013b24:	aa21      	add	r2, sp, #132	; 0x84
 8013b26:	f003 f813 	bl	8016b50 <__ssprint_r>
 8013b2a:	2800      	cmp	r0, #0
 8013b2c:	f000 818c 	beq.w	8013e48 <_svfprintf_r+0x4a8>
 8013b30:	46b1      	mov	r9, r6
 8013b32:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8013b36:	f013 0f40 	tst.w	r3, #64	; 0x40
 8013b3a:	9b07      	ldr	r3, [sp, #28]
 8013b3c:	bf18      	it	ne
 8013b3e:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8013b42:	4618      	mov	r0, r3
 8013b44:	b03f      	add	sp, #252	; 0xfc
 8013b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b4a:	9d06      	ldr	r5, [sp, #24]
 8013b4c:	e76f      	b.n	8013a2e <_svfprintf_r+0x8e>
 8013b4e:	9306      	str	r3, [sp, #24]
 8013b50:	9b03      	ldr	r3, [sp, #12]
 8013b52:	0698      	lsls	r0, r3, #26
 8013b54:	f140 82b4 	bpl.w	80140c0 <_svfprintf_r+0x720>
 8013b58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013b5a:	f103 0907 	add.w	r9, r3, #7
 8013b5e:	f029 0307 	bic.w	r3, r9, #7
 8013b62:	f103 0208 	add.w	r2, r3, #8
 8013b66:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013b6a:	920a      	str	r2, [sp, #40]	; 0x28
 8013b6c:	2301      	movs	r3, #1
 8013b6e:	f04f 0c00 	mov.w	ip, #0
 8013b72:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8013b76:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8013b7a:	f1ba 0f00 	cmp.w	sl, #0
 8013b7e:	db03      	blt.n	8013b88 <_svfprintf_r+0x1e8>
 8013b80:	9a03      	ldr	r2, [sp, #12]
 8013b82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013b86:	9203      	str	r2, [sp, #12]
 8013b88:	ea58 0209 	orrs.w	r2, r8, r9
 8013b8c:	f040 8357 	bne.w	801423e <_svfprintf_r+0x89e>
 8013b90:	f1ba 0f00 	cmp.w	sl, #0
 8013b94:	f000 845c 	beq.w	8014450 <_svfprintf_r+0xab0>
 8013b98:	2b01      	cmp	r3, #1
 8013b9a:	f000 835a 	beq.w	8014252 <_svfprintf_r+0x8b2>
 8013b9e:	2b02      	cmp	r3, #2
 8013ba0:	f000 849a 	beq.w	80144d8 <_svfprintf_r+0xb38>
 8013ba4:	4639      	mov	r1, r7
 8013ba6:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 8013baa:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
 8013bae:	ea4f 00d9 	mov.w	r0, r9, lsr #3
 8013bb2:	f008 0307 	and.w	r3, r8, #7
 8013bb6:	4681      	mov	r9, r0
 8013bb8:	4690      	mov	r8, r2
 8013bba:	3330      	adds	r3, #48	; 0x30
 8013bbc:	ea58 0209 	orrs.w	r2, r8, r9
 8013bc0:	f801 3d01 	strb.w	r3, [r1, #-1]!
 8013bc4:	d1ef      	bne.n	8013ba6 <_svfprintf_r+0x206>
 8013bc6:	9a03      	ldr	r2, [sp, #12]
 8013bc8:	910c      	str	r1, [sp, #48]	; 0x30
 8013bca:	07d2      	lsls	r2, r2, #31
 8013bcc:	f100 856e 	bmi.w	80146ac <_svfprintf_r+0xd0c>
 8013bd0:	1a7b      	subs	r3, r7, r1
 8013bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8013bd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013bd6:	4592      	cmp	sl, r2
 8013bd8:	4653      	mov	r3, sl
 8013bda:	bfb8      	it	lt
 8013bdc:	4613      	movlt	r3, r2
 8013bde:	9305      	str	r3, [sp, #20]
 8013be0:	2300      	movs	r3, #0
 8013be2:	930e      	str	r3, [sp, #56]	; 0x38
 8013be4:	f1bc 0f00 	cmp.w	ip, #0
 8013be8:	d002      	beq.n	8013bf0 <_svfprintf_r+0x250>
 8013bea:	9b05      	ldr	r3, [sp, #20]
 8013bec:	3301      	adds	r3, #1
 8013bee:	9305      	str	r3, [sp, #20]
 8013bf0:	9b03      	ldr	r3, [sp, #12]
 8013bf2:	f013 0302 	ands.w	r3, r3, #2
 8013bf6:	930b      	str	r3, [sp, #44]	; 0x2c
 8013bf8:	d002      	beq.n	8013c00 <_svfprintf_r+0x260>
 8013bfa:	9b05      	ldr	r3, [sp, #20]
 8013bfc:	3302      	adds	r3, #2
 8013bfe:	9305      	str	r3, [sp, #20]
 8013c00:	9b03      	ldr	r3, [sp, #12]
 8013c02:	f013 0984 	ands.w	r9, r3, #132	; 0x84
 8013c06:	f040 8317 	bne.w	8014238 <_svfprintf_r+0x898>
 8013c0a:	9b08      	ldr	r3, [sp, #32]
 8013c0c:	9a05      	ldr	r2, [sp, #20]
 8013c0e:	ebc2 0803 	rsb	r8, r2, r3
 8013c12:	f1b8 0f00 	cmp.w	r8, #0
 8013c16:	f340 830f 	ble.w	8014238 <_svfprintf_r+0x898>
 8013c1a:	f1b8 0f10 	cmp.w	r8, #16
 8013c1e:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8013c20:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013c22:	f8df a01c 	ldr.w	sl, [pc, #28]	; 8013c40 <_svfprintf_r+0x2a0>
 8013c26:	dd30      	ble.n	8013c8a <_svfprintf_r+0x2ea>
 8013c28:	4653      	mov	r3, sl
 8013c2a:	f04f 0b10 	mov.w	fp, #16
 8013c2e:	46c2      	mov	sl, r8
 8013c30:	46a8      	mov	r8, r5
 8013c32:	461d      	mov	r5, r3
 8013c34:	e00d      	b.n	8013c52 <_svfprintf_r+0x2b2>
 8013c36:	bf00      	nop
	...
 8013c40:	08017d80 	.word	0x08017d80
 8013c44:	f1aa 0a10 	sub.w	sl, sl, #16
 8013c48:	f1ba 0f10 	cmp.w	sl, #16
 8013c4c:	f104 0408 	add.w	r4, r4, #8
 8013c50:	dd17      	ble.n	8013c82 <_svfprintf_r+0x2e2>
 8013c52:	3201      	adds	r2, #1
 8013c54:	3110      	adds	r1, #16
 8013c56:	2a07      	cmp	r2, #7
 8013c58:	9123      	str	r1, [sp, #140]	; 0x8c
 8013c5a:	9222      	str	r2, [sp, #136]	; 0x88
 8013c5c:	e884 0820 	stmia.w	r4, {r5, fp}
 8013c60:	ddf0      	ble.n	8013c44 <_svfprintf_r+0x2a4>
 8013c62:	9804      	ldr	r0, [sp, #16]
 8013c64:	4631      	mov	r1, r6
 8013c66:	aa21      	add	r2, sp, #132	; 0x84
 8013c68:	f002 ff72 	bl	8016b50 <__ssprint_r>
 8013c6c:	2800      	cmp	r0, #0
 8013c6e:	f47f af5f 	bne.w	8013b30 <_svfprintf_r+0x190>
 8013c72:	f1aa 0a10 	sub.w	sl, sl, #16
 8013c76:	f1ba 0f10 	cmp.w	sl, #16
 8013c7a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8013c7c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013c7e:	463c      	mov	r4, r7
 8013c80:	dce7      	bgt.n	8013c52 <_svfprintf_r+0x2b2>
 8013c82:	462b      	mov	r3, r5
 8013c84:	4645      	mov	r5, r8
 8013c86:	46d0      	mov	r8, sl
 8013c88:	469a      	mov	sl, r3
 8013c8a:	3201      	adds	r2, #1
 8013c8c:	eb08 0b01 	add.w	fp, r8, r1
 8013c90:	2a07      	cmp	r2, #7
 8013c92:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8013c96:	9222      	str	r2, [sp, #136]	; 0x88
 8013c98:	f8c4 a000 	str.w	sl, [r4]
 8013c9c:	f8c4 8004 	str.w	r8, [r4, #4]
 8013ca0:	f300 847e 	bgt.w	80145a0 <_svfprintf_r+0xc00>
 8013ca4:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8013ca8:	3408      	adds	r4, #8
 8013caa:	f1bc 0f00 	cmp.w	ip, #0
 8013cae:	d00f      	beq.n	8013cd0 <_svfprintf_r+0x330>
 8013cb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013cb2:	3301      	adds	r3, #1
 8013cb4:	f10b 0b01 	add.w	fp, fp, #1
 8013cb8:	f10d 0167 	add.w	r1, sp, #103	; 0x67
 8013cbc:	2201      	movs	r2, #1
 8013cbe:	2b07      	cmp	r3, #7
 8013cc0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8013cc4:	9322      	str	r3, [sp, #136]	; 0x88
 8013cc6:	e884 0006 	stmia.w	r4, {r1, r2}
 8013cca:	f300 83ea 	bgt.w	80144a2 <_svfprintf_r+0xb02>
 8013cce:	3408      	adds	r4, #8
 8013cd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013cd2:	b173      	cbz	r3, 8013cf2 <_svfprintf_r+0x352>
 8013cd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013cd6:	3301      	adds	r3, #1
 8013cd8:	f10b 0b02 	add.w	fp, fp, #2
 8013cdc:	a91a      	add	r1, sp, #104	; 0x68
 8013cde:	2202      	movs	r2, #2
 8013ce0:	2b07      	cmp	r3, #7
 8013ce2:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8013ce6:	9322      	str	r3, [sp, #136]	; 0x88
 8013ce8:	e884 0006 	stmia.w	r4, {r1, r2}
 8013cec:	f300 83cd 	bgt.w	801448a <_svfprintf_r+0xaea>
 8013cf0:	3408      	adds	r4, #8
 8013cf2:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8013cf6:	f000 8315 	beq.w	8014324 <_svfprintf_r+0x984>
 8013cfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013cfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013cfe:	ebc2 0a03 	rsb	sl, r2, r3
 8013d02:	f1ba 0f00 	cmp.w	sl, #0
 8013d06:	dd3c      	ble.n	8013d82 <_svfprintf_r+0x3e2>
 8013d08:	f1ba 0f10 	cmp.w	sl, #16
 8013d0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013d0e:	f8df 9464 	ldr.w	r9, [pc, #1124]	; 8014174 <_svfprintf_r+0x7d4>
 8013d12:	dd2b      	ble.n	8013d6c <_svfprintf_r+0x3cc>
 8013d14:	4649      	mov	r1, r9
 8013d16:	465b      	mov	r3, fp
 8013d18:	46a9      	mov	r9, r5
 8013d1a:	f04f 0810 	mov.w	r8, #16
 8013d1e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8013d22:	460d      	mov	r5, r1
 8013d24:	e006      	b.n	8013d34 <_svfprintf_r+0x394>
 8013d26:	f1aa 0a10 	sub.w	sl, sl, #16
 8013d2a:	f1ba 0f10 	cmp.w	sl, #16
 8013d2e:	f104 0408 	add.w	r4, r4, #8
 8013d32:	dd17      	ble.n	8013d64 <_svfprintf_r+0x3c4>
 8013d34:	3201      	adds	r2, #1
 8013d36:	3310      	adds	r3, #16
 8013d38:	2a07      	cmp	r2, #7
 8013d3a:	9323      	str	r3, [sp, #140]	; 0x8c
 8013d3c:	9222      	str	r2, [sp, #136]	; 0x88
 8013d3e:	e884 0120 	stmia.w	r4, {r5, r8}
 8013d42:	ddf0      	ble.n	8013d26 <_svfprintf_r+0x386>
 8013d44:	4658      	mov	r0, fp
 8013d46:	4631      	mov	r1, r6
 8013d48:	aa21      	add	r2, sp, #132	; 0x84
 8013d4a:	f002 ff01 	bl	8016b50 <__ssprint_r>
 8013d4e:	2800      	cmp	r0, #0
 8013d50:	f47f aeee 	bne.w	8013b30 <_svfprintf_r+0x190>
 8013d54:	f1aa 0a10 	sub.w	sl, sl, #16
 8013d58:	f1ba 0f10 	cmp.w	sl, #16
 8013d5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013d5e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013d60:	463c      	mov	r4, r7
 8013d62:	dce7      	bgt.n	8013d34 <_svfprintf_r+0x394>
 8013d64:	469b      	mov	fp, r3
 8013d66:	462b      	mov	r3, r5
 8013d68:	464d      	mov	r5, r9
 8013d6a:	4699      	mov	r9, r3
 8013d6c:	3201      	adds	r2, #1
 8013d6e:	44d3      	add	fp, sl
 8013d70:	2a07      	cmp	r2, #7
 8013d72:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8013d76:	9222      	str	r2, [sp, #136]	; 0x88
 8013d78:	e884 0600 	stmia.w	r4, {r9, sl}
 8013d7c:	f300 8379 	bgt.w	8014472 <_svfprintf_r+0xad2>
 8013d80:	3408      	adds	r4, #8
 8013d82:	9b03      	ldr	r3, [sp, #12]
 8013d84:	05d9      	lsls	r1, r3, #23
 8013d86:	f100 8270 	bmi.w	801426a <_svfprintf_r+0x8ca>
 8013d8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013d8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013d8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013d90:	6022      	str	r2, [r4, #0]
 8013d92:	3301      	adds	r3, #1
 8013d94:	448b      	add	fp, r1
 8013d96:	2b07      	cmp	r3, #7
 8013d98:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8013d9c:	6061      	str	r1, [r4, #4]
 8013d9e:	9322      	str	r3, [sp, #136]	; 0x88
 8013da0:	f300 834a 	bgt.w	8014438 <_svfprintf_r+0xa98>
 8013da4:	3408      	adds	r4, #8
 8013da6:	9b03      	ldr	r3, [sp, #12]
 8013da8:	075a      	lsls	r2, r3, #29
 8013daa:	d541      	bpl.n	8013e30 <_svfprintf_r+0x490>
 8013dac:	9b08      	ldr	r3, [sp, #32]
 8013dae:	9a05      	ldr	r2, [sp, #20]
 8013db0:	1a9d      	subs	r5, r3, r2
 8013db2:	2d00      	cmp	r5, #0
 8013db4:	dd3c      	ble.n	8013e30 <_svfprintf_r+0x490>
 8013db6:	2d10      	cmp	r5, #16
 8013db8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013dba:	f8df a3bc 	ldr.w	sl, [pc, #956]	; 8014178 <_svfprintf_r+0x7d8>
 8013dbe:	dd23      	ble.n	8013e08 <_svfprintf_r+0x468>
 8013dc0:	f04f 0810 	mov.w	r8, #16
 8013dc4:	465a      	mov	r2, fp
 8013dc6:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8013dca:	e004      	b.n	8013dd6 <_svfprintf_r+0x436>
 8013dcc:	3d10      	subs	r5, #16
 8013dce:	2d10      	cmp	r5, #16
 8013dd0:	f104 0408 	add.w	r4, r4, #8
 8013dd4:	dd17      	ble.n	8013e06 <_svfprintf_r+0x466>
 8013dd6:	3301      	adds	r3, #1
 8013dd8:	3210      	adds	r2, #16
 8013dda:	2b07      	cmp	r3, #7
 8013ddc:	9223      	str	r2, [sp, #140]	; 0x8c
 8013dde:	9322      	str	r3, [sp, #136]	; 0x88
 8013de0:	f8c4 a000 	str.w	sl, [r4]
 8013de4:	f8c4 8004 	str.w	r8, [r4, #4]
 8013de8:	ddf0      	ble.n	8013dcc <_svfprintf_r+0x42c>
 8013dea:	4648      	mov	r0, r9
 8013dec:	4631      	mov	r1, r6
 8013dee:	aa21      	add	r2, sp, #132	; 0x84
 8013df0:	f002 feae 	bl	8016b50 <__ssprint_r>
 8013df4:	2800      	cmp	r0, #0
 8013df6:	f47f ae9b 	bne.w	8013b30 <_svfprintf_r+0x190>
 8013dfa:	3d10      	subs	r5, #16
 8013dfc:	2d10      	cmp	r5, #16
 8013dfe:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8013e00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013e02:	463c      	mov	r4, r7
 8013e04:	dce7      	bgt.n	8013dd6 <_svfprintf_r+0x436>
 8013e06:	4693      	mov	fp, r2
 8013e08:	3301      	adds	r3, #1
 8013e0a:	44ab      	add	fp, r5
 8013e0c:	2b07      	cmp	r3, #7
 8013e0e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8013e12:	9322      	str	r3, [sp, #136]	; 0x88
 8013e14:	f8c4 a000 	str.w	sl, [r4]
 8013e18:	6065      	str	r5, [r4, #4]
 8013e1a:	dd09      	ble.n	8013e30 <_svfprintf_r+0x490>
 8013e1c:	9804      	ldr	r0, [sp, #16]
 8013e1e:	4631      	mov	r1, r6
 8013e20:	aa21      	add	r2, sp, #132	; 0x84
 8013e22:	f002 fe95 	bl	8016b50 <__ssprint_r>
 8013e26:	2800      	cmp	r0, #0
 8013e28:	f47f ae82 	bne.w	8013b30 <_svfprintf_r+0x190>
 8013e2c:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8013e30:	9b07      	ldr	r3, [sp, #28]
 8013e32:	9a05      	ldr	r2, [sp, #20]
 8013e34:	9908      	ldr	r1, [sp, #32]
 8013e36:	428a      	cmp	r2, r1
 8013e38:	bfac      	ite	ge
 8013e3a:	189b      	addge	r3, r3, r2
 8013e3c:	185b      	addlt	r3, r3, r1
 8013e3e:	9307      	str	r3, [sp, #28]
 8013e40:	f1bb 0f00 	cmp.w	fp, #0
 8013e44:	f47f ae6c 	bne.w	8013b20 <_svfprintf_r+0x180>
 8013e48:	2300      	movs	r3, #0
 8013e4a:	9322      	str	r3, [sp, #136]	; 0x88
 8013e4c:	463c      	mov	r4, r7
 8013e4e:	e5ce      	b.n	80139ee <_svfprintf_r+0x4e>
 8013e50:	4619      	mov	r1, r3
 8013e52:	9803      	ldr	r0, [sp, #12]
 8013e54:	781d      	ldrb	r5, [r3, #0]
 8013e56:	f040 0004 	orr.w	r0, r0, #4
 8013e5a:	9003      	str	r0, [sp, #12]
 8013e5c:	e5f5      	b.n	8013a4a <_svfprintf_r+0xaa>
 8013e5e:	9306      	str	r3, [sp, #24]
 8013e60:	9b03      	ldr	r3, [sp, #12]
 8013e62:	f013 0320 	ands.w	r3, r3, #32
 8013e66:	f000 810e 	beq.w	8014086 <_svfprintf_r+0x6e6>
 8013e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e6c:	f103 0907 	add.w	r9, r3, #7
 8013e70:	f029 0307 	bic.w	r3, r9, #7
 8013e74:	f103 0208 	add.w	r2, r3, #8
 8013e78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013e7c:	920a      	str	r2, [sp, #40]	; 0x28
 8013e7e:	2300      	movs	r3, #0
 8013e80:	e675      	b.n	8013b6e <_svfprintf_r+0x1ce>
 8013e82:	781d      	ldrb	r5, [r3, #0]
 8013e84:	4619      	mov	r1, r3
 8013e86:	222b      	movs	r2, #43	; 0x2b
 8013e88:	e5df      	b.n	8013a4a <_svfprintf_r+0xaa>
 8013e8a:	781d      	ldrb	r5, [r3, #0]
 8013e8c:	2d2a      	cmp	r5, #42	; 0x2a
 8013e8e:	f103 0101 	add.w	r1, r3, #1
 8013e92:	f000 87b8 	beq.w	8014e06 <_svfprintf_r+0x1466>
 8013e96:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8013e9a:	2809      	cmp	r0, #9
 8013e9c:	460b      	mov	r3, r1
 8013e9e:	f04f 0a00 	mov.w	sl, #0
 8013ea2:	f63f add3 	bhi.w	8013a4c <_svfprintf_r+0xac>
 8013ea6:	f813 5b01 	ldrb.w	r5, [r3], #1
 8013eaa:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
 8013eae:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
 8013eb2:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8013eb6:	2809      	cmp	r0, #9
 8013eb8:	d9f5      	bls.n	8013ea6 <_svfprintf_r+0x506>
 8013eba:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
 8013ebe:	e5c5      	b.n	8013a4c <_svfprintf_r+0xac>
 8013ec0:	9306      	str	r3, [sp, #24]
 8013ec2:	9b03      	ldr	r3, [sp, #12]
 8013ec4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013ec8:	069b      	lsls	r3, r3, #26
 8013eca:	f140 80a1 	bpl.w	8014010 <_svfprintf_r+0x670>
 8013ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ed0:	f103 0907 	add.w	r9, r3, #7
 8013ed4:	f029 0907 	bic.w	r9, r9, #7
 8013ed8:	e9d9 2300 	ldrd	r2, r3, [r9]
 8013edc:	f109 0108 	add.w	r1, r9, #8
 8013ee0:	910a      	str	r1, [sp, #40]	; 0x28
 8013ee2:	4690      	mov	r8, r2
 8013ee4:	4699      	mov	r9, r3
 8013ee6:	2a00      	cmp	r2, #0
 8013ee8:	f173 0300 	sbcs.w	r3, r3, #0
 8013eec:	f2c0 840e 	blt.w	801470c <_svfprintf_r+0xd6c>
 8013ef0:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8013ef4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8013ef8:	2301      	movs	r3, #1
 8013efa:	e63e      	b.n	8013b7a <_svfprintf_r+0x1da>
 8013efc:	9306      	str	r3, [sp, #24]
 8013efe:	4b9b      	ldr	r3, [pc, #620]	; (801416c <_svfprintf_r+0x7cc>)
 8013f00:	9312      	str	r3, [sp, #72]	; 0x48
 8013f02:	9b03      	ldr	r3, [sp, #12]
 8013f04:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013f08:	069b      	lsls	r3, r3, #26
 8013f0a:	f140 80f3 	bpl.w	80140f4 <_svfprintf_r+0x754>
 8013f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f10:	f103 0907 	add.w	r9, r3, #7
 8013f14:	f029 0307 	bic.w	r3, r9, #7
 8013f18:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013f1c:	f103 0208 	add.w	r2, r3, #8
 8013f20:	920a      	str	r2, [sp, #40]	; 0x28
 8013f22:	9b03      	ldr	r3, [sp, #12]
 8013f24:	07d9      	lsls	r1, r3, #31
 8013f26:	f140 80f5 	bpl.w	8014114 <_svfprintf_r+0x774>
 8013f2a:	ea58 0309 	orrs.w	r3, r8, r9
 8013f2e:	f000 80f1 	beq.w	8014114 <_svfprintf_r+0x774>
 8013f32:	9a03      	ldr	r2, [sp, #12]
 8013f34:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 8013f38:	2330      	movs	r3, #48	; 0x30
 8013f3a:	f042 0202 	orr.w	r2, r2, #2
 8013f3e:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8013f42:	9203      	str	r2, [sp, #12]
 8013f44:	2302      	movs	r3, #2
 8013f46:	e612      	b.n	8013b6e <_svfprintf_r+0x1ce>
 8013f48:	781d      	ldrb	r5, [r3, #0]
 8013f4a:	4619      	mov	r1, r3
 8013f4c:	2a00      	cmp	r2, #0
 8013f4e:	f47f ad7c 	bne.w	8013a4a <_svfprintf_r+0xaa>
 8013f52:	2220      	movs	r2, #32
 8013f54:	e579      	b.n	8013a4a <_svfprintf_r+0xaa>
 8013f56:	9903      	ldr	r1, [sp, #12]
 8013f58:	f041 0120 	orr.w	r1, r1, #32
 8013f5c:	9103      	str	r1, [sp, #12]
 8013f5e:	781d      	ldrb	r5, [r3, #0]
 8013f60:	4619      	mov	r1, r3
 8013f62:	e572      	b.n	8013a4a <_svfprintf_r+0xaa>
 8013f64:	9306      	str	r3, [sp, #24]
 8013f66:	9b03      	ldr	r3, [sp, #12]
 8013f68:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013f6c:	069a      	lsls	r2, r3, #26
 8013f6e:	f140 84b0 	bpl.w	80148d2 <_svfprintf_r+0xf32>
 8013f72:	9907      	ldr	r1, [sp, #28]
 8013f74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013f76:	ea4f 79e1 	mov.w	r9, r1, asr #31
 8013f7a:	6813      	ldr	r3, [r2, #0]
 8013f7c:	4608      	mov	r0, r1
 8013f7e:	4688      	mov	r8, r1
 8013f80:	3204      	adds	r2, #4
 8013f82:	4649      	mov	r1, r9
 8013f84:	920a      	str	r2, [sp, #40]	; 0x28
 8013f86:	e9c3 0100 	strd	r0, r1, [r3]
 8013f8a:	e530      	b.n	80139ee <_svfprintf_r+0x4e>
 8013f8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013f8e:	9306      	str	r3, [sp, #24]
 8013f90:	6813      	ldr	r3, [r2, #0]
 8013f92:	930c      	str	r3, [sp, #48]	; 0x30
 8013f94:	f04f 0b00 	mov.w	fp, #0
 8013f98:	f88d b067 	strb.w	fp, [sp, #103]	; 0x67
 8013f9c:	f102 0904 	add.w	r9, r2, #4
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	f000 8646 	beq.w	8014c32 <_svfprintf_r+0x1292>
 8013fa6:	f1ba 0f00 	cmp.w	sl, #0
 8013faa:	980c      	ldr	r0, [sp, #48]	; 0x30
 8013fac:	f2c0 85f6 	blt.w	8014b9c <_svfprintf_r+0x11fc>
 8013fb0:	4659      	mov	r1, fp
 8013fb2:	4652      	mov	r2, sl
 8013fb4:	f002 f9ec 	bl	8016390 <memchr>
 8013fb8:	2800      	cmp	r0, #0
 8013fba:	f000 8677 	beq.w	8014cac <_svfprintf_r+0x130c>
 8013fbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013fc0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8013fc4:	1ac3      	subs	r3, r0, r3
 8013fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8013fc8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8013fcc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013fd0:	9305      	str	r3, [sp, #20]
 8013fd2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8013fd6:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8013fda:	e603      	b.n	8013be4 <_svfprintf_r+0x244>
 8013fdc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8013fe0:	2100      	movs	r1, #0
 8013fe2:	f813 5b01 	ldrb.w	r5, [r3], #1
 8013fe6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8013fea:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8013fee:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8013ff2:	2809      	cmp	r0, #9
 8013ff4:	d9f5      	bls.n	8013fe2 <_svfprintf_r+0x642>
 8013ff6:	9108      	str	r1, [sp, #32]
 8013ff8:	e528      	b.n	8013a4c <_svfprintf_r+0xac>
 8013ffa:	9306      	str	r3, [sp, #24]
 8013ffc:	9b03      	ldr	r3, [sp, #12]
 8013ffe:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8014002:	f043 0310 	orr.w	r3, r3, #16
 8014006:	9303      	str	r3, [sp, #12]
 8014008:	9b03      	ldr	r3, [sp, #12]
 801400a:	069b      	lsls	r3, r3, #26
 801400c:	f53f af5f 	bmi.w	8013ece <_svfprintf_r+0x52e>
 8014010:	9b03      	ldr	r3, [sp, #12]
 8014012:	06d8      	lsls	r0, r3, #27
 8014014:	f100 836b 	bmi.w	80146ee <_svfprintf_r+0xd4e>
 8014018:	9b03      	ldr	r3, [sp, #12]
 801401a:	0659      	lsls	r1, r3, #25
 801401c:	f140 8367 	bpl.w	80146ee <_svfprintf_r+0xd4e>
 8014020:	990a      	ldr	r1, [sp, #40]	; 0x28
 8014022:	f9b1 8000 	ldrsh.w	r8, [r1]
 8014026:	3104      	adds	r1, #4
 8014028:	ea4f 79e8 	mov.w	r9, r8, asr #31
 801402c:	4642      	mov	r2, r8
 801402e:	464b      	mov	r3, r9
 8014030:	910a      	str	r1, [sp, #40]	; 0x28
 8014032:	e758      	b.n	8013ee6 <_svfprintf_r+0x546>
 8014034:	781d      	ldrb	r5, [r3, #0]
 8014036:	9903      	ldr	r1, [sp, #12]
 8014038:	2d6c      	cmp	r5, #108	; 0x6c
 801403a:	f000 84d3 	beq.w	80149e4 <_svfprintf_r+0x1044>
 801403e:	f041 0110 	orr.w	r1, r1, #16
 8014042:	9103      	str	r1, [sp, #12]
 8014044:	4619      	mov	r1, r3
 8014046:	e500      	b.n	8013a4a <_svfprintf_r+0xaa>
 8014048:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801404a:	6829      	ldr	r1, [r5, #0]
 801404c:	9108      	str	r1, [sp, #32]
 801404e:	4608      	mov	r0, r1
 8014050:	2800      	cmp	r0, #0
 8014052:	4629      	mov	r1, r5
 8014054:	f101 0104 	add.w	r1, r1, #4
 8014058:	f2c0 84cb 	blt.w	80149f2 <_svfprintf_r+0x1052>
 801405c:	910a      	str	r1, [sp, #40]	; 0x28
 801405e:	781d      	ldrb	r5, [r3, #0]
 8014060:	4619      	mov	r1, r3
 8014062:	e4f2      	b.n	8013a4a <_svfprintf_r+0xaa>
 8014064:	9903      	ldr	r1, [sp, #12]
 8014066:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 801406a:	9103      	str	r1, [sp, #12]
 801406c:	781d      	ldrb	r5, [r3, #0]
 801406e:	4619      	mov	r1, r3
 8014070:	e4eb      	b.n	8013a4a <_svfprintf_r+0xaa>
 8014072:	9306      	str	r3, [sp, #24]
 8014074:	9b03      	ldr	r3, [sp, #12]
 8014076:	f043 0310 	orr.w	r3, r3, #16
 801407a:	9303      	str	r3, [sp, #12]
 801407c:	9b03      	ldr	r3, [sp, #12]
 801407e:	f013 0320 	ands.w	r3, r3, #32
 8014082:	f47f aef2 	bne.w	8013e6a <_svfprintf_r+0x4ca>
 8014086:	9a03      	ldr	r2, [sp, #12]
 8014088:	f012 0210 	ands.w	r2, r2, #16
 801408c:	f040 831c 	bne.w	80146c8 <_svfprintf_r+0xd28>
 8014090:	9b03      	ldr	r3, [sp, #12]
 8014092:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8014096:	f000 8317 	beq.w	80146c8 <_svfprintf_r+0xd28>
 801409a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801409c:	4613      	mov	r3, r2
 801409e:	460a      	mov	r2, r1
 80140a0:	3204      	adds	r2, #4
 80140a2:	f8b1 8000 	ldrh.w	r8, [r1]
 80140a6:	920a      	str	r2, [sp, #40]	; 0x28
 80140a8:	f04f 0900 	mov.w	r9, #0
 80140ac:	e55f      	b.n	8013b6e <_svfprintf_r+0x1ce>
 80140ae:	9306      	str	r3, [sp, #24]
 80140b0:	9b03      	ldr	r3, [sp, #12]
 80140b2:	f043 0310 	orr.w	r3, r3, #16
 80140b6:	9303      	str	r3, [sp, #12]
 80140b8:	9b03      	ldr	r3, [sp, #12]
 80140ba:	0698      	lsls	r0, r3, #26
 80140bc:	f53f ad4c 	bmi.w	8013b58 <_svfprintf_r+0x1b8>
 80140c0:	9b03      	ldr	r3, [sp, #12]
 80140c2:	06d9      	lsls	r1, r3, #27
 80140c4:	f100 8309 	bmi.w	80146da <_svfprintf_r+0xd3a>
 80140c8:	9b03      	ldr	r3, [sp, #12]
 80140ca:	065a      	lsls	r2, r3, #25
 80140cc:	f140 8305 	bpl.w	80146da <_svfprintf_r+0xd3a>
 80140d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80140d2:	f8b2 8000 	ldrh.w	r8, [r2]
 80140d6:	3204      	adds	r2, #4
 80140d8:	f04f 0900 	mov.w	r9, #0
 80140dc:	2301      	movs	r3, #1
 80140de:	920a      	str	r2, [sp, #40]	; 0x28
 80140e0:	e545      	b.n	8013b6e <_svfprintf_r+0x1ce>
 80140e2:	9306      	str	r3, [sp, #24]
 80140e4:	4b22      	ldr	r3, [pc, #136]	; (8014170 <_svfprintf_r+0x7d0>)
 80140e6:	9312      	str	r3, [sp, #72]	; 0x48
 80140e8:	9b03      	ldr	r3, [sp, #12]
 80140ea:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80140ee:	069b      	lsls	r3, r3, #26
 80140f0:	f53f af0d 	bmi.w	8013f0e <_svfprintf_r+0x56e>
 80140f4:	9b03      	ldr	r3, [sp, #12]
 80140f6:	06d8      	lsls	r0, r3, #27
 80140f8:	f140 83dc 	bpl.w	80148b4 <_svfprintf_r+0xf14>
 80140fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80140fe:	4613      	mov	r3, r2
 8014100:	681b      	ldr	r3, [r3, #0]
 8014102:	4698      	mov	r8, r3
 8014104:	9b03      	ldr	r3, [sp, #12]
 8014106:	3204      	adds	r2, #4
 8014108:	07d9      	lsls	r1, r3, #31
 801410a:	920a      	str	r2, [sp, #40]	; 0x28
 801410c:	f04f 0900 	mov.w	r9, #0
 8014110:	f53f af0b 	bmi.w	8013f2a <_svfprintf_r+0x58a>
 8014114:	2302      	movs	r3, #2
 8014116:	e52a      	b.n	8013b6e <_svfprintf_r+0x1ce>
 8014118:	990a      	ldr	r1, [sp, #40]	; 0x28
 801411a:	9306      	str	r3, [sp, #24]
 801411c:	680a      	ldr	r2, [r1, #0]
 801411e:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 8014122:	2300      	movs	r3, #0
 8014124:	2201      	movs	r2, #1
 8014126:	3104      	adds	r1, #4
 8014128:	469c      	mov	ip, r3
 801412a:	9205      	str	r2, [sp, #20]
 801412c:	910a      	str	r1, [sp, #40]	; 0x28
 801412e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8014132:	ab24      	add	r3, sp, #144	; 0x90
 8014134:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 8014138:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 801413c:	9209      	str	r2, [sp, #36]	; 0x24
 801413e:	930c      	str	r3, [sp, #48]	; 0x30
 8014140:	e556      	b.n	8013bf0 <_svfprintf_r+0x250>
 8014142:	9903      	ldr	r1, [sp, #12]
 8014144:	f041 0108 	orr.w	r1, r1, #8
 8014148:	9103      	str	r1, [sp, #12]
 801414a:	781d      	ldrb	r5, [r3, #0]
 801414c:	4619      	mov	r1, r3
 801414e:	e47c      	b.n	8013a4a <_svfprintf_r+0xaa>
 8014150:	9903      	ldr	r1, [sp, #12]
 8014152:	f041 0101 	orr.w	r1, r1, #1
 8014156:	9103      	str	r1, [sp, #12]
 8014158:	781d      	ldrb	r5, [r3, #0]
 801415a:	4619      	mov	r1, r3
 801415c:	e475      	b.n	8013a4a <_svfprintf_r+0xaa>
 801415e:	9903      	ldr	r1, [sp, #12]
 8014160:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8014164:	9103      	str	r1, [sp, #12]
 8014166:	781d      	ldrb	r5, [r3, #0]
 8014168:	4619      	mov	r1, r3
 801416a:	e46e      	b.n	8013a4a <_svfprintf_r+0xaa>
 801416c:	08017db4 	.word	0x08017db4
 8014170:	08017da0 	.word	0x08017da0
 8014174:	08017d70 	.word	0x08017d70
 8014178:	08017d80 	.word	0x08017d80
 801417c:	9306      	str	r3, [sp, #24]
 801417e:	9b03      	ldr	r3, [sp, #12]
 8014180:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8014184:	f013 0f08 	tst.w	r3, #8
 8014188:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801418a:	46d3      	mov	fp, sl
 801418c:	f103 0907 	add.w	r9, r3, #7
 8014190:	f000 8386 	beq.w	80148a0 <_svfprintf_r+0xf00>
 8014194:	f029 0307 	bic.w	r3, r9, #7
 8014198:	ed93 7b00 	vldr	d7, [r3]
 801419c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80141a0:	f103 0208 	add.w	r2, r3, #8
 80141a4:	920a      	str	r2, [sp, #40]	; 0x28
 80141a6:	ed9d 0b10 	vldr	d0, [sp, #64]	; 0x40
 80141aa:	f002 fc71 	bl	8016a90 <__fpclassifyd>
 80141ae:	2801      	cmp	r0, #1
 80141b0:	f040 835a 	bne.w	8014868 <_svfprintf_r+0xec8>
 80141b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80141b8:	2200      	movs	r2, #0
 80141ba:	2300      	movs	r3, #0
 80141bc:	f7f8 fd08 	bl	800cbd0 <__aeabi_dcmplt>
 80141c0:	2800      	cmp	r0, #0
 80141c2:	f040 856b 	bne.w	8014c9c <_svfprintf_r+0x12fc>
 80141c6:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 80141ca:	9b03      	ldr	r3, [sp, #12]
 80141cc:	4abd      	ldr	r2, [pc, #756]	; (80144c4 <_svfprintf_r+0xb24>)
 80141ce:	f8df e300 	ldr.w	lr, [pc, #768]	; 80144d0 <_svfprintf_r+0xb30>
 80141d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80141d6:	9303      	str	r3, [sp, #12]
 80141d8:	4613      	mov	r3, r2
 80141da:	2103      	movs	r1, #3
 80141dc:	2000      	movs	r0, #0
 80141de:	2d47      	cmp	r5, #71	; 0x47
 80141e0:	bfd8      	it	le
 80141e2:	4673      	movle	r3, lr
 80141e4:	9105      	str	r1, [sp, #20]
 80141e6:	900d      	str	r0, [sp, #52]	; 0x34
 80141e8:	930c      	str	r3, [sp, #48]	; 0x30
 80141ea:	9109      	str	r1, [sp, #36]	; 0x24
 80141ec:	900e      	str	r0, [sp, #56]	; 0x38
 80141ee:	e4f9      	b.n	8013be4 <_svfprintf_r+0x244>
 80141f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80141f2:	9903      	ldr	r1, [sp, #12]
 80141f4:	9306      	str	r3, [sp, #24]
 80141f6:	2230      	movs	r2, #48	; 0x30
 80141f8:	6803      	ldr	r3, [r0, #0]
 80141fa:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
 80141fe:	4602      	mov	r2, r0
 8014200:	2578      	movs	r5, #120	; 0x78
 8014202:	f041 0102 	orr.w	r1, r1, #2
 8014206:	3204      	adds	r2, #4
 8014208:	4698      	mov	r8, r3
 801420a:	4baf      	ldr	r3, [pc, #700]	; (80144c8 <_svfprintf_r+0xb28>)
 801420c:	9312      	str	r3, [sp, #72]	; 0x48
 801420e:	9103      	str	r1, [sp, #12]
 8014210:	920a      	str	r2, [sp, #40]	; 0x28
 8014212:	f04f 0900 	mov.w	r9, #0
 8014216:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 801421a:	2302      	movs	r3, #2
 801421c:	e4a7      	b.n	8013b6e <_svfprintf_r+0x1ce>
 801421e:	9306      	str	r3, [sp, #24]
 8014220:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8014224:	2d00      	cmp	r5, #0
 8014226:	f000 83d1 	beq.w	80149cc <_svfprintf_r+0x102c>
 801422a:	2300      	movs	r3, #0
 801422c:	2201      	movs	r2, #1
 801422e:	469c      	mov	ip, r3
 8014230:	9205      	str	r2, [sp, #20]
 8014232:	f88d 5090 	strb.w	r5, [sp, #144]	; 0x90
 8014236:	e77a      	b.n	801412e <_svfprintf_r+0x78e>
 8014238:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 801423c:	e535      	b.n	8013caa <_svfprintf_r+0x30a>
 801423e:	2b01      	cmp	r3, #1
 8014240:	f47f acad 	bne.w	8013b9e <_svfprintf_r+0x1fe>
 8014244:	f1b9 0f00 	cmp.w	r9, #0
 8014248:	bf08      	it	eq
 801424a:	f1b8 0f0a 	cmpeq.w	r8, #10
 801424e:	f080 820d 	bcs.w	801466c <_svfprintf_r+0xccc>
 8014252:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 8014256:	f108 0830 	add.w	r8, r8, #48	; 0x30
 801425a:	f80b 8d41 	strb.w	r8, [fp, #-65]!
 801425e:	ebcb 0307 	rsb	r3, fp, r7
 8014262:	9309      	str	r3, [sp, #36]	; 0x24
 8014264:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8014268:	e4b4      	b.n	8013bd4 <_svfprintf_r+0x234>
 801426a:	2d65      	cmp	r5, #101	; 0x65
 801426c:	f340 80a0 	ble.w	80143b0 <_svfprintf_r+0xa10>
 8014270:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014274:	2200      	movs	r2, #0
 8014276:	2300      	movs	r3, #0
 8014278:	f7f8 fca0 	bl	800cbbc <__aeabi_dcmpeq>
 801427c:	2800      	cmp	r0, #0
 801427e:	f000 8144 	beq.w	801450a <_svfprintf_r+0xb6a>
 8014282:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014284:	4a91      	ldr	r2, [pc, #580]	; (80144cc <_svfprintf_r+0xb2c>)
 8014286:	6022      	str	r2, [r4, #0]
 8014288:	3301      	adds	r3, #1
 801428a:	f10b 0b01 	add.w	fp, fp, #1
 801428e:	2201      	movs	r2, #1
 8014290:	2b07      	cmp	r3, #7
 8014292:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8014296:	9322      	str	r3, [sp, #136]	; 0x88
 8014298:	6062      	str	r2, [r4, #4]
 801429a:	f300 833f 	bgt.w	801491c <_svfprintf_r+0xf7c>
 801429e:	3408      	adds	r4, #8
 80142a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80142a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80142a4:	4293      	cmp	r3, r2
 80142a6:	db03      	blt.n	80142b0 <_svfprintf_r+0x910>
 80142a8:	9b03      	ldr	r3, [sp, #12]
 80142aa:	07da      	lsls	r2, r3, #31
 80142ac:	f57f ad7b 	bpl.w	8013da6 <_svfprintf_r+0x406>
 80142b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80142b2:	9914      	ldr	r1, [sp, #80]	; 0x50
 80142b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80142b6:	6022      	str	r2, [r4, #0]
 80142b8:	3301      	adds	r3, #1
 80142ba:	448b      	add	fp, r1
 80142bc:	2b07      	cmp	r3, #7
 80142be:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80142c2:	6061      	str	r1, [r4, #4]
 80142c4:	9322      	str	r3, [sp, #136]	; 0x88
 80142c6:	f300 839b 	bgt.w	8014a00 <_svfprintf_r+0x1060>
 80142ca:	3408      	adds	r4, #8
 80142cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80142ce:	1e5d      	subs	r5, r3, #1
 80142d0:	2d00      	cmp	r5, #0
 80142d2:	f77f ad68 	ble.w	8013da6 <_svfprintf_r+0x406>
 80142d6:	2d10      	cmp	r5, #16
 80142d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80142da:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 80144d4 <_svfprintf_r+0xb34>
 80142de:	f340 81b9 	ble.w	8014654 <_svfprintf_r+0xcb4>
 80142e2:	f04f 0810 	mov.w	r8, #16
 80142e6:	465a      	mov	r2, fp
 80142e8:	f8dd a010 	ldr.w	sl, [sp, #16]
 80142ec:	e004      	b.n	80142f8 <_svfprintf_r+0x958>
 80142ee:	3408      	adds	r4, #8
 80142f0:	3d10      	subs	r5, #16
 80142f2:	2d10      	cmp	r5, #16
 80142f4:	f340 81ad 	ble.w	8014652 <_svfprintf_r+0xcb2>
 80142f8:	3301      	adds	r3, #1
 80142fa:	3210      	adds	r2, #16
 80142fc:	2b07      	cmp	r3, #7
 80142fe:	9223      	str	r2, [sp, #140]	; 0x8c
 8014300:	9322      	str	r3, [sp, #136]	; 0x88
 8014302:	f8c4 9000 	str.w	r9, [r4]
 8014306:	f8c4 8004 	str.w	r8, [r4, #4]
 801430a:	ddf0      	ble.n	80142ee <_svfprintf_r+0x94e>
 801430c:	4650      	mov	r0, sl
 801430e:	4631      	mov	r1, r6
 8014310:	aa21      	add	r2, sp, #132	; 0x84
 8014312:	f002 fc1d 	bl	8016b50 <__ssprint_r>
 8014316:	2800      	cmp	r0, #0
 8014318:	f47f ac0a 	bne.w	8013b30 <_svfprintf_r+0x190>
 801431c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801431e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014320:	463c      	mov	r4, r7
 8014322:	e7e5      	b.n	80142f0 <_svfprintf_r+0x950>
 8014324:	9b08      	ldr	r3, [sp, #32]
 8014326:	9a05      	ldr	r2, [sp, #20]
 8014328:	ebc2 0a03 	rsb	sl, r2, r3
 801432c:	f1ba 0f00 	cmp.w	sl, #0
 8014330:	f77f ace3 	ble.w	8013cfa <_svfprintf_r+0x35a>
 8014334:	f1ba 0f10 	cmp.w	sl, #16
 8014338:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801433a:	f8df 9198 	ldr.w	r9, [pc, #408]	; 80144d4 <_svfprintf_r+0xb34>
 801433e:	dd2b      	ble.n	8014398 <_svfprintf_r+0x9f8>
 8014340:	4649      	mov	r1, r9
 8014342:	465b      	mov	r3, fp
 8014344:	46a9      	mov	r9, r5
 8014346:	f04f 0810 	mov.w	r8, #16
 801434a:	f8dd b010 	ldr.w	fp, [sp, #16]
 801434e:	460d      	mov	r5, r1
 8014350:	e006      	b.n	8014360 <_svfprintf_r+0x9c0>
 8014352:	f1aa 0a10 	sub.w	sl, sl, #16
 8014356:	f1ba 0f10 	cmp.w	sl, #16
 801435a:	f104 0408 	add.w	r4, r4, #8
 801435e:	dd17      	ble.n	8014390 <_svfprintf_r+0x9f0>
 8014360:	3201      	adds	r2, #1
 8014362:	3310      	adds	r3, #16
 8014364:	2a07      	cmp	r2, #7
 8014366:	9323      	str	r3, [sp, #140]	; 0x8c
 8014368:	9222      	str	r2, [sp, #136]	; 0x88
 801436a:	e884 0120 	stmia.w	r4, {r5, r8}
 801436e:	ddf0      	ble.n	8014352 <_svfprintf_r+0x9b2>
 8014370:	4658      	mov	r0, fp
 8014372:	4631      	mov	r1, r6
 8014374:	aa21      	add	r2, sp, #132	; 0x84
 8014376:	f002 fbeb 	bl	8016b50 <__ssprint_r>
 801437a:	2800      	cmp	r0, #0
 801437c:	f47f abd8 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014380:	f1aa 0a10 	sub.w	sl, sl, #16
 8014384:	f1ba 0f10 	cmp.w	sl, #16
 8014388:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801438a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801438c:	463c      	mov	r4, r7
 801438e:	dce7      	bgt.n	8014360 <_svfprintf_r+0x9c0>
 8014390:	469b      	mov	fp, r3
 8014392:	462b      	mov	r3, r5
 8014394:	464d      	mov	r5, r9
 8014396:	4699      	mov	r9, r3
 8014398:	3201      	adds	r2, #1
 801439a:	44d3      	add	fp, sl
 801439c:	2a07      	cmp	r2, #7
 801439e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80143a2:	9222      	str	r2, [sp, #136]	; 0x88
 80143a4:	e884 0600 	stmia.w	r4, {r9, sl}
 80143a8:	f300 8251 	bgt.w	801484e <_svfprintf_r+0xeae>
 80143ac:	3408      	adds	r4, #8
 80143ae:	e4a4      	b.n	8013cfa <_svfprintf_r+0x35a>
 80143b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80143b2:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80143b4:	2b01      	cmp	r3, #1
 80143b6:	f340 821f 	ble.w	80147f8 <_svfprintf_r+0xe58>
 80143ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80143bc:	6023      	str	r3, [r4, #0]
 80143be:	3501      	adds	r5, #1
 80143c0:	f10b 0301 	add.w	r3, fp, #1
 80143c4:	2201      	movs	r2, #1
 80143c6:	2d07      	cmp	r5, #7
 80143c8:	9323      	str	r3, [sp, #140]	; 0x8c
 80143ca:	9522      	str	r5, [sp, #136]	; 0x88
 80143cc:	6062      	str	r2, [r4, #4]
 80143ce:	f300 8225 	bgt.w	801481c <_svfprintf_r+0xe7c>
 80143d2:	3408      	adds	r4, #8
 80143d4:	9914      	ldr	r1, [sp, #80]	; 0x50
 80143d6:	6061      	str	r1, [r4, #4]
 80143d8:	3501      	adds	r5, #1
 80143da:	eb03 0b01 	add.w	fp, r3, r1
 80143de:	2d07      	cmp	r5, #7
 80143e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80143e2:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80143e6:	9522      	str	r5, [sp, #136]	; 0x88
 80143e8:	6023      	str	r3, [r4, #0]
 80143ea:	f300 8223 	bgt.w	8014834 <_svfprintf_r+0xe94>
 80143ee:	3408      	adds	r4, #8
 80143f0:	2300      	movs	r3, #0
 80143f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80143f6:	2200      	movs	r2, #0
 80143f8:	f7f8 fbe0 	bl	800cbbc <__aeabi_dcmpeq>
 80143fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80143fe:	2800      	cmp	r0, #0
 8014400:	f040 80dd 	bne.w	80145be <_svfprintf_r+0xc1e>
 8014404:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014406:	3b01      	subs	r3, #1
 8014408:	3501      	adds	r5, #1
 801440a:	3201      	adds	r2, #1
 801440c:	449b      	add	fp, r3
 801440e:	2d07      	cmp	r5, #7
 8014410:	9522      	str	r5, [sp, #136]	; 0x88
 8014412:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8014416:	6022      	str	r2, [r4, #0]
 8014418:	6063      	str	r3, [r4, #4]
 801441a:	f300 810d 	bgt.w	8014638 <_svfprintf_r+0xc98>
 801441e:	3408      	adds	r4, #8
 8014420:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014422:	6062      	str	r2, [r4, #4]
 8014424:	3501      	adds	r5, #1
 8014426:	4493      	add	fp, r2
 8014428:	ab1d      	add	r3, sp, #116	; 0x74
 801442a:	2d07      	cmp	r5, #7
 801442c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8014430:	9522      	str	r5, [sp, #136]	; 0x88
 8014432:	6023      	str	r3, [r4, #0]
 8014434:	f77f acb6 	ble.w	8013da4 <_svfprintf_r+0x404>
 8014438:	9804      	ldr	r0, [sp, #16]
 801443a:	4631      	mov	r1, r6
 801443c:	aa21      	add	r2, sp, #132	; 0x84
 801443e:	f002 fb87 	bl	8016b50 <__ssprint_r>
 8014442:	2800      	cmp	r0, #0
 8014444:	f47f ab74 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014448:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 801444c:	463c      	mov	r4, r7
 801444e:	e4aa      	b.n	8013da6 <_svfprintf_r+0x406>
 8014450:	2b00      	cmp	r3, #0
 8014452:	d132      	bne.n	80144ba <_svfprintf_r+0xb1a>
 8014454:	9b03      	ldr	r3, [sp, #12]
 8014456:	07d8      	lsls	r0, r3, #31
 8014458:	d52f      	bpl.n	80144ba <_svfprintf_r+0xb1a>
 801445a:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 801445e:	2330      	movs	r3, #48	; 0x30
 8014460:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 8014464:	ebcb 0307 	rsb	r3, fp, r7
 8014468:	9309      	str	r3, [sp, #36]	; 0x24
 801446a:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 801446e:	f7ff bbb1 	b.w	8013bd4 <_svfprintf_r+0x234>
 8014472:	9804      	ldr	r0, [sp, #16]
 8014474:	4631      	mov	r1, r6
 8014476:	aa21      	add	r2, sp, #132	; 0x84
 8014478:	f002 fb6a 	bl	8016b50 <__ssprint_r>
 801447c:	2800      	cmp	r0, #0
 801447e:	f47f ab57 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014482:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014486:	463c      	mov	r4, r7
 8014488:	e47b      	b.n	8013d82 <_svfprintf_r+0x3e2>
 801448a:	9804      	ldr	r0, [sp, #16]
 801448c:	4631      	mov	r1, r6
 801448e:	aa21      	add	r2, sp, #132	; 0x84
 8014490:	f002 fb5e 	bl	8016b50 <__ssprint_r>
 8014494:	2800      	cmp	r0, #0
 8014496:	f47f ab4b 	bne.w	8013b30 <_svfprintf_r+0x190>
 801449a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 801449e:	463c      	mov	r4, r7
 80144a0:	e427      	b.n	8013cf2 <_svfprintf_r+0x352>
 80144a2:	9804      	ldr	r0, [sp, #16]
 80144a4:	4631      	mov	r1, r6
 80144a6:	aa21      	add	r2, sp, #132	; 0x84
 80144a8:	f002 fb52 	bl	8016b50 <__ssprint_r>
 80144ac:	2800      	cmp	r0, #0
 80144ae:	f47f ab3f 	bne.w	8013b30 <_svfprintf_r+0x190>
 80144b2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80144b6:	463c      	mov	r4, r7
 80144b8:	e40a      	b.n	8013cd0 <_svfprintf_r+0x330>
 80144ba:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80144be:	970c      	str	r7, [sp, #48]	; 0x30
 80144c0:	f7ff bb88 	b.w	8013bd4 <_svfprintf_r+0x234>
 80144c4:	08017d94 	.word	0x08017d94
 80144c8:	08017db4 	.word	0x08017db4
 80144cc:	08017dd0 	.word	0x08017dd0
 80144d0:	08017d90 	.word	0x08017d90
 80144d4:	08017d70 	.word	0x08017d70
 80144d8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80144da:	46bb      	mov	fp, r7
 80144dc:	ea4f 1318 	mov.w	r3, r8, lsr #4
 80144e0:	f008 010f 	and.w	r1, r8, #15
 80144e4:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
 80144e8:	ea4f 1219 	mov.w	r2, r9, lsr #4
 80144ec:	4698      	mov	r8, r3
 80144ee:	4691      	mov	r9, r2
 80144f0:	5c43      	ldrb	r3, [r0, r1]
 80144f2:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 80144f6:	ea58 0309 	orrs.w	r3, r8, r9
 80144fa:	d1ef      	bne.n	80144dc <_svfprintf_r+0xb3c>
 80144fc:	465b      	mov	r3, fp
 80144fe:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8014502:	1afb      	subs	r3, r7, r3
 8014504:	9309      	str	r3, [sp, #36]	; 0x24
 8014506:	f7ff bb65 	b.w	8013bd4 <_svfprintf_r+0x234>
 801450a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801450c:	2d00      	cmp	r5, #0
 801450e:	f340 8211 	ble.w	8014934 <_svfprintf_r+0xf94>
 8014512:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014514:	990e      	ldr	r1, [sp, #56]	; 0x38
 8014516:	428a      	cmp	r2, r1
 8014518:	4613      	mov	r3, r2
 801451a:	bfa8      	it	ge
 801451c:	460b      	movge	r3, r1
 801451e:	461d      	mov	r5, r3
 8014520:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014522:	2d00      	cmp	r5, #0
 8014524:	eb01 0a02 	add.w	sl, r1, r2
 8014528:	dd0b      	ble.n	8014542 <_svfprintf_r+0xba2>
 801452a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801452c:	6021      	str	r1, [r4, #0]
 801452e:	3301      	adds	r3, #1
 8014530:	44ab      	add	fp, r5
 8014532:	2b07      	cmp	r3, #7
 8014534:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8014538:	6065      	str	r5, [r4, #4]
 801453a:	9322      	str	r3, [sp, #136]	; 0x88
 801453c:	f300 8355 	bgt.w	8014bea <_svfprintf_r+0x124a>
 8014540:	3408      	adds	r4, #8
 8014542:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014544:	2d00      	cmp	r5, #0
 8014546:	bfa8      	it	ge
 8014548:	1b5b      	subge	r3, r3, r5
 801454a:	2b00      	cmp	r3, #0
 801454c:	461d      	mov	r5, r3
 801454e:	f340 80f5 	ble.w	801473c <_svfprintf_r+0xd9c>
 8014552:	2d10      	cmp	r5, #16
 8014554:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014556:	f8df 9608 	ldr.w	r9, [pc, #1544]	; 8014b60 <_svfprintf_r+0x11c0>
 801455a:	f340 81d2 	ble.w	8014902 <_svfprintf_r+0xf62>
 801455e:	465a      	mov	r2, fp
 8014560:	f04f 0810 	mov.w	r8, #16
 8014564:	f8dd b010 	ldr.w	fp, [sp, #16]
 8014568:	e004      	b.n	8014574 <_svfprintf_r+0xbd4>
 801456a:	3408      	adds	r4, #8
 801456c:	3d10      	subs	r5, #16
 801456e:	2d10      	cmp	r5, #16
 8014570:	f340 81c6 	ble.w	8014900 <_svfprintf_r+0xf60>
 8014574:	3301      	adds	r3, #1
 8014576:	3210      	adds	r2, #16
 8014578:	2b07      	cmp	r3, #7
 801457a:	9223      	str	r2, [sp, #140]	; 0x8c
 801457c:	9322      	str	r3, [sp, #136]	; 0x88
 801457e:	f8c4 9000 	str.w	r9, [r4]
 8014582:	f8c4 8004 	str.w	r8, [r4, #4]
 8014586:	ddf0      	ble.n	801456a <_svfprintf_r+0xbca>
 8014588:	4658      	mov	r0, fp
 801458a:	4631      	mov	r1, r6
 801458c:	aa21      	add	r2, sp, #132	; 0x84
 801458e:	f002 fadf 	bl	8016b50 <__ssprint_r>
 8014592:	2800      	cmp	r0, #0
 8014594:	f47f aacc 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014598:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801459a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801459c:	463c      	mov	r4, r7
 801459e:	e7e5      	b.n	801456c <_svfprintf_r+0xbcc>
 80145a0:	9804      	ldr	r0, [sp, #16]
 80145a2:	4631      	mov	r1, r6
 80145a4:	aa21      	add	r2, sp, #132	; 0x84
 80145a6:	f002 fad3 	bl	8016b50 <__ssprint_r>
 80145aa:	2800      	cmp	r0, #0
 80145ac:	f47f aac0 	bne.w	8013b30 <_svfprintf_r+0x190>
 80145b0:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 80145b4:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80145b8:	463c      	mov	r4, r7
 80145ba:	f7ff bb76 	b.w	8013caa <_svfprintf_r+0x30a>
 80145be:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80145c2:	f1b8 0f00 	cmp.w	r8, #0
 80145c6:	f77f af2b 	ble.w	8014420 <_svfprintf_r+0xa80>
 80145ca:	f1b8 0f10 	cmp.w	r8, #16
 80145ce:	f8df 9590 	ldr.w	r9, [pc, #1424]	; 8014b60 <_svfprintf_r+0x11c0>
 80145d2:	dd25      	ble.n	8014620 <_svfprintf_r+0xc80>
 80145d4:	465b      	mov	r3, fp
 80145d6:	f04f 0a10 	mov.w	sl, #16
 80145da:	f8dd b010 	ldr.w	fp, [sp, #16]
 80145de:	e006      	b.n	80145ee <_svfprintf_r+0xc4e>
 80145e0:	f1a8 0810 	sub.w	r8, r8, #16
 80145e4:	f1b8 0f10 	cmp.w	r8, #16
 80145e8:	f104 0408 	add.w	r4, r4, #8
 80145ec:	dd17      	ble.n	801461e <_svfprintf_r+0xc7e>
 80145ee:	3501      	adds	r5, #1
 80145f0:	3310      	adds	r3, #16
 80145f2:	2d07      	cmp	r5, #7
 80145f4:	9323      	str	r3, [sp, #140]	; 0x8c
 80145f6:	9522      	str	r5, [sp, #136]	; 0x88
 80145f8:	e884 0600 	stmia.w	r4, {r9, sl}
 80145fc:	ddf0      	ble.n	80145e0 <_svfprintf_r+0xc40>
 80145fe:	4658      	mov	r0, fp
 8014600:	4631      	mov	r1, r6
 8014602:	aa21      	add	r2, sp, #132	; 0x84
 8014604:	f002 faa4 	bl	8016b50 <__ssprint_r>
 8014608:	2800      	cmp	r0, #0
 801460a:	f47f aa91 	bne.w	8013b30 <_svfprintf_r+0x190>
 801460e:	f1a8 0810 	sub.w	r8, r8, #16
 8014612:	f1b8 0f10 	cmp.w	r8, #16
 8014616:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014618:	9d22      	ldr	r5, [sp, #136]	; 0x88
 801461a:	463c      	mov	r4, r7
 801461c:	dce7      	bgt.n	80145ee <_svfprintf_r+0xc4e>
 801461e:	469b      	mov	fp, r3
 8014620:	3501      	adds	r5, #1
 8014622:	44c3      	add	fp, r8
 8014624:	2d07      	cmp	r5, #7
 8014626:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 801462a:	9522      	str	r5, [sp, #136]	; 0x88
 801462c:	f8c4 9000 	str.w	r9, [r4]
 8014630:	f8c4 8004 	str.w	r8, [r4, #4]
 8014634:	f77f aef3 	ble.w	801441e <_svfprintf_r+0xa7e>
 8014638:	9804      	ldr	r0, [sp, #16]
 801463a:	4631      	mov	r1, r6
 801463c:	aa21      	add	r2, sp, #132	; 0x84
 801463e:	f002 fa87 	bl	8016b50 <__ssprint_r>
 8014642:	2800      	cmp	r0, #0
 8014644:	f47f aa74 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014648:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 801464c:	9d22      	ldr	r5, [sp, #136]	; 0x88
 801464e:	463c      	mov	r4, r7
 8014650:	e6e6      	b.n	8014420 <_svfprintf_r+0xa80>
 8014652:	4693      	mov	fp, r2
 8014654:	3301      	adds	r3, #1
 8014656:	44ab      	add	fp, r5
 8014658:	2b07      	cmp	r3, #7
 801465a:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 801465e:	9322      	str	r3, [sp, #136]	; 0x88
 8014660:	f8c4 9000 	str.w	r9, [r4]
 8014664:	6065      	str	r5, [r4, #4]
 8014666:	f77f ab9d 	ble.w	8013da4 <_svfprintf_r+0x404>
 801466a:	e6e5      	b.n	8014438 <_svfprintf_r+0xa98>
 801466c:	46bb      	mov	fp, r7
 801466e:	f8cd c014 	str.w	ip, [sp, #20]
 8014672:	4640      	mov	r0, r8
 8014674:	4649      	mov	r1, r9
 8014676:	220a      	movs	r2, #10
 8014678:	2300      	movs	r3, #0
 801467a:	f7f8 fad1 	bl	800cc20 <__aeabi_uldivmod>
 801467e:	3230      	adds	r2, #48	; 0x30
 8014680:	4640      	mov	r0, r8
 8014682:	4649      	mov	r1, r9
 8014684:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8014688:	2300      	movs	r3, #0
 801468a:	220a      	movs	r2, #10
 801468c:	f7f8 fac8 	bl	800cc20 <__aeabi_uldivmod>
 8014690:	4680      	mov	r8, r0
 8014692:	4689      	mov	r9, r1
 8014694:	ea58 0309 	orrs.w	r3, r8, r9
 8014698:	d1eb      	bne.n	8014672 <_svfprintf_r+0xcd2>
 801469a:	465b      	mov	r3, fp
 801469c:	1afb      	subs	r3, r7, r3
 801469e:	f8dd c014 	ldr.w	ip, [sp, #20]
 80146a2:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80146a6:	9309      	str	r3, [sp, #36]	; 0x24
 80146a8:	f7ff ba94 	b.w	8013bd4 <_svfprintf_r+0x234>
 80146ac:	2b30      	cmp	r3, #48	; 0x30
 80146ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80146b0:	f43f af27 	beq.w	8014502 <_svfprintf_r+0xb62>
 80146b4:	3b01      	subs	r3, #1
 80146b6:	461a      	mov	r2, r3
 80146b8:	930c      	str	r3, [sp, #48]	; 0x30
 80146ba:	1aba      	subs	r2, r7, r2
 80146bc:	2330      	movs	r3, #48	; 0x30
 80146be:	9209      	str	r2, [sp, #36]	; 0x24
 80146c0:	f801 3c01 	strb.w	r3, [r1, #-1]
 80146c4:	f7ff ba86 	b.w	8013bd4 <_svfprintf_r+0x234>
 80146c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80146ca:	680a      	ldr	r2, [r1, #0]
 80146cc:	3104      	adds	r1, #4
 80146ce:	910a      	str	r1, [sp, #40]	; 0x28
 80146d0:	4690      	mov	r8, r2
 80146d2:	f04f 0900 	mov.w	r9, #0
 80146d6:	f7ff ba4a 	b.w	8013b6e <_svfprintf_r+0x1ce>
 80146da:	990a      	ldr	r1, [sp, #40]	; 0x28
 80146dc:	680a      	ldr	r2, [r1, #0]
 80146de:	3104      	adds	r1, #4
 80146e0:	2301      	movs	r3, #1
 80146e2:	910a      	str	r1, [sp, #40]	; 0x28
 80146e4:	4690      	mov	r8, r2
 80146e6:	f04f 0900 	mov.w	r9, #0
 80146ea:	f7ff ba40 	b.w	8013b6e <_svfprintf_r+0x1ce>
 80146ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80146f0:	6813      	ldr	r3, [r2, #0]
 80146f2:	4698      	mov	r8, r3
 80146f4:	ea4f 79e3 	mov.w	r9, r3, asr #31
 80146f8:	4613      	mov	r3, r2
 80146fa:	3304      	adds	r3, #4
 80146fc:	4642      	mov	r2, r8
 80146fe:	930a      	str	r3, [sp, #40]	; 0x28
 8014700:	2a00      	cmp	r2, #0
 8014702:	464b      	mov	r3, r9
 8014704:	f173 0300 	sbcs.w	r3, r3, #0
 8014708:	f6bf abf2 	bge.w	8013ef0 <_svfprintf_r+0x550>
 801470c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8014710:	f1d8 0800 	rsbs	r8, r8, #0
 8014714:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
 8014718:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 801471c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8014720:	2301      	movs	r3, #1
 8014722:	f7ff ba2a 	b.w	8013b7a <_svfprintf_r+0x1da>
 8014726:	9804      	ldr	r0, [sp, #16]
 8014728:	4631      	mov	r1, r6
 801472a:	aa21      	add	r2, sp, #132	; 0x84
 801472c:	f002 fa10 	bl	8016b50 <__ssprint_r>
 8014730:	2800      	cmp	r0, #0
 8014732:	f47f a9fd 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014736:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 801473a:	463c      	mov	r4, r7
 801473c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801473e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8014740:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014742:	440a      	add	r2, r1
 8014744:	4690      	mov	r8, r2
 8014746:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014748:	4293      	cmp	r3, r2
 801474a:	db46      	blt.n	80147da <_svfprintf_r+0xe3a>
 801474c:	9a03      	ldr	r2, [sp, #12]
 801474e:	07d0      	lsls	r0, r2, #31
 8014750:	d443      	bmi.n	80147da <_svfprintf_r+0xe3a>
 8014752:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014754:	ebc8 050a 	rsb	r5, r8, sl
 8014758:	1ad3      	subs	r3, r2, r3
 801475a:	429d      	cmp	r5, r3
 801475c:	bfa8      	it	ge
 801475e:	461d      	movge	r5, r3
 8014760:	2d00      	cmp	r5, #0
 8014762:	dd0c      	ble.n	801477e <_svfprintf_r+0xdde>
 8014764:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014766:	f8c4 8000 	str.w	r8, [r4]
 801476a:	3201      	adds	r2, #1
 801476c:	44ab      	add	fp, r5
 801476e:	2a07      	cmp	r2, #7
 8014770:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8014774:	6065      	str	r5, [r4, #4]
 8014776:	9222      	str	r2, [sp, #136]	; 0x88
 8014778:	f300 826f 	bgt.w	8014c5a <_svfprintf_r+0x12ba>
 801477c:	3408      	adds	r4, #8
 801477e:	2d00      	cmp	r5, #0
 8014780:	bfac      	ite	ge
 8014782:	1b5d      	subge	r5, r3, r5
 8014784:	461d      	movlt	r5, r3
 8014786:	2d00      	cmp	r5, #0
 8014788:	f77f ab0d 	ble.w	8013da6 <_svfprintf_r+0x406>
 801478c:	2d10      	cmp	r5, #16
 801478e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014790:	f8df 93cc 	ldr.w	r9, [pc, #972]	; 8014b60 <_svfprintf_r+0x11c0>
 8014794:	f77f af5e 	ble.w	8014654 <_svfprintf_r+0xcb4>
 8014798:	f04f 0810 	mov.w	r8, #16
 801479c:	465a      	mov	r2, fp
 801479e:	f8dd a010 	ldr.w	sl, [sp, #16]
 80147a2:	e004      	b.n	80147ae <_svfprintf_r+0xe0e>
 80147a4:	3408      	adds	r4, #8
 80147a6:	3d10      	subs	r5, #16
 80147a8:	2d10      	cmp	r5, #16
 80147aa:	f77f af52 	ble.w	8014652 <_svfprintf_r+0xcb2>
 80147ae:	3301      	adds	r3, #1
 80147b0:	3210      	adds	r2, #16
 80147b2:	2b07      	cmp	r3, #7
 80147b4:	9223      	str	r2, [sp, #140]	; 0x8c
 80147b6:	9322      	str	r3, [sp, #136]	; 0x88
 80147b8:	f8c4 9000 	str.w	r9, [r4]
 80147bc:	f8c4 8004 	str.w	r8, [r4, #4]
 80147c0:	ddf0      	ble.n	80147a4 <_svfprintf_r+0xe04>
 80147c2:	4650      	mov	r0, sl
 80147c4:	4631      	mov	r1, r6
 80147c6:	aa21      	add	r2, sp, #132	; 0x84
 80147c8:	f002 f9c2 	bl	8016b50 <__ssprint_r>
 80147cc:	2800      	cmp	r0, #0
 80147ce:	f47f a9af 	bne.w	8013b30 <_svfprintf_r+0x190>
 80147d2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80147d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80147d6:	463c      	mov	r4, r7
 80147d8:	e7e5      	b.n	80147a6 <_svfprintf_r+0xe06>
 80147da:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80147dc:	9814      	ldr	r0, [sp, #80]	; 0x50
 80147de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80147e0:	6021      	str	r1, [r4, #0]
 80147e2:	3201      	adds	r2, #1
 80147e4:	4483      	add	fp, r0
 80147e6:	2a07      	cmp	r2, #7
 80147e8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80147ec:	6060      	str	r0, [r4, #4]
 80147ee:	9222      	str	r2, [sp, #136]	; 0x88
 80147f0:	f300 8207 	bgt.w	8014c02 <_svfprintf_r+0x1262>
 80147f4:	3408      	adds	r4, #8
 80147f6:	e7ac      	b.n	8014752 <_svfprintf_r+0xdb2>
 80147f8:	9b03      	ldr	r3, [sp, #12]
 80147fa:	07d9      	lsls	r1, r3, #31
 80147fc:	f53f addd 	bmi.w	80143ba <_svfprintf_r+0xa1a>
 8014800:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014802:	6023      	str	r3, [r4, #0]
 8014804:	3501      	adds	r5, #1
 8014806:	f10b 0b01 	add.w	fp, fp, #1
 801480a:	2301      	movs	r3, #1
 801480c:	2d07      	cmp	r5, #7
 801480e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8014812:	9522      	str	r5, [sp, #136]	; 0x88
 8014814:	6063      	str	r3, [r4, #4]
 8014816:	f77f ae02 	ble.w	801441e <_svfprintf_r+0xa7e>
 801481a:	e70d      	b.n	8014638 <_svfprintf_r+0xc98>
 801481c:	9804      	ldr	r0, [sp, #16]
 801481e:	4631      	mov	r1, r6
 8014820:	aa21      	add	r2, sp, #132	; 0x84
 8014822:	f002 f995 	bl	8016b50 <__ssprint_r>
 8014826:	2800      	cmp	r0, #0
 8014828:	f47f a982 	bne.w	8013b30 <_svfprintf_r+0x190>
 801482c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801482e:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8014830:	463c      	mov	r4, r7
 8014832:	e5cf      	b.n	80143d4 <_svfprintf_r+0xa34>
 8014834:	9804      	ldr	r0, [sp, #16]
 8014836:	4631      	mov	r1, r6
 8014838:	aa21      	add	r2, sp, #132	; 0x84
 801483a:	f002 f989 	bl	8016b50 <__ssprint_r>
 801483e:	2800      	cmp	r0, #0
 8014840:	f47f a976 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014844:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014848:	9d22      	ldr	r5, [sp, #136]	; 0x88
 801484a:	463c      	mov	r4, r7
 801484c:	e5d0      	b.n	80143f0 <_svfprintf_r+0xa50>
 801484e:	9804      	ldr	r0, [sp, #16]
 8014850:	4631      	mov	r1, r6
 8014852:	aa21      	add	r2, sp, #132	; 0x84
 8014854:	f002 f97c 	bl	8016b50 <__ssprint_r>
 8014858:	2800      	cmp	r0, #0
 801485a:	f47f a969 	bne.w	8013b30 <_svfprintf_r+0x190>
 801485e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014862:	463c      	mov	r4, r7
 8014864:	f7ff ba49 	b.w	8013cfa <_svfprintf_r+0x35a>
 8014868:	ed9d 0b10 	vldr	d0, [sp, #64]	; 0x40
 801486c:	f002 f910 	bl	8016a90 <__fpclassifyd>
 8014870:	2800      	cmp	r0, #0
 8014872:	f040 80d1 	bne.w	8014a18 <_svfprintf_r+0x1078>
 8014876:	4686      	mov	lr, r0
 8014878:	4ab6      	ldr	r2, [pc, #728]	; (8014b54 <_svfprintf_r+0x11b4>)
 801487a:	4bb7      	ldr	r3, [pc, #732]	; (8014b58 <_svfprintf_r+0x11b8>)
 801487c:	900d      	str	r0, [sp, #52]	; 0x34
 801487e:	9803      	ldr	r0, [sp, #12]
 8014880:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8014884:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8014888:	2103      	movs	r1, #3
 801488a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801488e:	2d47      	cmp	r5, #71	; 0x47
 8014890:	bfd8      	it	le
 8014892:	461a      	movle	r2, r3
 8014894:	9105      	str	r1, [sp, #20]
 8014896:	9003      	str	r0, [sp, #12]
 8014898:	920c      	str	r2, [sp, #48]	; 0x30
 801489a:	9109      	str	r1, [sp, #36]	; 0x24
 801489c:	f7ff b9a2 	b.w	8013be4 <_svfprintf_r+0x244>
 80148a0:	f029 0907 	bic.w	r9, r9, #7
 80148a4:	ed99 7b00 	vldr	d7, [r9]
 80148a8:	f109 0308 	add.w	r3, r9, #8
 80148ac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80148b0:	930a      	str	r3, [sp, #40]	; 0x28
 80148b2:	e478      	b.n	80141a6 <_svfprintf_r+0x806>
 80148b4:	9b03      	ldr	r3, [sp, #12]
 80148b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80148b8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80148bc:	4613      	mov	r3, r2
 80148be:	f43f ac1f 	beq.w	8014100 <_svfprintf_r+0x760>
 80148c2:	3304      	adds	r3, #4
 80148c4:	f8b2 8000 	ldrh.w	r8, [r2]
 80148c8:	930a      	str	r3, [sp, #40]	; 0x28
 80148ca:	f04f 0900 	mov.w	r9, #0
 80148ce:	f7ff bb28 	b.w	8013f22 <_svfprintf_r+0x582>
 80148d2:	9b03      	ldr	r3, [sp, #12]
 80148d4:	06db      	lsls	r3, r3, #27
 80148d6:	d40b      	bmi.n	80148f0 <_svfprintf_r+0xf50>
 80148d8:	9b03      	ldr	r3, [sp, #12]
 80148da:	065d      	lsls	r5, r3, #25
 80148dc:	d508      	bpl.n	80148f0 <_svfprintf_r+0xf50>
 80148de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80148e0:	6813      	ldr	r3, [r2, #0]
 80148e2:	3204      	adds	r2, #4
 80148e4:	920a      	str	r2, [sp, #40]	; 0x28
 80148e6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80148ea:	801a      	strh	r2, [r3, #0]
 80148ec:	f7ff b87f 	b.w	80139ee <_svfprintf_r+0x4e>
 80148f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80148f2:	6813      	ldr	r3, [r2, #0]
 80148f4:	3204      	adds	r2, #4
 80148f6:	920a      	str	r2, [sp, #40]	; 0x28
 80148f8:	9a07      	ldr	r2, [sp, #28]
 80148fa:	601a      	str	r2, [r3, #0]
 80148fc:	f7ff b877 	b.w	80139ee <_svfprintf_r+0x4e>
 8014900:	4693      	mov	fp, r2
 8014902:	3301      	adds	r3, #1
 8014904:	44ab      	add	fp, r5
 8014906:	2b07      	cmp	r3, #7
 8014908:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 801490c:	9322      	str	r3, [sp, #136]	; 0x88
 801490e:	f8c4 9000 	str.w	r9, [r4]
 8014912:	6065      	str	r5, [r4, #4]
 8014914:	f73f af07 	bgt.w	8014726 <_svfprintf_r+0xd86>
 8014918:	3408      	adds	r4, #8
 801491a:	e70f      	b.n	801473c <_svfprintf_r+0xd9c>
 801491c:	9804      	ldr	r0, [sp, #16]
 801491e:	4631      	mov	r1, r6
 8014920:	aa21      	add	r2, sp, #132	; 0x84
 8014922:	f002 f915 	bl	8016b50 <__ssprint_r>
 8014926:	2800      	cmp	r0, #0
 8014928:	f47f a902 	bne.w	8013b30 <_svfprintf_r+0x190>
 801492c:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014930:	463c      	mov	r4, r7
 8014932:	e4b5      	b.n	80142a0 <_svfprintf_r+0x900>
 8014934:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014936:	4a89      	ldr	r2, [pc, #548]	; (8014b5c <_svfprintf_r+0x11bc>)
 8014938:	6022      	str	r2, [r4, #0]
 801493a:	3301      	adds	r3, #1
 801493c:	f10b 0b01 	add.w	fp, fp, #1
 8014940:	2201      	movs	r2, #1
 8014942:	2b07      	cmp	r3, #7
 8014944:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8014948:	9322      	str	r3, [sp, #136]	; 0x88
 801494a:	6062      	str	r2, [r4, #4]
 801494c:	f300 80f1 	bgt.w	8014b32 <_svfprintf_r+0x1192>
 8014950:	3408      	adds	r4, #8
 8014952:	b92d      	cbnz	r5, 8014960 <_svfprintf_r+0xfc0>
 8014954:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014956:	b91b      	cbnz	r3, 8014960 <_svfprintf_r+0xfc0>
 8014958:	9b03      	ldr	r3, [sp, #12]
 801495a:	07db      	lsls	r3, r3, #31
 801495c:	f57f aa23 	bpl.w	8013da6 <_svfprintf_r+0x406>
 8014960:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014962:	9814      	ldr	r0, [sp, #80]	; 0x50
 8014964:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014966:	6022      	str	r2, [r4, #0]
 8014968:	3301      	adds	r3, #1
 801496a:	eb0b 0100 	add.w	r1, fp, r0
 801496e:	2b07      	cmp	r3, #7
 8014970:	9123      	str	r1, [sp, #140]	; 0x8c
 8014972:	6060      	str	r0, [r4, #4]
 8014974:	9322      	str	r3, [sp, #136]	; 0x88
 8014976:	f300 81ef 	bgt.w	8014d58 <_svfprintf_r+0x13b8>
 801497a:	f104 0208 	add.w	r2, r4, #8
 801497e:	426d      	negs	r5, r5
 8014980:	2d00      	cmp	r5, #0
 8014982:	f340 80fa 	ble.w	8014b7a <_svfprintf_r+0x11da>
 8014986:	2d10      	cmp	r5, #16
 8014988:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 8014b60 <_svfprintf_r+0x11c0>
 801498c:	f340 8146 	ble.w	8014c1c <_svfprintf_r+0x127c>
 8014990:	2410      	movs	r4, #16
 8014992:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014996:	e004      	b.n	80149a2 <_svfprintf_r+0x1002>
 8014998:	3208      	adds	r2, #8
 801499a:	3d10      	subs	r5, #16
 801499c:	2d10      	cmp	r5, #16
 801499e:	f340 813d 	ble.w	8014c1c <_svfprintf_r+0x127c>
 80149a2:	3301      	adds	r3, #1
 80149a4:	3110      	adds	r1, #16
 80149a6:	2b07      	cmp	r3, #7
 80149a8:	9123      	str	r1, [sp, #140]	; 0x8c
 80149aa:	9322      	str	r3, [sp, #136]	; 0x88
 80149ac:	f8c2 9000 	str.w	r9, [r2]
 80149b0:	6054      	str	r4, [r2, #4]
 80149b2:	ddf1      	ble.n	8014998 <_svfprintf_r+0xff8>
 80149b4:	4640      	mov	r0, r8
 80149b6:	4631      	mov	r1, r6
 80149b8:	aa21      	add	r2, sp, #132	; 0x84
 80149ba:	f002 f8c9 	bl	8016b50 <__ssprint_r>
 80149be:	2800      	cmp	r0, #0
 80149c0:	f47f a8b6 	bne.w	8013b30 <_svfprintf_r+0x190>
 80149c4:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80149c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80149c8:	463a      	mov	r2, r7
 80149ca:	e7e6      	b.n	801499a <_svfprintf_r+0xffa>
 80149cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80149ce:	46b1      	mov	r9, r6
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	f43f a8ae 	beq.w	8013b32 <_svfprintf_r+0x192>
 80149d6:	9804      	ldr	r0, [sp, #16]
 80149d8:	4631      	mov	r1, r6
 80149da:	aa21      	add	r2, sp, #132	; 0x84
 80149dc:	f002 f8b8 	bl	8016b50 <__ssprint_r>
 80149e0:	f7ff b8a7 	b.w	8013b32 <_svfprintf_r+0x192>
 80149e4:	f041 0120 	orr.w	r1, r1, #32
 80149e8:	9103      	str	r1, [sp, #12]
 80149ea:	785d      	ldrb	r5, [r3, #1]
 80149ec:	1c59      	adds	r1, r3, #1
 80149ee:	f7ff b82c 	b.w	8013a4a <_svfprintf_r+0xaa>
 80149f2:	9808      	ldr	r0, [sp, #32]
 80149f4:	910a      	str	r1, [sp, #40]	; 0x28
 80149f6:	4240      	negs	r0, r0
 80149f8:	9008      	str	r0, [sp, #32]
 80149fa:	4619      	mov	r1, r3
 80149fc:	f7ff ba29 	b.w	8013e52 <_svfprintf_r+0x4b2>
 8014a00:	9804      	ldr	r0, [sp, #16]
 8014a02:	4631      	mov	r1, r6
 8014a04:	aa21      	add	r2, sp, #132	; 0x84
 8014a06:	f002 f8a3 	bl	8016b50 <__ssprint_r>
 8014a0a:	2800      	cmp	r0, #0
 8014a0c:	f47f a890 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014a10:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014a14:	463c      	mov	r4, r7
 8014a16:	e459      	b.n	80142cc <_svfprintf_r+0x92c>
 8014a18:	f025 0320 	bic.w	r3, r5, #32
 8014a1c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8014a20:	9305      	str	r3, [sp, #20]
 8014a22:	f000 8093 	beq.w	8014b4c <_svfprintf_r+0x11ac>
 8014a26:	2b47      	cmp	r3, #71	; 0x47
 8014a28:	d105      	bne.n	8014a36 <_svfprintf_r+0x1096>
 8014a2a:	f1ba 0f00 	cmp.w	sl, #0
 8014a2e:	bf14      	ite	ne
 8014a30:	46d3      	movne	fp, sl
 8014a32:	f04f 0b01 	moveq.w	fp, #1
 8014a36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014a38:	9a03      	ldr	r2, [sp, #12]
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8014a40:	920b      	str	r2, [sp, #44]	; 0x2c
 8014a42:	f2c0 81a4 	blt.w	8014d8e <_svfprintf_r+0x13ee>
 8014a46:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 8014a4a:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 8014a4e:	f04f 0a00 	mov.w	sl, #0
 8014a52:	2d66      	cmp	r5, #102	; 0x66
 8014a54:	f000 80ac 	beq.w	8014bb0 <_svfprintf_r+0x1210>
 8014a58:	2d46      	cmp	r5, #70	; 0x46
 8014a5a:	f000 80a9 	beq.w	8014bb0 <_svfprintf_r+0x1210>
 8014a5e:	9b05      	ldr	r3, [sp, #20]
 8014a60:	9804      	ldr	r0, [sp, #16]
 8014a62:	2b45      	cmp	r3, #69	; 0x45
 8014a64:	bf0c      	ite	eq
 8014a66:	f10b 0901 	addeq.w	r9, fp, #1
 8014a6a:	46d9      	movne	r9, fp
 8014a6c:	aa1c      	add	r2, sp, #112	; 0x70
 8014a6e:	ab1f      	add	r3, sp, #124	; 0x7c
 8014a70:	e88d 000c 	stmia.w	sp, {r2, r3}
 8014a74:	ed9d 0b16 	vldr	d0, [sp, #88]	; 0x58
 8014a78:	2102      	movs	r1, #2
 8014a7a:	464a      	mov	r2, r9
 8014a7c:	ab1b      	add	r3, sp, #108	; 0x6c
 8014a7e:	f000 fa8f 	bl	8014fa0 <_dtoa_r>
 8014a82:	2d67      	cmp	r5, #103	; 0x67
 8014a84:	900c      	str	r0, [sp, #48]	; 0x30
 8014a86:	d002      	beq.n	8014a8e <_svfprintf_r+0x10ee>
 8014a88:	2d47      	cmp	r5, #71	; 0x47
 8014a8a:	f040 809f 	bne.w	8014bcc <_svfprintf_r+0x122c>
 8014a8e:	9b03      	ldr	r3, [sp, #12]
 8014a90:	07db      	lsls	r3, r3, #31
 8014a92:	f140 8192 	bpl.w	8014dba <_svfprintf_r+0x141a>
 8014a96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014a98:	eb03 0809 	add.w	r8, r3, r9
 8014a9c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8014aa0:	2200      	movs	r2, #0
 8014aa2:	2300      	movs	r3, #0
 8014aa4:	f7f8 f88a 	bl	800cbbc <__aeabi_dcmpeq>
 8014aa8:	2800      	cmp	r0, #0
 8014aaa:	f040 80fd 	bne.w	8014ca8 <_svfprintf_r+0x1308>
 8014aae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014ab0:	4598      	cmp	r8, r3
 8014ab2:	d906      	bls.n	8014ac2 <_svfprintf_r+0x1122>
 8014ab4:	2130      	movs	r1, #48	; 0x30
 8014ab6:	1c5a      	adds	r2, r3, #1
 8014ab8:	921f      	str	r2, [sp, #124]	; 0x7c
 8014aba:	7019      	strb	r1, [r3, #0]
 8014abc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014abe:	4598      	cmp	r8, r3
 8014ac0:	d8f9      	bhi.n	8014ab6 <_svfprintf_r+0x1116>
 8014ac2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014ac4:	1a9b      	subs	r3, r3, r2
 8014ac6:	930f      	str	r3, [sp, #60]	; 0x3c
 8014ac8:	9b05      	ldr	r3, [sp, #20]
 8014aca:	2b47      	cmp	r3, #71	; 0x47
 8014acc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014ace:	f000 80de 	beq.w	8014c8e <_svfprintf_r+0x12ee>
 8014ad2:	2d65      	cmp	r5, #101	; 0x65
 8014ad4:	f340 80f8 	ble.w	8014cc8 <_svfprintf_r+0x1328>
 8014ad8:	2d66      	cmp	r5, #102	; 0x66
 8014ada:	930e      	str	r3, [sp, #56]	; 0x38
 8014adc:	f000 8160 	beq.w	8014da0 <_svfprintf_r+0x1400>
 8014ae0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014ae2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014ae4:	4293      	cmp	r3, r2
 8014ae6:	f300 8144 	bgt.w	8014d72 <_svfprintf_r+0x13d2>
 8014aea:	9b03      	ldr	r3, [sp, #12]
 8014aec:	07d9      	lsls	r1, r3, #31
 8014aee:	f100 8166 	bmi.w	8014dbe <_svfprintf_r+0x141e>
 8014af2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014af6:	9209      	str	r2, [sp, #36]	; 0x24
 8014af8:	f1ba 0f00 	cmp.w	sl, #0
 8014afc:	f040 80bc 	bne.w	8014c78 <_svfprintf_r+0x12d8>
 8014b00:	9305      	str	r3, [sp, #20]
 8014b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014b04:	9303      	str	r3, [sp, #12]
 8014b06:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8014b0a:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8014b0e:	f7ff b869 	b.w	8013be4 <_svfprintf_r+0x244>
 8014b12:	9804      	ldr	r0, [sp, #16]
 8014b14:	2140      	movs	r1, #64	; 0x40
 8014b16:	f001 f9a3 	bl	8015e60 <_malloc_r>
 8014b1a:	f8c9 0000 	str.w	r0, [r9]
 8014b1e:	f8c9 0010 	str.w	r0, [r9, #16]
 8014b22:	2800      	cmp	r0, #0
 8014b24:	f000 8197 	beq.w	8014e56 <_svfprintf_r+0x14b6>
 8014b28:	2340      	movs	r3, #64	; 0x40
 8014b2a:	f8c9 3014 	str.w	r3, [r9, #20]
 8014b2e:	f7fe bf4f 	b.w	80139d0 <_svfprintf_r+0x30>
 8014b32:	9804      	ldr	r0, [sp, #16]
 8014b34:	4631      	mov	r1, r6
 8014b36:	aa21      	add	r2, sp, #132	; 0x84
 8014b38:	f002 f80a 	bl	8016b50 <__ssprint_r>
 8014b3c:	2800      	cmp	r0, #0
 8014b3e:	f47e aff7 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014b42:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8014b44:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014b48:	463c      	mov	r4, r7
 8014b4a:	e702      	b.n	8014952 <_svfprintf_r+0xfb2>
 8014b4c:	f04f 0b06 	mov.w	fp, #6
 8014b50:	e771      	b.n	8014a36 <_svfprintf_r+0x1096>
 8014b52:	bf00      	nop
 8014b54:	08017d9c 	.word	0x08017d9c
 8014b58:	08017d98 	.word	0x08017d98
 8014b5c:	08017dd0 	.word	0x08017dd0
 8014b60:	08017d70 	.word	0x08017d70
 8014b64:	9804      	ldr	r0, [sp, #16]
 8014b66:	4631      	mov	r1, r6
 8014b68:	aa21      	add	r2, sp, #132	; 0x84
 8014b6a:	f001 fff1 	bl	8016b50 <__ssprint_r>
 8014b6e:	2800      	cmp	r0, #0
 8014b70:	f47e afde 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014b74:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8014b76:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014b78:	463a      	mov	r2, r7
 8014b7a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8014b7c:	6054      	str	r4, [r2, #4]
 8014b7e:	3301      	adds	r3, #1
 8014b80:	eb01 0b04 	add.w	fp, r1, r4
 8014b84:	2b07      	cmp	r3, #7
 8014b86:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014b88:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8014b8c:	9322      	str	r3, [sp, #136]	; 0x88
 8014b8e:	6011      	str	r1, [r2, #0]
 8014b90:	f73f ac52 	bgt.w	8014438 <_svfprintf_r+0xa98>
 8014b94:	f102 0408 	add.w	r4, r2, #8
 8014b98:	f7ff b905 	b.w	8013da6 <_svfprintf_r+0x406>
 8014b9c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8014ba0:	f001 ffa6 	bl	8016af0 <strlen>
 8014ba4:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8014ba8:	9009      	str	r0, [sp, #36]	; 0x24
 8014baa:	4603      	mov	r3, r0
 8014bac:	f7ff ba0e 	b.w	8013fcc <_svfprintf_r+0x62c>
 8014bb0:	aa1c      	add	r2, sp, #112	; 0x70
 8014bb2:	ab1f      	add	r3, sp, #124	; 0x7c
 8014bb4:	e88d 000c 	stmia.w	sp, {r2, r3}
 8014bb8:	9804      	ldr	r0, [sp, #16]
 8014bba:	ed9d 0b16 	vldr	d0, [sp, #88]	; 0x58
 8014bbe:	2103      	movs	r1, #3
 8014bc0:	465a      	mov	r2, fp
 8014bc2:	ab1b      	add	r3, sp, #108	; 0x6c
 8014bc4:	f000 f9ec 	bl	8014fa0 <_dtoa_r>
 8014bc8:	46d9      	mov	r9, fp
 8014bca:	900c      	str	r0, [sp, #48]	; 0x30
 8014bcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014bce:	eb03 0809 	add.w	r8, r3, r9
 8014bd2:	9b05      	ldr	r3, [sp, #20]
 8014bd4:	2b46      	cmp	r3, #70	; 0x46
 8014bd6:	f47f af61 	bne.w	8014a9c <_svfprintf_r+0x10fc>
 8014bda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014bdc:	781b      	ldrb	r3, [r3, #0]
 8014bde:	2b30      	cmp	r3, #48	; 0x30
 8014be0:	f000 8103 	beq.w	8014dea <_svfprintf_r+0x144a>
 8014be4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014be6:	4498      	add	r8, r3
 8014be8:	e758      	b.n	8014a9c <_svfprintf_r+0x10fc>
 8014bea:	9804      	ldr	r0, [sp, #16]
 8014bec:	4631      	mov	r1, r6
 8014bee:	aa21      	add	r2, sp, #132	; 0x84
 8014bf0:	f001 ffae 	bl	8016b50 <__ssprint_r>
 8014bf4:	2800      	cmp	r0, #0
 8014bf6:	f47e af9b 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014bfa:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014bfe:	463c      	mov	r4, r7
 8014c00:	e49f      	b.n	8014542 <_svfprintf_r+0xba2>
 8014c02:	9804      	ldr	r0, [sp, #16]
 8014c04:	4631      	mov	r1, r6
 8014c06:	aa21      	add	r2, sp, #132	; 0x84
 8014c08:	f001 ffa2 	bl	8016b50 <__ssprint_r>
 8014c0c:	2800      	cmp	r0, #0
 8014c0e:	f47e af8f 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014c12:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014c14:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014c18:	463c      	mov	r4, r7
 8014c1a:	e59a      	b.n	8014752 <_svfprintf_r+0xdb2>
 8014c1c:	3301      	adds	r3, #1
 8014c1e:	4429      	add	r1, r5
 8014c20:	2b07      	cmp	r3, #7
 8014c22:	9123      	str	r1, [sp, #140]	; 0x8c
 8014c24:	9322      	str	r3, [sp, #136]	; 0x88
 8014c26:	f8c2 9000 	str.w	r9, [r2]
 8014c2a:	6055      	str	r5, [r2, #4]
 8014c2c:	dc9a      	bgt.n	8014b64 <_svfprintf_r+0x11c4>
 8014c2e:	3208      	adds	r2, #8
 8014c30:	e7a3      	b.n	8014b7a <_svfprintf_r+0x11da>
 8014c32:	4653      	mov	r3, sl
 8014c34:	2b06      	cmp	r3, #6
 8014c36:	bf28      	it	cs
 8014c38:	2306      	movcs	r3, #6
 8014c3a:	9309      	str	r3, [sp, #36]	; 0x24
 8014c3c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014c40:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
 8014c44:	9305      	str	r3, [sp, #20]
 8014c46:	4b87      	ldr	r3, [pc, #540]	; (8014e64 <_svfprintf_r+0x14c4>)
 8014c48:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8014c4c:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 8014c50:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 8014c54:	930c      	str	r3, [sp, #48]	; 0x30
 8014c56:	f7fe bfc5 	b.w	8013be4 <_svfprintf_r+0x244>
 8014c5a:	9804      	ldr	r0, [sp, #16]
 8014c5c:	4631      	mov	r1, r6
 8014c5e:	aa21      	add	r2, sp, #132	; 0x84
 8014c60:	f001 ff76 	bl	8016b50 <__ssprint_r>
 8014c64:	2800      	cmp	r0, #0
 8014c66:	f47e af63 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014c6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014c6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014c6e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8014c72:	1ad3      	subs	r3, r2, r3
 8014c74:	463c      	mov	r4, r7
 8014c76:	e582      	b.n	801477e <_svfprintf_r+0xdde>
 8014c78:	9305      	str	r3, [sp, #20]
 8014c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014c7c:	9303      	str	r3, [sp, #12]
 8014c7e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8014c82:	2300      	movs	r3, #0
 8014c84:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8014c88:	930d      	str	r3, [sp, #52]	; 0x34
 8014c8a:	f7fe bfae 	b.w	8013bea <_svfprintf_r+0x24a>
 8014c8e:	1cda      	adds	r2, r3, #3
 8014c90:	db19      	blt.n	8014cc6 <_svfprintf_r+0x1326>
 8014c92:	459b      	cmp	fp, r3
 8014c94:	db17      	blt.n	8014cc6 <_svfprintf_r+0x1326>
 8014c96:	930e      	str	r3, [sp, #56]	; 0x38
 8014c98:	2567      	movs	r5, #103	; 0x67
 8014c9a:	e721      	b.n	8014ae0 <_svfprintf_r+0x1140>
 8014c9c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8014ca0:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8014ca4:	f7ff ba91 	b.w	80141ca <_svfprintf_r+0x82a>
 8014ca8:	4643      	mov	r3, r8
 8014caa:	e70a      	b.n	8014ac2 <_svfprintf_r+0x1122>
 8014cac:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8014cb0:	900d      	str	r0, [sp, #52]	; 0x34
 8014cb2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8014cb6:	900e      	str	r0, [sp, #56]	; 0x38
 8014cb8:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8014cbc:	9305      	str	r3, [sp, #20]
 8014cbe:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8014cc2:	f7fe bf8f 	b.w	8013be4 <_svfprintf_r+0x244>
 8014cc6:	3d02      	subs	r5, #2
 8014cc8:	3b01      	subs	r3, #1
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	931b      	str	r3, [sp, #108]	; 0x6c
 8014cce:	bfba      	itte	lt
 8014cd0:	425b      	neglt	r3, r3
 8014cd2:	222d      	movlt	r2, #45	; 0x2d
 8014cd4:	222b      	movge	r2, #43	; 0x2b
 8014cd6:	2b09      	cmp	r3, #9
 8014cd8:	f88d 5074 	strb.w	r5, [sp, #116]	; 0x74
 8014cdc:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8014ce0:	dd7b      	ble.n	8014dda <_svfprintf_r+0x143a>
 8014ce2:	f10d 0e83 	add.w	lr, sp, #131	; 0x83
 8014ce6:	4670      	mov	r0, lr
 8014ce8:	4a5f      	ldr	r2, [pc, #380]	; (8014e68 <_svfprintf_r+0x14c8>)
 8014cea:	fb82 2103 	smull	r2, r1, r2, r3
 8014cee:	17da      	asrs	r2, r3, #31
 8014cf0:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 8014cf4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8014cf8:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8014cfc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014d00:	2a09      	cmp	r2, #9
 8014d02:	4613      	mov	r3, r2
 8014d04:	f800 1d01 	strb.w	r1, [r0, #-1]!
 8014d08:	dcee      	bgt.n	8014ce8 <_svfprintf_r+0x1348>
 8014d0a:	4602      	mov	r2, r0
 8014d0c:	3330      	adds	r3, #48	; 0x30
 8014d0e:	b2d9      	uxtb	r1, r3
 8014d10:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8014d14:	4596      	cmp	lr, r2
 8014d16:	f240 809b 	bls.w	8014e50 <_svfprintf_r+0x14b0>
 8014d1a:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 8014d1e:	4603      	mov	r3, r0
 8014d20:	e001      	b.n	8014d26 <_svfprintf_r+0x1386>
 8014d22:	f813 1b01 	ldrb.w	r1, [r3], #1
 8014d26:	f802 1b01 	strb.w	r1, [r2], #1
 8014d2a:	4573      	cmp	r3, lr
 8014d2c:	d1f9      	bne.n	8014d22 <_svfprintf_r+0x1382>
 8014d2e:	ab21      	add	r3, sp, #132	; 0x84
 8014d30:	1a1b      	subs	r3, r3, r0
 8014d32:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 8014d36:	4413      	add	r3, r2
 8014d38:	aa1d      	add	r2, sp, #116	; 0x74
 8014d3a:	1a9b      	subs	r3, r3, r2
 8014d3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014d3e:	9315      	str	r3, [sp, #84]	; 0x54
 8014d40:	2a01      	cmp	r2, #1
 8014d42:	4413      	add	r3, r2
 8014d44:	9309      	str	r3, [sp, #36]	; 0x24
 8014d46:	dd74      	ble.n	8014e32 <_svfprintf_r+0x1492>
 8014d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d4a:	2200      	movs	r2, #0
 8014d4c:	3301      	adds	r3, #1
 8014d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8014d50:	920e      	str	r2, [sp, #56]	; 0x38
 8014d52:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014d56:	e6cf      	b.n	8014af8 <_svfprintf_r+0x1158>
 8014d58:	9804      	ldr	r0, [sp, #16]
 8014d5a:	4631      	mov	r1, r6
 8014d5c:	aa21      	add	r2, sp, #132	; 0x84
 8014d5e:	f001 fef7 	bl	8016b50 <__ssprint_r>
 8014d62:	2800      	cmp	r0, #0
 8014d64:	f47e aee4 	bne.w	8013b30 <_svfprintf_r+0x190>
 8014d68:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8014d6a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8014d6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014d6e:	463a      	mov	r2, r7
 8014d70:	e605      	b.n	801497e <_svfprintf_r+0xfde>
 8014d72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	bfd8      	it	le
 8014d78:	f1c3 0802 	rsble	r8, r3, #2
 8014d7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014d7e:	bfc8      	it	gt
 8014d80:	f04f 0801 	movgt.w	r8, #1
 8014d84:	4443      	add	r3, r8
 8014d86:	9309      	str	r3, [sp, #36]	; 0x24
 8014d88:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014d8c:	e6b4      	b.n	8014af8 <_svfprintf_r+0x1158>
 8014d8e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014d92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014d96:	9016      	str	r0, [sp, #88]	; 0x58
 8014d98:	9317      	str	r3, [sp, #92]	; 0x5c
 8014d9a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8014d9e:	e658      	b.n	8014a52 <_svfprintf_r+0x10b2>
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	dd3d      	ble.n	8014e20 <_svfprintf_r+0x1480>
 8014da4:	f1bb 0f00 	cmp.w	fp, #0
 8014da8:	d10f      	bne.n	8014dca <_svfprintf_r+0x142a>
 8014daa:	9b03      	ldr	r3, [sp, #12]
 8014dac:	07db      	lsls	r3, r3, #31
 8014dae:	d40c      	bmi.n	8014dca <_svfprintf_r+0x142a>
 8014db0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014db2:	9209      	str	r2, [sp, #36]	; 0x24
 8014db4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014db8:	e69e      	b.n	8014af8 <_svfprintf_r+0x1158>
 8014dba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014dbc:	e681      	b.n	8014ac2 <_svfprintf_r+0x1122>
 8014dbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014dc0:	3301      	adds	r3, #1
 8014dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8014dc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014dc8:	e696      	b.n	8014af8 <_svfprintf_r+0x1158>
 8014dca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014dcc:	f10b 0801 	add.w	r8, fp, #1
 8014dd0:	4443      	add	r3, r8
 8014dd2:	9309      	str	r3, [sp, #36]	; 0x24
 8014dd4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014dd8:	e68e      	b.n	8014af8 <_svfprintf_r+0x1158>
 8014dda:	3330      	adds	r3, #48	; 0x30
 8014ddc:	2230      	movs	r2, #48	; 0x30
 8014dde:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8014de2:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8014de6:	ab1e      	add	r3, sp, #120	; 0x78
 8014de8:	e7a6      	b.n	8014d38 <_svfprintf_r+0x1398>
 8014dea:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8014dee:	2200      	movs	r2, #0
 8014df0:	2300      	movs	r3, #0
 8014df2:	f7f7 fee3 	bl	800cbbc <__aeabi_dcmpeq>
 8014df6:	2800      	cmp	r0, #0
 8014df8:	f47f aef4 	bne.w	8014be4 <_svfprintf_r+0x1244>
 8014dfc:	f1c9 0301 	rsb	r3, r9, #1
 8014e00:	931b      	str	r3, [sp, #108]	; 0x6c
 8014e02:	4498      	add	r8, r3
 8014e04:	e64a      	b.n	8014a9c <_svfprintf_r+0x10fc>
 8014e06:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8014e08:	f8d5 a000 	ldr.w	sl, [r5]
 8014e0c:	4628      	mov	r0, r5
 8014e0e:	3004      	adds	r0, #4
 8014e10:	f1ba 0f00 	cmp.w	sl, #0
 8014e14:	785d      	ldrb	r5, [r3, #1]
 8014e16:	900a      	str	r0, [sp, #40]	; 0x28
 8014e18:	f6be ae17 	bge.w	8013a4a <_svfprintf_r+0xaa>
 8014e1c:	f7fe be13 	b.w	8013a46 <_svfprintf_r+0xa6>
 8014e20:	f1bb 0f00 	cmp.w	fp, #0
 8014e24:	d10e      	bne.n	8014e44 <_svfprintf_r+0x14a4>
 8014e26:	9b03      	ldr	r3, [sp, #12]
 8014e28:	07d8      	lsls	r0, r3, #31
 8014e2a:	d40b      	bmi.n	8014e44 <_svfprintf_r+0x14a4>
 8014e2c:	2301      	movs	r3, #1
 8014e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8014e30:	e662      	b.n	8014af8 <_svfprintf_r+0x1158>
 8014e32:	9b03      	ldr	r3, [sp, #12]
 8014e34:	f013 0301 	ands.w	r3, r3, #1
 8014e38:	d186      	bne.n	8014d48 <_svfprintf_r+0x13a8>
 8014e3a:	930e      	str	r3, [sp, #56]	; 0x38
 8014e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e3e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014e42:	e659      	b.n	8014af8 <_svfprintf_r+0x1158>
 8014e44:	f10b 0302 	add.w	r3, fp, #2
 8014e48:	9309      	str	r3, [sp, #36]	; 0x24
 8014e4a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014e4e:	e653      	b.n	8014af8 <_svfprintf_r+0x1158>
 8014e50:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8014e54:	e770      	b.n	8014d38 <_svfprintf_r+0x1398>
 8014e56:	9a04      	ldr	r2, [sp, #16]
 8014e58:	230c      	movs	r3, #12
 8014e5a:	6013      	str	r3, [r2, #0]
 8014e5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014e60:	f7fe be70 	b.w	8013b44 <_svfprintf_r+0x1a4>
 8014e64:	08017dc8 	.word	0x08017dc8
 8014e68:	66666667 	.word	0x66666667
 8014e6c:	00000000 	.word	0x00000000

08014e70 <quorem>:
 8014e70:	6902      	ldr	r2, [r0, #16]
 8014e72:	690b      	ldr	r3, [r1, #16]
 8014e74:	4293      	cmp	r3, r2
 8014e76:	f300 808f 	bgt.w	8014f98 <quorem+0x128>
 8014e7a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e7e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8014e82:	f101 0714 	add.w	r7, r1, #20
 8014e86:	f100 0b14 	add.w	fp, r0, #20
 8014e8a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 8014e8e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 8014e92:	ea4f 0488 	mov.w	r4, r8, lsl #2
 8014e96:	b083      	sub	sp, #12
 8014e98:	3201      	adds	r2, #1
 8014e9a:	fbb3 f9f2 	udiv	r9, r3, r2
 8014e9e:	eb0b 0304 	add.w	r3, fp, r4
 8014ea2:	9400      	str	r4, [sp, #0]
 8014ea4:	eb07 0a04 	add.w	sl, r7, r4
 8014ea8:	9301      	str	r3, [sp, #4]
 8014eaa:	f1b9 0f00 	cmp.w	r9, #0
 8014eae:	d03b      	beq.n	8014f28 <quorem+0xb8>
 8014eb0:	2600      	movs	r6, #0
 8014eb2:	4632      	mov	r2, r6
 8014eb4:	46bc      	mov	ip, r7
 8014eb6:	46de      	mov	lr, fp
 8014eb8:	4634      	mov	r4, r6
 8014eba:	f85c 6b04 	ldr.w	r6, [ip], #4
 8014ebe:	f8de 5000 	ldr.w	r5, [lr]
 8014ec2:	b2b3      	uxth	r3, r6
 8014ec4:	0c36      	lsrs	r6, r6, #16
 8014ec6:	fb03 4409 	mla	r4, r3, r9, r4
 8014eca:	fb06 f609 	mul.w	r6, r6, r9
 8014ece:	eb06 4614 	add.w	r6, r6, r4, lsr #16
 8014ed2:	b2a3      	uxth	r3, r4
 8014ed4:	1ad3      	subs	r3, r2, r3
 8014ed6:	b2b4      	uxth	r4, r6
 8014ed8:	fa13 f385 	uxtah	r3, r3, r5
 8014edc:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 8014ee0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8014ee4:	b29b      	uxth	r3, r3
 8014ee6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014eea:	45e2      	cmp	sl, ip
 8014eec:	ea4f 4224 	mov.w	r2, r4, asr #16
 8014ef0:	f84e 3b04 	str.w	r3, [lr], #4
 8014ef4:	ea4f 4416 	mov.w	r4, r6, lsr #16
 8014ef8:	d2df      	bcs.n	8014eba <quorem+0x4a>
 8014efa:	9b00      	ldr	r3, [sp, #0]
 8014efc:	f85b 3003 	ldr.w	r3, [fp, r3]
 8014f00:	b993      	cbnz	r3, 8014f28 <quorem+0xb8>
 8014f02:	9c01      	ldr	r4, [sp, #4]
 8014f04:	1f23      	subs	r3, r4, #4
 8014f06:	459b      	cmp	fp, r3
 8014f08:	d20c      	bcs.n	8014f24 <quorem+0xb4>
 8014f0a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8014f0e:	b94b      	cbnz	r3, 8014f24 <quorem+0xb4>
 8014f10:	f1a4 0308 	sub.w	r3, r4, #8
 8014f14:	e002      	b.n	8014f1c <quorem+0xac>
 8014f16:	681a      	ldr	r2, [r3, #0]
 8014f18:	3b04      	subs	r3, #4
 8014f1a:	b91a      	cbnz	r2, 8014f24 <quorem+0xb4>
 8014f1c:	459b      	cmp	fp, r3
 8014f1e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8014f22:	d3f8      	bcc.n	8014f16 <quorem+0xa6>
 8014f24:	f8c0 8010 	str.w	r8, [r0, #16]
 8014f28:	4604      	mov	r4, r0
 8014f2a:	f001 fcb9 	bl	80168a0 <__mcmp>
 8014f2e:	2800      	cmp	r0, #0
 8014f30:	db2e      	blt.n	8014f90 <quorem+0x120>
 8014f32:	f109 0901 	add.w	r9, r9, #1
 8014f36:	465d      	mov	r5, fp
 8014f38:	2300      	movs	r3, #0
 8014f3a:	f857 1b04 	ldr.w	r1, [r7], #4
 8014f3e:	6828      	ldr	r0, [r5, #0]
 8014f40:	b28a      	uxth	r2, r1
 8014f42:	1a9a      	subs	r2, r3, r2
 8014f44:	0c09      	lsrs	r1, r1, #16
 8014f46:	fa12 f280 	uxtah	r2, r2, r0
 8014f4a:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 8014f4e:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8014f52:	b291      	uxth	r1, r2
 8014f54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8014f58:	45ba      	cmp	sl, r7
 8014f5a:	f845 1b04 	str.w	r1, [r5], #4
 8014f5e:	ea4f 4323 	mov.w	r3, r3, asr #16
 8014f62:	d2ea      	bcs.n	8014f3a <quorem+0xca>
 8014f64:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 8014f68:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 8014f6c:	b982      	cbnz	r2, 8014f90 <quorem+0x120>
 8014f6e:	1f1a      	subs	r2, r3, #4
 8014f70:	4593      	cmp	fp, r2
 8014f72:	d20b      	bcs.n	8014f8c <quorem+0x11c>
 8014f74:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8014f78:	b942      	cbnz	r2, 8014f8c <quorem+0x11c>
 8014f7a:	3b08      	subs	r3, #8
 8014f7c:	e002      	b.n	8014f84 <quorem+0x114>
 8014f7e:	681a      	ldr	r2, [r3, #0]
 8014f80:	3b04      	subs	r3, #4
 8014f82:	b91a      	cbnz	r2, 8014f8c <quorem+0x11c>
 8014f84:	459b      	cmp	fp, r3
 8014f86:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8014f8a:	d3f8      	bcc.n	8014f7e <quorem+0x10e>
 8014f8c:	f8c4 8010 	str.w	r8, [r4, #16]
 8014f90:	4648      	mov	r0, r9
 8014f92:	b003      	add	sp, #12
 8014f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f98:	2000      	movs	r0, #0
 8014f9a:	4770      	bx	lr
 8014f9c:	0000      	movs	r0, r0
	...

08014fa0 <_dtoa_r>:
 8014fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fa4:	b099      	sub	sp, #100	; 0x64
 8014fa6:	4604      	mov	r4, r0
 8014fa8:	9103      	str	r1, [sp, #12]
 8014faa:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8014fac:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8014fae:	9304      	str	r3, [sp, #16]
 8014fb0:	4692      	mov	sl, r2
 8014fb2:	ed8d 0b00 	vstr	d0, [sp]
 8014fb6:	b141      	cbz	r1, 8014fca <_dtoa_r+0x2a>
 8014fb8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014fba:	604a      	str	r2, [r1, #4]
 8014fbc:	2301      	movs	r3, #1
 8014fbe:	4093      	lsls	r3, r2
 8014fc0:	608b      	str	r3, [r1, #8]
 8014fc2:	f001 fa6d 	bl	80164a0 <_Bfree>
 8014fc6:	2300      	movs	r3, #0
 8014fc8:	6423      	str	r3, [r4, #64]	; 0x40
 8014fca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	4699      	mov	r9, r3
 8014fd2:	db36      	blt.n	8015042 <_dtoa_r+0xa2>
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	602b      	str	r3, [r5, #0]
 8014fd8:	4ba5      	ldr	r3, [pc, #660]	; (8015270 <_dtoa_r+0x2d0>)
 8014fda:	461a      	mov	r2, r3
 8014fdc:	ea09 0303 	and.w	r3, r9, r3
 8014fe0:	4293      	cmp	r3, r2
 8014fe2:	d017      	beq.n	8015014 <_dtoa_r+0x74>
 8014fe4:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014fe8:	2200      	movs	r2, #0
 8014fea:	2300      	movs	r3, #0
 8014fec:	4630      	mov	r0, r6
 8014fee:	4639      	mov	r1, r7
 8014ff0:	f7f7 fde4 	bl	800cbbc <__aeabi_dcmpeq>
 8014ff4:	4680      	mov	r8, r0
 8014ff6:	2800      	cmp	r0, #0
 8014ff8:	d02b      	beq.n	8015052 <_dtoa_r+0xb2>
 8014ffa:	9a04      	ldr	r2, [sp, #16]
 8014ffc:	2301      	movs	r3, #1
 8014ffe:	6013      	str	r3, [r2, #0]
 8015000:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015002:	2b00      	cmp	r3, #0
 8015004:	f000 80cc 	beq.w	80151a0 <_dtoa_r+0x200>
 8015008:	489a      	ldr	r0, [pc, #616]	; (8015274 <_dtoa_r+0x2d4>)
 801500a:	6018      	str	r0, [r3, #0]
 801500c:	3801      	subs	r0, #1
 801500e:	b019      	add	sp, #100	; 0x64
 8015010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015014:	9a04      	ldr	r2, [sp, #16]
 8015016:	f242 730f 	movw	r3, #9999	; 0x270f
 801501a:	6013      	str	r3, [r2, #0]
 801501c:	9b00      	ldr	r3, [sp, #0]
 801501e:	2b00      	cmp	r3, #0
 8015020:	f000 80a7 	beq.w	8015172 <_dtoa_r+0x1d2>
 8015024:	4894      	ldr	r0, [pc, #592]	; (8015278 <_dtoa_r+0x2d8>)
 8015026:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015028:	2b00      	cmp	r3, #0
 801502a:	d0f0      	beq.n	801500e <_dtoa_r+0x6e>
 801502c:	78c3      	ldrb	r3, [r0, #3]
 801502e:	2b00      	cmp	r3, #0
 8015030:	f000 80b8 	beq.w	80151a4 <_dtoa_r+0x204>
 8015034:	f100 0308 	add.w	r3, r0, #8
 8015038:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801503a:	6013      	str	r3, [r2, #0]
 801503c:	b019      	add	sp, #100	; 0x64
 801503e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015042:	9a01      	ldr	r2, [sp, #4]
 8015044:	2301      	movs	r3, #1
 8015046:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 801504a:	602b      	str	r3, [r5, #0]
 801504c:	f8cd 9004 	str.w	r9, [sp, #4]
 8015050:	e7c2      	b.n	8014fd8 <_dtoa_r+0x38>
 8015052:	4620      	mov	r0, r4
 8015054:	ec47 6b10 	vmov	d0, r6, r7
 8015058:	a917      	add	r1, sp, #92	; 0x5c
 801505a:	aa16      	add	r2, sp, #88	; 0x58
 801505c:	f001 fcb8 	bl	80169d0 <__d2b>
 8015060:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8015064:	4683      	mov	fp, r0
 8015066:	f040 808d 	bne.w	8015184 <_dtoa_r+0x1e4>
 801506a:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801506e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8015070:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8015074:	4445      	add	r5, r8
 8015076:	429d      	cmp	r5, r3
 8015078:	f2c0 829e 	blt.w	80155b8 <_dtoa_r+0x618>
 801507c:	4a7f      	ldr	r2, [pc, #508]	; (801527c <_dtoa_r+0x2dc>)
 801507e:	1b52      	subs	r2, r2, r5
 8015080:	fa09 f902 	lsl.w	r9, r9, r2
 8015084:	9a00      	ldr	r2, [sp, #0]
 8015086:	f205 4312 	addw	r3, r5, #1042	; 0x412
 801508a:	fa22 f003 	lsr.w	r0, r2, r3
 801508e:	ea49 0000 	orr.w	r0, r9, r0
 8015092:	f7f7 f997 	bl	800c3c4 <__aeabi_ui2d>
 8015096:	2301      	movs	r3, #1
 8015098:	3d01      	subs	r5, #1
 801509a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801509e:	930f      	str	r3, [sp, #60]	; 0x3c
 80150a0:	2200      	movs	r2, #0
 80150a2:	4b77      	ldr	r3, [pc, #476]	; (8015280 <_dtoa_r+0x2e0>)
 80150a4:	f7f7 f850 	bl	800c148 <__aeabi_dsub>
 80150a8:	a36b      	add	r3, pc, #428	; (adr r3, 8015258 <_dtoa_r+0x2b8>)
 80150aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150ae:	f7f7 f9ff 	bl	800c4b0 <__aeabi_dmul>
 80150b2:	a36b      	add	r3, pc, #428	; (adr r3, 8015260 <_dtoa_r+0x2c0>)
 80150b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150b8:	f7f7 f848 	bl	800c14c <__adddf3>
 80150bc:	4606      	mov	r6, r0
 80150be:	4628      	mov	r0, r5
 80150c0:	460f      	mov	r7, r1
 80150c2:	f7f7 f98f 	bl	800c3e4 <__aeabi_i2d>
 80150c6:	a368      	add	r3, pc, #416	; (adr r3, 8015268 <_dtoa_r+0x2c8>)
 80150c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150cc:	f7f7 f9f0 	bl	800c4b0 <__aeabi_dmul>
 80150d0:	4602      	mov	r2, r0
 80150d2:	460b      	mov	r3, r1
 80150d4:	4630      	mov	r0, r6
 80150d6:	4639      	mov	r1, r7
 80150d8:	f7f7 f838 	bl	800c14c <__adddf3>
 80150dc:	4606      	mov	r6, r0
 80150de:	460f      	mov	r7, r1
 80150e0:	f7f7 fbfe 	bl	800c8e0 <__aeabi_d2iz>
 80150e4:	4639      	mov	r1, r7
 80150e6:	9005      	str	r0, [sp, #20]
 80150e8:	2200      	movs	r2, #0
 80150ea:	4630      	mov	r0, r6
 80150ec:	2300      	movs	r3, #0
 80150ee:	f7f7 fd6f 	bl	800cbd0 <__aeabi_dcmplt>
 80150f2:	2800      	cmp	r0, #0
 80150f4:	f040 81ab 	bne.w	801544e <_dtoa_r+0x4ae>
 80150f8:	9b05      	ldr	r3, [sp, #20]
 80150fa:	2b16      	cmp	r3, #22
 80150fc:	f200 81a4 	bhi.w	8015448 <_dtoa_r+0x4a8>
 8015100:	9a05      	ldr	r2, [sp, #20]
 8015102:	4b60      	ldr	r3, [pc, #384]	; (8015284 <_dtoa_r+0x2e4>)
 8015104:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015108:	e9d3 0100 	ldrd	r0, r1, [r3]
 801510c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015110:	f7f7 fd7c 	bl	800cc0c <__aeabi_dcmpgt>
 8015114:	2800      	cmp	r0, #0
 8015116:	f000 8255 	beq.w	80155c4 <_dtoa_r+0x624>
 801511a:	9b05      	ldr	r3, [sp, #20]
 801511c:	3b01      	subs	r3, #1
 801511e:	9305      	str	r3, [sp, #20]
 8015120:	2300      	movs	r3, #0
 8015122:	930d      	str	r3, [sp, #52]	; 0x34
 8015124:	ebc5 0508 	rsb	r5, r5, r8
 8015128:	1e6b      	subs	r3, r5, #1
 801512a:	9306      	str	r3, [sp, #24]
 801512c:	f100 81a6 	bmi.w	801547c <_dtoa_r+0x4dc>
 8015130:	2300      	movs	r3, #0
 8015132:	9307      	str	r3, [sp, #28]
 8015134:	9b05      	ldr	r3, [sp, #20]
 8015136:	2b00      	cmp	r3, #0
 8015138:	f2c0 8197 	blt.w	801546a <_dtoa_r+0x4ca>
 801513c:	9a06      	ldr	r2, [sp, #24]
 801513e:	930c      	str	r3, [sp, #48]	; 0x30
 8015140:	4611      	mov	r1, r2
 8015142:	4419      	add	r1, r3
 8015144:	2300      	movs	r3, #0
 8015146:	9106      	str	r1, [sp, #24]
 8015148:	930a      	str	r3, [sp, #40]	; 0x28
 801514a:	9b03      	ldr	r3, [sp, #12]
 801514c:	2b09      	cmp	r3, #9
 801514e:	d82b      	bhi.n	80151a8 <_dtoa_r+0x208>
 8015150:	2b05      	cmp	r3, #5
 8015152:	f340 8673 	ble.w	8015e3c <_dtoa_r+0xe9c>
 8015156:	3b04      	subs	r3, #4
 8015158:	9303      	str	r3, [sp, #12]
 801515a:	2700      	movs	r7, #0
 801515c:	9b03      	ldr	r3, [sp, #12]
 801515e:	3b02      	subs	r3, #2
 8015160:	2b03      	cmp	r3, #3
 8015162:	f200 8651 	bhi.w	8015e08 <_dtoa_r+0xe68>
 8015166:	e8df f013 	tbh	[pc, r3, lsl #1]
 801516a:	03d1      	.short	0x03d1
 801516c:	02b603c4 	.word	0x02b603c4
 8015170:	0666      	.short	0x0666
 8015172:	4b41      	ldr	r3, [pc, #260]	; (8015278 <_dtoa_r+0x2d8>)
 8015174:	4a44      	ldr	r2, [pc, #272]	; (8015288 <_dtoa_r+0x2e8>)
 8015176:	f3c9 0013 	ubfx	r0, r9, #0, #20
 801517a:	2800      	cmp	r0, #0
 801517c:	bf14      	ite	ne
 801517e:	4618      	movne	r0, r3
 8015180:	4610      	moveq	r0, r2
 8015182:	e750      	b.n	8015026 <_dtoa_r+0x86>
 8015184:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015188:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801518c:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 8015190:	4630      	mov	r0, r6
 8015192:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015196:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801519a:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801519e:	e77f      	b.n	80150a0 <_dtoa_r+0x100>
 80151a0:	483a      	ldr	r0, [pc, #232]	; (801528c <_dtoa_r+0x2ec>)
 80151a2:	e734      	b.n	801500e <_dtoa_r+0x6e>
 80151a4:	1cc3      	adds	r3, r0, #3
 80151a6:	e747      	b.n	8015038 <_dtoa_r+0x98>
 80151a8:	2100      	movs	r1, #0
 80151aa:	6461      	str	r1, [r4, #68]	; 0x44
 80151ac:	4620      	mov	r0, r4
 80151ae:	468a      	mov	sl, r1
 80151b0:	9103      	str	r1, [sp, #12]
 80151b2:	f001 f94d 	bl	8016450 <_Balloc>
 80151b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80151ba:	9308      	str	r3, [sp, #32]
 80151bc:	930e      	str	r3, [sp, #56]	; 0x38
 80151be:	2301      	movs	r3, #1
 80151c0:	9009      	str	r0, [sp, #36]	; 0x24
 80151c2:	6420      	str	r0, [r4, #64]	; 0x40
 80151c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80151c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	f2c0 80d3 	blt.w	8015374 <_dtoa_r+0x3d4>
 80151ce:	9a05      	ldr	r2, [sp, #20]
 80151d0:	2a0e      	cmp	r2, #14
 80151d2:	f300 80cf 	bgt.w	8015374 <_dtoa_r+0x3d4>
 80151d6:	4b2b      	ldr	r3, [pc, #172]	; (8015284 <_dtoa_r+0x2e4>)
 80151d8:	f1ba 0f00 	cmp.w	sl, #0
 80151dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80151e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80151e4:	f2c0 8395 	blt.w	8015912 <_dtoa_r+0x972>
 80151e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80151ec:	4642      	mov	r2, r8
 80151ee:	464b      	mov	r3, r9
 80151f0:	4630      	mov	r0, r6
 80151f2:	4639      	mov	r1, r7
 80151f4:	f7f7 fa86 	bl	800c704 <__aeabi_ddiv>
 80151f8:	f7f7 fb72 	bl	800c8e0 <__aeabi_d2iz>
 80151fc:	4682      	mov	sl, r0
 80151fe:	f7f7 f8f1 	bl	800c3e4 <__aeabi_i2d>
 8015202:	4642      	mov	r2, r8
 8015204:	464b      	mov	r3, r9
 8015206:	f7f7 f953 	bl	800c4b0 <__aeabi_dmul>
 801520a:	460b      	mov	r3, r1
 801520c:	4602      	mov	r2, r0
 801520e:	4639      	mov	r1, r7
 8015210:	4630      	mov	r0, r6
 8015212:	f7f6 ff99 	bl	800c148 <__aeabi_dsub>
 8015216:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8015218:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 801521c:	702b      	strb	r3, [r5, #0]
 801521e:	9b08      	ldr	r3, [sp, #32]
 8015220:	2b01      	cmp	r3, #1
 8015222:	4606      	mov	r6, r0
 8015224:	460f      	mov	r7, r1
 8015226:	f105 0501 	add.w	r5, r5, #1
 801522a:	d063      	beq.n	80152f4 <_dtoa_r+0x354>
 801522c:	2200      	movs	r2, #0
 801522e:	4b18      	ldr	r3, [pc, #96]	; (8015290 <_dtoa_r+0x2f0>)
 8015230:	f7f7 f93e 	bl	800c4b0 <__aeabi_dmul>
 8015234:	2200      	movs	r2, #0
 8015236:	2300      	movs	r3, #0
 8015238:	4606      	mov	r6, r0
 801523a:	460f      	mov	r7, r1
 801523c:	f7f7 fcbe 	bl	800cbbc <__aeabi_dcmpeq>
 8015240:	2800      	cmp	r0, #0
 8015242:	f040 8084 	bne.w	801534e <_dtoa_r+0x3ae>
 8015246:	f8cd b000 	str.w	fp, [sp]
 801524a:	9403      	str	r4, [sp, #12]
 801524c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8015250:	9c08      	ldr	r4, [sp, #32]
 8015252:	e02a      	b.n	80152aa <_dtoa_r+0x30a>
 8015254:	f3af 8000 	nop.w
 8015258:	636f4361 	.word	0x636f4361
 801525c:	3fd287a7 	.word	0x3fd287a7
 8015260:	8b60c8b3 	.word	0x8b60c8b3
 8015264:	3fc68a28 	.word	0x3fc68a28
 8015268:	509f79fb 	.word	0x509f79fb
 801526c:	3fd34413 	.word	0x3fd34413
 8015270:	7ff00000 	.word	0x7ff00000
 8015274:	08017dd1 	.word	0x08017dd1
 8015278:	08017dec 	.word	0x08017dec
 801527c:	fffffc0e 	.word	0xfffffc0e
 8015280:	3ff80000 	.word	0x3ff80000
 8015284:	08017e00 	.word	0x08017e00
 8015288:	08017de0 	.word	0x08017de0
 801528c:	08017dd0 	.word	0x08017dd0
 8015290:	40240000 	.word	0x40240000
 8015294:	f7f7 f90c 	bl	800c4b0 <__aeabi_dmul>
 8015298:	2200      	movs	r2, #0
 801529a:	2300      	movs	r3, #0
 801529c:	4606      	mov	r6, r0
 801529e:	460f      	mov	r7, r1
 80152a0:	f7f7 fc8c 	bl	800cbbc <__aeabi_dcmpeq>
 80152a4:	2800      	cmp	r0, #0
 80152a6:	f040 83e4 	bne.w	8015a72 <_dtoa_r+0xad2>
 80152aa:	4642      	mov	r2, r8
 80152ac:	464b      	mov	r3, r9
 80152ae:	4630      	mov	r0, r6
 80152b0:	4639      	mov	r1, r7
 80152b2:	f7f7 fa27 	bl	800c704 <__aeabi_ddiv>
 80152b6:	f7f7 fb13 	bl	800c8e0 <__aeabi_d2iz>
 80152ba:	4682      	mov	sl, r0
 80152bc:	f7f7 f892 	bl	800c3e4 <__aeabi_i2d>
 80152c0:	4642      	mov	r2, r8
 80152c2:	464b      	mov	r3, r9
 80152c4:	f7f7 f8f4 	bl	800c4b0 <__aeabi_dmul>
 80152c8:	4602      	mov	r2, r0
 80152ca:	460b      	mov	r3, r1
 80152cc:	4630      	mov	r0, r6
 80152ce:	4639      	mov	r1, r7
 80152d0:	f7f6 ff3a 	bl	800c148 <__aeabi_dsub>
 80152d4:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
 80152d8:	f805 eb01 	strb.w	lr, [r5], #1
 80152dc:	ebcb 0e05 	rsb	lr, fp, r5
 80152e0:	4574      	cmp	r4, lr
 80152e2:	4606      	mov	r6, r0
 80152e4:	460f      	mov	r7, r1
 80152e6:	f04f 0200 	mov.w	r2, #0
 80152ea:	4bb7      	ldr	r3, [pc, #732]	; (80155c8 <_dtoa_r+0x628>)
 80152ec:	d1d2      	bne.n	8015294 <_dtoa_r+0x2f4>
 80152ee:	f8dd b000 	ldr.w	fp, [sp]
 80152f2:	9c03      	ldr	r4, [sp, #12]
 80152f4:	4632      	mov	r2, r6
 80152f6:	463b      	mov	r3, r7
 80152f8:	4630      	mov	r0, r6
 80152fa:	4639      	mov	r1, r7
 80152fc:	f7f6 ff26 	bl	800c14c <__adddf3>
 8015300:	4606      	mov	r6, r0
 8015302:	460f      	mov	r7, r1
 8015304:	4640      	mov	r0, r8
 8015306:	4649      	mov	r1, r9
 8015308:	4632      	mov	r2, r6
 801530a:	463b      	mov	r3, r7
 801530c:	f7f7 fc60 	bl	800cbd0 <__aeabi_dcmplt>
 8015310:	b948      	cbnz	r0, 8015326 <_dtoa_r+0x386>
 8015312:	4640      	mov	r0, r8
 8015314:	4649      	mov	r1, r9
 8015316:	4632      	mov	r2, r6
 8015318:	463b      	mov	r3, r7
 801531a:	f7f7 fc4f 	bl	800cbbc <__aeabi_dcmpeq>
 801531e:	b1b0      	cbz	r0, 801534e <_dtoa_r+0x3ae>
 8015320:	f01a 0f01 	tst.w	sl, #1
 8015324:	d013      	beq.n	801534e <_dtoa_r+0x3ae>
 8015326:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 801532a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801532c:	1e6b      	subs	r3, r5, #1
 801532e:	e004      	b.n	801533a <_dtoa_r+0x39a>
 8015330:	428b      	cmp	r3, r1
 8015332:	f000 8448 	beq.w	8015bc6 <_dtoa_r+0xc26>
 8015336:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
 801533a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801533e:	f103 0501 	add.w	r5, r3, #1
 8015342:	461a      	mov	r2, r3
 8015344:	d0f4      	beq.n	8015330 <_dtoa_r+0x390>
 8015346:	f108 0301 	add.w	r3, r8, #1
 801534a:	b2db      	uxtb	r3, r3
 801534c:	7013      	strb	r3, [r2, #0]
 801534e:	4620      	mov	r0, r4
 8015350:	4659      	mov	r1, fp
 8015352:	f001 f8a5 	bl	80164a0 <_Bfree>
 8015356:	2200      	movs	r2, #0
 8015358:	9b05      	ldr	r3, [sp, #20]
 801535a:	702a      	strb	r2, [r5, #0]
 801535c:	9a04      	ldr	r2, [sp, #16]
 801535e:	3301      	adds	r3, #1
 8015360:	6013      	str	r3, [r2, #0]
 8015362:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015364:	2b00      	cmp	r3, #0
 8015366:	f000 834b 	beq.w	8015a00 <_dtoa_r+0xa60>
 801536a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801536c:	601d      	str	r5, [r3, #0]
 801536e:	b019      	add	sp, #100	; 0x64
 8015370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015374:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015376:	2a00      	cmp	r2, #0
 8015378:	f000 8085 	beq.w	8015486 <_dtoa_r+0x4e6>
 801537c:	9a03      	ldr	r2, [sp, #12]
 801537e:	2a01      	cmp	r2, #1
 8015380:	f340 830a 	ble.w	8015998 <_dtoa_r+0x9f8>
 8015384:	9b08      	ldr	r3, [sp, #32]
 8015386:	1e5f      	subs	r7, r3, #1
 8015388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801538a:	42bb      	cmp	r3, r7
 801538c:	f2c0 83a6 	blt.w	8015adc <_dtoa_r+0xb3c>
 8015390:	1bdf      	subs	r7, r3, r7
 8015392:	9b08      	ldr	r3, [sp, #32]
 8015394:	2b00      	cmp	r3, #0
 8015396:	f2c0 84a4 	blt.w	8015ce2 <_dtoa_r+0xd42>
 801539a:	9d07      	ldr	r5, [sp, #28]
 801539c:	9b08      	ldr	r3, [sp, #32]
 801539e:	9a07      	ldr	r2, [sp, #28]
 80153a0:	441a      	add	r2, r3
 80153a2:	9207      	str	r2, [sp, #28]
 80153a4:	9a06      	ldr	r2, [sp, #24]
 80153a6:	4620      	mov	r0, r4
 80153a8:	441a      	add	r2, r3
 80153aa:	2101      	movs	r1, #1
 80153ac:	9206      	str	r2, [sp, #24]
 80153ae:	f001 f91f 	bl	80165f0 <__i2b>
 80153b2:	4606      	mov	r6, r0
 80153b4:	b165      	cbz	r5, 80153d0 <_dtoa_r+0x430>
 80153b6:	9906      	ldr	r1, [sp, #24]
 80153b8:	2900      	cmp	r1, #0
 80153ba:	460b      	mov	r3, r1
 80153bc:	dd08      	ble.n	80153d0 <_dtoa_r+0x430>
 80153be:	42a9      	cmp	r1, r5
 80153c0:	9a07      	ldr	r2, [sp, #28]
 80153c2:	bfa8      	it	ge
 80153c4:	462b      	movge	r3, r5
 80153c6:	1ad2      	subs	r2, r2, r3
 80153c8:	1aed      	subs	r5, r5, r3
 80153ca:	1acb      	subs	r3, r1, r3
 80153cc:	9207      	str	r2, [sp, #28]
 80153ce:	9306      	str	r3, [sp, #24]
 80153d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	dd1a      	ble.n	801540c <_dtoa_r+0x46c>
 80153d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80153d8:	2b00      	cmp	r3, #0
 80153da:	f000 8378 	beq.w	8015ace <_dtoa_r+0xb2e>
 80153de:	2f00      	cmp	r7, #0
 80153e0:	dd10      	ble.n	8015404 <_dtoa_r+0x464>
 80153e2:	4631      	mov	r1, r6
 80153e4:	463a      	mov	r2, r7
 80153e6:	4620      	mov	r0, r4
 80153e8:	f001 f9b2 	bl	8016750 <__pow5mult>
 80153ec:	4606      	mov	r6, r0
 80153ee:	465a      	mov	r2, fp
 80153f0:	4631      	mov	r1, r6
 80153f2:	4620      	mov	r0, r4
 80153f4:	f001 f90c 	bl	8016610 <__multiply>
 80153f8:	4659      	mov	r1, fp
 80153fa:	4680      	mov	r8, r0
 80153fc:	4620      	mov	r0, r4
 80153fe:	f001 f84f 	bl	80164a0 <_Bfree>
 8015402:	46c3      	mov	fp, r8
 8015404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015406:	1bda      	subs	r2, r3, r7
 8015408:	f040 82a5 	bne.w	8015956 <_dtoa_r+0x9b6>
 801540c:	4620      	mov	r0, r4
 801540e:	2101      	movs	r1, #1
 8015410:	f001 f8ee 	bl	80165f0 <__i2b>
 8015414:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015416:	2b00      	cmp	r3, #0
 8015418:	4680      	mov	r8, r0
 801541a:	dd38      	ble.n	801548e <_dtoa_r+0x4ee>
 801541c:	4601      	mov	r1, r0
 801541e:	461a      	mov	r2, r3
 8015420:	4620      	mov	r0, r4
 8015422:	f001 f995 	bl	8016750 <__pow5mult>
 8015426:	9b03      	ldr	r3, [sp, #12]
 8015428:	2b01      	cmp	r3, #1
 801542a:	4680      	mov	r8, r0
 801542c:	f340 8299 	ble.w	8015962 <_dtoa_r+0x9c2>
 8015430:	f04f 0900 	mov.w	r9, #0
 8015434:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015438:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 801543c:	6918      	ldr	r0, [r3, #16]
 801543e:	f001 f887 	bl	8016550 <__hi0bits>
 8015442:	f1c0 0020 	rsb	r0, r0, #32
 8015446:	e02c      	b.n	80154a2 <_dtoa_r+0x502>
 8015448:	2301      	movs	r3, #1
 801544a:	930d      	str	r3, [sp, #52]	; 0x34
 801544c:	e66a      	b.n	8015124 <_dtoa_r+0x184>
 801544e:	9805      	ldr	r0, [sp, #20]
 8015450:	f7f6 ffc8 	bl	800c3e4 <__aeabi_i2d>
 8015454:	4632      	mov	r2, r6
 8015456:	463b      	mov	r3, r7
 8015458:	f7f7 fbb0 	bl	800cbbc <__aeabi_dcmpeq>
 801545c:	2800      	cmp	r0, #0
 801545e:	f47f ae4b 	bne.w	80150f8 <_dtoa_r+0x158>
 8015462:	9b05      	ldr	r3, [sp, #20]
 8015464:	3b01      	subs	r3, #1
 8015466:	9305      	str	r3, [sp, #20]
 8015468:	e646      	b.n	80150f8 <_dtoa_r+0x158>
 801546a:	9a07      	ldr	r2, [sp, #28]
 801546c:	9b05      	ldr	r3, [sp, #20]
 801546e:	1ad2      	subs	r2, r2, r3
 8015470:	425b      	negs	r3, r3
 8015472:	930a      	str	r3, [sp, #40]	; 0x28
 8015474:	2300      	movs	r3, #0
 8015476:	9207      	str	r2, [sp, #28]
 8015478:	930c      	str	r3, [sp, #48]	; 0x30
 801547a:	e666      	b.n	801514a <_dtoa_r+0x1aa>
 801547c:	425b      	negs	r3, r3
 801547e:	9307      	str	r3, [sp, #28]
 8015480:	2300      	movs	r3, #0
 8015482:	9306      	str	r3, [sp, #24]
 8015484:	e656      	b.n	8015134 <_dtoa_r+0x194>
 8015486:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8015488:	9d07      	ldr	r5, [sp, #28]
 801548a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 801548c:	e792      	b.n	80153b4 <_dtoa_r+0x414>
 801548e:	9b03      	ldr	r3, [sp, #12]
 8015490:	2b01      	cmp	r3, #1
 8015492:	f340 82b8 	ble.w	8015a06 <_dtoa_r+0xa66>
 8015496:	f04f 0900 	mov.w	r9, #0
 801549a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801549c:	2b00      	cmp	r3, #0
 801549e:	d1c9      	bne.n	8015434 <_dtoa_r+0x494>
 80154a0:	2001      	movs	r0, #1
 80154a2:	9b06      	ldr	r3, [sp, #24]
 80154a4:	4418      	add	r0, r3
 80154a6:	f010 001f 	ands.w	r0, r0, #31
 80154aa:	f000 8083 	beq.w	80155b4 <_dtoa_r+0x614>
 80154ae:	f1c0 0320 	rsb	r3, r0, #32
 80154b2:	2b04      	cmp	r3, #4
 80154b4:	f340 84b9 	ble.w	8015e2a <_dtoa_r+0xe8a>
 80154b8:	f1c0 001c 	rsb	r0, r0, #28
 80154bc:	9b07      	ldr	r3, [sp, #28]
 80154be:	4403      	add	r3, r0
 80154c0:	9307      	str	r3, [sp, #28]
 80154c2:	9b06      	ldr	r3, [sp, #24]
 80154c4:	4403      	add	r3, r0
 80154c6:	4405      	add	r5, r0
 80154c8:	9306      	str	r3, [sp, #24]
 80154ca:	9b07      	ldr	r3, [sp, #28]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	dd05      	ble.n	80154dc <_dtoa_r+0x53c>
 80154d0:	4659      	mov	r1, fp
 80154d2:	461a      	mov	r2, r3
 80154d4:	4620      	mov	r0, r4
 80154d6:	f001 f98b 	bl	80167f0 <__lshift>
 80154da:	4683      	mov	fp, r0
 80154dc:	9b06      	ldr	r3, [sp, #24]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	dd05      	ble.n	80154ee <_dtoa_r+0x54e>
 80154e2:	4641      	mov	r1, r8
 80154e4:	461a      	mov	r2, r3
 80154e6:	4620      	mov	r0, r4
 80154e8:	f001 f982 	bl	80167f0 <__lshift>
 80154ec:	4680      	mov	r8, r0
 80154ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	f040 826a 	bne.w	80159ca <_dtoa_r+0xa2a>
 80154f6:	9b08      	ldr	r3, [sp, #32]
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	f340 8297 	ble.w	8015a2c <_dtoa_r+0xa8c>
 80154fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015500:	2b00      	cmp	r3, #0
 8015502:	d171      	bne.n	80155e8 <_dtoa_r+0x648>
 8015504:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8015508:	9f08      	ldr	r7, [sp, #32]
 801550a:	464d      	mov	r5, r9
 801550c:	e002      	b.n	8015514 <_dtoa_r+0x574>
 801550e:	f000 ffd7 	bl	80164c0 <__multadd>
 8015512:	4683      	mov	fp, r0
 8015514:	4641      	mov	r1, r8
 8015516:	4658      	mov	r0, fp
 8015518:	f7ff fcaa 	bl	8014e70 <quorem>
 801551c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 8015520:	f805 cb01 	strb.w	ip, [r5], #1
 8015524:	ebc9 0305 	rsb	r3, r9, r5
 8015528:	42bb      	cmp	r3, r7
 801552a:	4620      	mov	r0, r4
 801552c:	4659      	mov	r1, fp
 801552e:	f04f 020a 	mov.w	r2, #10
 8015532:	f04f 0300 	mov.w	r3, #0
 8015536:	dbea      	blt.n	801550e <_dtoa_r+0x56e>
 8015538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801553a:	9a08      	ldr	r2, [sp, #32]
 801553c:	2a01      	cmp	r2, #1
 801553e:	bfac      	ite	ge
 8015540:	189b      	addge	r3, r3, r2
 8015542:	3301      	addlt	r3, #1
 8015544:	461d      	mov	r5, r3
 8015546:	f04f 0a00 	mov.w	sl, #0
 801554a:	4659      	mov	r1, fp
 801554c:	2201      	movs	r2, #1
 801554e:	4620      	mov	r0, r4
 8015550:	f8cd c000 	str.w	ip, [sp]
 8015554:	f001 f94c 	bl	80167f0 <__lshift>
 8015558:	4641      	mov	r1, r8
 801555a:	4683      	mov	fp, r0
 801555c:	f001 f9a0 	bl	80168a0 <__mcmp>
 8015560:	2800      	cmp	r0, #0
 8015562:	f8dd c000 	ldr.w	ip, [sp]
 8015566:	f340 82ef 	ble.w	8015b48 <_dtoa_r+0xba8>
 801556a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801556e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015570:	1e6b      	subs	r3, r5, #1
 8015572:	e004      	b.n	801557e <_dtoa_r+0x5de>
 8015574:	428b      	cmp	r3, r1
 8015576:	f000 8275 	beq.w	8015a64 <_dtoa_r+0xac4>
 801557a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801557e:	2a39      	cmp	r2, #57	; 0x39
 8015580:	f103 0501 	add.w	r5, r3, #1
 8015584:	d0f6      	beq.n	8015574 <_dtoa_r+0x5d4>
 8015586:	3201      	adds	r2, #1
 8015588:	701a      	strb	r2, [r3, #0]
 801558a:	4641      	mov	r1, r8
 801558c:	4620      	mov	r0, r4
 801558e:	f000 ff87 	bl	80164a0 <_Bfree>
 8015592:	2e00      	cmp	r6, #0
 8015594:	f43f aedb 	beq.w	801534e <_dtoa_r+0x3ae>
 8015598:	f1ba 0f00 	cmp.w	sl, #0
 801559c:	d005      	beq.n	80155aa <_dtoa_r+0x60a>
 801559e:	45b2      	cmp	sl, r6
 80155a0:	d003      	beq.n	80155aa <_dtoa_r+0x60a>
 80155a2:	4651      	mov	r1, sl
 80155a4:	4620      	mov	r0, r4
 80155a6:	f000 ff7b 	bl	80164a0 <_Bfree>
 80155aa:	4631      	mov	r1, r6
 80155ac:	4620      	mov	r0, r4
 80155ae:	f000 ff77 	bl	80164a0 <_Bfree>
 80155b2:	e6cc      	b.n	801534e <_dtoa_r+0x3ae>
 80155b4:	201c      	movs	r0, #28
 80155b6:	e781      	b.n	80154bc <_dtoa_r+0x51c>
 80155b8:	4b04      	ldr	r3, [pc, #16]	; (80155cc <_dtoa_r+0x62c>)
 80155ba:	9a00      	ldr	r2, [sp, #0]
 80155bc:	1b5b      	subs	r3, r3, r5
 80155be:	fa02 f003 	lsl.w	r0, r2, r3
 80155c2:	e566      	b.n	8015092 <_dtoa_r+0xf2>
 80155c4:	900d      	str	r0, [sp, #52]	; 0x34
 80155c6:	e5ad      	b.n	8015124 <_dtoa_r+0x184>
 80155c8:	40240000 	.word	0x40240000
 80155cc:	fffffbee 	.word	0xfffffbee
 80155d0:	4631      	mov	r1, r6
 80155d2:	2300      	movs	r3, #0
 80155d4:	4620      	mov	r0, r4
 80155d6:	220a      	movs	r2, #10
 80155d8:	f000 ff72 	bl	80164c0 <__multadd>
 80155dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80155de:	2b00      	cmp	r3, #0
 80155e0:	4606      	mov	r6, r0
 80155e2:	f340 840b 	ble.w	8015dfc <_dtoa_r+0xe5c>
 80155e6:	9308      	str	r3, [sp, #32]
 80155e8:	2d00      	cmp	r5, #0
 80155ea:	dd05      	ble.n	80155f8 <_dtoa_r+0x658>
 80155ec:	4631      	mov	r1, r6
 80155ee:	462a      	mov	r2, r5
 80155f0:	4620      	mov	r0, r4
 80155f2:	f001 f8fd 	bl	80167f0 <__lshift>
 80155f6:	4606      	mov	r6, r0
 80155f8:	f1b9 0f00 	cmp.w	r9, #0
 80155fc:	f040 82ed 	bne.w	8015bda <_dtoa_r+0xc3a>
 8015600:	46b1      	mov	r9, r6
 8015602:	9b08      	ldr	r3, [sp, #32]
 8015604:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015606:	3b01      	subs	r3, #1
 8015608:	18d3      	adds	r3, r2, r3
 801560a:	9308      	str	r3, [sp, #32]
 801560c:	9b00      	ldr	r3, [sp, #0]
 801560e:	f003 0301 	and.w	r3, r3, #1
 8015612:	930a      	str	r3, [sp, #40]	; 0x28
 8015614:	4617      	mov	r7, r2
 8015616:	4641      	mov	r1, r8
 8015618:	4658      	mov	r0, fp
 801561a:	f7ff fc29 	bl	8014e70 <quorem>
 801561e:	4631      	mov	r1, r6
 8015620:	4605      	mov	r5, r0
 8015622:	4658      	mov	r0, fp
 8015624:	f001 f93c 	bl	80168a0 <__mcmp>
 8015628:	464a      	mov	r2, r9
 801562a:	4682      	mov	sl, r0
 801562c:	4641      	mov	r1, r8
 801562e:	4620      	mov	r0, r4
 8015630:	f001 f95e 	bl	80168f0 <__mdiff>
 8015634:	68c2      	ldr	r2, [r0, #12]
 8015636:	4603      	mov	r3, r0
 8015638:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 801563c:	2a00      	cmp	r2, #0
 801563e:	f040 81ba 	bne.w	80159b6 <_dtoa_r+0xa16>
 8015642:	4619      	mov	r1, r3
 8015644:	4658      	mov	r0, fp
 8015646:	f8cd c01c 	str.w	ip, [sp, #28]
 801564a:	9306      	str	r3, [sp, #24]
 801564c:	f001 f928 	bl	80168a0 <__mcmp>
 8015650:	9b06      	ldr	r3, [sp, #24]
 8015652:	9000      	str	r0, [sp, #0]
 8015654:	4619      	mov	r1, r3
 8015656:	4620      	mov	r0, r4
 8015658:	f000 ff22 	bl	80164a0 <_Bfree>
 801565c:	9a00      	ldr	r2, [sp, #0]
 801565e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8015662:	b92a      	cbnz	r2, 8015670 <_dtoa_r+0x6d0>
 8015664:	9b03      	ldr	r3, [sp, #12]
 8015666:	b91b      	cbnz	r3, 8015670 <_dtoa_r+0x6d0>
 8015668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801566a:	2b00      	cmp	r3, #0
 801566c:	f000 83aa 	beq.w	8015dc4 <_dtoa_r+0xe24>
 8015670:	f1ba 0f00 	cmp.w	sl, #0
 8015674:	f2c0 824a 	blt.w	8015b0c <_dtoa_r+0xb6c>
 8015678:	d105      	bne.n	8015686 <_dtoa_r+0x6e6>
 801567a:	9b03      	ldr	r3, [sp, #12]
 801567c:	b91b      	cbnz	r3, 8015686 <_dtoa_r+0x6e6>
 801567e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015680:	2b00      	cmp	r3, #0
 8015682:	f000 8243 	beq.w	8015b0c <_dtoa_r+0xb6c>
 8015686:	2a00      	cmp	r2, #0
 8015688:	f300 82bb 	bgt.w	8015c02 <_dtoa_r+0xc62>
 801568c:	9b08      	ldr	r3, [sp, #32]
 801568e:	f887 c000 	strb.w	ip, [r7]
 8015692:	f107 0a01 	add.w	sl, r7, #1
 8015696:	429f      	cmp	r7, r3
 8015698:	4655      	mov	r5, sl
 801569a:	f000 82be 	beq.w	8015c1a <_dtoa_r+0xc7a>
 801569e:	4659      	mov	r1, fp
 80156a0:	220a      	movs	r2, #10
 80156a2:	2300      	movs	r3, #0
 80156a4:	4620      	mov	r0, r4
 80156a6:	f000 ff0b 	bl	80164c0 <__multadd>
 80156aa:	454e      	cmp	r6, r9
 80156ac:	4683      	mov	fp, r0
 80156ae:	4631      	mov	r1, r6
 80156b0:	4620      	mov	r0, r4
 80156b2:	f04f 020a 	mov.w	r2, #10
 80156b6:	f04f 0300 	mov.w	r3, #0
 80156ba:	f000 8176 	beq.w	80159aa <_dtoa_r+0xa0a>
 80156be:	f000 feff 	bl	80164c0 <__multadd>
 80156c2:	4649      	mov	r1, r9
 80156c4:	4606      	mov	r6, r0
 80156c6:	220a      	movs	r2, #10
 80156c8:	4620      	mov	r0, r4
 80156ca:	2300      	movs	r3, #0
 80156cc:	f000 fef8 	bl	80164c0 <__multadd>
 80156d0:	4657      	mov	r7, sl
 80156d2:	4681      	mov	r9, r0
 80156d4:	e79f      	b.n	8015616 <_dtoa_r+0x676>
 80156d6:	2301      	movs	r3, #1
 80156d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80156da:	f1ba 0f00 	cmp.w	sl, #0
 80156de:	f340 820c 	ble.w	8015afa <_dtoa_r+0xb5a>
 80156e2:	4656      	mov	r6, sl
 80156e4:	4655      	mov	r5, sl
 80156e6:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80156ea:	f8cd a020 	str.w	sl, [sp, #32]
 80156ee:	2100      	movs	r1, #0
 80156f0:	2e17      	cmp	r6, #23
 80156f2:	6461      	str	r1, [r4, #68]	; 0x44
 80156f4:	d90a      	bls.n	801570c <_dtoa_r+0x76c>
 80156f6:	2201      	movs	r2, #1
 80156f8:	2304      	movs	r3, #4
 80156fa:	005b      	lsls	r3, r3, #1
 80156fc:	f103 0014 	add.w	r0, r3, #20
 8015700:	4286      	cmp	r6, r0
 8015702:	4611      	mov	r1, r2
 8015704:	f102 0201 	add.w	r2, r2, #1
 8015708:	d2f7      	bcs.n	80156fa <_dtoa_r+0x75a>
 801570a:	6461      	str	r1, [r4, #68]	; 0x44
 801570c:	4620      	mov	r0, r4
 801570e:	f000 fe9f 	bl	8016450 <_Balloc>
 8015712:	2d0e      	cmp	r5, #14
 8015714:	9009      	str	r0, [sp, #36]	; 0x24
 8015716:	6420      	str	r0, [r4, #64]	; 0x40
 8015718:	f63f ad55 	bhi.w	80151c6 <_dtoa_r+0x226>
 801571c:	2f00      	cmp	r7, #0
 801571e:	f43f ad52 	beq.w	80151c6 <_dtoa_r+0x226>
 8015722:	ed9d 7b00 	vldr	d7, [sp]
 8015726:	9905      	ldr	r1, [sp, #20]
 8015728:	2900      	cmp	r1, #0
 801572a:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 801572e:	f340 8223 	ble.w	8015b78 <_dtoa_r+0xbd8>
 8015732:	4bb7      	ldr	r3, [pc, #732]	; (8015a10 <_dtoa_r+0xa70>)
 8015734:	f001 020f 	and.w	r2, r1, #15
 8015738:	110d      	asrs	r5, r1, #4
 801573a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801573e:	06e9      	lsls	r1, r5, #27
 8015740:	e9d3 6700 	ldrd	r6, r7, [r3]
 8015744:	f140 81d2 	bpl.w	8015aec <_dtoa_r+0xb4c>
 8015748:	4bb2      	ldr	r3, [pc, #712]	; (8015a14 <_dtoa_r+0xa74>)
 801574a:	ec51 0b17 	vmov	r0, r1, d7
 801574e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015752:	f7f6 ffd7 	bl	800c704 <__aeabi_ddiv>
 8015756:	e9cd 0100 	strd	r0, r1, [sp]
 801575a:	f005 050f 	and.w	r5, r5, #15
 801575e:	f04f 0803 	mov.w	r8, #3
 8015762:	b18d      	cbz	r5, 8015788 <_dtoa_r+0x7e8>
 8015764:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 8015a14 <_dtoa_r+0xa74>
 8015768:	4630      	mov	r0, r6
 801576a:	4639      	mov	r1, r7
 801576c:	07ea      	lsls	r2, r5, #31
 801576e:	d505      	bpl.n	801577c <_dtoa_r+0x7dc>
 8015770:	e9d9 2300 	ldrd	r2, r3, [r9]
 8015774:	f7f6 fe9c 	bl	800c4b0 <__aeabi_dmul>
 8015778:	f108 0801 	add.w	r8, r8, #1
 801577c:	106d      	asrs	r5, r5, #1
 801577e:	f109 0908 	add.w	r9, r9, #8
 8015782:	d1f3      	bne.n	801576c <_dtoa_r+0x7cc>
 8015784:	4606      	mov	r6, r0
 8015786:	460f      	mov	r7, r1
 8015788:	e9dd 0100 	ldrd	r0, r1, [sp]
 801578c:	4632      	mov	r2, r6
 801578e:	463b      	mov	r3, r7
 8015790:	f7f6 ffb8 	bl	800c704 <__aeabi_ddiv>
 8015794:	e9cd 0100 	strd	r0, r1, [sp]
 8015798:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801579a:	b143      	cbz	r3, 80157ae <_dtoa_r+0x80e>
 801579c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80157a0:	2200      	movs	r2, #0
 80157a2:	4b9d      	ldr	r3, [pc, #628]	; (8015a18 <_dtoa_r+0xa78>)
 80157a4:	f7f7 fa14 	bl	800cbd0 <__aeabi_dcmplt>
 80157a8:	2800      	cmp	r0, #0
 80157aa:	f040 82ae 	bne.w	8015d0a <_dtoa_r+0xd6a>
 80157ae:	4640      	mov	r0, r8
 80157b0:	f7f6 fe18 	bl	800c3e4 <__aeabi_i2d>
 80157b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80157b8:	f7f6 fe7a 	bl	800c4b0 <__aeabi_dmul>
 80157bc:	4b97      	ldr	r3, [pc, #604]	; (8015a1c <_dtoa_r+0xa7c>)
 80157be:	2200      	movs	r2, #0
 80157c0:	f7f6 fcc4 	bl	800c14c <__adddf3>
 80157c4:	9b08      	ldr	r3, [sp, #32]
 80157c6:	4606      	mov	r6, r0
 80157c8:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 80157cc:	2b00      	cmp	r3, #0
 80157ce:	f000 8162 	beq.w	8015a96 <_dtoa_r+0xaf6>
 80157d2:	9b05      	ldr	r3, [sp, #20]
 80157d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80157d8:	9314      	str	r3, [sp, #80]	; 0x50
 80157da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80157dc:	2b00      	cmp	r3, #0
 80157de:	f000 8223 	beq.w	8015c28 <_dtoa_r+0xc88>
 80157e2:	4b8b      	ldr	r3, [pc, #556]	; (8015a10 <_dtoa_r+0xa70>)
 80157e4:	498e      	ldr	r1, [pc, #568]	; (8015a20 <_dtoa_r+0xa80>)
 80157e6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80157ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80157ee:	2000      	movs	r0, #0
 80157f0:	f7f6 ff88 	bl	800c704 <__aeabi_ddiv>
 80157f4:	4632      	mov	r2, r6
 80157f6:	463b      	mov	r3, r7
 80157f8:	f7f6 fca6 	bl	800c148 <__aeabi_dsub>
 80157fc:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015800:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8015804:	4639      	mov	r1, r7
 8015806:	4630      	mov	r0, r6
 8015808:	f7f7 f86a 	bl	800c8e0 <__aeabi_d2iz>
 801580c:	4605      	mov	r5, r0
 801580e:	f7f6 fde9 	bl	800c3e4 <__aeabi_i2d>
 8015812:	3530      	adds	r5, #48	; 0x30
 8015814:	4602      	mov	r2, r0
 8015816:	460b      	mov	r3, r1
 8015818:	4630      	mov	r0, r6
 801581a:	4639      	mov	r1, r7
 801581c:	f7f6 fc94 	bl	800c148 <__aeabi_dsub>
 8015820:	fa5f f885 	uxtb.w	r8, r5
 8015824:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8015826:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801582a:	f885 8000 	strb.w	r8, [r5]
 801582e:	4606      	mov	r6, r0
 8015830:	460f      	mov	r7, r1
 8015832:	3501      	adds	r5, #1
 8015834:	f7f7 f9cc 	bl	800cbd0 <__aeabi_dcmplt>
 8015838:	2800      	cmp	r0, #0
 801583a:	f040 82a7 	bne.w	8015d8c <_dtoa_r+0xdec>
 801583e:	4632      	mov	r2, r6
 8015840:	463b      	mov	r3, r7
 8015842:	2000      	movs	r0, #0
 8015844:	4974      	ldr	r1, [pc, #464]	; (8015a18 <_dtoa_r+0xa78>)
 8015846:	f7f6 fc7f 	bl	800c148 <__aeabi_dsub>
 801584a:	4602      	mov	r2, r0
 801584c:	460b      	mov	r3, r1
 801584e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8015852:	f7f7 f9db 	bl	800cc0c <__aeabi_dcmpgt>
 8015856:	2800      	cmp	r0, #0
 8015858:	f040 82ad 	bne.w	8015db6 <_dtoa_r+0xe16>
 801585c:	f1b9 0f01 	cmp.w	r9, #1
 8015860:	f340 8184 	ble.w	8015b6c <_dtoa_r+0xbcc>
 8015864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015866:	f8cd b000 	str.w	fp, [sp]
 801586a:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
 801586e:	4499      	add	r9, r3
 8015870:	46a0      	mov	r8, r4
 8015872:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8015876:	e00d      	b.n	8015894 <_dtoa_r+0x8f4>
 8015878:	2000      	movs	r0, #0
 801587a:	4967      	ldr	r1, [pc, #412]	; (8015a18 <_dtoa_r+0xa78>)
 801587c:	f7f6 fc64 	bl	800c148 <__aeabi_dsub>
 8015880:	4652      	mov	r2, sl
 8015882:	465b      	mov	r3, fp
 8015884:	f7f7 f9a4 	bl	800cbd0 <__aeabi_dcmplt>
 8015888:	2800      	cmp	r0, #0
 801588a:	f040 828f 	bne.w	8015dac <_dtoa_r+0xe0c>
 801588e:	454d      	cmp	r5, r9
 8015890:	f000 8167 	beq.w	8015b62 <_dtoa_r+0xbc2>
 8015894:	4650      	mov	r0, sl
 8015896:	4659      	mov	r1, fp
 8015898:	2200      	movs	r2, #0
 801589a:	4b62      	ldr	r3, [pc, #392]	; (8015a24 <_dtoa_r+0xa84>)
 801589c:	f7f6 fe08 	bl	800c4b0 <__aeabi_dmul>
 80158a0:	2200      	movs	r2, #0
 80158a2:	4b60      	ldr	r3, [pc, #384]	; (8015a24 <_dtoa_r+0xa84>)
 80158a4:	4682      	mov	sl, r0
 80158a6:	468b      	mov	fp, r1
 80158a8:	4630      	mov	r0, r6
 80158aa:	4639      	mov	r1, r7
 80158ac:	f7f6 fe00 	bl	800c4b0 <__aeabi_dmul>
 80158b0:	460f      	mov	r7, r1
 80158b2:	4606      	mov	r6, r0
 80158b4:	f7f7 f814 	bl	800c8e0 <__aeabi_d2iz>
 80158b8:	4604      	mov	r4, r0
 80158ba:	f7f6 fd93 	bl	800c3e4 <__aeabi_i2d>
 80158be:	4602      	mov	r2, r0
 80158c0:	460b      	mov	r3, r1
 80158c2:	4630      	mov	r0, r6
 80158c4:	4639      	mov	r1, r7
 80158c6:	f7f6 fc3f 	bl	800c148 <__aeabi_dsub>
 80158ca:	3430      	adds	r4, #48	; 0x30
 80158cc:	b2e4      	uxtb	r4, r4
 80158ce:	4652      	mov	r2, sl
 80158d0:	465b      	mov	r3, fp
 80158d2:	f805 4b01 	strb.w	r4, [r5], #1
 80158d6:	4606      	mov	r6, r0
 80158d8:	460f      	mov	r7, r1
 80158da:	f7f7 f979 	bl	800cbd0 <__aeabi_dcmplt>
 80158de:	4632      	mov	r2, r6
 80158e0:	463b      	mov	r3, r7
 80158e2:	2800      	cmp	r0, #0
 80158e4:	d0c8      	beq.n	8015878 <_dtoa_r+0x8d8>
 80158e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80158e8:	f8dd b000 	ldr.w	fp, [sp]
 80158ec:	9305      	str	r3, [sp, #20]
 80158ee:	4644      	mov	r4, r8
 80158f0:	e52d      	b.n	801534e <_dtoa_r+0x3ae>
 80158f2:	2300      	movs	r3, #0
 80158f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80158f6:	9b05      	ldr	r3, [sp, #20]
 80158f8:	4453      	add	r3, sl
 80158fa:	930e      	str	r3, [sp, #56]	; 0x38
 80158fc:	3301      	adds	r3, #1
 80158fe:	2b00      	cmp	r3, #0
 8015900:	9308      	str	r3, [sp, #32]
 8015902:	f340 8101 	ble.w	8015b08 <_dtoa_r+0xb68>
 8015906:	9d08      	ldr	r5, [sp, #32]
 8015908:	462e      	mov	r6, r5
 801590a:	e6f0      	b.n	80156ee <_dtoa_r+0x74e>
 801590c:	2300      	movs	r3, #0
 801590e:	930b      	str	r3, [sp, #44]	; 0x2c
 8015910:	e6e3      	b.n	80156da <_dtoa_r+0x73a>
 8015912:	9b08      	ldr	r3, [sp, #32]
 8015914:	2b00      	cmp	r3, #0
 8015916:	f73f ac67 	bgt.w	80151e8 <_dtoa_r+0x248>
 801591a:	f040 80d4 	bne.w	8015ac6 <_dtoa_r+0xb26>
 801591e:	4640      	mov	r0, r8
 8015920:	2200      	movs	r2, #0
 8015922:	4b41      	ldr	r3, [pc, #260]	; (8015a28 <_dtoa_r+0xa88>)
 8015924:	4649      	mov	r1, r9
 8015926:	f7f6 fdc3 	bl	800c4b0 <__aeabi_dmul>
 801592a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801592e:	f7f7 f963 	bl	800cbf8 <__aeabi_dcmpge>
 8015932:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015936:	4646      	mov	r6, r8
 8015938:	2800      	cmp	r0, #0
 801593a:	f000 808b 	beq.w	8015a54 <_dtoa_r+0xab4>
 801593e:	ea6f 030a 	mvn.w	r3, sl
 8015942:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8015944:	9305      	str	r3, [sp, #20]
 8015946:	4641      	mov	r1, r8
 8015948:	4620      	mov	r0, r4
 801594a:	f000 fda9 	bl	80164a0 <_Bfree>
 801594e:	2e00      	cmp	r6, #0
 8015950:	f47f ae2b 	bne.w	80155aa <_dtoa_r+0x60a>
 8015954:	e4fb      	b.n	801534e <_dtoa_r+0x3ae>
 8015956:	4659      	mov	r1, fp
 8015958:	4620      	mov	r0, r4
 801595a:	f000 fef9 	bl	8016750 <__pow5mult>
 801595e:	4683      	mov	fp, r0
 8015960:	e554      	b.n	801540c <_dtoa_r+0x46c>
 8015962:	9b00      	ldr	r3, [sp, #0]
 8015964:	2b00      	cmp	r3, #0
 8015966:	f47f ad63 	bne.w	8015430 <_dtoa_r+0x490>
 801596a:	9b01      	ldr	r3, [sp, #4]
 801596c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015970:	2b00      	cmp	r3, #0
 8015972:	f47f ad90 	bne.w	8015496 <_dtoa_r+0x4f6>
 8015976:	9b01      	ldr	r3, [sp, #4]
 8015978:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 801597c:	0d3f      	lsrs	r7, r7, #20
 801597e:	053f      	lsls	r7, r7, #20
 8015980:	2f00      	cmp	r7, #0
 8015982:	f000 821c 	beq.w	8015dbe <_dtoa_r+0xe1e>
 8015986:	9b07      	ldr	r3, [sp, #28]
 8015988:	3301      	adds	r3, #1
 801598a:	9307      	str	r3, [sp, #28]
 801598c:	9b06      	ldr	r3, [sp, #24]
 801598e:	3301      	adds	r3, #1
 8015990:	9306      	str	r3, [sp, #24]
 8015992:	f04f 0901 	mov.w	r9, #1
 8015996:	e580      	b.n	801549a <_dtoa_r+0x4fa>
 8015998:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801599a:	2a00      	cmp	r2, #0
 801599c:	f000 81a7 	beq.w	8015cee <_dtoa_r+0xd4e>
 80159a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80159a4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80159a6:	9d07      	ldr	r5, [sp, #28]
 80159a8:	e4f9      	b.n	801539e <_dtoa_r+0x3fe>
 80159aa:	f000 fd89 	bl	80164c0 <__multadd>
 80159ae:	4657      	mov	r7, sl
 80159b0:	4606      	mov	r6, r0
 80159b2:	4681      	mov	r9, r0
 80159b4:	e62f      	b.n	8015616 <_dtoa_r+0x676>
 80159b6:	4601      	mov	r1, r0
 80159b8:	4620      	mov	r0, r4
 80159ba:	f8cd c000 	str.w	ip, [sp]
 80159be:	f000 fd6f 	bl	80164a0 <_Bfree>
 80159c2:	2201      	movs	r2, #1
 80159c4:	f8dd c000 	ldr.w	ip, [sp]
 80159c8:	e652      	b.n	8015670 <_dtoa_r+0x6d0>
 80159ca:	4658      	mov	r0, fp
 80159cc:	4641      	mov	r1, r8
 80159ce:	f000 ff67 	bl	80168a0 <__mcmp>
 80159d2:	2800      	cmp	r0, #0
 80159d4:	f6bf ad8f 	bge.w	80154f6 <_dtoa_r+0x556>
 80159d8:	9f05      	ldr	r7, [sp, #20]
 80159da:	4659      	mov	r1, fp
 80159dc:	2300      	movs	r3, #0
 80159de:	4620      	mov	r0, r4
 80159e0:	220a      	movs	r2, #10
 80159e2:	3f01      	subs	r7, #1
 80159e4:	9705      	str	r7, [sp, #20]
 80159e6:	f000 fd6b 	bl	80164c0 <__multadd>
 80159ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80159ec:	4683      	mov	fp, r0
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	f47f adee 	bne.w	80155d0 <_dtoa_r+0x630>
 80159f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	f340 81f5 	ble.w	8015de6 <_dtoa_r+0xe46>
 80159fc:	9308      	str	r3, [sp, #32]
 80159fe:	e581      	b.n	8015504 <_dtoa_r+0x564>
 8015a00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015a02:	f7ff bb04 	b.w	801500e <_dtoa_r+0x6e>
 8015a06:	9b00      	ldr	r3, [sp, #0]
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	f47f ad44 	bne.w	8015496 <_dtoa_r+0x4f6>
 8015a0e:	e7ac      	b.n	801596a <_dtoa_r+0x9ca>
 8015a10:	08017e00 	.word	0x08017e00
 8015a14:	08017ee0 	.word	0x08017ee0
 8015a18:	3ff00000 	.word	0x3ff00000
 8015a1c:	401c0000 	.word	0x401c0000
 8015a20:	3fe00000 	.word	0x3fe00000
 8015a24:	40240000 	.word	0x40240000
 8015a28:	40140000 	.word	0x40140000
 8015a2c:	9b03      	ldr	r3, [sp, #12]
 8015a2e:	2b02      	cmp	r3, #2
 8015a30:	f77f ad65 	ble.w	80154fe <_dtoa_r+0x55e>
 8015a34:	9b08      	ldr	r3, [sp, #32]
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d181      	bne.n	801593e <_dtoa_r+0x99e>
 8015a3a:	4641      	mov	r1, r8
 8015a3c:	2205      	movs	r2, #5
 8015a3e:	4620      	mov	r0, r4
 8015a40:	f000 fd3e 	bl	80164c0 <__multadd>
 8015a44:	4680      	mov	r8, r0
 8015a46:	4641      	mov	r1, r8
 8015a48:	4658      	mov	r0, fp
 8015a4a:	f000 ff29 	bl	80168a0 <__mcmp>
 8015a4e:	2800      	cmp	r0, #0
 8015a50:	f77f af75 	ble.w	801593e <_dtoa_r+0x99e>
 8015a54:	9a05      	ldr	r2, [sp, #20]
 8015a56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015a58:	2331      	movs	r3, #49	; 0x31
 8015a5a:	3201      	adds	r2, #1
 8015a5c:	9205      	str	r2, [sp, #20]
 8015a5e:	700b      	strb	r3, [r1, #0]
 8015a60:	1c4d      	adds	r5, r1, #1
 8015a62:	e770      	b.n	8015946 <_dtoa_r+0x9a6>
 8015a64:	9a05      	ldr	r2, [sp, #20]
 8015a66:	3201      	adds	r2, #1
 8015a68:	9205      	str	r2, [sp, #20]
 8015a6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015a6c:	2331      	movs	r3, #49	; 0x31
 8015a6e:	7013      	strb	r3, [r2, #0]
 8015a70:	e58b      	b.n	801558a <_dtoa_r+0x5ea>
 8015a72:	f8dd b000 	ldr.w	fp, [sp]
 8015a76:	9c03      	ldr	r4, [sp, #12]
 8015a78:	e469      	b.n	801534e <_dtoa_r+0x3ae>
 8015a7a:	4640      	mov	r0, r8
 8015a7c:	f7f6 fcb2 	bl	800c3e4 <__aeabi_i2d>
 8015a80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015a84:	f7f6 fd14 	bl	800c4b0 <__aeabi_dmul>
 8015a88:	2200      	movs	r2, #0
 8015a8a:	4bc2      	ldr	r3, [pc, #776]	; (8015d94 <_dtoa_r+0xdf4>)
 8015a8c:	f7f6 fb5e 	bl	800c14c <__adddf3>
 8015a90:	4606      	mov	r6, r0
 8015a92:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8015a96:	2200      	movs	r2, #0
 8015a98:	4bbf      	ldr	r3, [pc, #764]	; (8015d98 <_dtoa_r+0xdf8>)
 8015a9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015a9e:	f7f6 fb53 	bl	800c148 <__aeabi_dsub>
 8015aa2:	4632      	mov	r2, r6
 8015aa4:	463b      	mov	r3, r7
 8015aa6:	4680      	mov	r8, r0
 8015aa8:	4689      	mov	r9, r1
 8015aaa:	f7f7 f8af 	bl	800cc0c <__aeabi_dcmpgt>
 8015aae:	2800      	cmp	r0, #0
 8015ab0:	f040 80b6 	bne.w	8015c20 <_dtoa_r+0xc80>
 8015ab4:	4632      	mov	r2, r6
 8015ab6:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015aba:	4640      	mov	r0, r8
 8015abc:	4649      	mov	r1, r9
 8015abe:	f7f7 f887 	bl	800cbd0 <__aeabi_dcmplt>
 8015ac2:	2800      	cmp	r0, #0
 8015ac4:	d052      	beq.n	8015b6c <_dtoa_r+0xbcc>
 8015ac6:	f04f 0800 	mov.w	r8, #0
 8015aca:	4646      	mov	r6, r8
 8015acc:	e737      	b.n	801593e <_dtoa_r+0x99e>
 8015ace:	4659      	mov	r1, fp
 8015ad0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015ad2:	4620      	mov	r0, r4
 8015ad4:	f000 fe3c 	bl	8016750 <__pow5mult>
 8015ad8:	4683      	mov	fp, r0
 8015ada:	e497      	b.n	801540c <_dtoa_r+0x46c>
 8015adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015ade:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015ae0:	970a      	str	r7, [sp, #40]	; 0x28
 8015ae2:	1afb      	subs	r3, r7, r3
 8015ae4:	441a      	add	r2, r3
 8015ae6:	920c      	str	r2, [sp, #48]	; 0x30
 8015ae8:	2700      	movs	r7, #0
 8015aea:	e452      	b.n	8015392 <_dtoa_r+0x3f2>
 8015aec:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 8015af0:	f04f 0802 	mov.w	r8, #2
 8015af4:	ed8d 7b00 	vstr	d7, [sp]
 8015af8:	e633      	b.n	8015762 <_dtoa_r+0x7c2>
 8015afa:	2501      	movs	r5, #1
 8015afc:	950e      	str	r5, [sp, #56]	; 0x38
 8015afe:	9508      	str	r5, [sp, #32]
 8015b00:	46aa      	mov	sl, r5
 8015b02:	2100      	movs	r1, #0
 8015b04:	6461      	str	r1, [r4, #68]	; 0x44
 8015b06:	e601      	b.n	801570c <_dtoa_r+0x76c>
 8015b08:	461d      	mov	r5, r3
 8015b0a:	e7fa      	b.n	8015b02 <_dtoa_r+0xb62>
 8015b0c:	2a00      	cmp	r2, #0
 8015b0e:	dd15      	ble.n	8015b3c <_dtoa_r+0xb9c>
 8015b10:	4659      	mov	r1, fp
 8015b12:	2201      	movs	r2, #1
 8015b14:	4620      	mov	r0, r4
 8015b16:	f8cd c000 	str.w	ip, [sp]
 8015b1a:	f000 fe69 	bl	80167f0 <__lshift>
 8015b1e:	4641      	mov	r1, r8
 8015b20:	4683      	mov	fp, r0
 8015b22:	f000 febd 	bl	80168a0 <__mcmp>
 8015b26:	2800      	cmp	r0, #0
 8015b28:	f8dd c000 	ldr.w	ip, [sp]
 8015b2c:	f340 8154 	ble.w	8015dd8 <_dtoa_r+0xe38>
 8015b30:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8015b34:	f000 8111 	beq.w	8015d5a <_dtoa_r+0xdba>
 8015b38:	f10c 0c01 	add.w	ip, ip, #1
 8015b3c:	46b2      	mov	sl, r6
 8015b3e:	f887 c000 	strb.w	ip, [r7]
 8015b42:	1c7d      	adds	r5, r7, #1
 8015b44:	464e      	mov	r6, r9
 8015b46:	e520      	b.n	801558a <_dtoa_r+0x5ea>
 8015b48:	d104      	bne.n	8015b54 <_dtoa_r+0xbb4>
 8015b4a:	f01c 0f01 	tst.w	ip, #1
 8015b4e:	d001      	beq.n	8015b54 <_dtoa_r+0xbb4>
 8015b50:	e50b      	b.n	801556a <_dtoa_r+0x5ca>
 8015b52:	4615      	mov	r5, r2
 8015b54:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015b58:	2b30      	cmp	r3, #48	; 0x30
 8015b5a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8015b5e:	d0f8      	beq.n	8015b52 <_dtoa_r+0xbb2>
 8015b60:	e513      	b.n	801558a <_dtoa_r+0x5ea>
 8015b62:	f8dd b000 	ldr.w	fp, [sp]
 8015b66:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8015b6a:	4644      	mov	r4, r8
 8015b6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015b70:	e9cd 2300 	strd	r2, r3, [sp]
 8015b74:	f7ff bb27 	b.w	80151c6 <_dtoa_r+0x226>
 8015b78:	9b05      	ldr	r3, [sp, #20]
 8015b7a:	425d      	negs	r5, r3
 8015b7c:	2d00      	cmp	r5, #0
 8015b7e:	f000 80bd 	beq.w	8015cfc <_dtoa_r+0xd5c>
 8015b82:	4b86      	ldr	r3, [pc, #536]	; (8015d9c <_dtoa_r+0xdfc>)
 8015b84:	f005 020f 	and.w	r2, r5, #15
 8015b88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b90:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015b94:	f7f6 fc8c 	bl	800c4b0 <__aeabi_dmul>
 8015b98:	112d      	asrs	r5, r5, #4
 8015b9a:	e9cd 0100 	strd	r0, r1, [sp]
 8015b9e:	f000 8127 	beq.w	8015df0 <_dtoa_r+0xe50>
 8015ba2:	4e7f      	ldr	r6, [pc, #508]	; (8015da0 <_dtoa_r+0xe00>)
 8015ba4:	f04f 0802 	mov.w	r8, #2
 8015ba8:	07eb      	lsls	r3, r5, #31
 8015baa:	d505      	bpl.n	8015bb8 <_dtoa_r+0xc18>
 8015bac:	e9d6 2300 	ldrd	r2, r3, [r6]
 8015bb0:	f7f6 fc7e 	bl	800c4b0 <__aeabi_dmul>
 8015bb4:	f108 0801 	add.w	r8, r8, #1
 8015bb8:	106d      	asrs	r5, r5, #1
 8015bba:	f106 0608 	add.w	r6, r6, #8
 8015bbe:	d1f3      	bne.n	8015ba8 <_dtoa_r+0xc08>
 8015bc0:	e9cd 0100 	strd	r0, r1, [sp]
 8015bc4:	e5e8      	b.n	8015798 <_dtoa_r+0x7f8>
 8015bc6:	9a05      	ldr	r2, [sp, #20]
 8015bc8:	3201      	adds	r2, #1
 8015bca:	9205      	str	r2, [sp, #20]
 8015bcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015bce:	2330      	movs	r3, #48	; 0x30
 8015bd0:	7013      	strb	r3, [r2, #0]
 8015bd2:	2331      	movs	r3, #49	; 0x31
 8015bd4:	7013      	strb	r3, [r2, #0]
 8015bd6:	f7ff bbba 	b.w	801534e <_dtoa_r+0x3ae>
 8015bda:	6871      	ldr	r1, [r6, #4]
 8015bdc:	4620      	mov	r0, r4
 8015bde:	f000 fc37 	bl	8016450 <_Balloc>
 8015be2:	6933      	ldr	r3, [r6, #16]
 8015be4:	1c9a      	adds	r2, r3, #2
 8015be6:	4605      	mov	r5, r0
 8015be8:	0092      	lsls	r2, r2, #2
 8015bea:	f106 010c 	add.w	r1, r6, #12
 8015bee:	300c      	adds	r0, #12
 8015bf0:	f7f6 feee 	bl	800c9d0 <memcpy>
 8015bf4:	4620      	mov	r0, r4
 8015bf6:	4629      	mov	r1, r5
 8015bf8:	2201      	movs	r2, #1
 8015bfa:	f000 fdf9 	bl	80167f0 <__lshift>
 8015bfe:	4681      	mov	r9, r0
 8015c00:	e4ff      	b.n	8015602 <_dtoa_r+0x662>
 8015c02:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8015c06:	f000 80a8 	beq.w	8015d5a <_dtoa_r+0xdba>
 8015c0a:	f10c 0c01 	add.w	ip, ip, #1
 8015c0e:	46b2      	mov	sl, r6
 8015c10:	f887 c000 	strb.w	ip, [r7]
 8015c14:	1c7d      	adds	r5, r7, #1
 8015c16:	464e      	mov	r6, r9
 8015c18:	e4b7      	b.n	801558a <_dtoa_r+0x5ea>
 8015c1a:	46b2      	mov	sl, r6
 8015c1c:	464e      	mov	r6, r9
 8015c1e:	e494      	b.n	801554a <_dtoa_r+0x5aa>
 8015c20:	f04f 0800 	mov.w	r8, #0
 8015c24:	4646      	mov	r6, r8
 8015c26:	e715      	b.n	8015a54 <_dtoa_r+0xab4>
 8015c28:	495c      	ldr	r1, [pc, #368]	; (8015d9c <_dtoa_r+0xdfc>)
 8015c2a:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8015c2e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015c32:	4632      	mov	r2, r6
 8015c34:	9315      	str	r3, [sp, #84]	; 0x54
 8015c36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015c3a:	463b      	mov	r3, r7
 8015c3c:	f7f6 fc38 	bl	800c4b0 <__aeabi_dmul>
 8015c40:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015c44:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8015c48:	4639      	mov	r1, r7
 8015c4a:	4630      	mov	r0, r6
 8015c4c:	f7f6 fe48 	bl	800c8e0 <__aeabi_d2iz>
 8015c50:	4605      	mov	r5, r0
 8015c52:	f7f6 fbc7 	bl	800c3e4 <__aeabi_i2d>
 8015c56:	4602      	mov	r2, r0
 8015c58:	460b      	mov	r3, r1
 8015c5a:	4630      	mov	r0, r6
 8015c5c:	4639      	mov	r1, r7
 8015c5e:	f7f6 fa73 	bl	800c148 <__aeabi_dsub>
 8015c62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015c64:	3530      	adds	r5, #48	; 0x30
 8015c66:	f1b9 0f01 	cmp.w	r9, #1
 8015c6a:	7015      	strb	r5, [r2, #0]
 8015c6c:	4606      	mov	r6, r0
 8015c6e:	460f      	mov	r7, r1
 8015c70:	f102 0501 	add.w	r5, r2, #1
 8015c74:	d023      	beq.n	8015cbe <_dtoa_r+0xd1e>
 8015c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c78:	f8cd b000 	str.w	fp, [sp]
 8015c7c:	444b      	add	r3, r9
 8015c7e:	4698      	mov	r8, r3
 8015c80:	46a9      	mov	r9, r5
 8015c82:	46ab      	mov	fp, r5
 8015c84:	2200      	movs	r2, #0
 8015c86:	4b47      	ldr	r3, [pc, #284]	; (8015da4 <_dtoa_r+0xe04>)
 8015c88:	f7f6 fc12 	bl	800c4b0 <__aeabi_dmul>
 8015c8c:	460f      	mov	r7, r1
 8015c8e:	4606      	mov	r6, r0
 8015c90:	f7f6 fe26 	bl	800c8e0 <__aeabi_d2iz>
 8015c94:	4605      	mov	r5, r0
 8015c96:	f7f6 fba5 	bl	800c3e4 <__aeabi_i2d>
 8015c9a:	3530      	adds	r5, #48	; 0x30
 8015c9c:	4602      	mov	r2, r0
 8015c9e:	460b      	mov	r3, r1
 8015ca0:	4630      	mov	r0, r6
 8015ca2:	4639      	mov	r1, r7
 8015ca4:	f7f6 fa50 	bl	800c148 <__aeabi_dsub>
 8015ca8:	f809 5b01 	strb.w	r5, [r9], #1
 8015cac:	45c1      	cmp	r9, r8
 8015cae:	d1e9      	bne.n	8015c84 <_dtoa_r+0xce4>
 8015cb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015cb2:	465d      	mov	r5, fp
 8015cb4:	f8dd b000 	ldr.w	fp, [sp]
 8015cb8:	4606      	mov	r6, r0
 8015cba:	460f      	mov	r7, r1
 8015cbc:	441d      	add	r5, r3
 8015cbe:	2200      	movs	r2, #0
 8015cc0:	4b39      	ldr	r3, [pc, #228]	; (8015da8 <_dtoa_r+0xe08>)
 8015cc2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8015cc6:	f7f6 fa41 	bl	800c14c <__adddf3>
 8015cca:	4632      	mov	r2, r6
 8015ccc:	463b      	mov	r3, r7
 8015cce:	f7f6 ff7f 	bl	800cbd0 <__aeabi_dcmplt>
 8015cd2:	2800      	cmp	r0, #0
 8015cd4:	d047      	beq.n	8015d66 <_dtoa_r+0xdc6>
 8015cd6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015cd8:	9305      	str	r3, [sp, #20]
 8015cda:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8015cde:	f7ff bb24 	b.w	801532a <_dtoa_r+0x38a>
 8015ce2:	9b07      	ldr	r3, [sp, #28]
 8015ce4:	9a08      	ldr	r2, [sp, #32]
 8015ce6:	1a9d      	subs	r5, r3, r2
 8015ce8:	2300      	movs	r3, #0
 8015cea:	f7ff bb58 	b.w	801539e <_dtoa_r+0x3fe>
 8015cee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8015cf0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8015cf2:	9d07      	ldr	r5, [sp, #28]
 8015cf4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015cf8:	f7ff bb51 	b.w	801539e <_dtoa_r+0x3fe>
 8015cfc:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 8015d00:	f04f 0802 	mov.w	r8, #2
 8015d04:	ed8d 7b00 	vstr	d7, [sp]
 8015d08:	e546      	b.n	8015798 <_dtoa_r+0x7f8>
 8015d0a:	9b08      	ldr	r3, [sp, #32]
 8015d0c:	2b00      	cmp	r3, #0
 8015d0e:	f43f aeb4 	beq.w	8015a7a <_dtoa_r+0xada>
 8015d12:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8015d14:	2d00      	cmp	r5, #0
 8015d16:	f77f af29 	ble.w	8015b6c <_dtoa_r+0xbcc>
 8015d1a:	2200      	movs	r2, #0
 8015d1c:	4b21      	ldr	r3, [pc, #132]	; (8015da4 <_dtoa_r+0xe04>)
 8015d1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015d22:	f7f6 fbc5 	bl	800c4b0 <__aeabi_dmul>
 8015d26:	4606      	mov	r6, r0
 8015d28:	460f      	mov	r7, r1
 8015d2a:	f108 0001 	add.w	r0, r8, #1
 8015d2e:	e9cd 6700 	strd	r6, r7, [sp]
 8015d32:	f7f6 fb57 	bl	800c3e4 <__aeabi_i2d>
 8015d36:	4602      	mov	r2, r0
 8015d38:	460b      	mov	r3, r1
 8015d3a:	4630      	mov	r0, r6
 8015d3c:	4639      	mov	r1, r7
 8015d3e:	f7f6 fbb7 	bl	800c4b0 <__aeabi_dmul>
 8015d42:	4b14      	ldr	r3, [pc, #80]	; (8015d94 <_dtoa_r+0xdf4>)
 8015d44:	2200      	movs	r2, #0
 8015d46:	f7f6 fa01 	bl	800c14c <__adddf3>
 8015d4a:	9b05      	ldr	r3, [sp, #20]
 8015d4c:	3b01      	subs	r3, #1
 8015d4e:	4606      	mov	r6, r0
 8015d50:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8015d54:	9314      	str	r3, [sp, #80]	; 0x50
 8015d56:	46a9      	mov	r9, r5
 8015d58:	e53f      	b.n	80157da <_dtoa_r+0x83a>
 8015d5a:	2239      	movs	r2, #57	; 0x39
 8015d5c:	46b2      	mov	sl, r6
 8015d5e:	703a      	strb	r2, [r7, #0]
 8015d60:	464e      	mov	r6, r9
 8015d62:	1c7d      	adds	r5, r7, #1
 8015d64:	e403      	b.n	801556e <_dtoa_r+0x5ce>
 8015d66:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8015d6a:	2000      	movs	r0, #0
 8015d6c:	490e      	ldr	r1, [pc, #56]	; (8015da8 <_dtoa_r+0xe08>)
 8015d6e:	f7f6 f9eb 	bl	800c148 <__aeabi_dsub>
 8015d72:	4632      	mov	r2, r6
 8015d74:	463b      	mov	r3, r7
 8015d76:	f7f6 ff49 	bl	800cc0c <__aeabi_dcmpgt>
 8015d7a:	b908      	cbnz	r0, 8015d80 <_dtoa_r+0xde0>
 8015d7c:	e6f6      	b.n	8015b6c <_dtoa_r+0xbcc>
 8015d7e:	4615      	mov	r5, r2
 8015d80:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015d84:	2b30      	cmp	r3, #48	; 0x30
 8015d86:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8015d8a:	d0f8      	beq.n	8015d7e <_dtoa_r+0xdde>
 8015d8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015d8e:	9305      	str	r3, [sp, #20]
 8015d90:	f7ff badd 	b.w	801534e <_dtoa_r+0x3ae>
 8015d94:	401c0000 	.word	0x401c0000
 8015d98:	40140000 	.word	0x40140000
 8015d9c:	08017e00 	.word	0x08017e00
 8015da0:	08017ee0 	.word	0x08017ee0
 8015da4:	40240000 	.word	0x40240000
 8015da8:	3fe00000 	.word	0x3fe00000
 8015dac:	4643      	mov	r3, r8
 8015dae:	f8dd b000 	ldr.w	fp, [sp]
 8015db2:	46a0      	mov	r8, r4
 8015db4:	461c      	mov	r4, r3
 8015db6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015db8:	9305      	str	r3, [sp, #20]
 8015dba:	f7ff bab6 	b.w	801532a <_dtoa_r+0x38a>
 8015dbe:	46b9      	mov	r9, r7
 8015dc0:	f7ff bb6b 	b.w	801549a <_dtoa_r+0x4fa>
 8015dc4:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8015dc8:	d0c7      	beq.n	8015d5a <_dtoa_r+0xdba>
 8015dca:	f1ba 0f00 	cmp.w	sl, #0
 8015dce:	f77f aeb5 	ble.w	8015b3c <_dtoa_r+0xb9c>
 8015dd2:	f105 0c31 	add.w	ip, r5, #49	; 0x31
 8015dd6:	e6b1      	b.n	8015b3c <_dtoa_r+0xb9c>
 8015dd8:	f47f aeb0 	bne.w	8015b3c <_dtoa_r+0xb9c>
 8015ddc:	f01c 0f01 	tst.w	ip, #1
 8015de0:	f43f aeac 	beq.w	8015b3c <_dtoa_r+0xb9c>
 8015de4:	e6a4      	b.n	8015b30 <_dtoa_r+0xb90>
 8015de6:	9b03      	ldr	r3, [sp, #12]
 8015de8:	2b02      	cmp	r3, #2
 8015dea:	dc04      	bgt.n	8015df6 <_dtoa_r+0xe56>
 8015dec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015dee:	e605      	b.n	80159fc <_dtoa_r+0xa5c>
 8015df0:	f04f 0802 	mov.w	r8, #2
 8015df4:	e4d0      	b.n	8015798 <_dtoa_r+0x7f8>
 8015df6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015df8:	9308      	str	r3, [sp, #32]
 8015dfa:	e61b      	b.n	8015a34 <_dtoa_r+0xa94>
 8015dfc:	9b03      	ldr	r3, [sp, #12]
 8015dfe:	2b02      	cmp	r3, #2
 8015e00:	dcf9      	bgt.n	8015df6 <_dtoa_r+0xe56>
 8015e02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015e04:	f7ff bbef 	b.w	80155e6 <_dtoa_r+0x646>
 8015e08:	2500      	movs	r5, #0
 8015e0a:	6465      	str	r5, [r4, #68]	; 0x44
 8015e0c:	4629      	mov	r1, r5
 8015e0e:	4620      	mov	r0, r4
 8015e10:	f000 fb1e 	bl	8016450 <_Balloc>
 8015e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015e18:	9308      	str	r3, [sp, #32]
 8015e1a:	930e      	str	r3, [sp, #56]	; 0x38
 8015e1c:	2301      	movs	r3, #1
 8015e1e:	9009      	str	r0, [sp, #36]	; 0x24
 8015e20:	46aa      	mov	sl, r5
 8015e22:	6420      	str	r0, [r4, #64]	; 0x40
 8015e24:	930b      	str	r3, [sp, #44]	; 0x2c
 8015e26:	f7ff b9ce 	b.w	80151c6 <_dtoa_r+0x226>
 8015e2a:	f43f ab4e 	beq.w	80154ca <_dtoa_r+0x52a>
 8015e2e:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 8015e32:	f7ff bb43 	b.w	80154bc <_dtoa_r+0x51c>
 8015e36:	2301      	movs	r3, #1
 8015e38:	930b      	str	r3, [sp, #44]	; 0x2c
 8015e3a:	e55c      	b.n	80158f6 <_dtoa_r+0x956>
 8015e3c:	2701      	movs	r7, #1
 8015e3e:	f7ff b98d 	b.w	801515c <_dtoa_r+0x1bc>
 8015e42:	bf00      	nop
	...

08015e50 <_localeconv_r>:
 8015e50:	4800      	ldr	r0, [pc, #0]	; (8015e54 <_localeconv_r+0x4>)
 8015e52:	4770      	bx	lr
 8015e54:	20000c44 	.word	0x20000c44
	...

08015e60 <_malloc_r>:
 8015e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e64:	f101 050b 	add.w	r5, r1, #11
 8015e68:	2d16      	cmp	r5, #22
 8015e6a:	b083      	sub	sp, #12
 8015e6c:	4606      	mov	r6, r0
 8015e6e:	d927      	bls.n	8015ec0 <_malloc_r+0x60>
 8015e70:	f035 0507 	bics.w	r5, r5, #7
 8015e74:	f100 80b6 	bmi.w	8015fe4 <_malloc_r+0x184>
 8015e78:	42a9      	cmp	r1, r5
 8015e7a:	f200 80b3 	bhi.w	8015fe4 <_malloc_r+0x184>
 8015e7e:	f000 fad7 	bl	8016430 <__malloc_lock>
 8015e82:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8015e86:	d222      	bcs.n	8015ece <_malloc_r+0x6e>
 8015e88:	4fc2      	ldr	r7, [pc, #776]	; (8016194 <_malloc_r+0x334>)
 8015e8a:	08e8      	lsrs	r0, r5, #3
 8015e8c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 8015e90:	68dc      	ldr	r4, [r3, #12]
 8015e92:	429c      	cmp	r4, r3
 8015e94:	f000 81c8 	beq.w	8016228 <_malloc_r+0x3c8>
 8015e98:	6863      	ldr	r3, [r4, #4]
 8015e9a:	68e1      	ldr	r1, [r4, #12]
 8015e9c:	68a5      	ldr	r5, [r4, #8]
 8015e9e:	f023 0303 	bic.w	r3, r3, #3
 8015ea2:	4423      	add	r3, r4
 8015ea4:	4630      	mov	r0, r6
 8015ea6:	685a      	ldr	r2, [r3, #4]
 8015ea8:	60e9      	str	r1, [r5, #12]
 8015eaa:	f042 0201 	orr.w	r2, r2, #1
 8015eae:	608d      	str	r5, [r1, #8]
 8015eb0:	605a      	str	r2, [r3, #4]
 8015eb2:	f000 fac5 	bl	8016440 <__malloc_unlock>
 8015eb6:	3408      	adds	r4, #8
 8015eb8:	4620      	mov	r0, r4
 8015eba:	b003      	add	sp, #12
 8015ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ec0:	2910      	cmp	r1, #16
 8015ec2:	f200 808f 	bhi.w	8015fe4 <_malloc_r+0x184>
 8015ec6:	f000 fab3 	bl	8016430 <__malloc_lock>
 8015eca:	2510      	movs	r5, #16
 8015ecc:	e7dc      	b.n	8015e88 <_malloc_r+0x28>
 8015ece:	0a68      	lsrs	r0, r5, #9
 8015ed0:	f000 808f 	beq.w	8015ff2 <_malloc_r+0x192>
 8015ed4:	2804      	cmp	r0, #4
 8015ed6:	f200 8154 	bhi.w	8016182 <_malloc_r+0x322>
 8015eda:	09a8      	lsrs	r0, r5, #6
 8015edc:	3038      	adds	r0, #56	; 0x38
 8015ede:	0041      	lsls	r1, r0, #1
 8015ee0:	4fac      	ldr	r7, [pc, #688]	; (8016194 <_malloc_r+0x334>)
 8015ee2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8015ee6:	68cc      	ldr	r4, [r1, #12]
 8015ee8:	42a1      	cmp	r1, r4
 8015eea:	d106      	bne.n	8015efa <_malloc_r+0x9a>
 8015eec:	e00c      	b.n	8015f08 <_malloc_r+0xa8>
 8015eee:	2a00      	cmp	r2, #0
 8015ef0:	f280 8082 	bge.w	8015ff8 <_malloc_r+0x198>
 8015ef4:	68e4      	ldr	r4, [r4, #12]
 8015ef6:	42a1      	cmp	r1, r4
 8015ef8:	d006      	beq.n	8015f08 <_malloc_r+0xa8>
 8015efa:	6863      	ldr	r3, [r4, #4]
 8015efc:	f023 0303 	bic.w	r3, r3, #3
 8015f00:	1b5a      	subs	r2, r3, r5
 8015f02:	2a0f      	cmp	r2, #15
 8015f04:	ddf3      	ble.n	8015eee <_malloc_r+0x8e>
 8015f06:	3801      	subs	r0, #1
 8015f08:	3001      	adds	r0, #1
 8015f0a:	49a2      	ldr	r1, [pc, #648]	; (8016194 <_malloc_r+0x334>)
 8015f0c:	693c      	ldr	r4, [r7, #16]
 8015f0e:	f101 0e08 	add.w	lr, r1, #8
 8015f12:	4574      	cmp	r4, lr
 8015f14:	f000 817d 	beq.w	8016212 <_malloc_r+0x3b2>
 8015f18:	6863      	ldr	r3, [r4, #4]
 8015f1a:	f023 0303 	bic.w	r3, r3, #3
 8015f1e:	1b5a      	subs	r2, r3, r5
 8015f20:	2a0f      	cmp	r2, #15
 8015f22:	f300 8163 	bgt.w	80161ec <_malloc_r+0x38c>
 8015f26:	2a00      	cmp	r2, #0
 8015f28:	f8c1 e014 	str.w	lr, [r1, #20]
 8015f2c:	f8c1 e010 	str.w	lr, [r1, #16]
 8015f30:	da73      	bge.n	801601a <_malloc_r+0x1ba>
 8015f32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015f36:	f080 8139 	bcs.w	80161ac <_malloc_r+0x34c>
 8015f3a:	08db      	lsrs	r3, r3, #3
 8015f3c:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 8015f40:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 8015f44:	684a      	ldr	r2, [r1, #4]
 8015f46:	f8d8 9008 	ldr.w	r9, [r8, #8]
 8015f4a:	f8c4 9008 	str.w	r9, [r4, #8]
 8015f4e:	2301      	movs	r3, #1
 8015f50:	fa03 f30c 	lsl.w	r3, r3, ip
 8015f54:	4313      	orrs	r3, r2
 8015f56:	f8c4 800c 	str.w	r8, [r4, #12]
 8015f5a:	604b      	str	r3, [r1, #4]
 8015f5c:	f8c8 4008 	str.w	r4, [r8, #8]
 8015f60:	f8c9 400c 	str.w	r4, [r9, #12]
 8015f64:	1082      	asrs	r2, r0, #2
 8015f66:	2401      	movs	r4, #1
 8015f68:	4094      	lsls	r4, r2
 8015f6a:	429c      	cmp	r4, r3
 8015f6c:	d862      	bhi.n	8016034 <_malloc_r+0x1d4>
 8015f6e:	4223      	tst	r3, r4
 8015f70:	d106      	bne.n	8015f80 <_malloc_r+0x120>
 8015f72:	f020 0003 	bic.w	r0, r0, #3
 8015f76:	0064      	lsls	r4, r4, #1
 8015f78:	4223      	tst	r3, r4
 8015f7a:	f100 0004 	add.w	r0, r0, #4
 8015f7e:	d0fa      	beq.n	8015f76 <_malloc_r+0x116>
 8015f80:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 8015f84:	46c4      	mov	ip, r8
 8015f86:	4681      	mov	r9, r0
 8015f88:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8015f8c:	459c      	cmp	ip, r3
 8015f8e:	d107      	bne.n	8015fa0 <_malloc_r+0x140>
 8015f90:	e141      	b.n	8016216 <_malloc_r+0x3b6>
 8015f92:	2900      	cmp	r1, #0
 8015f94:	f280 8151 	bge.w	801623a <_malloc_r+0x3da>
 8015f98:	68db      	ldr	r3, [r3, #12]
 8015f9a:	459c      	cmp	ip, r3
 8015f9c:	f000 813b 	beq.w	8016216 <_malloc_r+0x3b6>
 8015fa0:	685a      	ldr	r2, [r3, #4]
 8015fa2:	f022 0203 	bic.w	r2, r2, #3
 8015fa6:	1b51      	subs	r1, r2, r5
 8015fa8:	290f      	cmp	r1, #15
 8015faa:	ddf2      	ble.n	8015f92 <_malloc_r+0x132>
 8015fac:	461c      	mov	r4, r3
 8015fae:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8015fb2:	f854 8f08 	ldr.w	r8, [r4, #8]!
 8015fb6:	195a      	adds	r2, r3, r5
 8015fb8:	f045 0901 	orr.w	r9, r5, #1
 8015fbc:	f041 0501 	orr.w	r5, r1, #1
 8015fc0:	f8c3 9004 	str.w	r9, [r3, #4]
 8015fc4:	4630      	mov	r0, r6
 8015fc6:	f8c8 c00c 	str.w	ip, [r8, #12]
 8015fca:	f8cc 8008 	str.w	r8, [ip, #8]
 8015fce:	617a      	str	r2, [r7, #20]
 8015fd0:	613a      	str	r2, [r7, #16]
 8015fd2:	f8c2 e00c 	str.w	lr, [r2, #12]
 8015fd6:	f8c2 e008 	str.w	lr, [r2, #8]
 8015fda:	6055      	str	r5, [r2, #4]
 8015fdc:	5051      	str	r1, [r2, r1]
 8015fde:	f000 fa2f 	bl	8016440 <__malloc_unlock>
 8015fe2:	e769      	b.n	8015eb8 <_malloc_r+0x58>
 8015fe4:	2400      	movs	r4, #0
 8015fe6:	230c      	movs	r3, #12
 8015fe8:	4620      	mov	r0, r4
 8015fea:	6033      	str	r3, [r6, #0]
 8015fec:	b003      	add	sp, #12
 8015fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ff2:	217e      	movs	r1, #126	; 0x7e
 8015ff4:	203f      	movs	r0, #63	; 0x3f
 8015ff6:	e773      	b.n	8015ee0 <_malloc_r+0x80>
 8015ff8:	4423      	add	r3, r4
 8015ffa:	68e1      	ldr	r1, [r4, #12]
 8015ffc:	685a      	ldr	r2, [r3, #4]
 8015ffe:	68a5      	ldr	r5, [r4, #8]
 8016000:	f042 0201 	orr.w	r2, r2, #1
 8016004:	60e9      	str	r1, [r5, #12]
 8016006:	4630      	mov	r0, r6
 8016008:	608d      	str	r5, [r1, #8]
 801600a:	605a      	str	r2, [r3, #4]
 801600c:	f000 fa18 	bl	8016440 <__malloc_unlock>
 8016010:	3408      	adds	r4, #8
 8016012:	4620      	mov	r0, r4
 8016014:	b003      	add	sp, #12
 8016016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801601a:	4423      	add	r3, r4
 801601c:	4630      	mov	r0, r6
 801601e:	685a      	ldr	r2, [r3, #4]
 8016020:	f042 0201 	orr.w	r2, r2, #1
 8016024:	605a      	str	r2, [r3, #4]
 8016026:	f000 fa0b 	bl	8016440 <__malloc_unlock>
 801602a:	3408      	adds	r4, #8
 801602c:	4620      	mov	r0, r4
 801602e:	b003      	add	sp, #12
 8016030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016034:	68bc      	ldr	r4, [r7, #8]
 8016036:	6863      	ldr	r3, [r4, #4]
 8016038:	f023 0803 	bic.w	r8, r3, #3
 801603c:	4545      	cmp	r5, r8
 801603e:	d804      	bhi.n	801604a <_malloc_r+0x1ea>
 8016040:	ebc5 0308 	rsb	r3, r5, r8
 8016044:	2b0f      	cmp	r3, #15
 8016046:	f300 808c 	bgt.w	8016162 <_malloc_r+0x302>
 801604a:	4b53      	ldr	r3, [pc, #332]	; (8016198 <_malloc_r+0x338>)
 801604c:	f8df a158 	ldr.w	sl, [pc, #344]	; 80161a8 <_malloc_r+0x348>
 8016050:	681a      	ldr	r2, [r3, #0]
 8016052:	f8da 3000 	ldr.w	r3, [sl]
 8016056:	3301      	adds	r3, #1
 8016058:	442a      	add	r2, r5
 801605a:	eb04 0b08 	add.w	fp, r4, r8
 801605e:	f000 8150 	beq.w	8016302 <_malloc_r+0x4a2>
 8016062:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8016066:	320f      	adds	r2, #15
 8016068:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 801606c:	f022 020f 	bic.w	r2, r2, #15
 8016070:	4611      	mov	r1, r2
 8016072:	4630      	mov	r0, r6
 8016074:	9201      	str	r2, [sp, #4]
 8016076:	f7fa f8eb 	bl	8010250 <_sbrk_r>
 801607a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801607e:	4681      	mov	r9, r0
 8016080:	9a01      	ldr	r2, [sp, #4]
 8016082:	f000 8147 	beq.w	8016314 <_malloc_r+0x4b4>
 8016086:	4583      	cmp	fp, r0
 8016088:	f200 80ee 	bhi.w	8016268 <_malloc_r+0x408>
 801608c:	4b43      	ldr	r3, [pc, #268]	; (801619c <_malloc_r+0x33c>)
 801608e:	6819      	ldr	r1, [r3, #0]
 8016090:	45cb      	cmp	fp, r9
 8016092:	4411      	add	r1, r2
 8016094:	6019      	str	r1, [r3, #0]
 8016096:	f000 8142 	beq.w	801631e <_malloc_r+0x4be>
 801609a:	f8da 0000 	ldr.w	r0, [sl]
 801609e:	f8df e108 	ldr.w	lr, [pc, #264]	; 80161a8 <_malloc_r+0x348>
 80160a2:	3001      	adds	r0, #1
 80160a4:	bf1b      	ittet	ne
 80160a6:	ebcb 0b09 	rsbne	fp, fp, r9
 80160aa:	4459      	addne	r1, fp
 80160ac:	f8ce 9000 	streq.w	r9, [lr]
 80160b0:	6019      	strne	r1, [r3, #0]
 80160b2:	f019 0107 	ands.w	r1, r9, #7
 80160b6:	f000 8107 	beq.w	80162c8 <_malloc_r+0x468>
 80160ba:	f1c1 0008 	rsb	r0, r1, #8
 80160be:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 80160c2:	4481      	add	r9, r0
 80160c4:	3108      	adds	r1, #8
 80160c6:	444a      	add	r2, r9
 80160c8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80160cc:	ebc2 0a01 	rsb	sl, r2, r1
 80160d0:	4651      	mov	r1, sl
 80160d2:	4630      	mov	r0, r6
 80160d4:	9301      	str	r3, [sp, #4]
 80160d6:	f7fa f8bb 	bl	8010250 <_sbrk_r>
 80160da:	1c43      	adds	r3, r0, #1
 80160dc:	9b01      	ldr	r3, [sp, #4]
 80160de:	f000 812c 	beq.w	801633a <_malloc_r+0x4da>
 80160e2:	ebc9 0200 	rsb	r2, r9, r0
 80160e6:	4452      	add	r2, sl
 80160e8:	f042 0201 	orr.w	r2, r2, #1
 80160ec:	6819      	ldr	r1, [r3, #0]
 80160ee:	f8c7 9008 	str.w	r9, [r7, #8]
 80160f2:	4451      	add	r1, sl
 80160f4:	42bc      	cmp	r4, r7
 80160f6:	f8c9 2004 	str.w	r2, [r9, #4]
 80160fa:	6019      	str	r1, [r3, #0]
 80160fc:	f8df a09c 	ldr.w	sl, [pc, #156]	; 801619c <_malloc_r+0x33c>
 8016100:	d016      	beq.n	8016130 <_malloc_r+0x2d0>
 8016102:	f1b8 0f0f 	cmp.w	r8, #15
 8016106:	f240 80ee 	bls.w	80162e6 <_malloc_r+0x486>
 801610a:	6862      	ldr	r2, [r4, #4]
 801610c:	f1a8 030c 	sub.w	r3, r8, #12
 8016110:	f023 0307 	bic.w	r3, r3, #7
 8016114:	18e0      	adds	r0, r4, r3
 8016116:	f002 0201 	and.w	r2, r2, #1
 801611a:	f04f 0e05 	mov.w	lr, #5
 801611e:	431a      	orrs	r2, r3
 8016120:	2b0f      	cmp	r3, #15
 8016122:	6062      	str	r2, [r4, #4]
 8016124:	f8c0 e004 	str.w	lr, [r0, #4]
 8016128:	f8c0 e008 	str.w	lr, [r0, #8]
 801612c:	f200 8109 	bhi.w	8016342 <_malloc_r+0x4e2>
 8016130:	4b1b      	ldr	r3, [pc, #108]	; (80161a0 <_malloc_r+0x340>)
 8016132:	68bc      	ldr	r4, [r7, #8]
 8016134:	681a      	ldr	r2, [r3, #0]
 8016136:	4291      	cmp	r1, r2
 8016138:	bf88      	it	hi
 801613a:	6019      	strhi	r1, [r3, #0]
 801613c:	4b19      	ldr	r3, [pc, #100]	; (80161a4 <_malloc_r+0x344>)
 801613e:	681a      	ldr	r2, [r3, #0]
 8016140:	4291      	cmp	r1, r2
 8016142:	6862      	ldr	r2, [r4, #4]
 8016144:	bf88      	it	hi
 8016146:	6019      	strhi	r1, [r3, #0]
 8016148:	f022 0203 	bic.w	r2, r2, #3
 801614c:	4295      	cmp	r5, r2
 801614e:	eba2 0305 	sub.w	r3, r2, r5
 8016152:	d801      	bhi.n	8016158 <_malloc_r+0x2f8>
 8016154:	2b0f      	cmp	r3, #15
 8016156:	dc04      	bgt.n	8016162 <_malloc_r+0x302>
 8016158:	4630      	mov	r0, r6
 801615a:	f000 f971 	bl	8016440 <__malloc_unlock>
 801615e:	2400      	movs	r4, #0
 8016160:	e6aa      	b.n	8015eb8 <_malloc_r+0x58>
 8016162:	1962      	adds	r2, r4, r5
 8016164:	f043 0301 	orr.w	r3, r3, #1
 8016168:	f045 0501 	orr.w	r5, r5, #1
 801616c:	6065      	str	r5, [r4, #4]
 801616e:	4630      	mov	r0, r6
 8016170:	60ba      	str	r2, [r7, #8]
 8016172:	6053      	str	r3, [r2, #4]
 8016174:	f000 f964 	bl	8016440 <__malloc_unlock>
 8016178:	3408      	adds	r4, #8
 801617a:	4620      	mov	r0, r4
 801617c:	b003      	add	sp, #12
 801617e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016182:	2814      	cmp	r0, #20
 8016184:	d968      	bls.n	8016258 <_malloc_r+0x3f8>
 8016186:	2854      	cmp	r0, #84	; 0x54
 8016188:	f200 8097 	bhi.w	80162ba <_malloc_r+0x45a>
 801618c:	0b28      	lsrs	r0, r5, #12
 801618e:	306e      	adds	r0, #110	; 0x6e
 8016190:	0041      	lsls	r1, r0, #1
 8016192:	e6a5      	b.n	8015ee0 <_malloc_r+0x80>
 8016194:	20000c7c 	.word	0x20000c7c
 8016198:	20002f7c 	.word	0x20002f7c
 801619c:	20002f80 	.word	0x20002f80
 80161a0:	20002f78 	.word	0x20002f78
 80161a4:	20002f74 	.word	0x20002f74
 80161a8:	20001088 	.word	0x20001088
 80161ac:	0a5a      	lsrs	r2, r3, #9
 80161ae:	2a04      	cmp	r2, #4
 80161b0:	d955      	bls.n	801625e <_malloc_r+0x3fe>
 80161b2:	2a14      	cmp	r2, #20
 80161b4:	f200 80a7 	bhi.w	8016306 <_malloc_r+0x4a6>
 80161b8:	325b      	adds	r2, #91	; 0x5b
 80161ba:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 80161be:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 80161c2:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8016380 <_malloc_r+0x520>
 80161c6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80161ca:	4561      	cmp	r1, ip
 80161cc:	d07f      	beq.n	80162ce <_malloc_r+0x46e>
 80161ce:	684a      	ldr	r2, [r1, #4]
 80161d0:	f022 0203 	bic.w	r2, r2, #3
 80161d4:	4293      	cmp	r3, r2
 80161d6:	d202      	bcs.n	80161de <_malloc_r+0x37e>
 80161d8:	6889      	ldr	r1, [r1, #8]
 80161da:	458c      	cmp	ip, r1
 80161dc:	d1f7      	bne.n	80161ce <_malloc_r+0x36e>
 80161de:	68ca      	ldr	r2, [r1, #12]
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	60e2      	str	r2, [r4, #12]
 80161e4:	60a1      	str	r1, [r4, #8]
 80161e6:	6094      	str	r4, [r2, #8]
 80161e8:	60cc      	str	r4, [r1, #12]
 80161ea:	e6bb      	b.n	8015f64 <_malloc_r+0x104>
 80161ec:	1963      	adds	r3, r4, r5
 80161ee:	f042 0701 	orr.w	r7, r2, #1
 80161f2:	f045 0501 	orr.w	r5, r5, #1
 80161f6:	6065      	str	r5, [r4, #4]
 80161f8:	4630      	mov	r0, r6
 80161fa:	614b      	str	r3, [r1, #20]
 80161fc:	610b      	str	r3, [r1, #16]
 80161fe:	f8c3 e00c 	str.w	lr, [r3, #12]
 8016202:	f8c3 e008 	str.w	lr, [r3, #8]
 8016206:	605f      	str	r7, [r3, #4]
 8016208:	509a      	str	r2, [r3, r2]
 801620a:	3408      	adds	r4, #8
 801620c:	f000 f918 	bl	8016440 <__malloc_unlock>
 8016210:	e652      	b.n	8015eb8 <_malloc_r+0x58>
 8016212:	684b      	ldr	r3, [r1, #4]
 8016214:	e6a6      	b.n	8015f64 <_malloc_r+0x104>
 8016216:	f109 0901 	add.w	r9, r9, #1
 801621a:	f019 0f03 	tst.w	r9, #3
 801621e:	f10c 0c08 	add.w	ip, ip, #8
 8016222:	f47f aeb1 	bne.w	8015f88 <_malloc_r+0x128>
 8016226:	e02c      	b.n	8016282 <_malloc_r+0x422>
 8016228:	f104 0308 	add.w	r3, r4, #8
 801622c:	6964      	ldr	r4, [r4, #20]
 801622e:	42a3      	cmp	r3, r4
 8016230:	bf08      	it	eq
 8016232:	3002      	addeq	r0, #2
 8016234:	f43f ae69 	beq.w	8015f0a <_malloc_r+0xaa>
 8016238:	e62e      	b.n	8015e98 <_malloc_r+0x38>
 801623a:	441a      	add	r2, r3
 801623c:	461c      	mov	r4, r3
 801623e:	6851      	ldr	r1, [r2, #4]
 8016240:	68db      	ldr	r3, [r3, #12]
 8016242:	f854 5f08 	ldr.w	r5, [r4, #8]!
 8016246:	f041 0101 	orr.w	r1, r1, #1
 801624a:	6051      	str	r1, [r2, #4]
 801624c:	4630      	mov	r0, r6
 801624e:	60eb      	str	r3, [r5, #12]
 8016250:	609d      	str	r5, [r3, #8]
 8016252:	f000 f8f5 	bl	8016440 <__malloc_unlock>
 8016256:	e62f      	b.n	8015eb8 <_malloc_r+0x58>
 8016258:	305b      	adds	r0, #91	; 0x5b
 801625a:	0041      	lsls	r1, r0, #1
 801625c:	e640      	b.n	8015ee0 <_malloc_r+0x80>
 801625e:	099a      	lsrs	r2, r3, #6
 8016260:	3238      	adds	r2, #56	; 0x38
 8016262:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8016266:	e7aa      	b.n	80161be <_malloc_r+0x35e>
 8016268:	42bc      	cmp	r4, r7
 801626a:	4b45      	ldr	r3, [pc, #276]	; (8016380 <_malloc_r+0x520>)
 801626c:	f43f af0e 	beq.w	801608c <_malloc_r+0x22c>
 8016270:	689c      	ldr	r4, [r3, #8]
 8016272:	6862      	ldr	r2, [r4, #4]
 8016274:	f022 0203 	bic.w	r2, r2, #3
 8016278:	e768      	b.n	801614c <_malloc_r+0x2ec>
 801627a:	f8d8 8000 	ldr.w	r8, [r8]
 801627e:	4598      	cmp	r8, r3
 8016280:	d17c      	bne.n	801637c <_malloc_r+0x51c>
 8016282:	f010 0f03 	tst.w	r0, #3
 8016286:	f1a8 0308 	sub.w	r3, r8, #8
 801628a:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 801628e:	d1f4      	bne.n	801627a <_malloc_r+0x41a>
 8016290:	687b      	ldr	r3, [r7, #4]
 8016292:	ea23 0304 	bic.w	r3, r3, r4
 8016296:	607b      	str	r3, [r7, #4]
 8016298:	0064      	lsls	r4, r4, #1
 801629a:	429c      	cmp	r4, r3
 801629c:	f63f aeca 	bhi.w	8016034 <_malloc_r+0x1d4>
 80162a0:	2c00      	cmp	r4, #0
 80162a2:	f43f aec7 	beq.w	8016034 <_malloc_r+0x1d4>
 80162a6:	4223      	tst	r3, r4
 80162a8:	4648      	mov	r0, r9
 80162aa:	f47f ae69 	bne.w	8015f80 <_malloc_r+0x120>
 80162ae:	0064      	lsls	r4, r4, #1
 80162b0:	4223      	tst	r3, r4
 80162b2:	f100 0004 	add.w	r0, r0, #4
 80162b6:	d0fa      	beq.n	80162ae <_malloc_r+0x44e>
 80162b8:	e662      	b.n	8015f80 <_malloc_r+0x120>
 80162ba:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 80162be:	d818      	bhi.n	80162f2 <_malloc_r+0x492>
 80162c0:	0be8      	lsrs	r0, r5, #15
 80162c2:	3077      	adds	r0, #119	; 0x77
 80162c4:	0041      	lsls	r1, r0, #1
 80162c6:	e60b      	b.n	8015ee0 <_malloc_r+0x80>
 80162c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80162cc:	e6fb      	b.n	80160c6 <_malloc_r+0x266>
 80162ce:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80162d2:	1092      	asrs	r2, r2, #2
 80162d4:	f04f 0c01 	mov.w	ip, #1
 80162d8:	fa0c f202 	lsl.w	r2, ip, r2
 80162dc:	4313      	orrs	r3, r2
 80162de:	f8c8 3004 	str.w	r3, [r8, #4]
 80162e2:	460a      	mov	r2, r1
 80162e4:	e77d      	b.n	80161e2 <_malloc_r+0x382>
 80162e6:	2301      	movs	r3, #1
 80162e8:	f8c9 3004 	str.w	r3, [r9, #4]
 80162ec:	464c      	mov	r4, r9
 80162ee:	2200      	movs	r2, #0
 80162f0:	e72c      	b.n	801614c <_malloc_r+0x2ec>
 80162f2:	f240 5354 	movw	r3, #1364	; 0x554
 80162f6:	4298      	cmp	r0, r3
 80162f8:	d81c      	bhi.n	8016334 <_malloc_r+0x4d4>
 80162fa:	0ca8      	lsrs	r0, r5, #18
 80162fc:	307c      	adds	r0, #124	; 0x7c
 80162fe:	0041      	lsls	r1, r0, #1
 8016300:	e5ee      	b.n	8015ee0 <_malloc_r+0x80>
 8016302:	3210      	adds	r2, #16
 8016304:	e6b4      	b.n	8016070 <_malloc_r+0x210>
 8016306:	2a54      	cmp	r2, #84	; 0x54
 8016308:	d823      	bhi.n	8016352 <_malloc_r+0x4f2>
 801630a:	0b1a      	lsrs	r2, r3, #12
 801630c:	326e      	adds	r2, #110	; 0x6e
 801630e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8016312:	e754      	b.n	80161be <_malloc_r+0x35e>
 8016314:	68bc      	ldr	r4, [r7, #8]
 8016316:	6862      	ldr	r2, [r4, #4]
 8016318:	f022 0203 	bic.w	r2, r2, #3
 801631c:	e716      	b.n	801614c <_malloc_r+0x2ec>
 801631e:	f3cb 000b 	ubfx	r0, fp, #0, #12
 8016322:	2800      	cmp	r0, #0
 8016324:	f47f aeb9 	bne.w	801609a <_malloc_r+0x23a>
 8016328:	4442      	add	r2, r8
 801632a:	68bb      	ldr	r3, [r7, #8]
 801632c:	f042 0201 	orr.w	r2, r2, #1
 8016330:	605a      	str	r2, [r3, #4]
 8016332:	e6fd      	b.n	8016130 <_malloc_r+0x2d0>
 8016334:	21fc      	movs	r1, #252	; 0xfc
 8016336:	207e      	movs	r0, #126	; 0x7e
 8016338:	e5d2      	b.n	8015ee0 <_malloc_r+0x80>
 801633a:	2201      	movs	r2, #1
 801633c:	f04f 0a00 	mov.w	sl, #0
 8016340:	e6d4      	b.n	80160ec <_malloc_r+0x28c>
 8016342:	f104 0108 	add.w	r1, r4, #8
 8016346:	4630      	mov	r0, r6
 8016348:	f000 fd0a 	bl	8016d60 <_free_r>
 801634c:	f8da 1000 	ldr.w	r1, [sl]
 8016350:	e6ee      	b.n	8016130 <_malloc_r+0x2d0>
 8016352:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8016356:	d804      	bhi.n	8016362 <_malloc_r+0x502>
 8016358:	0bda      	lsrs	r2, r3, #15
 801635a:	3277      	adds	r2, #119	; 0x77
 801635c:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8016360:	e72d      	b.n	80161be <_malloc_r+0x35e>
 8016362:	f240 5154 	movw	r1, #1364	; 0x554
 8016366:	428a      	cmp	r2, r1
 8016368:	d804      	bhi.n	8016374 <_malloc_r+0x514>
 801636a:	0c9a      	lsrs	r2, r3, #18
 801636c:	327c      	adds	r2, #124	; 0x7c
 801636e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8016372:	e724      	b.n	80161be <_malloc_r+0x35e>
 8016374:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 8016378:	227e      	movs	r2, #126	; 0x7e
 801637a:	e720      	b.n	80161be <_malloc_r+0x35e>
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	e78b      	b.n	8016298 <_malloc_r+0x438>
 8016380:	20000c7c 	.word	0x20000c7c
	...

08016390 <memchr>:
 8016390:	0783      	lsls	r3, r0, #30
 8016392:	b470      	push	{r4, r5, r6}
 8016394:	b2c9      	uxtb	r1, r1
 8016396:	d040      	beq.n	801641a <memchr+0x8a>
 8016398:	1e54      	subs	r4, r2, #1
 801639a:	2a00      	cmp	r2, #0
 801639c:	d03f      	beq.n	801641e <memchr+0x8e>
 801639e:	7803      	ldrb	r3, [r0, #0]
 80163a0:	428b      	cmp	r3, r1
 80163a2:	bf18      	it	ne
 80163a4:	1c43      	addne	r3, r0, #1
 80163a6:	d106      	bne.n	80163b6 <memchr+0x26>
 80163a8:	e01d      	b.n	80163e6 <memchr+0x56>
 80163aa:	b1f4      	cbz	r4, 80163ea <memchr+0x5a>
 80163ac:	7802      	ldrb	r2, [r0, #0]
 80163ae:	428a      	cmp	r2, r1
 80163b0:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80163b4:	d017      	beq.n	80163e6 <memchr+0x56>
 80163b6:	f013 0f03 	tst.w	r3, #3
 80163ba:	4618      	mov	r0, r3
 80163bc:	f103 0301 	add.w	r3, r3, #1
 80163c0:	d1f3      	bne.n	80163aa <memchr+0x1a>
 80163c2:	2c03      	cmp	r4, #3
 80163c4:	d814      	bhi.n	80163f0 <memchr+0x60>
 80163c6:	b184      	cbz	r4, 80163ea <memchr+0x5a>
 80163c8:	7803      	ldrb	r3, [r0, #0]
 80163ca:	428b      	cmp	r3, r1
 80163cc:	d00b      	beq.n	80163e6 <memchr+0x56>
 80163ce:	1905      	adds	r5, r0, r4
 80163d0:	1c43      	adds	r3, r0, #1
 80163d2:	e002      	b.n	80163da <memchr+0x4a>
 80163d4:	7802      	ldrb	r2, [r0, #0]
 80163d6:	428a      	cmp	r2, r1
 80163d8:	d005      	beq.n	80163e6 <memchr+0x56>
 80163da:	42ab      	cmp	r3, r5
 80163dc:	4618      	mov	r0, r3
 80163de:	f103 0301 	add.w	r3, r3, #1
 80163e2:	d1f7      	bne.n	80163d4 <memchr+0x44>
 80163e4:	2000      	movs	r0, #0
 80163e6:	bc70      	pop	{r4, r5, r6}
 80163e8:	4770      	bx	lr
 80163ea:	4620      	mov	r0, r4
 80163ec:	bc70      	pop	{r4, r5, r6}
 80163ee:	4770      	bx	lr
 80163f0:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 80163f4:	4602      	mov	r2, r0
 80163f6:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 80163fa:	4610      	mov	r0, r2
 80163fc:	3204      	adds	r2, #4
 80163fe:	6803      	ldr	r3, [r0, #0]
 8016400:	4073      	eors	r3, r6
 8016402:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8016406:	ea25 0303 	bic.w	r3, r5, r3
 801640a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 801640e:	d1da      	bne.n	80163c6 <memchr+0x36>
 8016410:	3c04      	subs	r4, #4
 8016412:	2c03      	cmp	r4, #3
 8016414:	4610      	mov	r0, r2
 8016416:	d8f0      	bhi.n	80163fa <memchr+0x6a>
 8016418:	e7d5      	b.n	80163c6 <memchr+0x36>
 801641a:	4614      	mov	r4, r2
 801641c:	e7d1      	b.n	80163c2 <memchr+0x32>
 801641e:	4610      	mov	r0, r2
 8016420:	e7e1      	b.n	80163e6 <memchr+0x56>
 8016422:	bf00      	nop
	...

08016430 <__malloc_lock>:
 8016430:	4770      	bx	lr
 8016432:	bf00      	nop
	...

08016440 <__malloc_unlock>:
 8016440:	4770      	bx	lr
 8016442:	bf00      	nop
	...

08016450 <_Balloc>:
 8016450:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8016452:	b570      	push	{r4, r5, r6, lr}
 8016454:	4605      	mov	r5, r0
 8016456:	460c      	mov	r4, r1
 8016458:	b14b      	cbz	r3, 801646e <_Balloc+0x1e>
 801645a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801645e:	b180      	cbz	r0, 8016482 <_Balloc+0x32>
 8016460:	6802      	ldr	r2, [r0, #0]
 8016462:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8016466:	2300      	movs	r3, #0
 8016468:	6103      	str	r3, [r0, #16]
 801646a:	60c3      	str	r3, [r0, #12]
 801646c:	bd70      	pop	{r4, r5, r6, pc}
 801646e:	2104      	movs	r1, #4
 8016470:	2221      	movs	r2, #33	; 0x21
 8016472:	f000 fbf5 	bl	8016c60 <_calloc_r>
 8016476:	64e8      	str	r0, [r5, #76]	; 0x4c
 8016478:	4603      	mov	r3, r0
 801647a:	2800      	cmp	r0, #0
 801647c:	d1ed      	bne.n	801645a <_Balloc+0xa>
 801647e:	2000      	movs	r0, #0
 8016480:	bd70      	pop	{r4, r5, r6, pc}
 8016482:	2101      	movs	r1, #1
 8016484:	fa01 f604 	lsl.w	r6, r1, r4
 8016488:	1d72      	adds	r2, r6, #5
 801648a:	4628      	mov	r0, r5
 801648c:	0092      	lsls	r2, r2, #2
 801648e:	f000 fbe7 	bl	8016c60 <_calloc_r>
 8016492:	2800      	cmp	r0, #0
 8016494:	d0f3      	beq.n	801647e <_Balloc+0x2e>
 8016496:	6044      	str	r4, [r0, #4]
 8016498:	6086      	str	r6, [r0, #8]
 801649a:	e7e4      	b.n	8016466 <_Balloc+0x16>
 801649c:	0000      	movs	r0, r0
	...

080164a0 <_Bfree>:
 80164a0:	b131      	cbz	r1, 80164b0 <_Bfree+0x10>
 80164a2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80164a4:	684a      	ldr	r2, [r1, #4]
 80164a6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80164aa:	6008      	str	r0, [r1, #0]
 80164ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80164b0:	4770      	bx	lr
 80164b2:	bf00      	nop
	...

080164c0 <__multadd>:
 80164c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80164c2:	690c      	ldr	r4, [r1, #16]
 80164c4:	b083      	sub	sp, #12
 80164c6:	460d      	mov	r5, r1
 80164c8:	4606      	mov	r6, r0
 80164ca:	f101 0e14 	add.w	lr, r1, #20
 80164ce:	2700      	movs	r7, #0
 80164d0:	f8de 1000 	ldr.w	r1, [lr]
 80164d4:	b288      	uxth	r0, r1
 80164d6:	0c09      	lsrs	r1, r1, #16
 80164d8:	fb02 3300 	mla	r3, r2, r0, r3
 80164dc:	fb02 f101 	mul.w	r1, r2, r1
 80164e0:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 80164e4:	3701      	adds	r7, #1
 80164e6:	b29b      	uxth	r3, r3
 80164e8:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 80164ec:	42bc      	cmp	r4, r7
 80164ee:	f84e 3b04 	str.w	r3, [lr], #4
 80164f2:	ea4f 4311 	mov.w	r3, r1, lsr #16
 80164f6:	dceb      	bgt.n	80164d0 <__multadd+0x10>
 80164f8:	b13b      	cbz	r3, 801650a <__multadd+0x4a>
 80164fa:	68aa      	ldr	r2, [r5, #8]
 80164fc:	4294      	cmp	r4, r2
 80164fe:	da07      	bge.n	8016510 <__multadd+0x50>
 8016500:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 8016504:	3401      	adds	r4, #1
 8016506:	6153      	str	r3, [r2, #20]
 8016508:	612c      	str	r4, [r5, #16]
 801650a:	4628      	mov	r0, r5
 801650c:	b003      	add	sp, #12
 801650e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016510:	6869      	ldr	r1, [r5, #4]
 8016512:	9301      	str	r3, [sp, #4]
 8016514:	3101      	adds	r1, #1
 8016516:	4630      	mov	r0, r6
 8016518:	f7ff ff9a 	bl	8016450 <_Balloc>
 801651c:	692a      	ldr	r2, [r5, #16]
 801651e:	3202      	adds	r2, #2
 8016520:	f105 010c 	add.w	r1, r5, #12
 8016524:	4607      	mov	r7, r0
 8016526:	0092      	lsls	r2, r2, #2
 8016528:	300c      	adds	r0, #12
 801652a:	f7f6 fa51 	bl	800c9d0 <memcpy>
 801652e:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 8016530:	6869      	ldr	r1, [r5, #4]
 8016532:	9b01      	ldr	r3, [sp, #4]
 8016534:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8016538:	6028      	str	r0, [r5, #0]
 801653a:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 801653e:	463d      	mov	r5, r7
 8016540:	e7de      	b.n	8016500 <__multadd+0x40>
 8016542:	bf00      	nop
	...

08016550 <__hi0bits>:
 8016550:	0c03      	lsrs	r3, r0, #16
 8016552:	041b      	lsls	r3, r3, #16
 8016554:	b9b3      	cbnz	r3, 8016584 <__hi0bits+0x34>
 8016556:	0400      	lsls	r0, r0, #16
 8016558:	2310      	movs	r3, #16
 801655a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801655e:	bf04      	itt	eq
 8016560:	0200      	lsleq	r0, r0, #8
 8016562:	3308      	addeq	r3, #8
 8016564:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8016568:	bf04      	itt	eq
 801656a:	0100      	lsleq	r0, r0, #4
 801656c:	3304      	addeq	r3, #4
 801656e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8016572:	bf04      	itt	eq
 8016574:	0080      	lsleq	r0, r0, #2
 8016576:	3302      	addeq	r3, #2
 8016578:	2800      	cmp	r0, #0
 801657a:	db07      	blt.n	801658c <__hi0bits+0x3c>
 801657c:	0042      	lsls	r2, r0, #1
 801657e:	d403      	bmi.n	8016588 <__hi0bits+0x38>
 8016580:	2020      	movs	r0, #32
 8016582:	4770      	bx	lr
 8016584:	2300      	movs	r3, #0
 8016586:	e7e8      	b.n	801655a <__hi0bits+0xa>
 8016588:	1c58      	adds	r0, r3, #1
 801658a:	4770      	bx	lr
 801658c:	4618      	mov	r0, r3
 801658e:	4770      	bx	lr

08016590 <__lo0bits>:
 8016590:	6803      	ldr	r3, [r0, #0]
 8016592:	f013 0207 	ands.w	r2, r3, #7
 8016596:	d007      	beq.n	80165a8 <__lo0bits+0x18>
 8016598:	07d9      	lsls	r1, r3, #31
 801659a:	d420      	bmi.n	80165de <__lo0bits+0x4e>
 801659c:	079a      	lsls	r2, r3, #30
 801659e:	d420      	bmi.n	80165e2 <__lo0bits+0x52>
 80165a0:	089b      	lsrs	r3, r3, #2
 80165a2:	6003      	str	r3, [r0, #0]
 80165a4:	2002      	movs	r0, #2
 80165a6:	4770      	bx	lr
 80165a8:	b299      	uxth	r1, r3
 80165aa:	b909      	cbnz	r1, 80165b0 <__lo0bits+0x20>
 80165ac:	0c1b      	lsrs	r3, r3, #16
 80165ae:	2210      	movs	r2, #16
 80165b0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80165b4:	bf04      	itt	eq
 80165b6:	0a1b      	lsreq	r3, r3, #8
 80165b8:	3208      	addeq	r2, #8
 80165ba:	0719      	lsls	r1, r3, #28
 80165bc:	bf04      	itt	eq
 80165be:	091b      	lsreq	r3, r3, #4
 80165c0:	3204      	addeq	r2, #4
 80165c2:	0799      	lsls	r1, r3, #30
 80165c4:	bf04      	itt	eq
 80165c6:	089b      	lsreq	r3, r3, #2
 80165c8:	3202      	addeq	r2, #2
 80165ca:	07d9      	lsls	r1, r3, #31
 80165cc:	d404      	bmi.n	80165d8 <__lo0bits+0x48>
 80165ce:	085b      	lsrs	r3, r3, #1
 80165d0:	d101      	bne.n	80165d6 <__lo0bits+0x46>
 80165d2:	2020      	movs	r0, #32
 80165d4:	4770      	bx	lr
 80165d6:	3201      	adds	r2, #1
 80165d8:	6003      	str	r3, [r0, #0]
 80165da:	4610      	mov	r0, r2
 80165dc:	4770      	bx	lr
 80165de:	2000      	movs	r0, #0
 80165e0:	4770      	bx	lr
 80165e2:	085b      	lsrs	r3, r3, #1
 80165e4:	6003      	str	r3, [r0, #0]
 80165e6:	2001      	movs	r0, #1
 80165e8:	4770      	bx	lr
 80165ea:	bf00      	nop
 80165ec:	0000      	movs	r0, r0
	...

080165f0 <__i2b>:
 80165f0:	b510      	push	{r4, lr}
 80165f2:	460c      	mov	r4, r1
 80165f4:	2101      	movs	r1, #1
 80165f6:	f7ff ff2b 	bl	8016450 <_Balloc>
 80165fa:	2201      	movs	r2, #1
 80165fc:	6144      	str	r4, [r0, #20]
 80165fe:	6102      	str	r2, [r0, #16]
 8016600:	bd10      	pop	{r4, pc}
 8016602:	bf00      	nop
	...

08016610 <__multiply>:
 8016610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016614:	690f      	ldr	r7, [r1, #16]
 8016616:	6916      	ldr	r6, [r2, #16]
 8016618:	42b7      	cmp	r7, r6
 801661a:	b083      	sub	sp, #12
 801661c:	460d      	mov	r5, r1
 801661e:	4614      	mov	r4, r2
 8016620:	f2c0 808d 	blt.w	801673e <__multiply+0x12e>
 8016624:	4633      	mov	r3, r6
 8016626:	463e      	mov	r6, r7
 8016628:	461f      	mov	r7, r3
 801662a:	68ab      	ldr	r3, [r5, #8]
 801662c:	6869      	ldr	r1, [r5, #4]
 801662e:	eb06 0807 	add.w	r8, r6, r7
 8016632:	4598      	cmp	r8, r3
 8016634:	bfc8      	it	gt
 8016636:	3101      	addgt	r1, #1
 8016638:	f7ff ff0a 	bl	8016450 <_Balloc>
 801663c:	f100 0c14 	add.w	ip, r0, #20
 8016640:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 8016644:	45cc      	cmp	ip, r9
 8016646:	9000      	str	r0, [sp, #0]
 8016648:	d205      	bcs.n	8016656 <__multiply+0x46>
 801664a:	4663      	mov	r3, ip
 801664c:	2100      	movs	r1, #0
 801664e:	f843 1b04 	str.w	r1, [r3], #4
 8016652:	4599      	cmp	r9, r3
 8016654:	d8fb      	bhi.n	801664e <__multiply+0x3e>
 8016656:	f104 0214 	add.w	r2, r4, #20
 801665a:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 801665e:	f105 0314 	add.w	r3, r5, #20
 8016662:	4552      	cmp	r2, sl
 8016664:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8016668:	d254      	bcs.n	8016714 <__multiply+0x104>
 801666a:	f8cd 9004 	str.w	r9, [sp, #4]
 801666e:	4699      	mov	r9, r3
 8016670:	f852 3b04 	ldr.w	r3, [r2], #4
 8016674:	fa1f fb83 	uxth.w	fp, r3
 8016678:	f1bb 0f00 	cmp.w	fp, #0
 801667c:	d020      	beq.n	80166c0 <__multiply+0xb0>
 801667e:	2000      	movs	r0, #0
 8016680:	464f      	mov	r7, r9
 8016682:	4666      	mov	r6, ip
 8016684:	4605      	mov	r5, r0
 8016686:	e000      	b.n	801668a <__multiply+0x7a>
 8016688:	461e      	mov	r6, r3
 801668a:	f857 4b04 	ldr.w	r4, [r7], #4
 801668e:	6830      	ldr	r0, [r6, #0]
 8016690:	b2a1      	uxth	r1, r4
 8016692:	b283      	uxth	r3, r0
 8016694:	fb0b 3101 	mla	r1, fp, r1, r3
 8016698:	0c24      	lsrs	r4, r4, #16
 801669a:	0c00      	lsrs	r0, r0, #16
 801669c:	194b      	adds	r3, r1, r5
 801669e:	fb0b 0004 	mla	r0, fp, r4, r0
 80166a2:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 80166a6:	b299      	uxth	r1, r3
 80166a8:	4633      	mov	r3, r6
 80166aa:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80166ae:	45be      	cmp	lr, r7
 80166b0:	ea4f 4510 	mov.w	r5, r0, lsr #16
 80166b4:	f843 1b04 	str.w	r1, [r3], #4
 80166b8:	d8e6      	bhi.n	8016688 <__multiply+0x78>
 80166ba:	6075      	str	r5, [r6, #4]
 80166bc:	f852 3c04 	ldr.w	r3, [r2, #-4]
 80166c0:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 80166c4:	d020      	beq.n	8016708 <__multiply+0xf8>
 80166c6:	f8dc 3000 	ldr.w	r3, [ip]
 80166ca:	4667      	mov	r7, ip
 80166cc:	4618      	mov	r0, r3
 80166ce:	464d      	mov	r5, r9
 80166d0:	2100      	movs	r1, #0
 80166d2:	e000      	b.n	80166d6 <__multiply+0xc6>
 80166d4:	4637      	mov	r7, r6
 80166d6:	882c      	ldrh	r4, [r5, #0]
 80166d8:	0c00      	lsrs	r0, r0, #16
 80166da:	fb0b 0004 	mla	r0, fp, r4, r0
 80166de:	4401      	add	r1, r0
 80166e0:	b29c      	uxth	r4, r3
 80166e2:	463e      	mov	r6, r7
 80166e4:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 80166e8:	f846 3b04 	str.w	r3, [r6], #4
 80166ec:	6878      	ldr	r0, [r7, #4]
 80166ee:	f855 4b04 	ldr.w	r4, [r5], #4
 80166f2:	b283      	uxth	r3, r0
 80166f4:	0c24      	lsrs	r4, r4, #16
 80166f6:	fb0b 3404 	mla	r4, fp, r4, r3
 80166fa:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 80166fe:	45ae      	cmp	lr, r5
 8016700:	ea4f 4113 	mov.w	r1, r3, lsr #16
 8016704:	d8e6      	bhi.n	80166d4 <__multiply+0xc4>
 8016706:	607b      	str	r3, [r7, #4]
 8016708:	4592      	cmp	sl, r2
 801670a:	f10c 0c04 	add.w	ip, ip, #4
 801670e:	d8af      	bhi.n	8016670 <__multiply+0x60>
 8016710:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8016714:	f1b8 0f00 	cmp.w	r8, #0
 8016718:	dd0b      	ble.n	8016732 <__multiply+0x122>
 801671a:	f859 3c04 	ldr.w	r3, [r9, #-4]
 801671e:	f1a9 0904 	sub.w	r9, r9, #4
 8016722:	b11b      	cbz	r3, 801672c <__multiply+0x11c>
 8016724:	e005      	b.n	8016732 <__multiply+0x122>
 8016726:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 801672a:	b913      	cbnz	r3, 8016732 <__multiply+0x122>
 801672c:	f1b8 0801 	subs.w	r8, r8, #1
 8016730:	d1f9      	bne.n	8016726 <__multiply+0x116>
 8016732:	9800      	ldr	r0, [sp, #0]
 8016734:	f8c0 8010 	str.w	r8, [r0, #16]
 8016738:	b003      	add	sp, #12
 801673a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801673e:	4615      	mov	r5, r2
 8016740:	460c      	mov	r4, r1
 8016742:	e772      	b.n	801662a <__multiply+0x1a>
	...

08016750 <__pow5mult>:
 8016750:	f012 0303 	ands.w	r3, r2, #3
 8016754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016758:	4614      	mov	r4, r2
 801675a:	4607      	mov	r7, r0
 801675c:	460e      	mov	r6, r1
 801675e:	d12d      	bne.n	80167bc <__pow5mult+0x6c>
 8016760:	10a4      	asrs	r4, r4, #2
 8016762:	d01c      	beq.n	801679e <__pow5mult+0x4e>
 8016764:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 8016766:	b395      	cbz	r5, 80167ce <__pow5mult+0x7e>
 8016768:	07e3      	lsls	r3, r4, #31
 801676a:	f04f 0800 	mov.w	r8, #0
 801676e:	d406      	bmi.n	801677e <__pow5mult+0x2e>
 8016770:	1064      	asrs	r4, r4, #1
 8016772:	d014      	beq.n	801679e <__pow5mult+0x4e>
 8016774:	6828      	ldr	r0, [r5, #0]
 8016776:	b1a8      	cbz	r0, 80167a4 <__pow5mult+0x54>
 8016778:	4605      	mov	r5, r0
 801677a:	07e3      	lsls	r3, r4, #31
 801677c:	d5f8      	bpl.n	8016770 <__pow5mult+0x20>
 801677e:	4638      	mov	r0, r7
 8016780:	4631      	mov	r1, r6
 8016782:	462a      	mov	r2, r5
 8016784:	f7ff ff44 	bl	8016610 <__multiply>
 8016788:	b1b6      	cbz	r6, 80167b8 <__pow5mult+0x68>
 801678a:	6872      	ldr	r2, [r6, #4]
 801678c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801678e:	1064      	asrs	r4, r4, #1
 8016790:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016794:	6031      	str	r1, [r6, #0]
 8016796:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 801679a:	4606      	mov	r6, r0
 801679c:	d1ea      	bne.n	8016774 <__pow5mult+0x24>
 801679e:	4630      	mov	r0, r6
 80167a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80167a4:	4629      	mov	r1, r5
 80167a6:	462a      	mov	r2, r5
 80167a8:	4638      	mov	r0, r7
 80167aa:	f7ff ff31 	bl	8016610 <__multiply>
 80167ae:	6028      	str	r0, [r5, #0]
 80167b0:	f8c0 8000 	str.w	r8, [r0]
 80167b4:	4605      	mov	r5, r0
 80167b6:	e7e0      	b.n	801677a <__pow5mult+0x2a>
 80167b8:	4606      	mov	r6, r0
 80167ba:	e7d9      	b.n	8016770 <__pow5mult+0x20>
 80167bc:	1e5a      	subs	r2, r3, #1
 80167be:	4d0b      	ldr	r5, [pc, #44]	; (80167ec <__pow5mult+0x9c>)
 80167c0:	2300      	movs	r3, #0
 80167c2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80167c6:	f7ff fe7b 	bl	80164c0 <__multadd>
 80167ca:	4606      	mov	r6, r0
 80167cc:	e7c8      	b.n	8016760 <__pow5mult+0x10>
 80167ce:	2101      	movs	r1, #1
 80167d0:	4638      	mov	r0, r7
 80167d2:	f7ff fe3d 	bl	8016450 <_Balloc>
 80167d6:	f240 2171 	movw	r1, #625	; 0x271
 80167da:	2201      	movs	r2, #1
 80167dc:	2300      	movs	r3, #0
 80167de:	6141      	str	r1, [r0, #20]
 80167e0:	6102      	str	r2, [r0, #16]
 80167e2:	4605      	mov	r5, r0
 80167e4:	64b8      	str	r0, [r7, #72]	; 0x48
 80167e6:	6003      	str	r3, [r0, #0]
 80167e8:	e7be      	b.n	8016768 <__pow5mult+0x18>
 80167ea:	bf00      	nop
 80167ec:	08017ed0 	.word	0x08017ed0

080167f0 <__lshift>:
 80167f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80167f4:	690f      	ldr	r7, [r1, #16]
 80167f6:	688b      	ldr	r3, [r1, #8]
 80167f8:	ea4f 1962 	mov.w	r9, r2, asr #5
 80167fc:	444f      	add	r7, r9
 80167fe:	1c7d      	adds	r5, r7, #1
 8016800:	429d      	cmp	r5, r3
 8016802:	460e      	mov	r6, r1
 8016804:	4614      	mov	r4, r2
 8016806:	6849      	ldr	r1, [r1, #4]
 8016808:	4680      	mov	r8, r0
 801680a:	dd04      	ble.n	8016816 <__lshift+0x26>
 801680c:	005b      	lsls	r3, r3, #1
 801680e:	429d      	cmp	r5, r3
 8016810:	f101 0101 	add.w	r1, r1, #1
 8016814:	dcfa      	bgt.n	801680c <__lshift+0x1c>
 8016816:	4640      	mov	r0, r8
 8016818:	f7ff fe1a 	bl	8016450 <_Balloc>
 801681c:	f1b9 0f00 	cmp.w	r9, #0
 8016820:	f100 0114 	add.w	r1, r0, #20
 8016824:	dd09      	ble.n	801683a <__lshift+0x4a>
 8016826:	2300      	movs	r3, #0
 8016828:	469e      	mov	lr, r3
 801682a:	460a      	mov	r2, r1
 801682c:	3301      	adds	r3, #1
 801682e:	454b      	cmp	r3, r9
 8016830:	f842 eb04 	str.w	lr, [r2], #4
 8016834:	d1fa      	bne.n	801682c <__lshift+0x3c>
 8016836:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801683a:	6932      	ldr	r2, [r6, #16]
 801683c:	f106 0314 	add.w	r3, r6, #20
 8016840:	f014 0c1f 	ands.w	ip, r4, #31
 8016844:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 8016848:	d01f      	beq.n	801688a <__lshift+0x9a>
 801684a:	f1cc 0920 	rsb	r9, ip, #32
 801684e:	2200      	movs	r2, #0
 8016850:	681c      	ldr	r4, [r3, #0]
 8016852:	fa04 f40c 	lsl.w	r4, r4, ip
 8016856:	4314      	orrs	r4, r2
 8016858:	468a      	mov	sl, r1
 801685a:	f841 4b04 	str.w	r4, [r1], #4
 801685e:	f853 4b04 	ldr.w	r4, [r3], #4
 8016862:	459e      	cmp	lr, r3
 8016864:	fa24 f209 	lsr.w	r2, r4, r9
 8016868:	d8f2      	bhi.n	8016850 <__lshift+0x60>
 801686a:	f8ca 2004 	str.w	r2, [sl, #4]
 801686e:	b102      	cbz	r2, 8016872 <__lshift+0x82>
 8016870:	1cbd      	adds	r5, r7, #2
 8016872:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8016876:	6872      	ldr	r2, [r6, #4]
 8016878:	3d01      	subs	r5, #1
 801687a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801687e:	6105      	str	r5, [r0, #16]
 8016880:	6031      	str	r1, [r6, #0]
 8016882:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8016886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801688a:	3904      	subs	r1, #4
 801688c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016890:	f841 2f04 	str.w	r2, [r1, #4]!
 8016894:	459e      	cmp	lr, r3
 8016896:	d8f9      	bhi.n	801688c <__lshift+0x9c>
 8016898:	e7eb      	b.n	8016872 <__lshift+0x82>
 801689a:	bf00      	nop
 801689c:	0000      	movs	r0, r0
	...

080168a0 <__mcmp>:
 80168a0:	6902      	ldr	r2, [r0, #16]
 80168a2:	690b      	ldr	r3, [r1, #16]
 80168a4:	1ad2      	subs	r2, r2, r3
 80168a6:	d113      	bne.n	80168d0 <__mcmp+0x30>
 80168a8:	009b      	lsls	r3, r3, #2
 80168aa:	3014      	adds	r0, #20
 80168ac:	3114      	adds	r1, #20
 80168ae:	4419      	add	r1, r3
 80168b0:	b410      	push	{r4}
 80168b2:	4403      	add	r3, r0
 80168b4:	e001      	b.n	80168ba <__mcmp+0x1a>
 80168b6:	4298      	cmp	r0, r3
 80168b8:	d20c      	bcs.n	80168d4 <__mcmp+0x34>
 80168ba:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80168be:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80168c2:	4294      	cmp	r4, r2
 80168c4:	d0f7      	beq.n	80168b6 <__mcmp+0x16>
 80168c6:	d309      	bcc.n	80168dc <__mcmp+0x3c>
 80168c8:	2001      	movs	r0, #1
 80168ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80168ce:	4770      	bx	lr
 80168d0:	4610      	mov	r0, r2
 80168d2:	4770      	bx	lr
 80168d4:	2000      	movs	r0, #0
 80168d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80168da:	4770      	bx	lr
 80168dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80168e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80168e4:	4770      	bx	lr
 80168e6:	bf00      	nop
	...

080168f0 <__mdiff>:
 80168f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168f4:	460e      	mov	r6, r1
 80168f6:	4605      	mov	r5, r0
 80168f8:	4611      	mov	r1, r2
 80168fa:	4630      	mov	r0, r6
 80168fc:	4614      	mov	r4, r2
 80168fe:	f7ff ffcf 	bl	80168a0 <__mcmp>
 8016902:	1e07      	subs	r7, r0, #0
 8016904:	d054      	beq.n	80169b0 <__mdiff+0xc0>
 8016906:	db4d      	blt.n	80169a4 <__mdiff+0xb4>
 8016908:	f04f 0800 	mov.w	r8, #0
 801690c:	6871      	ldr	r1, [r6, #4]
 801690e:	4628      	mov	r0, r5
 8016910:	f7ff fd9e 	bl	8016450 <_Balloc>
 8016914:	6937      	ldr	r7, [r6, #16]
 8016916:	6923      	ldr	r3, [r4, #16]
 8016918:	f8c0 800c 	str.w	r8, [r0, #12]
 801691c:	3614      	adds	r6, #20
 801691e:	f104 0214 	add.w	r2, r4, #20
 8016922:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 8016926:	f100 0514 	add.w	r5, r0, #20
 801692a:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
 801692e:	2300      	movs	r3, #0
 8016930:	f856 8b04 	ldr.w	r8, [r6], #4
 8016934:	f852 4b04 	ldr.w	r4, [r2], #4
 8016938:	fa13 f388 	uxtah	r3, r3, r8
 801693c:	b2a1      	uxth	r1, r4
 801693e:	0c24      	lsrs	r4, r4, #16
 8016940:	1a59      	subs	r1, r3, r1
 8016942:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
 8016946:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801694a:	b289      	uxth	r1, r1
 801694c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8016950:	4594      	cmp	ip, r2
 8016952:	f845 1b04 	str.w	r1, [r5], #4
 8016956:	ea4f 4323 	mov.w	r3, r3, asr #16
 801695a:	4634      	mov	r4, r6
 801695c:	d8e8      	bhi.n	8016930 <__mdiff+0x40>
 801695e:	45b6      	cmp	lr, r6
 8016960:	46ac      	mov	ip, r5
 8016962:	d915      	bls.n	8016990 <__mdiff+0xa0>
 8016964:	f854 2b04 	ldr.w	r2, [r4], #4
 8016968:	fa13 f182 	uxtah	r1, r3, r2
 801696c:	0c13      	lsrs	r3, r2, #16
 801696e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016972:	b289      	uxth	r1, r1
 8016974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8016978:	45a6      	cmp	lr, r4
 801697a:	f845 1b04 	str.w	r1, [r5], #4
 801697e:	ea4f 4323 	mov.w	r3, r3, asr #16
 8016982:	d8ef      	bhi.n	8016964 <__mdiff+0x74>
 8016984:	43f6      	mvns	r6, r6
 8016986:	4476      	add	r6, lr
 8016988:	f026 0503 	bic.w	r5, r6, #3
 801698c:	3504      	adds	r5, #4
 801698e:	4465      	add	r5, ip
 8016990:	3d04      	subs	r5, #4
 8016992:	b921      	cbnz	r1, 801699e <__mdiff+0xae>
 8016994:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016998:	3f01      	subs	r7, #1
 801699a:	2b00      	cmp	r3, #0
 801699c:	d0fa      	beq.n	8016994 <__mdiff+0xa4>
 801699e:	6107      	str	r7, [r0, #16]
 80169a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169a4:	4633      	mov	r3, r6
 80169a6:	f04f 0801 	mov.w	r8, #1
 80169aa:	4626      	mov	r6, r4
 80169ac:	461c      	mov	r4, r3
 80169ae:	e7ad      	b.n	801690c <__mdiff+0x1c>
 80169b0:	4628      	mov	r0, r5
 80169b2:	4639      	mov	r1, r7
 80169b4:	f7ff fd4c 	bl	8016450 <_Balloc>
 80169b8:	2301      	movs	r3, #1
 80169ba:	6147      	str	r7, [r0, #20]
 80169bc:	6103      	str	r3, [r0, #16]
 80169be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169c2:	bf00      	nop
	...

080169d0 <__d2b>:
 80169d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80169d4:	ec57 6b10 	vmov	r6, r7, d0
 80169d8:	b083      	sub	sp, #12
 80169da:	4688      	mov	r8, r1
 80169dc:	2101      	movs	r1, #1
 80169de:	463c      	mov	r4, r7
 80169e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80169e4:	4617      	mov	r7, r2
 80169e6:	f7ff fd33 	bl	8016450 <_Balloc>
 80169ea:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80169ee:	4681      	mov	r9, r0
 80169f0:	b10d      	cbz	r5, 80169f6 <__d2b+0x26>
 80169f2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 80169f6:	9401      	str	r4, [sp, #4]
 80169f8:	b31e      	cbz	r6, 8016a42 <__d2b+0x72>
 80169fa:	a802      	add	r0, sp, #8
 80169fc:	f840 6d08 	str.w	r6, [r0, #-8]!
 8016a00:	f7ff fdc6 	bl	8016590 <__lo0bits>
 8016a04:	2800      	cmp	r0, #0
 8016a06:	d134      	bne.n	8016a72 <__d2b+0xa2>
 8016a08:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8016a0c:	f8c9 2014 	str.w	r2, [r9, #20]
 8016a10:	2b00      	cmp	r3, #0
 8016a12:	bf14      	ite	ne
 8016a14:	2402      	movne	r4, #2
 8016a16:	2401      	moveq	r4, #1
 8016a18:	f8c9 3018 	str.w	r3, [r9, #24]
 8016a1c:	f8c9 4010 	str.w	r4, [r9, #16]
 8016a20:	b9dd      	cbnz	r5, 8016a5a <__d2b+0x8a>
 8016a22:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8016a26:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016a2a:	f8c8 0000 	str.w	r0, [r8]
 8016a2e:	6918      	ldr	r0, [r3, #16]
 8016a30:	f7ff fd8e 	bl	8016550 <__hi0bits>
 8016a34:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 8016a38:	6038      	str	r0, [r7, #0]
 8016a3a:	4648      	mov	r0, r9
 8016a3c:	b003      	add	sp, #12
 8016a3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016a42:	a801      	add	r0, sp, #4
 8016a44:	f7ff fda4 	bl	8016590 <__lo0bits>
 8016a48:	2401      	movs	r4, #1
 8016a4a:	9b01      	ldr	r3, [sp, #4]
 8016a4c:	f8c9 3014 	str.w	r3, [r9, #20]
 8016a50:	3020      	adds	r0, #32
 8016a52:	f8c9 4010 	str.w	r4, [r9, #16]
 8016a56:	2d00      	cmp	r5, #0
 8016a58:	d0e3      	beq.n	8016a22 <__d2b+0x52>
 8016a5a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8016a5e:	4405      	add	r5, r0
 8016a60:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016a64:	f8c8 5000 	str.w	r5, [r8]
 8016a68:	6038      	str	r0, [r7, #0]
 8016a6a:	4648      	mov	r0, r9
 8016a6c:	b003      	add	sp, #12
 8016a6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016a72:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8016a76:	f1c0 0120 	rsb	r1, r0, #32
 8016a7a:	fa03 f101 	lsl.w	r1, r3, r1
 8016a7e:	430a      	orrs	r2, r1
 8016a80:	40c3      	lsrs	r3, r0
 8016a82:	9301      	str	r3, [sp, #4]
 8016a84:	f8c9 2014 	str.w	r2, [r9, #20]
 8016a88:	e7c2      	b.n	8016a10 <__d2b+0x40>
 8016a8a:	bf00      	nop
 8016a8c:	0000      	movs	r0, r0
	...

08016a90 <__fpclassifyd>:
 8016a90:	ec53 2b10 	vmov	r2, r3, d0
 8016a94:	b410      	push	{r4}
 8016a96:	f033 4400 	bics.w	r4, r3, #2147483648	; 0x80000000
 8016a9a:	d008      	beq.n	8016aae <__fpclassifyd+0x1e>
 8016a9c:	4911      	ldr	r1, [pc, #68]	; (8016ae4 <__fpclassifyd+0x54>)
 8016a9e:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 8016aa2:	4288      	cmp	r0, r1
 8016aa4:	d808      	bhi.n	8016ab8 <__fpclassifyd+0x28>
 8016aa6:	2004      	movs	r0, #4
 8016aa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016aac:	4770      	bx	lr
 8016aae:	b91a      	cbnz	r2, 8016ab8 <__fpclassifyd+0x28>
 8016ab0:	2002      	movs	r0, #2
 8016ab2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016ab6:	4770      	bx	lr
 8016ab8:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 8016abc:	4909      	ldr	r1, [pc, #36]	; (8016ae4 <__fpclassifyd+0x54>)
 8016abe:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8016ac2:	428b      	cmp	r3, r1
 8016ac4:	d9ef      	bls.n	8016aa6 <__fpclassifyd+0x16>
 8016ac6:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8016aca:	d201      	bcs.n	8016ad0 <__fpclassifyd+0x40>
 8016acc:	2003      	movs	r0, #3
 8016ace:	e7eb      	b.n	8016aa8 <__fpclassifyd+0x18>
 8016ad0:	4b05      	ldr	r3, [pc, #20]	; (8016ae8 <__fpclassifyd+0x58>)
 8016ad2:	429c      	cmp	r4, r3
 8016ad4:	d001      	beq.n	8016ada <__fpclassifyd+0x4a>
 8016ad6:	2000      	movs	r0, #0
 8016ad8:	e7e6      	b.n	8016aa8 <__fpclassifyd+0x18>
 8016ada:	fab2 f082 	clz	r0, r2
 8016ade:	0940      	lsrs	r0, r0, #5
 8016ae0:	e7e2      	b.n	8016aa8 <__fpclassifyd+0x18>
 8016ae2:	bf00      	nop
 8016ae4:	7fdfffff 	.word	0x7fdfffff
 8016ae8:	7ff00000 	.word	0x7ff00000
 8016aec:	00000000 	.word	0x00000000

08016af0 <strlen>:
 8016af0:	f020 0103 	bic.w	r1, r0, #3
 8016af4:	f010 0003 	ands.w	r0, r0, #3
 8016af8:	f1c0 0000 	rsb	r0, r0, #0
 8016afc:	f851 3b04 	ldr.w	r3, [r1], #4
 8016b00:	f100 0c04 	add.w	ip, r0, #4
 8016b04:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8016b08:	f06f 0200 	mvn.w	r2, #0
 8016b0c:	bf1c      	itt	ne
 8016b0e:	fa22 f20c 	lsrne.w	r2, r2, ip
 8016b12:	4313      	orrne	r3, r2
 8016b14:	f04f 0c01 	mov.w	ip, #1
 8016b18:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8016b1c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8016b20:	eba3 020c 	sub.w	r2, r3, ip
 8016b24:	ea22 0203 	bic.w	r2, r2, r3
 8016b28:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8016b2c:	bf04      	itt	eq
 8016b2e:	f851 3b04 	ldreq.w	r3, [r1], #4
 8016b32:	3004      	addeq	r0, #4
 8016b34:	d0f4      	beq.n	8016b20 <strlen+0x30>
 8016b36:	f1c2 0100 	rsb	r1, r2, #0
 8016b3a:	ea02 0201 	and.w	r2, r2, r1
 8016b3e:	fab2 f282 	clz	r2, r2
 8016b42:	f1c2 021f 	rsb	r2, r2, #31
 8016b46:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8016b4a:	4770      	bx	lr
 8016b4c:	0000      	movs	r0, r0
	...

08016b50 <__ssprint_r>:
 8016b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b54:	6893      	ldr	r3, [r2, #8]
 8016b56:	f8d2 8000 	ldr.w	r8, [r2]
 8016b5a:	b083      	sub	sp, #12
 8016b5c:	4691      	mov	r9, r2
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d072      	beq.n	8016c48 <__ssprint_r+0xf8>
 8016b62:	4607      	mov	r7, r0
 8016b64:	f04f 0b00 	mov.w	fp, #0
 8016b68:	6808      	ldr	r0, [r1, #0]
 8016b6a:	688b      	ldr	r3, [r1, #8]
 8016b6c:	460d      	mov	r5, r1
 8016b6e:	465c      	mov	r4, fp
 8016b70:	2c00      	cmp	r4, #0
 8016b72:	d045      	beq.n	8016c00 <__ssprint_r+0xb0>
 8016b74:	429c      	cmp	r4, r3
 8016b76:	461e      	mov	r6, r3
 8016b78:	469a      	mov	sl, r3
 8016b7a:	d348      	bcc.n	8016c0e <__ssprint_r+0xbe>
 8016b7c:	89ab      	ldrh	r3, [r5, #12]
 8016b7e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8016b82:	d02d      	beq.n	8016be0 <__ssprint_r+0x90>
 8016b84:	696e      	ldr	r6, [r5, #20]
 8016b86:	6929      	ldr	r1, [r5, #16]
 8016b88:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8016b8c:	ebc1 0a00 	rsb	sl, r1, r0
 8016b90:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 8016b94:	1c60      	adds	r0, r4, #1
 8016b96:	1076      	asrs	r6, r6, #1
 8016b98:	4450      	add	r0, sl
 8016b9a:	4286      	cmp	r6, r0
 8016b9c:	4632      	mov	r2, r6
 8016b9e:	bf3c      	itt	cc
 8016ba0:	4606      	movcc	r6, r0
 8016ba2:	4632      	movcc	r2, r6
 8016ba4:	055b      	lsls	r3, r3, #21
 8016ba6:	d535      	bpl.n	8016c14 <__ssprint_r+0xc4>
 8016ba8:	4611      	mov	r1, r2
 8016baa:	4638      	mov	r0, r7
 8016bac:	f7ff f958 	bl	8015e60 <_malloc_r>
 8016bb0:	2800      	cmp	r0, #0
 8016bb2:	d039      	beq.n	8016c28 <__ssprint_r+0xd8>
 8016bb4:	4652      	mov	r2, sl
 8016bb6:	6929      	ldr	r1, [r5, #16]
 8016bb8:	9001      	str	r0, [sp, #4]
 8016bba:	f7f5 ff09 	bl	800c9d0 <memcpy>
 8016bbe:	89aa      	ldrh	r2, [r5, #12]
 8016bc0:	9b01      	ldr	r3, [sp, #4]
 8016bc2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8016bc6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8016bca:	81aa      	strh	r2, [r5, #12]
 8016bcc:	ebca 0206 	rsb	r2, sl, r6
 8016bd0:	eb03 000a 	add.w	r0, r3, sl
 8016bd4:	616e      	str	r6, [r5, #20]
 8016bd6:	612b      	str	r3, [r5, #16]
 8016bd8:	6028      	str	r0, [r5, #0]
 8016bda:	60aa      	str	r2, [r5, #8]
 8016bdc:	4626      	mov	r6, r4
 8016bde:	46a2      	mov	sl, r4
 8016be0:	4652      	mov	r2, sl
 8016be2:	4659      	mov	r1, fp
 8016be4:	f000 f994 	bl	8016f10 <memmove>
 8016be8:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8016bec:	68ab      	ldr	r3, [r5, #8]
 8016bee:	6828      	ldr	r0, [r5, #0]
 8016bf0:	1b9b      	subs	r3, r3, r6
 8016bf2:	4450      	add	r0, sl
 8016bf4:	1b14      	subs	r4, r2, r4
 8016bf6:	60ab      	str	r3, [r5, #8]
 8016bf8:	6028      	str	r0, [r5, #0]
 8016bfa:	f8c9 4008 	str.w	r4, [r9, #8]
 8016bfe:	b31c      	cbz	r4, 8016c48 <__ssprint_r+0xf8>
 8016c00:	f8d8 b000 	ldr.w	fp, [r8]
 8016c04:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8016c08:	f108 0808 	add.w	r8, r8, #8
 8016c0c:	e7b0      	b.n	8016b70 <__ssprint_r+0x20>
 8016c0e:	4626      	mov	r6, r4
 8016c10:	46a2      	mov	sl, r4
 8016c12:	e7e5      	b.n	8016be0 <__ssprint_r+0x90>
 8016c14:	4638      	mov	r0, r7
 8016c16:	f000 f9e3 	bl	8016fe0 <_realloc_r>
 8016c1a:	4603      	mov	r3, r0
 8016c1c:	2800      	cmp	r0, #0
 8016c1e:	d1d5      	bne.n	8016bcc <__ssprint_r+0x7c>
 8016c20:	4638      	mov	r0, r7
 8016c22:	6929      	ldr	r1, [r5, #16]
 8016c24:	f000 f89c 	bl	8016d60 <_free_r>
 8016c28:	230c      	movs	r3, #12
 8016c2a:	603b      	str	r3, [r7, #0]
 8016c2c:	89ab      	ldrh	r3, [r5, #12]
 8016c2e:	2200      	movs	r2, #0
 8016c30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016c34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016c38:	81ab      	strh	r3, [r5, #12]
 8016c3a:	f8c9 2008 	str.w	r2, [r9, #8]
 8016c3e:	f8c9 2004 	str.w	r2, [r9, #4]
 8016c42:	b003      	add	sp, #12
 8016c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c48:	2000      	movs	r0, #0
 8016c4a:	f8c9 0004 	str.w	r0, [r9, #4]
 8016c4e:	b003      	add	sp, #12
 8016c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08016c60 <_calloc_r>:
 8016c60:	b510      	push	{r4, lr}
 8016c62:	fb02 f101 	mul.w	r1, r2, r1
 8016c66:	f7ff f8fb 	bl	8015e60 <_malloc_r>
 8016c6a:	4604      	mov	r4, r0
 8016c6c:	b168      	cbz	r0, 8016c8a <_calloc_r+0x2a>
 8016c6e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8016c72:	f022 0203 	bic.w	r2, r2, #3
 8016c76:	3a04      	subs	r2, #4
 8016c78:	2a24      	cmp	r2, #36	; 0x24
 8016c7a:	d818      	bhi.n	8016cae <_calloc_r+0x4e>
 8016c7c:	2a13      	cmp	r2, #19
 8016c7e:	d806      	bhi.n	8016c8e <_calloc_r+0x2e>
 8016c80:	4603      	mov	r3, r0
 8016c82:	2200      	movs	r2, #0
 8016c84:	601a      	str	r2, [r3, #0]
 8016c86:	605a      	str	r2, [r3, #4]
 8016c88:	609a      	str	r2, [r3, #8]
 8016c8a:	4620      	mov	r0, r4
 8016c8c:	bd10      	pop	{r4, pc}
 8016c8e:	2300      	movs	r3, #0
 8016c90:	2a1b      	cmp	r2, #27
 8016c92:	6003      	str	r3, [r0, #0]
 8016c94:	6043      	str	r3, [r0, #4]
 8016c96:	d90f      	bls.n	8016cb8 <_calloc_r+0x58>
 8016c98:	2a24      	cmp	r2, #36	; 0x24
 8016c9a:	6083      	str	r3, [r0, #8]
 8016c9c:	60c3      	str	r3, [r0, #12]
 8016c9e:	bf05      	ittet	eq
 8016ca0:	6103      	streq	r3, [r0, #16]
 8016ca2:	6143      	streq	r3, [r0, #20]
 8016ca4:	f100 0310 	addne.w	r3, r0, #16
 8016ca8:	f100 0318 	addeq.w	r3, r0, #24
 8016cac:	e7e9      	b.n	8016c82 <_calloc_r+0x22>
 8016cae:	2100      	movs	r1, #0
 8016cb0:	f7fc fdd6 	bl	8013860 <memset>
 8016cb4:	4620      	mov	r0, r4
 8016cb6:	bd10      	pop	{r4, pc}
 8016cb8:	f100 0308 	add.w	r3, r0, #8
 8016cbc:	e7e1      	b.n	8016c82 <_calloc_r+0x22>
 8016cbe:	bf00      	nop

08016cc0 <_malloc_trim_r>:
 8016cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016cc2:	4f23      	ldr	r7, [pc, #140]	; (8016d50 <_malloc_trim_r+0x90>)
 8016cc4:	460c      	mov	r4, r1
 8016cc6:	4606      	mov	r6, r0
 8016cc8:	f7ff fbb2 	bl	8016430 <__malloc_lock>
 8016ccc:	68bb      	ldr	r3, [r7, #8]
 8016cce:	685d      	ldr	r5, [r3, #4]
 8016cd0:	f025 0503 	bic.w	r5, r5, #3
 8016cd4:	1b29      	subs	r1, r5, r4
 8016cd6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 8016cda:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8016cde:	f021 010f 	bic.w	r1, r1, #15
 8016ce2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 8016ce6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8016cea:	db07      	blt.n	8016cfc <_malloc_trim_r+0x3c>
 8016cec:	4630      	mov	r0, r6
 8016cee:	2100      	movs	r1, #0
 8016cf0:	f7f9 faae 	bl	8010250 <_sbrk_r>
 8016cf4:	68bb      	ldr	r3, [r7, #8]
 8016cf6:	442b      	add	r3, r5
 8016cf8:	4298      	cmp	r0, r3
 8016cfa:	d004      	beq.n	8016d06 <_malloc_trim_r+0x46>
 8016cfc:	4630      	mov	r0, r6
 8016cfe:	f7ff fb9f 	bl	8016440 <__malloc_unlock>
 8016d02:	2000      	movs	r0, #0
 8016d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d06:	4630      	mov	r0, r6
 8016d08:	4261      	negs	r1, r4
 8016d0a:	f7f9 faa1 	bl	8010250 <_sbrk_r>
 8016d0e:	3001      	adds	r0, #1
 8016d10:	d00d      	beq.n	8016d2e <_malloc_trim_r+0x6e>
 8016d12:	4b10      	ldr	r3, [pc, #64]	; (8016d54 <_malloc_trim_r+0x94>)
 8016d14:	68ba      	ldr	r2, [r7, #8]
 8016d16:	6819      	ldr	r1, [r3, #0]
 8016d18:	1b2d      	subs	r5, r5, r4
 8016d1a:	f045 0501 	orr.w	r5, r5, #1
 8016d1e:	4630      	mov	r0, r6
 8016d20:	1b09      	subs	r1, r1, r4
 8016d22:	6055      	str	r5, [r2, #4]
 8016d24:	6019      	str	r1, [r3, #0]
 8016d26:	f7ff fb8b 	bl	8016440 <__malloc_unlock>
 8016d2a:	2001      	movs	r0, #1
 8016d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d2e:	4630      	mov	r0, r6
 8016d30:	2100      	movs	r1, #0
 8016d32:	f7f9 fa8d 	bl	8010250 <_sbrk_r>
 8016d36:	68ba      	ldr	r2, [r7, #8]
 8016d38:	1a83      	subs	r3, r0, r2
 8016d3a:	2b0f      	cmp	r3, #15
 8016d3c:	ddde      	ble.n	8016cfc <_malloc_trim_r+0x3c>
 8016d3e:	4c06      	ldr	r4, [pc, #24]	; (8016d58 <_malloc_trim_r+0x98>)
 8016d40:	4904      	ldr	r1, [pc, #16]	; (8016d54 <_malloc_trim_r+0x94>)
 8016d42:	6824      	ldr	r4, [r4, #0]
 8016d44:	f043 0301 	orr.w	r3, r3, #1
 8016d48:	1b00      	subs	r0, r0, r4
 8016d4a:	6053      	str	r3, [r2, #4]
 8016d4c:	6008      	str	r0, [r1, #0]
 8016d4e:	e7d5      	b.n	8016cfc <_malloc_trim_r+0x3c>
 8016d50:	20000c7c 	.word	0x20000c7c
 8016d54:	20002f80 	.word	0x20002f80
 8016d58:	20001088 	.word	0x20001088
 8016d5c:	00000000 	.word	0x00000000

08016d60 <_free_r>:
 8016d60:	2900      	cmp	r1, #0
 8016d62:	d04e      	beq.n	8016e02 <_free_r+0xa2>
 8016d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d68:	460c      	mov	r4, r1
 8016d6a:	4680      	mov	r8, r0
 8016d6c:	f7ff fb60 	bl	8016430 <__malloc_lock>
 8016d70:	f854 7c04 	ldr.w	r7, [r4, #-4]
 8016d74:	4962      	ldr	r1, [pc, #392]	; (8016f00 <_free_r+0x1a0>)
 8016d76:	f027 0201 	bic.w	r2, r7, #1
 8016d7a:	f1a4 0508 	sub.w	r5, r4, #8
 8016d7e:	18ab      	adds	r3, r5, r2
 8016d80:	688e      	ldr	r6, [r1, #8]
 8016d82:	6858      	ldr	r0, [r3, #4]
 8016d84:	429e      	cmp	r6, r3
 8016d86:	f020 0003 	bic.w	r0, r0, #3
 8016d8a:	d05a      	beq.n	8016e42 <_free_r+0xe2>
 8016d8c:	07fe      	lsls	r6, r7, #31
 8016d8e:	6058      	str	r0, [r3, #4]
 8016d90:	d40b      	bmi.n	8016daa <_free_r+0x4a>
 8016d92:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8016d96:	1bed      	subs	r5, r5, r7
 8016d98:	f101 0e08 	add.w	lr, r1, #8
 8016d9c:	68ac      	ldr	r4, [r5, #8]
 8016d9e:	4574      	cmp	r4, lr
 8016da0:	443a      	add	r2, r7
 8016da2:	d067      	beq.n	8016e74 <_free_r+0x114>
 8016da4:	68ef      	ldr	r7, [r5, #12]
 8016da6:	60e7      	str	r7, [r4, #12]
 8016da8:	60bc      	str	r4, [r7, #8]
 8016daa:	181c      	adds	r4, r3, r0
 8016dac:	6864      	ldr	r4, [r4, #4]
 8016dae:	07e4      	lsls	r4, r4, #31
 8016db0:	d40c      	bmi.n	8016dcc <_free_r+0x6c>
 8016db2:	4f54      	ldr	r7, [pc, #336]	; (8016f04 <_free_r+0x1a4>)
 8016db4:	689c      	ldr	r4, [r3, #8]
 8016db6:	42bc      	cmp	r4, r7
 8016db8:	4402      	add	r2, r0
 8016dba:	d07c      	beq.n	8016eb6 <_free_r+0x156>
 8016dbc:	68d8      	ldr	r0, [r3, #12]
 8016dbe:	60e0      	str	r0, [r4, #12]
 8016dc0:	f042 0301 	orr.w	r3, r2, #1
 8016dc4:	6084      	str	r4, [r0, #8]
 8016dc6:	606b      	str	r3, [r5, #4]
 8016dc8:	50aa      	str	r2, [r5, r2]
 8016dca:	e003      	b.n	8016dd4 <_free_r+0x74>
 8016dcc:	f042 0301 	orr.w	r3, r2, #1
 8016dd0:	606b      	str	r3, [r5, #4]
 8016dd2:	50aa      	str	r2, [r5, r2]
 8016dd4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8016dd8:	d214      	bcs.n	8016e04 <_free_r+0xa4>
 8016dda:	08d2      	lsrs	r2, r2, #3
 8016ddc:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8016de0:	6848      	ldr	r0, [r1, #4]
 8016de2:	689f      	ldr	r7, [r3, #8]
 8016de4:	60af      	str	r7, [r5, #8]
 8016de6:	1092      	asrs	r2, r2, #2
 8016de8:	2401      	movs	r4, #1
 8016dea:	fa04 f202 	lsl.w	r2, r4, r2
 8016dee:	4310      	orrs	r0, r2
 8016df0:	60eb      	str	r3, [r5, #12]
 8016df2:	6048      	str	r0, [r1, #4]
 8016df4:	609d      	str	r5, [r3, #8]
 8016df6:	60fd      	str	r5, [r7, #12]
 8016df8:	4640      	mov	r0, r8
 8016dfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016dfe:	f7ff bb1f 	b.w	8016440 <__malloc_unlock>
 8016e02:	4770      	bx	lr
 8016e04:	0a53      	lsrs	r3, r2, #9
 8016e06:	2b04      	cmp	r3, #4
 8016e08:	d847      	bhi.n	8016e9a <_free_r+0x13a>
 8016e0a:	0993      	lsrs	r3, r2, #6
 8016e0c:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8016e10:	0060      	lsls	r0, r4, #1
 8016e12:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8016e16:	493a      	ldr	r1, [pc, #232]	; (8016f00 <_free_r+0x1a0>)
 8016e18:	6883      	ldr	r3, [r0, #8]
 8016e1a:	4283      	cmp	r3, r0
 8016e1c:	d043      	beq.n	8016ea6 <_free_r+0x146>
 8016e1e:	6859      	ldr	r1, [r3, #4]
 8016e20:	f021 0103 	bic.w	r1, r1, #3
 8016e24:	4291      	cmp	r1, r2
 8016e26:	d902      	bls.n	8016e2e <_free_r+0xce>
 8016e28:	689b      	ldr	r3, [r3, #8]
 8016e2a:	4298      	cmp	r0, r3
 8016e2c:	d1f7      	bne.n	8016e1e <_free_r+0xbe>
 8016e2e:	68da      	ldr	r2, [r3, #12]
 8016e30:	60ea      	str	r2, [r5, #12]
 8016e32:	60ab      	str	r3, [r5, #8]
 8016e34:	4640      	mov	r0, r8
 8016e36:	6095      	str	r5, [r2, #8]
 8016e38:	60dd      	str	r5, [r3, #12]
 8016e3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016e3e:	f7ff baff 	b.w	8016440 <__malloc_unlock>
 8016e42:	07ff      	lsls	r7, r7, #31
 8016e44:	4402      	add	r2, r0
 8016e46:	d407      	bmi.n	8016e58 <_free_r+0xf8>
 8016e48:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8016e4c:	1aed      	subs	r5, r5, r3
 8016e4e:	441a      	add	r2, r3
 8016e50:	68a8      	ldr	r0, [r5, #8]
 8016e52:	68eb      	ldr	r3, [r5, #12]
 8016e54:	60c3      	str	r3, [r0, #12]
 8016e56:	6098      	str	r0, [r3, #8]
 8016e58:	4b2b      	ldr	r3, [pc, #172]	; (8016f08 <_free_r+0x1a8>)
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	f042 0001 	orr.w	r0, r2, #1
 8016e60:	429a      	cmp	r2, r3
 8016e62:	6068      	str	r0, [r5, #4]
 8016e64:	608d      	str	r5, [r1, #8]
 8016e66:	d3c7      	bcc.n	8016df8 <_free_r+0x98>
 8016e68:	4b28      	ldr	r3, [pc, #160]	; (8016f0c <_free_r+0x1ac>)
 8016e6a:	4640      	mov	r0, r8
 8016e6c:	6819      	ldr	r1, [r3, #0]
 8016e6e:	f7ff ff27 	bl	8016cc0 <_malloc_trim_r>
 8016e72:	e7c1      	b.n	8016df8 <_free_r+0x98>
 8016e74:	1819      	adds	r1, r3, r0
 8016e76:	6849      	ldr	r1, [r1, #4]
 8016e78:	07c9      	lsls	r1, r1, #31
 8016e7a:	d409      	bmi.n	8016e90 <_free_r+0x130>
 8016e7c:	68d9      	ldr	r1, [r3, #12]
 8016e7e:	689b      	ldr	r3, [r3, #8]
 8016e80:	4402      	add	r2, r0
 8016e82:	f042 0001 	orr.w	r0, r2, #1
 8016e86:	60d9      	str	r1, [r3, #12]
 8016e88:	608b      	str	r3, [r1, #8]
 8016e8a:	6068      	str	r0, [r5, #4]
 8016e8c:	50aa      	str	r2, [r5, r2]
 8016e8e:	e7b3      	b.n	8016df8 <_free_r+0x98>
 8016e90:	f042 0301 	orr.w	r3, r2, #1
 8016e94:	606b      	str	r3, [r5, #4]
 8016e96:	50aa      	str	r2, [r5, r2]
 8016e98:	e7ae      	b.n	8016df8 <_free_r+0x98>
 8016e9a:	2b14      	cmp	r3, #20
 8016e9c:	d814      	bhi.n	8016ec8 <_free_r+0x168>
 8016e9e:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 8016ea2:	0060      	lsls	r0, r4, #1
 8016ea4:	e7b5      	b.n	8016e12 <_free_r+0xb2>
 8016ea6:	684a      	ldr	r2, [r1, #4]
 8016ea8:	10a4      	asrs	r4, r4, #2
 8016eaa:	2001      	movs	r0, #1
 8016eac:	40a0      	lsls	r0, r4
 8016eae:	4302      	orrs	r2, r0
 8016eb0:	604a      	str	r2, [r1, #4]
 8016eb2:	461a      	mov	r2, r3
 8016eb4:	e7bc      	b.n	8016e30 <_free_r+0xd0>
 8016eb6:	f042 0301 	orr.w	r3, r2, #1
 8016eba:	614d      	str	r5, [r1, #20]
 8016ebc:	610d      	str	r5, [r1, #16]
 8016ebe:	60ec      	str	r4, [r5, #12]
 8016ec0:	60ac      	str	r4, [r5, #8]
 8016ec2:	606b      	str	r3, [r5, #4]
 8016ec4:	50aa      	str	r2, [r5, r2]
 8016ec6:	e797      	b.n	8016df8 <_free_r+0x98>
 8016ec8:	2b54      	cmp	r3, #84	; 0x54
 8016eca:	d804      	bhi.n	8016ed6 <_free_r+0x176>
 8016ecc:	0b13      	lsrs	r3, r2, #12
 8016ece:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 8016ed2:	0060      	lsls	r0, r4, #1
 8016ed4:	e79d      	b.n	8016e12 <_free_r+0xb2>
 8016ed6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8016eda:	d804      	bhi.n	8016ee6 <_free_r+0x186>
 8016edc:	0bd3      	lsrs	r3, r2, #15
 8016ede:	f103 0477 	add.w	r4, r3, #119	; 0x77
 8016ee2:	0060      	lsls	r0, r4, #1
 8016ee4:	e795      	b.n	8016e12 <_free_r+0xb2>
 8016ee6:	f240 5054 	movw	r0, #1364	; 0x554
 8016eea:	4283      	cmp	r3, r0
 8016eec:	d804      	bhi.n	8016ef8 <_free_r+0x198>
 8016eee:	0c93      	lsrs	r3, r2, #18
 8016ef0:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8016ef4:	0060      	lsls	r0, r4, #1
 8016ef6:	e78c      	b.n	8016e12 <_free_r+0xb2>
 8016ef8:	20fc      	movs	r0, #252	; 0xfc
 8016efa:	247e      	movs	r4, #126	; 0x7e
 8016efc:	e789      	b.n	8016e12 <_free_r+0xb2>
 8016efe:	bf00      	nop
 8016f00:	20000c7c 	.word	0x20000c7c
 8016f04:	20000c84 	.word	0x20000c84
 8016f08:	20001084 	.word	0x20001084
 8016f0c:	20002f7c 	.word	0x20002f7c

08016f10 <memmove>:
 8016f10:	4288      	cmp	r0, r1
 8016f12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016f14:	d90d      	bls.n	8016f32 <memmove+0x22>
 8016f16:	188b      	adds	r3, r1, r2
 8016f18:	4298      	cmp	r0, r3
 8016f1a:	d20a      	bcs.n	8016f32 <memmove+0x22>
 8016f1c:	1881      	adds	r1, r0, r2
 8016f1e:	2a00      	cmp	r2, #0
 8016f20:	d054      	beq.n	8016fcc <memmove+0xbc>
 8016f22:	1a9a      	subs	r2, r3, r2
 8016f24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016f28:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8016f2c:	4293      	cmp	r3, r2
 8016f2e:	d1f9      	bne.n	8016f24 <memmove+0x14>
 8016f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f32:	2a0f      	cmp	r2, #15
 8016f34:	d948      	bls.n	8016fc8 <memmove+0xb8>
 8016f36:	ea40 0301 	orr.w	r3, r0, r1
 8016f3a:	079b      	lsls	r3, r3, #30
 8016f3c:	d147      	bne.n	8016fce <memmove+0xbe>
 8016f3e:	f100 0410 	add.w	r4, r0, #16
 8016f42:	f101 0310 	add.w	r3, r1, #16
 8016f46:	4615      	mov	r5, r2
 8016f48:	f853 6c10 	ldr.w	r6, [r3, #-16]
 8016f4c:	f844 6c10 	str.w	r6, [r4, #-16]
 8016f50:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 8016f54:	f844 6c0c 	str.w	r6, [r4, #-12]
 8016f58:	f853 6c08 	ldr.w	r6, [r3, #-8]
 8016f5c:	f844 6c08 	str.w	r6, [r4, #-8]
 8016f60:	3d10      	subs	r5, #16
 8016f62:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8016f66:	f844 6c04 	str.w	r6, [r4, #-4]
 8016f6a:	2d0f      	cmp	r5, #15
 8016f6c:	f103 0310 	add.w	r3, r3, #16
 8016f70:	f104 0410 	add.w	r4, r4, #16
 8016f74:	d8e8      	bhi.n	8016f48 <memmove+0x38>
 8016f76:	f1a2 0310 	sub.w	r3, r2, #16
 8016f7a:	f023 030f 	bic.w	r3, r3, #15
 8016f7e:	f002 0e0f 	and.w	lr, r2, #15
 8016f82:	3310      	adds	r3, #16
 8016f84:	f1be 0f03 	cmp.w	lr, #3
 8016f88:	4419      	add	r1, r3
 8016f8a:	4403      	add	r3, r0
 8016f8c:	d921      	bls.n	8016fd2 <memmove+0xc2>
 8016f8e:	1f1e      	subs	r6, r3, #4
 8016f90:	460d      	mov	r5, r1
 8016f92:	4674      	mov	r4, lr
 8016f94:	3c04      	subs	r4, #4
 8016f96:	f855 7b04 	ldr.w	r7, [r5], #4
 8016f9a:	f846 7f04 	str.w	r7, [r6, #4]!
 8016f9e:	2c03      	cmp	r4, #3
 8016fa0:	d8f8      	bhi.n	8016f94 <memmove+0x84>
 8016fa2:	f1ae 0404 	sub.w	r4, lr, #4
 8016fa6:	f024 0403 	bic.w	r4, r4, #3
 8016faa:	3404      	adds	r4, #4
 8016fac:	4423      	add	r3, r4
 8016fae:	4421      	add	r1, r4
 8016fb0:	f002 0203 	and.w	r2, r2, #3
 8016fb4:	b152      	cbz	r2, 8016fcc <memmove+0xbc>
 8016fb6:	3b01      	subs	r3, #1
 8016fb8:	440a      	add	r2, r1
 8016fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016fbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016fc2:	4291      	cmp	r1, r2
 8016fc4:	d1f9      	bne.n	8016fba <memmove+0xaa>
 8016fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016fc8:	4603      	mov	r3, r0
 8016fca:	e7f3      	b.n	8016fb4 <memmove+0xa4>
 8016fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016fce:	4603      	mov	r3, r0
 8016fd0:	e7f1      	b.n	8016fb6 <memmove+0xa6>
 8016fd2:	4672      	mov	r2, lr
 8016fd4:	e7ee      	b.n	8016fb4 <memmove+0xa4>
 8016fd6:	bf00      	nop
	...

08016fe0 <_realloc_r>:
 8016fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fe4:	4617      	mov	r7, r2
 8016fe6:	b083      	sub	sp, #12
 8016fe8:	460e      	mov	r6, r1
 8016fea:	2900      	cmp	r1, #0
 8016fec:	f000 80e7 	beq.w	80171be <_realloc_r+0x1de>
 8016ff0:	4681      	mov	r9, r0
 8016ff2:	f107 050b 	add.w	r5, r7, #11
 8016ff6:	f7ff fa1b 	bl	8016430 <__malloc_lock>
 8016ffa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8016ffe:	2d16      	cmp	r5, #22
 8017000:	f023 0403 	bic.w	r4, r3, #3
 8017004:	f1a6 0808 	sub.w	r8, r6, #8
 8017008:	d84c      	bhi.n	80170a4 <_realloc_r+0xc4>
 801700a:	2210      	movs	r2, #16
 801700c:	4615      	mov	r5, r2
 801700e:	42af      	cmp	r7, r5
 8017010:	d84d      	bhi.n	80170ae <_realloc_r+0xce>
 8017012:	4294      	cmp	r4, r2
 8017014:	f280 8084 	bge.w	8017120 <_realloc_r+0x140>
 8017018:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 80173c8 <_realloc_r+0x3e8>
 801701c:	f8db 0008 	ldr.w	r0, [fp, #8]
 8017020:	eb08 0104 	add.w	r1, r8, r4
 8017024:	4288      	cmp	r0, r1
 8017026:	f000 80d6 	beq.w	80171d6 <_realloc_r+0x1f6>
 801702a:	6848      	ldr	r0, [r1, #4]
 801702c:	f020 0e01 	bic.w	lr, r0, #1
 8017030:	448e      	add	lr, r1
 8017032:	f8de e004 	ldr.w	lr, [lr, #4]
 8017036:	f01e 0f01 	tst.w	lr, #1
 801703a:	d13f      	bne.n	80170bc <_realloc_r+0xdc>
 801703c:	f020 0003 	bic.w	r0, r0, #3
 8017040:	4420      	add	r0, r4
 8017042:	4290      	cmp	r0, r2
 8017044:	f280 80c1 	bge.w	80171ca <_realloc_r+0x1ea>
 8017048:	07db      	lsls	r3, r3, #31
 801704a:	f100 808f 	bmi.w	801716c <_realloc_r+0x18c>
 801704e:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8017052:	ebc3 0a08 	rsb	sl, r3, r8
 8017056:	f8da 3004 	ldr.w	r3, [sl, #4]
 801705a:	f023 0303 	bic.w	r3, r3, #3
 801705e:	eb00 0e03 	add.w	lr, r0, r3
 8017062:	4596      	cmp	lr, r2
 8017064:	db34      	blt.n	80170d0 <_realloc_r+0xf0>
 8017066:	68cb      	ldr	r3, [r1, #12]
 8017068:	688a      	ldr	r2, [r1, #8]
 801706a:	4657      	mov	r7, sl
 801706c:	60d3      	str	r3, [r2, #12]
 801706e:	609a      	str	r2, [r3, #8]
 8017070:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8017074:	f8da 300c 	ldr.w	r3, [sl, #12]
 8017078:	60cb      	str	r3, [r1, #12]
 801707a:	1f22      	subs	r2, r4, #4
 801707c:	2a24      	cmp	r2, #36	; 0x24
 801707e:	6099      	str	r1, [r3, #8]
 8017080:	f200 8136 	bhi.w	80172f0 <_realloc_r+0x310>
 8017084:	2a13      	cmp	r2, #19
 8017086:	f240 80fd 	bls.w	8017284 <_realloc_r+0x2a4>
 801708a:	6833      	ldr	r3, [r6, #0]
 801708c:	f8ca 3008 	str.w	r3, [sl, #8]
 8017090:	6873      	ldr	r3, [r6, #4]
 8017092:	f8ca 300c 	str.w	r3, [sl, #12]
 8017096:	2a1b      	cmp	r2, #27
 8017098:	f200 8140 	bhi.w	801731c <_realloc_r+0x33c>
 801709c:	3608      	adds	r6, #8
 801709e:	f10a 0310 	add.w	r3, sl, #16
 80170a2:	e0f0      	b.n	8017286 <_realloc_r+0x2a6>
 80170a4:	f025 0507 	bic.w	r5, r5, #7
 80170a8:	2d00      	cmp	r5, #0
 80170aa:	462a      	mov	r2, r5
 80170ac:	daaf      	bge.n	801700e <_realloc_r+0x2e>
 80170ae:	230c      	movs	r3, #12
 80170b0:	2000      	movs	r0, #0
 80170b2:	f8c9 3000 	str.w	r3, [r9]
 80170b6:	b003      	add	sp, #12
 80170b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170bc:	07d9      	lsls	r1, r3, #31
 80170be:	d455      	bmi.n	801716c <_realloc_r+0x18c>
 80170c0:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80170c4:	ebc3 0a08 	rsb	sl, r3, r8
 80170c8:	f8da 3004 	ldr.w	r3, [sl, #4]
 80170cc:	f023 0303 	bic.w	r3, r3, #3
 80170d0:	4423      	add	r3, r4
 80170d2:	4293      	cmp	r3, r2
 80170d4:	db4a      	blt.n	801716c <_realloc_r+0x18c>
 80170d6:	4657      	mov	r7, sl
 80170d8:	f8da 100c 	ldr.w	r1, [sl, #12]
 80170dc:	f857 0f08 	ldr.w	r0, [r7, #8]!
 80170e0:	1f22      	subs	r2, r4, #4
 80170e2:	2a24      	cmp	r2, #36	; 0x24
 80170e4:	60c1      	str	r1, [r0, #12]
 80170e6:	6088      	str	r0, [r1, #8]
 80170e8:	f200 810e 	bhi.w	8017308 <_realloc_r+0x328>
 80170ec:	2a13      	cmp	r2, #19
 80170ee:	f240 8109 	bls.w	8017304 <_realloc_r+0x324>
 80170f2:	6831      	ldr	r1, [r6, #0]
 80170f4:	f8ca 1008 	str.w	r1, [sl, #8]
 80170f8:	6871      	ldr	r1, [r6, #4]
 80170fa:	f8ca 100c 	str.w	r1, [sl, #12]
 80170fe:	2a1b      	cmp	r2, #27
 8017100:	f200 8121 	bhi.w	8017346 <_realloc_r+0x366>
 8017104:	3608      	adds	r6, #8
 8017106:	f10a 0210 	add.w	r2, sl, #16
 801710a:	6831      	ldr	r1, [r6, #0]
 801710c:	6011      	str	r1, [r2, #0]
 801710e:	6871      	ldr	r1, [r6, #4]
 8017110:	6051      	str	r1, [r2, #4]
 8017112:	68b1      	ldr	r1, [r6, #8]
 8017114:	6091      	str	r1, [r2, #8]
 8017116:	461c      	mov	r4, r3
 8017118:	f8da 3004 	ldr.w	r3, [sl, #4]
 801711c:	463e      	mov	r6, r7
 801711e:	46d0      	mov	r8, sl
 8017120:	1b62      	subs	r2, r4, r5
 8017122:	2a0f      	cmp	r2, #15
 8017124:	f003 0301 	and.w	r3, r3, #1
 8017128:	d80e      	bhi.n	8017148 <_realloc_r+0x168>
 801712a:	4323      	orrs	r3, r4
 801712c:	4444      	add	r4, r8
 801712e:	f8c8 3004 	str.w	r3, [r8, #4]
 8017132:	6863      	ldr	r3, [r4, #4]
 8017134:	f043 0301 	orr.w	r3, r3, #1
 8017138:	6063      	str	r3, [r4, #4]
 801713a:	4648      	mov	r0, r9
 801713c:	f7ff f980 	bl	8016440 <__malloc_unlock>
 8017140:	4630      	mov	r0, r6
 8017142:	b003      	add	sp, #12
 8017144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017148:	eb08 0105 	add.w	r1, r8, r5
 801714c:	431d      	orrs	r5, r3
 801714e:	f042 0301 	orr.w	r3, r2, #1
 8017152:	440a      	add	r2, r1
 8017154:	f8c8 5004 	str.w	r5, [r8, #4]
 8017158:	604b      	str	r3, [r1, #4]
 801715a:	6853      	ldr	r3, [r2, #4]
 801715c:	f043 0301 	orr.w	r3, r3, #1
 8017160:	3108      	adds	r1, #8
 8017162:	6053      	str	r3, [r2, #4]
 8017164:	4648      	mov	r0, r9
 8017166:	f7ff fdfb 	bl	8016d60 <_free_r>
 801716a:	e7e6      	b.n	801713a <_realloc_r+0x15a>
 801716c:	4639      	mov	r1, r7
 801716e:	4648      	mov	r0, r9
 8017170:	f7fe fe76 	bl	8015e60 <_malloc_r>
 8017174:	4607      	mov	r7, r0
 8017176:	b1d8      	cbz	r0, 80171b0 <_realloc_r+0x1d0>
 8017178:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801717c:	f023 0201 	bic.w	r2, r3, #1
 8017180:	4442      	add	r2, r8
 8017182:	f1a0 0108 	sub.w	r1, r0, #8
 8017186:	4291      	cmp	r1, r2
 8017188:	f000 80ac 	beq.w	80172e4 <_realloc_r+0x304>
 801718c:	1f22      	subs	r2, r4, #4
 801718e:	2a24      	cmp	r2, #36	; 0x24
 8017190:	f200 8099 	bhi.w	80172c6 <_realloc_r+0x2e6>
 8017194:	2a13      	cmp	r2, #19
 8017196:	d86a      	bhi.n	801726e <_realloc_r+0x28e>
 8017198:	4603      	mov	r3, r0
 801719a:	4632      	mov	r2, r6
 801719c:	6811      	ldr	r1, [r2, #0]
 801719e:	6019      	str	r1, [r3, #0]
 80171a0:	6851      	ldr	r1, [r2, #4]
 80171a2:	6059      	str	r1, [r3, #4]
 80171a4:	6892      	ldr	r2, [r2, #8]
 80171a6:	609a      	str	r2, [r3, #8]
 80171a8:	4631      	mov	r1, r6
 80171aa:	4648      	mov	r0, r9
 80171ac:	f7ff fdd8 	bl	8016d60 <_free_r>
 80171b0:	4648      	mov	r0, r9
 80171b2:	f7ff f945 	bl	8016440 <__malloc_unlock>
 80171b6:	4638      	mov	r0, r7
 80171b8:	b003      	add	sp, #12
 80171ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171be:	4611      	mov	r1, r2
 80171c0:	b003      	add	sp, #12
 80171c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171c6:	f7fe be4b 	b.w	8015e60 <_malloc_r>
 80171ca:	68ca      	ldr	r2, [r1, #12]
 80171cc:	6889      	ldr	r1, [r1, #8]
 80171ce:	4604      	mov	r4, r0
 80171d0:	60ca      	str	r2, [r1, #12]
 80171d2:	6091      	str	r1, [r2, #8]
 80171d4:	e7a4      	b.n	8017120 <_realloc_r+0x140>
 80171d6:	6841      	ldr	r1, [r0, #4]
 80171d8:	f021 0103 	bic.w	r1, r1, #3
 80171dc:	4421      	add	r1, r4
 80171de:	f105 0010 	add.w	r0, r5, #16
 80171e2:	4281      	cmp	r1, r0
 80171e4:	da5b      	bge.n	801729e <_realloc_r+0x2be>
 80171e6:	07db      	lsls	r3, r3, #31
 80171e8:	d4c0      	bmi.n	801716c <_realloc_r+0x18c>
 80171ea:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80171ee:	ebc3 0a08 	rsb	sl, r3, r8
 80171f2:	f8da 3004 	ldr.w	r3, [sl, #4]
 80171f6:	f023 0303 	bic.w	r3, r3, #3
 80171fa:	eb01 0c03 	add.w	ip, r1, r3
 80171fe:	4560      	cmp	r0, ip
 8017200:	f73f af66 	bgt.w	80170d0 <_realloc_r+0xf0>
 8017204:	4657      	mov	r7, sl
 8017206:	f8da 300c 	ldr.w	r3, [sl, #12]
 801720a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 801720e:	1f22      	subs	r2, r4, #4
 8017210:	2a24      	cmp	r2, #36	; 0x24
 8017212:	60cb      	str	r3, [r1, #12]
 8017214:	6099      	str	r1, [r3, #8]
 8017216:	f200 80b8 	bhi.w	801738a <_realloc_r+0x3aa>
 801721a:	2a13      	cmp	r2, #19
 801721c:	f240 80a9 	bls.w	8017372 <_realloc_r+0x392>
 8017220:	6833      	ldr	r3, [r6, #0]
 8017222:	f8ca 3008 	str.w	r3, [sl, #8]
 8017226:	6873      	ldr	r3, [r6, #4]
 8017228:	f8ca 300c 	str.w	r3, [sl, #12]
 801722c:	2a1b      	cmp	r2, #27
 801722e:	f200 80b5 	bhi.w	801739c <_realloc_r+0x3bc>
 8017232:	3608      	adds	r6, #8
 8017234:	f10a 0310 	add.w	r3, sl, #16
 8017238:	6832      	ldr	r2, [r6, #0]
 801723a:	601a      	str	r2, [r3, #0]
 801723c:	6872      	ldr	r2, [r6, #4]
 801723e:	605a      	str	r2, [r3, #4]
 8017240:	68b2      	ldr	r2, [r6, #8]
 8017242:	609a      	str	r2, [r3, #8]
 8017244:	eb0a 0205 	add.w	r2, sl, r5
 8017248:	ebc5 030c 	rsb	r3, r5, ip
 801724c:	f043 0301 	orr.w	r3, r3, #1
 8017250:	f8cb 2008 	str.w	r2, [fp, #8]
 8017254:	6053      	str	r3, [r2, #4]
 8017256:	f8da 3004 	ldr.w	r3, [sl, #4]
 801725a:	f003 0301 	and.w	r3, r3, #1
 801725e:	431d      	orrs	r5, r3
 8017260:	4648      	mov	r0, r9
 8017262:	f8ca 5004 	str.w	r5, [sl, #4]
 8017266:	f7ff f8eb 	bl	8016440 <__malloc_unlock>
 801726a:	4638      	mov	r0, r7
 801726c:	e769      	b.n	8017142 <_realloc_r+0x162>
 801726e:	6833      	ldr	r3, [r6, #0]
 8017270:	6003      	str	r3, [r0, #0]
 8017272:	6873      	ldr	r3, [r6, #4]
 8017274:	6043      	str	r3, [r0, #4]
 8017276:	2a1b      	cmp	r2, #27
 8017278:	d829      	bhi.n	80172ce <_realloc_r+0x2ee>
 801727a:	f100 0308 	add.w	r3, r0, #8
 801727e:	f106 0208 	add.w	r2, r6, #8
 8017282:	e78b      	b.n	801719c <_realloc_r+0x1bc>
 8017284:	463b      	mov	r3, r7
 8017286:	6832      	ldr	r2, [r6, #0]
 8017288:	601a      	str	r2, [r3, #0]
 801728a:	6872      	ldr	r2, [r6, #4]
 801728c:	605a      	str	r2, [r3, #4]
 801728e:	68b2      	ldr	r2, [r6, #8]
 8017290:	609a      	str	r2, [r3, #8]
 8017292:	463e      	mov	r6, r7
 8017294:	4674      	mov	r4, lr
 8017296:	f8da 3004 	ldr.w	r3, [sl, #4]
 801729a:	46d0      	mov	r8, sl
 801729c:	e740      	b.n	8017120 <_realloc_r+0x140>
 801729e:	eb08 0205 	add.w	r2, r8, r5
 80172a2:	1b4b      	subs	r3, r1, r5
 80172a4:	f043 0301 	orr.w	r3, r3, #1
 80172a8:	f8cb 2008 	str.w	r2, [fp, #8]
 80172ac:	6053      	str	r3, [r2, #4]
 80172ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80172b2:	f003 0301 	and.w	r3, r3, #1
 80172b6:	431d      	orrs	r5, r3
 80172b8:	4648      	mov	r0, r9
 80172ba:	f846 5c04 	str.w	r5, [r6, #-4]
 80172be:	f7ff f8bf 	bl	8016440 <__malloc_unlock>
 80172c2:	4630      	mov	r0, r6
 80172c4:	e73d      	b.n	8017142 <_realloc_r+0x162>
 80172c6:	4631      	mov	r1, r6
 80172c8:	f7ff fe22 	bl	8016f10 <memmove>
 80172cc:	e76c      	b.n	80171a8 <_realloc_r+0x1c8>
 80172ce:	68b3      	ldr	r3, [r6, #8]
 80172d0:	6083      	str	r3, [r0, #8]
 80172d2:	68f3      	ldr	r3, [r6, #12]
 80172d4:	60c3      	str	r3, [r0, #12]
 80172d6:	2a24      	cmp	r2, #36	; 0x24
 80172d8:	d02c      	beq.n	8017334 <_realloc_r+0x354>
 80172da:	f100 0310 	add.w	r3, r0, #16
 80172de:	f106 0210 	add.w	r2, r6, #16
 80172e2:	e75b      	b.n	801719c <_realloc_r+0x1bc>
 80172e4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80172e8:	f022 0203 	bic.w	r2, r2, #3
 80172ec:	4414      	add	r4, r2
 80172ee:	e717      	b.n	8017120 <_realloc_r+0x140>
 80172f0:	4631      	mov	r1, r6
 80172f2:	4638      	mov	r0, r7
 80172f4:	4674      	mov	r4, lr
 80172f6:	463e      	mov	r6, r7
 80172f8:	f7ff fe0a 	bl	8016f10 <memmove>
 80172fc:	46d0      	mov	r8, sl
 80172fe:	f8da 3004 	ldr.w	r3, [sl, #4]
 8017302:	e70d      	b.n	8017120 <_realloc_r+0x140>
 8017304:	463a      	mov	r2, r7
 8017306:	e700      	b.n	801710a <_realloc_r+0x12a>
 8017308:	4631      	mov	r1, r6
 801730a:	4638      	mov	r0, r7
 801730c:	461c      	mov	r4, r3
 801730e:	463e      	mov	r6, r7
 8017310:	f7ff fdfe 	bl	8016f10 <memmove>
 8017314:	46d0      	mov	r8, sl
 8017316:	f8da 3004 	ldr.w	r3, [sl, #4]
 801731a:	e701      	b.n	8017120 <_realloc_r+0x140>
 801731c:	68b3      	ldr	r3, [r6, #8]
 801731e:	f8ca 3010 	str.w	r3, [sl, #16]
 8017322:	68f3      	ldr	r3, [r6, #12]
 8017324:	f8ca 3014 	str.w	r3, [sl, #20]
 8017328:	2a24      	cmp	r2, #36	; 0x24
 801732a:	d018      	beq.n	801735e <_realloc_r+0x37e>
 801732c:	3610      	adds	r6, #16
 801732e:	f10a 0318 	add.w	r3, sl, #24
 8017332:	e7a8      	b.n	8017286 <_realloc_r+0x2a6>
 8017334:	6933      	ldr	r3, [r6, #16]
 8017336:	6103      	str	r3, [r0, #16]
 8017338:	6973      	ldr	r3, [r6, #20]
 801733a:	6143      	str	r3, [r0, #20]
 801733c:	f106 0218 	add.w	r2, r6, #24
 8017340:	f100 0318 	add.w	r3, r0, #24
 8017344:	e72a      	b.n	801719c <_realloc_r+0x1bc>
 8017346:	68b1      	ldr	r1, [r6, #8]
 8017348:	f8ca 1010 	str.w	r1, [sl, #16]
 801734c:	68f1      	ldr	r1, [r6, #12]
 801734e:	f8ca 1014 	str.w	r1, [sl, #20]
 8017352:	2a24      	cmp	r2, #36	; 0x24
 8017354:	d00f      	beq.n	8017376 <_realloc_r+0x396>
 8017356:	3610      	adds	r6, #16
 8017358:	f10a 0218 	add.w	r2, sl, #24
 801735c:	e6d5      	b.n	801710a <_realloc_r+0x12a>
 801735e:	6933      	ldr	r3, [r6, #16]
 8017360:	f8ca 3018 	str.w	r3, [sl, #24]
 8017364:	6973      	ldr	r3, [r6, #20]
 8017366:	f8ca 301c 	str.w	r3, [sl, #28]
 801736a:	3618      	adds	r6, #24
 801736c:	f10a 0320 	add.w	r3, sl, #32
 8017370:	e789      	b.n	8017286 <_realloc_r+0x2a6>
 8017372:	463b      	mov	r3, r7
 8017374:	e760      	b.n	8017238 <_realloc_r+0x258>
 8017376:	6932      	ldr	r2, [r6, #16]
 8017378:	f8ca 2018 	str.w	r2, [sl, #24]
 801737c:	6972      	ldr	r2, [r6, #20]
 801737e:	f8ca 201c 	str.w	r2, [sl, #28]
 8017382:	3618      	adds	r6, #24
 8017384:	f10a 0220 	add.w	r2, sl, #32
 8017388:	e6bf      	b.n	801710a <_realloc_r+0x12a>
 801738a:	4631      	mov	r1, r6
 801738c:	4638      	mov	r0, r7
 801738e:	f8cd c004 	str.w	ip, [sp, #4]
 8017392:	f7ff fdbd 	bl	8016f10 <memmove>
 8017396:	f8dd c004 	ldr.w	ip, [sp, #4]
 801739a:	e753      	b.n	8017244 <_realloc_r+0x264>
 801739c:	68b3      	ldr	r3, [r6, #8]
 801739e:	f8ca 3010 	str.w	r3, [sl, #16]
 80173a2:	68f3      	ldr	r3, [r6, #12]
 80173a4:	f8ca 3014 	str.w	r3, [sl, #20]
 80173a8:	2a24      	cmp	r2, #36	; 0x24
 80173aa:	d003      	beq.n	80173b4 <_realloc_r+0x3d4>
 80173ac:	3610      	adds	r6, #16
 80173ae:	f10a 0318 	add.w	r3, sl, #24
 80173b2:	e741      	b.n	8017238 <_realloc_r+0x258>
 80173b4:	6933      	ldr	r3, [r6, #16]
 80173b6:	f8ca 3018 	str.w	r3, [sl, #24]
 80173ba:	6973      	ldr	r3, [r6, #20]
 80173bc:	f8ca 301c 	str.w	r3, [sl, #28]
 80173c0:	3618      	adds	r6, #24
 80173c2:	f10a 0320 	add.w	r3, sl, #32
 80173c6:	e737      	b.n	8017238 <_realloc_r+0x258>
 80173c8:	20000c7c 	.word	0x20000c7c
 80173cc:	00000000 	.word	0x00000000
 80173d0:	656c6469 	.word	0x656c6469
	...

080173e0 <ch_debug>:
 80173e0:	6e69616d 18011600 08480404 1814100c     main......H.....
 80173f0:	1e1d1c00 0000201f 00000000 00000000     ..... ..........

08017400 <vmt>:
 8017400:	0800df11 0800def1 0800df51 0800df31     ........Q...1...
 8017410:	0800df41 0800df21 0800df01 0800dee1     A...!...........

08017420 <zero_status>:
	...

08017430 <active_status>:
	...

08017440 <halted_status>:
 8017440:	00000001 00000000 00000000 00000000     ................

08017450 <_stm32_dma_streams>:
 8017450:	40026010 40026008 000b0000 40026028     .`.@.`.@....(`.@
 8017460:	40026008 000c0106 40026040 40026008     .`.@....@`.@.`.@
 8017470:	000d0210 40026058 40026008 000e0316     ....X`.@.`.@....
 8017480:	40026070 4002600c 000f0400 40026088     p`.@.`.@.....`.@
 8017490:	4002600c 00100506 400260a0 4002600c     .`.@.....`.@.`.@
 80174a0:	00110610 400260b8 4002600c 002f0716     .....`.@.`.@../.
 80174b0:	40026410 40026408 00380800 40026428     .d.@.d.@..8.(d.@
 80174c0:	40026408 00390906 40026440 40026408     .d.@..9.@d.@.d.@
 80174d0:	003a0a10 40026458 40026408 003b0b16     ..:.Xd.@.d.@..;.
 80174e0:	40026470 4002640c 003c0c00 40026488     pd.@.d.@..<..d.@
 80174f0:	4002640c 00440d06 400264a0 4002640c     .d.@..D..d.@.d.@
 8017500:	00450e10 400264b8 4002640c 00460f16     ..E..d.@.d.@..F.

08017510 <fsparams>:
 8017510:	00000080 00000140 00000003 00000000     ....@...........
 8017520:	5f627375 5f646c6c 706d7570 00000000     usb_lld_pump....

08017530 <ep0config>:
 8017530:	00000000 0800e311 0800e661 0800e731     ........a...1...
 8017540:	00400040 20001680 20001680 00000001     @.@.... ... ....
 8017550:	20001694 00000000 00000000 00000000     ... ............

08017560 <pal_default_config>:
 8017560:	2aa0aa00 00000000 ffffabff 40010054     ...*........T..@
 8017570:	0000ffff 55560000 000aaa00 00082080     ......VU..... ..
 8017580:	00000240 ffffffff 55514515 0000ffff     @........EQU....
 8017590:	04000000 00000040 02208001 00000000     ....@..... .....
 80175a0:	ffffffff 54451554 0000ffff 60000000     ....T.ET.......`
 80175b0:	00060600 55000100 00000000 ffffffff     .......U........
 80175c0:	00555055 00000fff 00000000 00000000     UPU.............
 80175d0:	00000040 00000000 ffffffff 00000000     @...............
 80175e0:	0000ffff 00000000 00000000 00000000     ................
 80175f0:	00000000 ffffffff 00000000 0000ffff     ................
	...
 8017610:	ffffffff 00000000 0000ffff 00000000     ................
	...
 801762c:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8017648:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8017660:	74726175 20787220 636f7270 00737365     uart rx process.
 8017670:	6e69614d 72657020 69646f69 00000063     Main periodic...
 8017680:	20303035 25206625 0d302066 0000000a     500 %f %f 0.....
 8017690:	7770636d 6974206d 0072656d 4c554146     mcpwm timer.FAUL
 80176a0:	4e555f54 574f4e4b 0000004e 4c554146     T_UNKNOWN...FAUL
 80176b0:	4f435f54 4e5f4544 00454e4f 4c554146     T_CODE_NONE.FAUL
 80176c0:	4f435f54 4f5f4544 5f524556 544c4f56     T_CODE_OVER_VOLT
 80176d0:	00454741 4c554146 4f435f54 555f4544     AGE.FAULT_CODE_U
 80176e0:	5245444e 4c4f565f 45474154 00000000     NDER_VOLTAGE....
 80176f0:	4c554146 4f435f54 445f4544 33385652     FAULT_CODE_DRV83
 8017700:	00003230 4c554146 4f435f54 415f4544     02..FAULT_CODE_A
 8017710:	4f5f5342 5f524556 52525543 00544e45     BS_OVER_CURRENT.
 8017720:	4c554146 4f435f54 4f5f4544 5f524556     FAULT_CODE_OVER_
 8017730:	504d4554 5445465f 00000000 4c554146     TEMP_FET....FAUL
 8017740:	4f435f54 4f5f4544 5f524556 504d4554     T_CODE_OVER_TEMP
 8017750:	544f4d5f 0000524f 00000000 00000000     _MOTOR..........

08017760 <ep1config>:
 8017760:	00000002 00000000 0800e091 0800e101     ................
 8017770:	00400040 20002df4 20002e08 00000002     @.@..-. ... ....
	...

08017790 <vcom_configuration_descriptor>:
 8017790:	00000043 080177e0 00000000 00000000     C....w..........

080177a0 <ep2config>:
 80177a0:	00000003 00000000 0800e171 00000000     ........q.......
 80177b0:	00000010 20002b88 00000000 00000001     .....+. ........
	...

080177d0 <usbcfg>:
 80177d0:	080113a1 08011371 0800e051 00000000     ....q...Q.......

080177e0 <vcom_configuration_descriptor_data>:
 80177e0:	00430209 c0000102 00040932 02020100     ..C.....2.......
 80177f0:	24050001 05011000 01000124 02022404     ...$....$....$..
 8017800:	00062405 82050701 ff000803 00010409     .$..............
 8017810:	00000a02 01050700 00004002 02810507     .........@......
 8017820:	00000040 00000000 00000000 00000000     @...............

08017830 <vcom_device_descriptor_data>:
 8017830:	01100112 40000002 57400483 02010200     .......@..@W....
 8017840:	00000103 00000000 00000000 00000000     ................

08017850 <vcom_string0>:
 8017850:	04090304 00000000 00000000 00000000     ................

08017860 <vcom_string1>:
 8017860:	00530326 004d0054 00630069 006f0072     &.S.T.M.i.c.r.o.
 8017870:	006c0065 00630065 00720074 006e006f     e.l.e.c.t.r.o.n.
 8017880:	00630069 00000073 00000000 00000000     i.c.s...........

08017890 <vcom_string2>:
 8017890:	00430338 00690068 00690062 0053004f     8.C.h.i.b.i.O.S.
 80178a0:	0052002f 00200054 00690056 00740072     /.R.T. .V.i.r.t.
 80178b0:	00610075 0020006c 004f0043 0020004d     u.a.l. .C.O.M. .
 80178c0:	006f0050 00740072 00000000 00000000     P.o.r.t.........

080178d0 <vcom_string3>:
 80178d0:	00330308 00310030 00000000 00000000     ..3.0.1.........

080178e0 <vcom_strings>:
 80178e0:	00000004 08017850 00000026 08017860     ....Px..&...`x..
 80178f0:	00000038 08017890 00000008 080178d0     8....x.......x..

08017900 <serusbcfg>:
 8017900:	20001400 00020101 00000000 00000000     ... ............

08017910 <vcom_device_descriptor>:
 8017910:	00000012 08017830 00000000 00000000     ....0x..........

08017920 <flash_sector>:
 8017920:	00080000 00180010 00280020 00380030     ........ .(.0.8.
 8017930:	00480040 00580050 00000000 00000000     @.H.P.X.........

08017940 <flash_addr>:
 8017940:	08000000 08004000 08008000 0800c000     .....@..........
 8017950:	08010000 08020000 08040000 08060000     ................
 8017960:	08080000 080a0000 080c0000 080e0000     ................
 8017970:	74727173 00000066 00000000 00000000     sqrtf...........

08017980 <npio2_hw>:
 8017980:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
 8017990:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
 80179a0:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
 80179b0:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
 80179c0:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
 80179d0:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
 80179e0:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
 80179f0:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

08017a00 <two_over_pi>:
 8017a00:	000000a2 000000f9 00000083 0000006e     ............n...
 8017a10:	0000004e 00000044 00000015 00000029     N...D.......)...
 8017a20:	000000fc 00000027 00000057 000000d1     ....'...W.......
 8017a30:	000000f5 00000034 000000dd 000000c0     ....4...........
 8017a40:	000000db 00000062 00000095 00000099     ....b...........
 8017a50:	0000003c 00000043 00000090 00000041     <...C.......A...
 8017a60:	000000fe 00000051 00000063 000000ab     ....Q...c.......
 8017a70:	000000de 000000bb 000000c5 00000061     ............a...
 8017a80:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
 8017a90:	00000042 0000004d 000000d2 000000e0     B...M...........
 8017aa0:	00000006 00000049 0000002e 000000ea     ....I...........
 8017ab0:	00000009 000000d1 00000092 0000001c     ................
 8017ac0:	000000fe 0000001d 000000eb 0000001c     ................
 8017ad0:	000000b1 00000029 000000a7 0000003e     ....).......>...
 8017ae0:	000000e8 00000082 00000035 000000f5     ........5.......
 8017af0:	0000002e 000000bb 00000044 00000084     ........D.......
 8017b00:	000000e9 0000009c 00000070 00000026     ........p...&...
 8017b10:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
 8017b20:	00000039 00000091 000000d6 00000039     9...........9...
 8017b30:	00000083 00000053 00000039 000000f4     ....S...9.......
 8017b40:	0000009c 00000084 0000005f 0000008b     ........_.......
 8017b50:	000000bd 000000f9 00000028 0000003b     ........(...;...
 8017b60:	0000001f 000000f8 00000097 000000ff     ................
 8017b70:	000000de 00000005 00000098 0000000f     ................
 8017b80:	000000ef 0000002f 00000011 0000008b     ..../...........
 8017b90:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
 8017ba0:	0000006d 00000036 0000007e 000000cf     m...6...~.......
 8017bb0:	00000027 000000cb 00000009 000000b7     '...............
 8017bc0:	0000004f 00000046 0000003f 00000066     O...F...?...f...
 8017bd0:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
 8017be0:	00000075 00000027 000000ba 000000c7     u...'...........
 8017bf0:	000000eb 000000e5 000000f1 0000007b     ............{...
 8017c00:	0000003d 00000007 00000039 000000f7     =.......9.......
 8017c10:	0000008a 00000052 00000092 000000ea     ....R...........
 8017c20:	0000006b 000000fb 0000005f 000000b1     k......._.......
 8017c30:	0000001f 0000008d 0000005d 00000008     ........].......
 8017c40:	00000056 00000003 00000030 00000046     V.......0...F...
 8017c50:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
 8017c60:	000000f0 000000cf 000000bc 00000020     ............ ...
 8017c70:	0000009a 000000f4 00000036 0000001d     ........6.......
 8017c80:	000000a9 000000e3 00000091 00000061     ............a...
 8017c90:	0000005e 000000e6 0000001b 00000008     ^...............
 8017ca0:	00000065 00000099 00000085 0000005f     e..........._...
 8017cb0:	00000014 000000a0 00000068 00000040     ........h...@...
 8017cc0:	0000008d 000000ff 000000d8 00000080     ................
 8017cd0:	0000004d 00000073 00000027 00000031     M...s...'...1...
 8017ce0:	00000006 00000006 00000015 00000056     ............V...
 8017cf0:	000000ca 00000073 000000a8 000000c9     ....s...........
 8017d00:	00000060 000000e2 0000007b 000000c0     `.......{.......
 8017d10:	0000008c 0000006b 00000000 00000000     ....k...........

08017d20 <init_jk>:
 8017d20:	00000004 00000007 00000009 00000000     ................

08017d30 <PIo2>:
 8017d30:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
 8017d40:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
 8017d50:	1fc40000 1bc60000 17440000 00000000     ..........D.....
 8017d60:	00000043 00000000 00000000 00000000     C...............

08017d70 <zeroes.6911>:
 8017d70:	30303030 30303030 30303030 30303030     0000000000000000

08017d80 <blanks.6910>:
 8017d80:	20202020 20202020 20202020 20202020                     
 8017d90:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
 8017da0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 8017db0:	00000000 33323130 37363534 62613938     ....0123456789ab
 8017dc0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
 8017dd0:	00000030 00000000 00000000 00000000     0...............
 8017de0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
 8017df0:	49534f50 00000058 0000002e 00000000     POSIX...........

08017e00 <__mprec_tens>:
 8017e00:	00000000 3ff00000 00000000 40240000     .......?......$@
 8017e10:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 8017e20:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 8017e30:	00000000 412e8480 00000000 416312d0     .......A......cA
 8017e40:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 8017e50:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 8017e60:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 8017e70:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 8017e80:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 8017e90:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 8017ea0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 8017eb0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 8017ec0:	79d99db4 44ea7843 00000000 00000000     ...yCx.D........

08017ed0 <p05.5302>:
 8017ed0:	00000005 00000019 0000007d 00000000     ........}.......

08017ee0 <__mprec_bigtens>:
 8017ee0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 8017ef0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 8017f00:	7f73bf3c 75154fdd                       <.s..O.u
