<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1415' type='llvm::SDNode * llvm::SelectionDAG::UpdateNodeOperands(llvm::SDNode * N, llvm::SDValue Op1, llvm::SDValue Op2)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5272' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22BackwardsPropagateMaskEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5286' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22BackwardsPropagateMaskEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5297' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22BackwardsPropagateMaskEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1221' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10LegalizeOpEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1772' u='c' c='_ZN4llvm16DAGTypeLegalizer18PromoteIntOp_ShiftEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1790' u='c' c='_ZN4llvm16DAGTypeLegalizer30PromoteIntOp_STRICT_SINT_TO_FPEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1917' u='c' c='_ZN4llvm16DAGTypeLegalizer30PromoteIntOp_STRICT_UINT_TO_FPEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1967' u='c' c='_ZN4llvm16DAGTypeLegalizer18PromoteIntOp_FPOWIEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='4427' u='c' c='_ZN4llvm16DAGTypeLegalizer17ExpandIntOp_ShiftEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2397' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecOp_EXTRACT_VECTOR_ELTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2399' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecOp_EXTRACT_VECTOR_ELTEPNS_6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='7894' ll='7921' type='llvm::SDNode * llvm::SelectionDAG::UpdateNodeOperands(llvm::SDNode * N, llvm::SDValue Op1, llvm::SDValue Op2)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9043' u='c' c='_ZN4llvm12SelectionDAG28makeEquivalentMemoryOrderingENS_7SDValueES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10925' u='c' c='_ZNK4llvm16SITargetLowering15adjustWritemaskERPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='471' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel17PreprocessISelDAGEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='6889' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel13PeepholePPC64Ev'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7801' u='c' c='_ZNK4llvm17PPCTargetLowering15spliceIntoChainENS_7SDValueES1_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='3889' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24323' u='c' c='_ZNK4llvm17X86TargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE'/>
