circuit MatrixVectorCore : @[:@2.0]
  module MAC : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_a : SInt<2> @[:@6.4]
    input io_b : SInt<2> @[:@6.4]
    input io_c : SInt<1> @[:@6.4]
    output io_y : SInt<5> @[:@6.4]
  
    reg rA : SInt<2>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 29:19:@10.4]
    reg rB : SInt<2>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 30:19:@12.4]
    reg rC : SInt<1>, clock with :
      reset => (UInt<1>("h0"), rC) @[Gemm.scala 31:19:@14.4]
    node _T_18 = mul(rA, rB) @[Gemm.scala 33:14:@16.4]
    node mult = _T_18 @[Gemm.scala 27:18:@8.4 Gemm.scala 33:8:@17.4]
    node _T_19 = add(rC, mult) @[Gemm.scala 34:13:@18.4]
    node add = _T_19 @[Gemm.scala 28:18:@9.4 Gemm.scala 34:7:@19.4]
    io_y <= add @[Gemm.scala 36:8:@20.4]
    rA <= io_a @[Gemm.scala 29:19:@11.4]
    rB <= io_b @[Gemm.scala 30:19:@13.4]
    rC <= io_c @[Gemm.scala 31:19:@15.4]

  module PipeAdder : @[:@155.2]
    input clock : Clock @[:@156.4]
    input reset : UInt<1> @[:@157.4]
    input io_a : SInt<5> @[:@158.4]
    input io_b : SInt<5> @[:@158.4]
    output io_y : SInt<6> @[:@158.4]
  
    reg rA : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 48:19:@161.4]
    reg rB : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 49:19:@163.4]
    node _T_14 = add(rA, rB) @[Gemm.scala 50:13:@165.4]
    node add = _T_14 @[Gemm.scala 47:17:@160.4 Gemm.scala 50:7:@166.4]
    io_y <= add @[Gemm.scala 51:8:@167.4]
    rA <= io_a @[Gemm.scala 48:19:@162.4]
    rB <= io_b @[Gemm.scala 49:19:@164.4]

  module PipeAdder_4 : @[:@211.2]
    input clock : Clock @[:@212.4]
    input reset : UInt<1> @[:@213.4]
    input io_a : SInt<6> @[:@214.4]
    input io_b : SInt<6> @[:@214.4]
    output io_y : SInt<7> @[:@214.4]
  
    reg rA : SInt<6>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 48:19:@217.4]
    reg rB : SInt<6>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 49:19:@219.4]
    node _T_14 = add(rA, rB) @[Gemm.scala 50:13:@221.4]
    node add = _T_14 @[Gemm.scala 47:17:@216.4 Gemm.scala 50:7:@222.4]
    io_y <= add @[Gemm.scala 51:8:@223.4]
    rA <= io_a @[Gemm.scala 48:19:@218.4]
    rB <= io_b @[Gemm.scala 49:19:@220.4]

  module PipeAdder_6 : @[:@239.2]
    input clock : Clock @[:@240.4]
    input reset : UInt<1> @[:@241.4]
    input io_a : SInt<7> @[:@242.4]
    input io_b : SInt<7> @[:@242.4]
    output io_y : SInt<8> @[:@242.4]
  
    reg rA : SInt<7>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 48:19:@245.4]
    reg rB : SInt<7>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 49:19:@247.4]
    node _T_14 = add(rA, rB) @[Gemm.scala 50:13:@249.4]
    node add = _T_14 @[Gemm.scala 47:17:@244.4 Gemm.scala 50:7:@250.4]
    io_y <= add @[Gemm.scala 51:8:@251.4]
    rA <= io_a @[Gemm.scala 48:19:@246.4]
    rB <= io_b @[Gemm.scala 49:19:@248.4]

  module DotProduct : @[:@253.2]
    input clock : Clock @[:@254.4]
    input reset : UInt<1> @[:@255.4]
    input io_a_0 : SInt<2> @[:@256.4]
    input io_a_1 : SInt<2> @[:@256.4]
    input io_a_2 : SInt<2> @[:@256.4]
    input io_a_3 : SInt<2> @[:@256.4]
    input io_a_4 : SInt<2> @[:@256.4]
    input io_a_5 : SInt<2> @[:@256.4]
    input io_a_6 : SInt<2> @[:@256.4]
    input io_a_7 : SInt<2> @[:@256.4]
    input io_b_0 : SInt<2> @[:@256.4]
    input io_b_1 : SInt<2> @[:@256.4]
    input io_b_2 : SInt<2> @[:@256.4]
    input io_b_3 : SInt<2> @[:@256.4]
    input io_b_4 : SInt<2> @[:@256.4]
    input io_b_5 : SInt<2> @[:@256.4]
    input io_b_6 : SInt<2> @[:@256.4]
    input io_b_7 : SInt<2> @[:@256.4]
    output io_y : SInt<8> @[:@256.4]
  
    inst m_0 of MAC @[Gemm.scala 68:32:@258.4]
    inst m_1 of MAC @[Gemm.scala 68:32:@261.4]
    inst m_2 of MAC @[Gemm.scala 68:32:@264.4]
    inst m_3 of MAC @[Gemm.scala 68:32:@267.4]
    inst m_4 of MAC @[Gemm.scala 68:32:@270.4]
    inst m_5 of MAC @[Gemm.scala 68:32:@273.4]
    inst m_6 of MAC @[Gemm.scala 68:32:@276.4]
    inst m_7 of MAC @[Gemm.scala 68:32:@279.4]
    inst a_0_0 of PipeAdder @[Gemm.scala 70:30:@282.4]
    inst a_0_1 of PipeAdder @[Gemm.scala 70:30:@285.4]
    inst a_0_2 of PipeAdder @[Gemm.scala 70:30:@288.4]
    inst a_0_3 of PipeAdder @[Gemm.scala 70:30:@291.4]
    inst a_1_0 of PipeAdder_4 @[Gemm.scala 70:30:@294.4]
    inst a_1_1 of PipeAdder_4 @[Gemm.scala 70:30:@297.4]
    inst a_2_0 of PipeAdder_6 @[Gemm.scala 70:30:@300.4]
    reg _T_69 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), _T_69) @[Reg.scala 11:16:@341.4]
    node _GEN_0 = mux(UInt<1>("h1"), a_2_0.io_y, _T_69) @[Reg.scala 12:19:@342.4]
    reg _T_71 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), _T_71) @[Reg.scala 11:16:@345.4]
    node _GEN_1 = mux(UInt<1>("h1"), _T_69, _T_71) @[Reg.scala 12:19:@346.4]
    reg _T_73 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), _T_73) @[Reg.scala 11:16:@349.4]
    node _GEN_2 = mux(UInt<1>("h1"), _T_71, _T_73) @[Reg.scala 12:19:@350.4]
    reg _T_75 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), _T_75) @[Reg.scala 11:16:@353.4]
    node _GEN_3 = mux(UInt<1>("h1"), _T_73, _T_75) @[Reg.scala 12:19:@354.4]
    reg _T_77 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), _T_77) @[Reg.scala 11:16:@357.4]
    node _GEN_4 = mux(UInt<1>("h1"), _T_75, _T_77) @[Reg.scala 12:19:@358.4]
    reg _T_79 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), _T_79) @[Reg.scala 11:16:@361.4]
    node _GEN_5 = mux(UInt<1>("h1"), _T_77, _T_79) @[Reg.scala 12:19:@362.4]
    reg _T_81 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), _T_81) @[Reg.scala 11:16:@365.4]
    node _GEN_6 = mux(UInt<1>("h1"), _T_79, _T_81) @[Reg.scala 12:19:@366.4]
    reg _T_83 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), _T_83) @[Reg.scala 11:16:@369.4]
    node _GEN_7 = mux(UInt<1>("h1"), _T_81, _T_83) @[Reg.scala 12:19:@370.4]
    io_y <= _T_83 @[Gemm.scala 95:8:@373.4]
    m_0.clock <= clock @[:@259.4]
    m_0.reset <= reset @[:@260.4]
    m_0.io_a <= io_a_0 @[Gemm.scala 75:15:@303.4]
    m_0.io_b <= io_b_0 @[Gemm.scala 76:15:@304.4]
    m_0.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@305.4]
    m_1.clock <= clock @[:@262.4]
    m_1.reset <= reset @[:@263.4]
    m_1.io_a <= io_a_1 @[Gemm.scala 75:15:@306.4]
    m_1.io_b <= io_b_1 @[Gemm.scala 76:15:@307.4]
    m_1.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@308.4]
    m_2.clock <= clock @[:@265.4]
    m_2.reset <= reset @[:@266.4]
    m_2.io_a <= io_a_2 @[Gemm.scala 75:15:@309.4]
    m_2.io_b <= io_b_2 @[Gemm.scala 76:15:@310.4]
    m_2.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@311.4]
    m_3.clock <= clock @[:@268.4]
    m_3.reset <= reset @[:@269.4]
    m_3.io_a <= io_a_3 @[Gemm.scala 75:15:@312.4]
    m_3.io_b <= io_b_3 @[Gemm.scala 76:15:@313.4]
    m_3.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@314.4]
    m_4.clock <= clock @[:@271.4]
    m_4.reset <= reset @[:@272.4]
    m_4.io_a <= io_a_4 @[Gemm.scala 75:15:@315.4]
    m_4.io_b <= io_b_4 @[Gemm.scala 76:15:@316.4]
    m_4.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@317.4]
    m_5.clock <= clock @[:@274.4]
    m_5.reset <= reset @[:@275.4]
    m_5.io_a <= io_a_5 @[Gemm.scala 75:15:@318.4]
    m_5.io_b <= io_b_5 @[Gemm.scala 76:15:@319.4]
    m_5.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@320.4]
    m_6.clock <= clock @[:@277.4]
    m_6.reset <= reset @[:@278.4]
    m_6.io_a <= io_a_6 @[Gemm.scala 75:15:@321.4]
    m_6.io_b <= io_b_6 @[Gemm.scala 76:15:@322.4]
    m_6.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@323.4]
    m_7.clock <= clock @[:@280.4]
    m_7.reset <= reset @[:@281.4]
    m_7.io_a <= io_a_7 @[Gemm.scala 75:15:@324.4]
    m_7.io_b <= io_b_7 @[Gemm.scala 76:15:@325.4]
    m_7.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@326.4]
    a_0_0.clock <= clock @[:@283.4]
    a_0_0.reset <= reset @[:@284.4]
    a_0_0.io_a <= m_0.io_y @[Gemm.scala 85:22:@327.4]
    a_0_0.io_b <= m_1.io_y @[Gemm.scala 86:22:@328.4]
    a_0_1.clock <= clock @[:@286.4]
    a_0_1.reset <= reset @[:@287.4]
    a_0_1.io_a <= m_2.io_y @[Gemm.scala 85:22:@329.4]
    a_0_1.io_b <= m_3.io_y @[Gemm.scala 86:22:@330.4]
    a_0_2.clock <= clock @[:@289.4]
    a_0_2.reset <= reset @[:@290.4]
    a_0_2.io_a <= m_4.io_y @[Gemm.scala 85:22:@331.4]
    a_0_2.io_b <= m_5.io_y @[Gemm.scala 86:22:@332.4]
    a_0_3.clock <= clock @[:@292.4]
    a_0_3.reset <= reset @[:@293.4]
    a_0_3.io_a <= m_6.io_y @[Gemm.scala 85:22:@333.4]
    a_0_3.io_b <= m_7.io_y @[Gemm.scala 86:22:@334.4]
    a_1_0.clock <= clock @[:@295.4]
    a_1_0.reset <= reset @[:@296.4]
    a_1_0.io_a <= a_0_0.io_y @[Gemm.scala 88:22:@335.4]
    a_1_0.io_b <= a_0_1.io_y @[Gemm.scala 89:22:@336.4]
    a_1_1.clock <= clock @[:@298.4]
    a_1_1.reset <= reset @[:@299.4]
    a_1_1.io_a <= a_0_2.io_y @[Gemm.scala 88:22:@337.4]
    a_1_1.io_b <= a_0_3.io_y @[Gemm.scala 89:22:@338.4]
    a_2_0.clock <= clock @[:@301.4]
    a_2_0.reset <= reset @[:@302.4]
    a_2_0.io_a <= a_1_0.io_y @[Gemm.scala 88:22:@339.4]
    a_2_0.io_b <= a_1_1.io_y @[Gemm.scala 89:22:@340.4]
    _T_69 <= _GEN_0 @[Reg.scala 12:23:@343.6]
    _T_71 <= _GEN_1 @[Reg.scala 12:23:@347.6]
    _T_73 <= _GEN_2 @[Reg.scala 12:23:@351.6]
    _T_75 <= _GEN_3 @[Reg.scala 12:23:@355.6]
    _T_77 <= _GEN_4 @[Reg.scala 12:23:@359.6]
    _T_79 <= _GEN_5 @[Reg.scala 12:23:@363.6]
    _T_81 <= _GEN_6 @[Reg.scala 12:23:@367.6]
    _T_83 <= _GEN_7 @[Reg.scala 12:23:@371.6]

  module Pipe : @[:@2979.2]
    input clock : Clock @[:@2980.4]
    input reset : UInt<1> @[:@2981.4]
    input io_enq_valid : UInt<1> @[:@2982.4]
    input io_enq_bits : UInt<32> @[:@2982.4]
    output io_deq_valid : UInt<1> @[:@2982.4]
    output io_deq_bits : UInt<32> @[:@2982.4]
  
    reg _T_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_19) @[Valid.scala 48:22:@2984.4]
    reg _T_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_21) @[Reg.scala 11:16:@2986.4]
    node _GEN_0 = mux(io_enq_valid, io_enq_bits, _T_21) @[Reg.scala 12:19:@2987.4]
    reg _T_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_24) @[Valid.scala 48:22:@2990.4]
    reg _T_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_26) @[Reg.scala 11:16:@2992.4]
    node _GEN_1 = mux(_T_19, _T_21, _T_26) @[Reg.scala 12:19:@2993.4]
    reg _T_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_29) @[Valid.scala 48:22:@2996.4]
    reg _T_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_31) @[Reg.scala 11:16:@2998.4]
    node _GEN_2 = mux(_T_24, _T_26, _T_31) @[Reg.scala 12:19:@2999.4]
    reg _T_34 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_34) @[Valid.scala 48:22:@3002.4]
    reg _T_36 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_36) @[Reg.scala 11:16:@3004.4]
    node _GEN_3 = mux(_T_29, _T_31, _T_36) @[Reg.scala 12:19:@3005.4]
    reg _T_39 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_39) @[Valid.scala 48:22:@3008.4]
    reg _T_41 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_41) @[Reg.scala 11:16:@3010.4]
    node _GEN_4 = mux(_T_34, _T_36, _T_41) @[Reg.scala 12:19:@3011.4]
    reg _T_44 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_44) @[Valid.scala 48:22:@3014.4]
    reg _T_46 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_46) @[Reg.scala 11:16:@3016.4]
    node _GEN_5 = mux(_T_39, _T_41, _T_46) @[Reg.scala 12:19:@3017.4]
    reg _T_49 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_49) @[Valid.scala 48:22:@3020.4]
    reg _T_51 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_51) @[Reg.scala 11:16:@3022.4]
    node _GEN_6 = mux(_T_44, _T_46, _T_51) @[Reg.scala 12:19:@3023.4]
    reg _T_54 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_54) @[Valid.scala 48:22:@3026.4]
    reg _T_56 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_56) @[Reg.scala 11:16:@3028.4]
    node _GEN_7 = mux(_T_49, _T_51, _T_56) @[Reg.scala 12:19:@3029.4]
    reg _T_59 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_59) @[Valid.scala 48:22:@3032.4]
    reg _T_61 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_61) @[Reg.scala 11:16:@3034.4]
    node _GEN_8 = mux(_T_54, _T_56, _T_61) @[Reg.scala 12:19:@3035.4]
    reg _T_64 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_64) @[Valid.scala 48:22:@3038.4]
    reg _T_66 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_66) @[Reg.scala 11:16:@3040.4]
    node _GEN_9 = mux(_T_59, _T_61, _T_66) @[Reg.scala 12:19:@3041.4]
    reg _T_69 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_69) @[Valid.scala 48:22:@3044.4]
    reg _T_71 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_71) @[Reg.scala 11:16:@3046.4]
    node _GEN_10 = mux(_T_64, _T_66, _T_71) @[Reg.scala 12:19:@3047.4]
    reg _T_74 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_74) @[Valid.scala 48:22:@3050.4]
    reg _T_76 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_76) @[Reg.scala 11:16:@3052.4]
    node _GEN_11 = mux(_T_69, _T_71, _T_76) @[Reg.scala 12:19:@3053.4]
    reg _T_79 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_79) @[Valid.scala 48:22:@3056.4]
    reg _T_81 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_81) @[Reg.scala 11:16:@3058.4]
    node _GEN_12 = mux(_T_74, _T_76, _T_81) @[Reg.scala 12:19:@3059.4]
    node _T_85_valid = _T_79 @[Valid.scala 43:21:@3062.4 Valid.scala 44:17:@3063.4]
    node _T_85_bits = _T_81 @[Valid.scala 43:21:@3062.4 Valid.scala 45:16:@3064.4]
    io_deq_valid <= _T_85_valid @[Valid.scala 70:10:@3066.4]
    io_deq_bits <= _T_85_bits @[Valid.scala 70:10:@3065.4]
    _T_19 <= mux(reset, UInt<1>("h0"), io_enq_valid) @[Valid.scala 48:22:@2985.4]
    _T_21 <= _GEN_0 @[Reg.scala 12:23:@2988.6]
    _T_24 <= mux(reset, UInt<1>("h0"), _T_19) @[Valid.scala 48:22:@2991.4]
    _T_26 <= _GEN_1 @[Reg.scala 12:23:@2994.6]
    _T_29 <= mux(reset, UInt<1>("h0"), _T_24) @[Valid.scala 48:22:@2997.4]
    _T_31 <= _GEN_2 @[Reg.scala 12:23:@3000.6]
    _T_34 <= mux(reset, UInt<1>("h0"), _T_29) @[Valid.scala 48:22:@3003.4]
    _T_36 <= _GEN_3 @[Reg.scala 12:23:@3006.6]
    _T_39 <= mux(reset, UInt<1>("h0"), _T_34) @[Valid.scala 48:22:@3009.4]
    _T_41 <= _GEN_4 @[Reg.scala 12:23:@3012.6]
    _T_44 <= mux(reset, UInt<1>("h0"), _T_39) @[Valid.scala 48:22:@3015.4]
    _T_46 <= _GEN_5 @[Reg.scala 12:23:@3018.6]
    _T_49 <= mux(reset, UInt<1>("h0"), _T_44) @[Valid.scala 48:22:@3021.4]
    _T_51 <= _GEN_6 @[Reg.scala 12:23:@3024.6]
    _T_54 <= mux(reset, UInt<1>("h0"), _T_49) @[Valid.scala 48:22:@3027.4]
    _T_56 <= _GEN_7 @[Reg.scala 12:23:@3030.6]
    _T_59 <= mux(reset, UInt<1>("h0"), _T_54) @[Valid.scala 48:22:@3033.4]
    _T_61 <= _GEN_8 @[Reg.scala 12:23:@3036.6]
    _T_64 <= mux(reset, UInt<1>("h0"), _T_59) @[Valid.scala 48:22:@3039.4]
    _T_66 <= _GEN_9 @[Reg.scala 12:23:@3042.6]
    _T_69 <= mux(reset, UInt<1>("h0"), _T_64) @[Valid.scala 48:22:@3045.4]
    _T_71 <= _GEN_10 @[Reg.scala 12:23:@3048.6]
    _T_74 <= mux(reset, UInt<1>("h0"), _T_69) @[Valid.scala 48:22:@3051.4]
    _T_76 <= _GEN_11 @[Reg.scala 12:23:@3054.6]
    _T_79 <= mux(reset, UInt<1>("h0"), _T_74) @[Valid.scala 48:22:@3057.4]
    _T_81 <= _GEN_12 @[Reg.scala 12:23:@3060.6]

  module MatrixVectorCore : @[:@3691.2]
    input clock : Clock @[:@3692.4]
    input reset : UInt<1> @[:@3693.4]
    input io_reset : UInt<1> @[:@3694.4]
    input io_inp_valid : UInt<1> @[:@3694.4]
    input io_inp_bits_0_0 : UInt<2> @[:@3694.4]
    input io_inp_bits_0_1 : UInt<2> @[:@3694.4]
    input io_inp_bits_0_2 : UInt<2> @[:@3694.4]
    input io_inp_bits_0_3 : UInt<2> @[:@3694.4]
    input io_inp_bits_0_4 : UInt<2> @[:@3694.4]
    input io_inp_bits_0_5 : UInt<2> @[:@3694.4]
    input io_inp_bits_0_6 : UInt<2> @[:@3694.4]
    input io_inp_bits_0_7 : UInt<2> @[:@3694.4]
    input io_wgt_valid : UInt<1> @[:@3694.4]
    input io_wgt_bits_0_0 : UInt<2> @[:@3694.4]
    input io_wgt_bits_0_1 : UInt<2> @[:@3694.4]
    input io_wgt_bits_0_2 : UInt<2> @[:@3694.4]
    input io_wgt_bits_0_3 : UInt<2> @[:@3694.4]
    input io_wgt_bits_0_4 : UInt<2> @[:@3694.4]
    input io_wgt_bits_0_5 : UInt<2> @[:@3694.4]
    input io_wgt_bits_0_6 : UInt<2> @[:@3694.4]
    input io_wgt_bits_0_7 : UInt<2> @[:@3694.4]
    input io_wgt_bits_1_0 : UInt<2> @[:@3694.4]
    input io_wgt_bits_1_1 : UInt<2> @[:@3694.4]
    input io_wgt_bits_1_2 : UInt<2> @[:@3694.4]
    input io_wgt_bits_1_3 : UInt<2> @[:@3694.4]
    input io_wgt_bits_1_4 : UInt<2> @[:@3694.4]
    input io_wgt_bits_1_5 : UInt<2> @[:@3694.4]
    input io_wgt_bits_1_6 : UInt<2> @[:@3694.4]
    input io_wgt_bits_1_7 : UInt<2> @[:@3694.4]
    input io_wgt_bits_2_0 : UInt<2> @[:@3694.4]
    input io_wgt_bits_2_1 : UInt<2> @[:@3694.4]
    input io_wgt_bits_2_2 : UInt<2> @[:@3694.4]
    input io_wgt_bits_2_3 : UInt<2> @[:@3694.4]
    input io_wgt_bits_2_4 : UInt<2> @[:@3694.4]
    input io_wgt_bits_2_5 : UInt<2> @[:@3694.4]
    input io_wgt_bits_2_6 : UInt<2> @[:@3694.4]
    input io_wgt_bits_2_7 : UInt<2> @[:@3694.4]
    input io_wgt_bits_3_0 : UInt<2> @[:@3694.4]
    input io_wgt_bits_3_1 : UInt<2> @[:@3694.4]
    input io_wgt_bits_3_2 : UInt<2> @[:@3694.4]
    input io_wgt_bits_3_3 : UInt<2> @[:@3694.4]
    input io_wgt_bits_3_4 : UInt<2> @[:@3694.4]
    input io_wgt_bits_3_5 : UInt<2> @[:@3694.4]
    input io_wgt_bits_3_6 : UInt<2> @[:@3694.4]
    input io_wgt_bits_3_7 : UInt<2> @[:@3694.4]
    input io_wgt_bits_4_0 : UInt<2> @[:@3694.4]
    input io_wgt_bits_4_1 : UInt<2> @[:@3694.4]
    input io_wgt_bits_4_2 : UInt<2> @[:@3694.4]
    input io_wgt_bits_4_3 : UInt<2> @[:@3694.4]
    input io_wgt_bits_4_4 : UInt<2> @[:@3694.4]
    input io_wgt_bits_4_5 : UInt<2> @[:@3694.4]
    input io_wgt_bits_4_6 : UInt<2> @[:@3694.4]
    input io_wgt_bits_4_7 : UInt<2> @[:@3694.4]
    input io_wgt_bits_5_0 : UInt<2> @[:@3694.4]
    input io_wgt_bits_5_1 : UInt<2> @[:@3694.4]
    input io_wgt_bits_5_2 : UInt<2> @[:@3694.4]
    input io_wgt_bits_5_3 : UInt<2> @[:@3694.4]
    input io_wgt_bits_5_4 : UInt<2> @[:@3694.4]
    input io_wgt_bits_5_5 : UInt<2> @[:@3694.4]
    input io_wgt_bits_5_6 : UInt<2> @[:@3694.4]
    input io_wgt_bits_5_7 : UInt<2> @[:@3694.4]
    input io_wgt_bits_6_0 : UInt<2> @[:@3694.4]
    input io_wgt_bits_6_1 : UInt<2> @[:@3694.4]
    input io_wgt_bits_6_2 : UInt<2> @[:@3694.4]
    input io_wgt_bits_6_3 : UInt<2> @[:@3694.4]
    input io_wgt_bits_6_4 : UInt<2> @[:@3694.4]
    input io_wgt_bits_6_5 : UInt<2> @[:@3694.4]
    input io_wgt_bits_6_6 : UInt<2> @[:@3694.4]
    input io_wgt_bits_6_7 : UInt<2> @[:@3694.4]
    input io_wgt_bits_7_0 : UInt<2> @[:@3694.4]
    input io_wgt_bits_7_1 : UInt<2> @[:@3694.4]
    input io_wgt_bits_7_2 : UInt<2> @[:@3694.4]
    input io_wgt_bits_7_3 : UInt<2> @[:@3694.4]
    input io_wgt_bits_7_4 : UInt<2> @[:@3694.4]
    input io_wgt_bits_7_5 : UInt<2> @[:@3694.4]
    input io_wgt_bits_7_6 : UInt<2> @[:@3694.4]
    input io_wgt_bits_7_7 : UInt<2> @[:@3694.4]
    input io_acc_i_valid : UInt<1> @[:@3694.4]
    input io_acc_i_bits_0_0 : UInt<32> @[:@3694.4]
    input io_acc_i_bits_0_1 : UInt<32> @[:@3694.4]
    input io_acc_i_bits_0_2 : UInt<32> @[:@3694.4]
    input io_acc_i_bits_0_3 : UInt<32> @[:@3694.4]
    input io_acc_i_bits_0_4 : UInt<32> @[:@3694.4]
    input io_acc_i_bits_0_5 : UInt<32> @[:@3694.4]
    input io_acc_i_bits_0_6 : UInt<32> @[:@3694.4]
    input io_acc_i_bits_0_7 : UInt<32> @[:@3694.4]
    input io_shift_valid : UInt<1> @[:@3694.4]
    input io_shift_bits : UInt<6> @[:@3694.4]
    output io_acc_o_valid : UInt<1> @[:@3694.4]
    output io_acc_o_bits_0_0 : UInt<32> @[:@3694.4]
    output io_acc_o_bits_0_1 : UInt<32> @[:@3694.4]
    output io_acc_o_bits_0_2 : UInt<32> @[:@3694.4]
    output io_acc_o_bits_0_3 : UInt<32> @[:@3694.4]
    output io_acc_o_bits_0_4 : UInt<32> @[:@3694.4]
    output io_acc_o_bits_0_5 : UInt<32> @[:@3694.4]
    output io_acc_o_bits_0_6 : UInt<32> @[:@3694.4]
    output io_acc_o_bits_0_7 : UInt<32> @[:@3694.4]
    output io_out_valid : UInt<1> @[:@3694.4]
    output io_out_bits_0_0 : UInt<8> @[:@3694.4]
    output io_out_bits_0_1 : UInt<8> @[:@3694.4]
    output io_out_bits_0_2 : UInt<8> @[:@3694.4]
    output io_out_bits_0_3 : UInt<8> @[:@3694.4]
    output io_out_bits_0_4 : UInt<8> @[:@3694.4]
    output io_out_bits_0_5 : UInt<8> @[:@3694.4]
    output io_out_bits_0_6 : UInt<8> @[:@3694.4]
    output io_out_bits_0_7 : UInt<8> @[:@3694.4]
  
    inst dot_0 of DotProduct @[Gemm.scala 116:34:@3696.4]
    inst dot_1 of DotProduct @[Gemm.scala 116:34:@3699.4]
    inst dot_2 of DotProduct @[Gemm.scala 116:34:@3702.4]
    inst dot_3 of DotProduct @[Gemm.scala 116:34:@3705.4]
    inst dot_4 of DotProduct @[Gemm.scala 116:34:@3708.4]
    inst dot_5 of DotProduct @[Gemm.scala 116:34:@3711.4]
    inst dot_6 of DotProduct @[Gemm.scala 116:34:@3714.4]
    inst dot_7 of DotProduct @[Gemm.scala 116:34:@3717.4]
    inst acc_0 of Pipe @[Gemm.scala 117:34:@3720.4]
    inst acc_1 of Pipe @[Gemm.scala 117:34:@3723.4]
    inst acc_2 of Pipe @[Gemm.scala 117:34:@3726.4]
    inst acc_3 of Pipe @[Gemm.scala 117:34:@3729.4]
    inst acc_4 of Pipe @[Gemm.scala 117:34:@3732.4]
    inst acc_5 of Pipe @[Gemm.scala 117:34:@3735.4]
    inst acc_6 of Pipe @[Gemm.scala 117:34:@3738.4]
    inst acc_7 of Pipe @[Gemm.scala 117:34:@3741.4]
    reg shiftReg_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_0) @[Gemm.scala 120:31:@3762.4]
    reg shiftReg_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_1) @[Gemm.scala 120:31:@3762.4]
    reg shiftReg_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_2) @[Gemm.scala 120:31:@3762.4]
    reg shiftReg_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_3) @[Gemm.scala 120:31:@3762.4]
    reg shiftReg_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_4) @[Gemm.scala 120:31:@3762.4]
    reg shiftReg_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_5) @[Gemm.scala 120:31:@3762.4]
    reg shiftReg_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_6) @[Gemm.scala 120:31:@3762.4]
    reg shiftReg_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_7) @[Gemm.scala 120:31:@3762.4]
    node _T_2342 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 123:41:@3763.4]
    node _T_2343 = and(_T_2342, io_acc_i_valid) @[Gemm.scala 123:56:@3764.4]
    node _T_2344 = and(_T_2343, io_shift_valid) @[Gemm.scala 123:73:@3765.4]
    node _T_2345 = not(io_reset) @[Gemm.scala 123:92:@3766.4]
    node _T_2346 = and(_T_2344, _T_2345) @[Gemm.scala 123:90:@3767.4]
    node _T_2347 = asSInt(io_inp_bits_0_0) @[Gemm.scala 126:43:@3770.4]
    node _T_2348 = asSInt(io_wgt_bits_0_0) @[Gemm.scala 127:43:@3772.4]
    node _T_2349 = asSInt(io_inp_bits_0_1) @[Gemm.scala 126:43:@3774.4]
    node _T_2350 = asSInt(io_wgt_bits_0_1) @[Gemm.scala 127:43:@3776.4]
    node _T_2351 = asSInt(io_inp_bits_0_2) @[Gemm.scala 126:43:@3778.4]
    node _T_2352 = asSInt(io_wgt_bits_0_2) @[Gemm.scala 127:43:@3780.4]
    node _T_2353 = asSInt(io_inp_bits_0_3) @[Gemm.scala 126:43:@3782.4]
    node _T_2354 = asSInt(io_wgt_bits_0_3) @[Gemm.scala 127:43:@3784.4]
    node _T_2355 = asSInt(io_inp_bits_0_4) @[Gemm.scala 126:43:@3786.4]
    node _T_2356 = asSInt(io_wgt_bits_0_4) @[Gemm.scala 127:43:@3788.4]
    node _T_2357 = asSInt(io_inp_bits_0_5) @[Gemm.scala 126:43:@3790.4]
    node _T_2358 = asSInt(io_wgt_bits_0_5) @[Gemm.scala 127:43:@3792.4]
    node _T_2359 = asSInt(io_inp_bits_0_6) @[Gemm.scala 126:43:@3794.4]
    node _T_2360 = asSInt(io_wgt_bits_0_6) @[Gemm.scala 127:43:@3796.4]
    node _T_2361 = asSInt(io_inp_bits_0_7) @[Gemm.scala 126:43:@3798.4]
    node _T_2362 = asSInt(io_wgt_bits_0_7) @[Gemm.scala 127:43:@3800.4]
    node _T_2363 = dshl(dot_0.io_y, io_shift_bits) @[Gemm.scala 129:44:@3802.4]
    node _T_2364 = asSInt(acc_0.io_deq_bits) @[Gemm.scala 130:34:@3804.4]
    node _T_2365 = add(_T_2364, shiftReg_0) @[Gemm.scala 130:41:@3805.4]
    node _T_2366 = tail(_T_2365, 1) @[Gemm.scala 130:41:@3806.4]
    node _T_2367 = asSInt(_T_2366) @[Gemm.scala 130:41:@3807.4]
    node add_0 = _T_2367 @[Gemm.scala 118:32:@3744.4 Gemm.scala 130:12:@3808.4]
    node _T_2369 = asUInt(add_0) @[Gemm.scala 131:54:@3809.4]
    node _T_2370 = mux(io_reset, UInt<1>("h0"), _T_2369) @[Gemm.scala 131:31:@3810.4]
    node _T_2371 = asUInt(add_0) @[Gemm.scala 132:33:@3812.4]
    node _T_2372 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 123:41:@3815.4]
    node _T_2373 = and(_T_2372, io_acc_i_valid) @[Gemm.scala 123:56:@3816.4]
    node _T_2374 = and(_T_2373, io_shift_valid) @[Gemm.scala 123:73:@3817.4]
    node _T_2375 = not(io_reset) @[Gemm.scala 123:92:@3818.4]
    node _T_2376 = and(_T_2374, _T_2375) @[Gemm.scala 123:90:@3819.4]
    node _T_2377 = asSInt(io_inp_bits_0_0) @[Gemm.scala 126:43:@3822.4]
    node _T_2378 = asSInt(io_wgt_bits_1_0) @[Gemm.scala 127:43:@3824.4]
    node _T_2379 = asSInt(io_inp_bits_0_1) @[Gemm.scala 126:43:@3826.4]
    node _T_2380 = asSInt(io_wgt_bits_1_1) @[Gemm.scala 127:43:@3828.4]
    node _T_2381 = asSInt(io_inp_bits_0_2) @[Gemm.scala 126:43:@3830.4]
    node _T_2382 = asSInt(io_wgt_bits_1_2) @[Gemm.scala 127:43:@3832.4]
    node _T_2383 = asSInt(io_inp_bits_0_3) @[Gemm.scala 126:43:@3834.4]
    node _T_2384 = asSInt(io_wgt_bits_1_3) @[Gemm.scala 127:43:@3836.4]
    node _T_2385 = asSInt(io_inp_bits_0_4) @[Gemm.scala 126:43:@3838.4]
    node _T_2386 = asSInt(io_wgt_bits_1_4) @[Gemm.scala 127:43:@3840.4]
    node _T_2387 = asSInt(io_inp_bits_0_5) @[Gemm.scala 126:43:@3842.4]
    node _T_2388 = asSInt(io_wgt_bits_1_5) @[Gemm.scala 127:43:@3844.4]
    node _T_2389 = asSInt(io_inp_bits_0_6) @[Gemm.scala 126:43:@3846.4]
    node _T_2390 = asSInt(io_wgt_bits_1_6) @[Gemm.scala 127:43:@3848.4]
    node _T_2391 = asSInt(io_inp_bits_0_7) @[Gemm.scala 126:43:@3850.4]
    node _T_2392 = asSInt(io_wgt_bits_1_7) @[Gemm.scala 127:43:@3852.4]
    node _T_2393 = dshl(dot_1.io_y, io_shift_bits) @[Gemm.scala 129:44:@3854.4]
    node _T_2394 = asSInt(acc_1.io_deq_bits) @[Gemm.scala 130:34:@3856.4]
    node _T_2395 = add(_T_2394, shiftReg_1) @[Gemm.scala 130:41:@3857.4]
    node _T_2396 = tail(_T_2395, 1) @[Gemm.scala 130:41:@3858.4]
    node _T_2397 = asSInt(_T_2396) @[Gemm.scala 130:41:@3859.4]
    node add_1 = _T_2397 @[Gemm.scala 118:32:@3745.4 Gemm.scala 130:12:@3860.4]
    node _T_2399 = asUInt(add_1) @[Gemm.scala 131:54:@3861.4]
    node _T_2400 = mux(io_reset, UInt<1>("h0"), _T_2399) @[Gemm.scala 131:31:@3862.4]
    node _T_2401 = asUInt(add_1) @[Gemm.scala 132:33:@3864.4]
    node _T_2402 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 123:41:@3867.4]
    node _T_2403 = and(_T_2402, io_acc_i_valid) @[Gemm.scala 123:56:@3868.4]
    node _T_2404 = and(_T_2403, io_shift_valid) @[Gemm.scala 123:73:@3869.4]
    node _T_2405 = not(io_reset) @[Gemm.scala 123:92:@3870.4]
    node _T_2406 = and(_T_2404, _T_2405) @[Gemm.scala 123:90:@3871.4]
    node _T_2407 = asSInt(io_inp_bits_0_0) @[Gemm.scala 126:43:@3874.4]
    node _T_2408 = asSInt(io_wgt_bits_2_0) @[Gemm.scala 127:43:@3876.4]
    node _T_2409 = asSInt(io_inp_bits_0_1) @[Gemm.scala 126:43:@3878.4]
    node _T_2410 = asSInt(io_wgt_bits_2_1) @[Gemm.scala 127:43:@3880.4]
    node _T_2411 = asSInt(io_inp_bits_0_2) @[Gemm.scala 126:43:@3882.4]
    node _T_2412 = asSInt(io_wgt_bits_2_2) @[Gemm.scala 127:43:@3884.4]
    node _T_2413 = asSInt(io_inp_bits_0_3) @[Gemm.scala 126:43:@3886.4]
    node _T_2414 = asSInt(io_wgt_bits_2_3) @[Gemm.scala 127:43:@3888.4]
    node _T_2415 = asSInt(io_inp_bits_0_4) @[Gemm.scala 126:43:@3890.4]
    node _T_2416 = asSInt(io_wgt_bits_2_4) @[Gemm.scala 127:43:@3892.4]
    node _T_2417 = asSInt(io_inp_bits_0_5) @[Gemm.scala 126:43:@3894.4]
    node _T_2418 = asSInt(io_wgt_bits_2_5) @[Gemm.scala 127:43:@3896.4]
    node _T_2419 = asSInt(io_inp_bits_0_6) @[Gemm.scala 126:43:@3898.4]
    node _T_2420 = asSInt(io_wgt_bits_2_6) @[Gemm.scala 127:43:@3900.4]
    node _T_2421 = asSInt(io_inp_bits_0_7) @[Gemm.scala 126:43:@3902.4]
    node _T_2422 = asSInt(io_wgt_bits_2_7) @[Gemm.scala 127:43:@3904.4]
    node _T_2423 = dshl(dot_2.io_y, io_shift_bits) @[Gemm.scala 129:44:@3906.4]
    node _T_2424 = asSInt(acc_2.io_deq_bits) @[Gemm.scala 130:34:@3908.4]
    node _T_2425 = add(_T_2424, shiftReg_2) @[Gemm.scala 130:41:@3909.4]
    node _T_2426 = tail(_T_2425, 1) @[Gemm.scala 130:41:@3910.4]
    node _T_2427 = asSInt(_T_2426) @[Gemm.scala 130:41:@3911.4]
    node add_2 = _T_2427 @[Gemm.scala 118:32:@3746.4 Gemm.scala 130:12:@3912.4]
    node _T_2429 = asUInt(add_2) @[Gemm.scala 131:54:@3913.4]
    node _T_2430 = mux(io_reset, UInt<1>("h0"), _T_2429) @[Gemm.scala 131:31:@3914.4]
    node _T_2431 = asUInt(add_2) @[Gemm.scala 132:33:@3916.4]
    node _T_2432 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 123:41:@3919.4]
    node _T_2433 = and(_T_2432, io_acc_i_valid) @[Gemm.scala 123:56:@3920.4]
    node _T_2434 = and(_T_2433, io_shift_valid) @[Gemm.scala 123:73:@3921.4]
    node _T_2435 = not(io_reset) @[Gemm.scala 123:92:@3922.4]
    node _T_2436 = and(_T_2434, _T_2435) @[Gemm.scala 123:90:@3923.4]
    node _T_2437 = asSInt(io_inp_bits_0_0) @[Gemm.scala 126:43:@3926.4]
    node _T_2438 = asSInt(io_wgt_bits_3_0) @[Gemm.scala 127:43:@3928.4]
    node _T_2439 = asSInt(io_inp_bits_0_1) @[Gemm.scala 126:43:@3930.4]
    node _T_2440 = asSInt(io_wgt_bits_3_1) @[Gemm.scala 127:43:@3932.4]
    node _T_2441 = asSInt(io_inp_bits_0_2) @[Gemm.scala 126:43:@3934.4]
    node _T_2442 = asSInt(io_wgt_bits_3_2) @[Gemm.scala 127:43:@3936.4]
    node _T_2443 = asSInt(io_inp_bits_0_3) @[Gemm.scala 126:43:@3938.4]
    node _T_2444 = asSInt(io_wgt_bits_3_3) @[Gemm.scala 127:43:@3940.4]
    node _T_2445 = asSInt(io_inp_bits_0_4) @[Gemm.scala 126:43:@3942.4]
    node _T_2446 = asSInt(io_wgt_bits_3_4) @[Gemm.scala 127:43:@3944.4]
    node _T_2447 = asSInt(io_inp_bits_0_5) @[Gemm.scala 126:43:@3946.4]
    node _T_2448 = asSInt(io_wgt_bits_3_5) @[Gemm.scala 127:43:@3948.4]
    node _T_2449 = asSInt(io_inp_bits_0_6) @[Gemm.scala 126:43:@3950.4]
    node _T_2450 = asSInt(io_wgt_bits_3_6) @[Gemm.scala 127:43:@3952.4]
    node _T_2451 = asSInt(io_inp_bits_0_7) @[Gemm.scala 126:43:@3954.4]
    node _T_2452 = asSInt(io_wgt_bits_3_7) @[Gemm.scala 127:43:@3956.4]
    node _T_2453 = dshl(dot_3.io_y, io_shift_bits) @[Gemm.scala 129:44:@3958.4]
    node _T_2454 = asSInt(acc_3.io_deq_bits) @[Gemm.scala 130:34:@3960.4]
    node _T_2455 = add(_T_2454, shiftReg_3) @[Gemm.scala 130:41:@3961.4]
    node _T_2456 = tail(_T_2455, 1) @[Gemm.scala 130:41:@3962.4]
    node _T_2457 = asSInt(_T_2456) @[Gemm.scala 130:41:@3963.4]
    node add_3 = _T_2457 @[Gemm.scala 118:32:@3747.4 Gemm.scala 130:12:@3964.4]
    node _T_2459 = asUInt(add_3) @[Gemm.scala 131:54:@3965.4]
    node _T_2460 = mux(io_reset, UInt<1>("h0"), _T_2459) @[Gemm.scala 131:31:@3966.4]
    node _T_2461 = asUInt(add_3) @[Gemm.scala 132:33:@3968.4]
    node _T_2462 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 123:41:@3971.4]
    node _T_2463 = and(_T_2462, io_acc_i_valid) @[Gemm.scala 123:56:@3972.4]
    node _T_2464 = and(_T_2463, io_shift_valid) @[Gemm.scala 123:73:@3973.4]
    node _T_2465 = not(io_reset) @[Gemm.scala 123:92:@3974.4]
    node _T_2466 = and(_T_2464, _T_2465) @[Gemm.scala 123:90:@3975.4]
    node _T_2467 = asSInt(io_inp_bits_0_0) @[Gemm.scala 126:43:@3978.4]
    node _T_2468 = asSInt(io_wgt_bits_4_0) @[Gemm.scala 127:43:@3980.4]
    node _T_2469 = asSInt(io_inp_bits_0_1) @[Gemm.scala 126:43:@3982.4]
    node _T_2470 = asSInt(io_wgt_bits_4_1) @[Gemm.scala 127:43:@3984.4]
    node _T_2471 = asSInt(io_inp_bits_0_2) @[Gemm.scala 126:43:@3986.4]
    node _T_2472 = asSInt(io_wgt_bits_4_2) @[Gemm.scala 127:43:@3988.4]
    node _T_2473 = asSInt(io_inp_bits_0_3) @[Gemm.scala 126:43:@3990.4]
    node _T_2474 = asSInt(io_wgt_bits_4_3) @[Gemm.scala 127:43:@3992.4]
    node _T_2475 = asSInt(io_inp_bits_0_4) @[Gemm.scala 126:43:@3994.4]
    node _T_2476 = asSInt(io_wgt_bits_4_4) @[Gemm.scala 127:43:@3996.4]
    node _T_2477 = asSInt(io_inp_bits_0_5) @[Gemm.scala 126:43:@3998.4]
    node _T_2478 = asSInt(io_wgt_bits_4_5) @[Gemm.scala 127:43:@4000.4]
    node _T_2479 = asSInt(io_inp_bits_0_6) @[Gemm.scala 126:43:@4002.4]
    node _T_2480 = asSInt(io_wgt_bits_4_6) @[Gemm.scala 127:43:@4004.4]
    node _T_2481 = asSInt(io_inp_bits_0_7) @[Gemm.scala 126:43:@4006.4]
    node _T_2482 = asSInt(io_wgt_bits_4_7) @[Gemm.scala 127:43:@4008.4]
    node _T_2483 = dshl(dot_4.io_y, io_shift_bits) @[Gemm.scala 129:44:@4010.4]
    node _T_2484 = asSInt(acc_4.io_deq_bits) @[Gemm.scala 130:34:@4012.4]
    node _T_2485 = add(_T_2484, shiftReg_4) @[Gemm.scala 130:41:@4013.4]
    node _T_2486 = tail(_T_2485, 1) @[Gemm.scala 130:41:@4014.4]
    node _T_2487 = asSInt(_T_2486) @[Gemm.scala 130:41:@4015.4]
    node add_4 = _T_2487 @[Gemm.scala 118:32:@3748.4 Gemm.scala 130:12:@4016.4]
    node _T_2489 = asUInt(add_4) @[Gemm.scala 131:54:@4017.4]
    node _T_2490 = mux(io_reset, UInt<1>("h0"), _T_2489) @[Gemm.scala 131:31:@4018.4]
    node _T_2491 = asUInt(add_4) @[Gemm.scala 132:33:@4020.4]
    node _T_2492 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 123:41:@4023.4]
    node _T_2493 = and(_T_2492, io_acc_i_valid) @[Gemm.scala 123:56:@4024.4]
    node _T_2494 = and(_T_2493, io_shift_valid) @[Gemm.scala 123:73:@4025.4]
    node _T_2495 = not(io_reset) @[Gemm.scala 123:92:@4026.4]
    node _T_2496 = and(_T_2494, _T_2495) @[Gemm.scala 123:90:@4027.4]
    node _T_2497 = asSInt(io_inp_bits_0_0) @[Gemm.scala 126:43:@4030.4]
    node _T_2498 = asSInt(io_wgt_bits_5_0) @[Gemm.scala 127:43:@4032.4]
    node _T_2499 = asSInt(io_inp_bits_0_1) @[Gemm.scala 126:43:@4034.4]
    node _T_2500 = asSInt(io_wgt_bits_5_1) @[Gemm.scala 127:43:@4036.4]
    node _T_2501 = asSInt(io_inp_bits_0_2) @[Gemm.scala 126:43:@4038.4]
    node _T_2502 = asSInt(io_wgt_bits_5_2) @[Gemm.scala 127:43:@4040.4]
    node _T_2503 = asSInt(io_inp_bits_0_3) @[Gemm.scala 126:43:@4042.4]
    node _T_2504 = asSInt(io_wgt_bits_5_3) @[Gemm.scala 127:43:@4044.4]
    node _T_2505 = asSInt(io_inp_bits_0_4) @[Gemm.scala 126:43:@4046.4]
    node _T_2506 = asSInt(io_wgt_bits_5_4) @[Gemm.scala 127:43:@4048.4]
    node _T_2507 = asSInt(io_inp_bits_0_5) @[Gemm.scala 126:43:@4050.4]
    node _T_2508 = asSInt(io_wgt_bits_5_5) @[Gemm.scala 127:43:@4052.4]
    node _T_2509 = asSInt(io_inp_bits_0_6) @[Gemm.scala 126:43:@4054.4]
    node _T_2510 = asSInt(io_wgt_bits_5_6) @[Gemm.scala 127:43:@4056.4]
    node _T_2511 = asSInt(io_inp_bits_0_7) @[Gemm.scala 126:43:@4058.4]
    node _T_2512 = asSInt(io_wgt_bits_5_7) @[Gemm.scala 127:43:@4060.4]
    node _T_2513 = dshl(dot_5.io_y, io_shift_bits) @[Gemm.scala 129:44:@4062.4]
    node _T_2514 = asSInt(acc_5.io_deq_bits) @[Gemm.scala 130:34:@4064.4]
    node _T_2515 = add(_T_2514, shiftReg_5) @[Gemm.scala 130:41:@4065.4]
    node _T_2516 = tail(_T_2515, 1) @[Gemm.scala 130:41:@4066.4]
    node _T_2517 = asSInt(_T_2516) @[Gemm.scala 130:41:@4067.4]
    node add_5 = _T_2517 @[Gemm.scala 118:32:@3749.4 Gemm.scala 130:12:@4068.4]
    node _T_2519 = asUInt(add_5) @[Gemm.scala 131:54:@4069.4]
    node _T_2520 = mux(io_reset, UInt<1>("h0"), _T_2519) @[Gemm.scala 131:31:@4070.4]
    node _T_2521 = asUInt(add_5) @[Gemm.scala 132:33:@4072.4]
    node _T_2522 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 123:41:@4075.4]
    node _T_2523 = and(_T_2522, io_acc_i_valid) @[Gemm.scala 123:56:@4076.4]
    node _T_2524 = and(_T_2523, io_shift_valid) @[Gemm.scala 123:73:@4077.4]
    node _T_2525 = not(io_reset) @[Gemm.scala 123:92:@4078.4]
    node _T_2526 = and(_T_2524, _T_2525) @[Gemm.scala 123:90:@4079.4]
    node _T_2527 = asSInt(io_inp_bits_0_0) @[Gemm.scala 126:43:@4082.4]
    node _T_2528 = asSInt(io_wgt_bits_6_0) @[Gemm.scala 127:43:@4084.4]
    node _T_2529 = asSInt(io_inp_bits_0_1) @[Gemm.scala 126:43:@4086.4]
    node _T_2530 = asSInt(io_wgt_bits_6_1) @[Gemm.scala 127:43:@4088.4]
    node _T_2531 = asSInt(io_inp_bits_0_2) @[Gemm.scala 126:43:@4090.4]
    node _T_2532 = asSInt(io_wgt_bits_6_2) @[Gemm.scala 127:43:@4092.4]
    node _T_2533 = asSInt(io_inp_bits_0_3) @[Gemm.scala 126:43:@4094.4]
    node _T_2534 = asSInt(io_wgt_bits_6_3) @[Gemm.scala 127:43:@4096.4]
    node _T_2535 = asSInt(io_inp_bits_0_4) @[Gemm.scala 126:43:@4098.4]
    node _T_2536 = asSInt(io_wgt_bits_6_4) @[Gemm.scala 127:43:@4100.4]
    node _T_2537 = asSInt(io_inp_bits_0_5) @[Gemm.scala 126:43:@4102.4]
    node _T_2538 = asSInt(io_wgt_bits_6_5) @[Gemm.scala 127:43:@4104.4]
    node _T_2539 = asSInt(io_inp_bits_0_6) @[Gemm.scala 126:43:@4106.4]
    node _T_2540 = asSInt(io_wgt_bits_6_6) @[Gemm.scala 127:43:@4108.4]
    node _T_2541 = asSInt(io_inp_bits_0_7) @[Gemm.scala 126:43:@4110.4]
    node _T_2542 = asSInt(io_wgt_bits_6_7) @[Gemm.scala 127:43:@4112.4]
    node _T_2543 = dshl(dot_6.io_y, io_shift_bits) @[Gemm.scala 129:44:@4114.4]
    node _T_2544 = asSInt(acc_6.io_deq_bits) @[Gemm.scala 130:34:@4116.4]
    node _T_2545 = add(_T_2544, shiftReg_6) @[Gemm.scala 130:41:@4117.4]
    node _T_2546 = tail(_T_2545, 1) @[Gemm.scala 130:41:@4118.4]
    node _T_2547 = asSInt(_T_2546) @[Gemm.scala 130:41:@4119.4]
    node add_6 = _T_2547 @[Gemm.scala 118:32:@3750.4 Gemm.scala 130:12:@4120.4]
    node _T_2549 = asUInt(add_6) @[Gemm.scala 131:54:@4121.4]
    node _T_2550 = mux(io_reset, UInt<1>("h0"), _T_2549) @[Gemm.scala 131:31:@4122.4]
    node _T_2551 = asUInt(add_6) @[Gemm.scala 132:33:@4124.4]
    node _T_2552 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 123:41:@4127.4]
    node _T_2553 = and(_T_2552, io_acc_i_valid) @[Gemm.scala 123:56:@4128.4]
    node _T_2554 = and(_T_2553, io_shift_valid) @[Gemm.scala 123:73:@4129.4]
    node _T_2555 = not(io_reset) @[Gemm.scala 123:92:@4130.4]
    node _T_2556 = and(_T_2554, _T_2555) @[Gemm.scala 123:90:@4131.4]
    node _T_2557 = asSInt(io_inp_bits_0_0) @[Gemm.scala 126:43:@4134.4]
    node _T_2558 = asSInt(io_wgt_bits_7_0) @[Gemm.scala 127:43:@4136.4]
    node _T_2559 = asSInt(io_inp_bits_0_1) @[Gemm.scala 126:43:@4138.4]
    node _T_2560 = asSInt(io_wgt_bits_7_1) @[Gemm.scala 127:43:@4140.4]
    node _T_2561 = asSInt(io_inp_bits_0_2) @[Gemm.scala 126:43:@4142.4]
    node _T_2562 = asSInt(io_wgt_bits_7_2) @[Gemm.scala 127:43:@4144.4]
    node _T_2563 = asSInt(io_inp_bits_0_3) @[Gemm.scala 126:43:@4146.4]
    node _T_2564 = asSInt(io_wgt_bits_7_3) @[Gemm.scala 127:43:@4148.4]
    node _T_2565 = asSInt(io_inp_bits_0_4) @[Gemm.scala 126:43:@4150.4]
    node _T_2566 = asSInt(io_wgt_bits_7_4) @[Gemm.scala 127:43:@4152.4]
    node _T_2567 = asSInt(io_inp_bits_0_5) @[Gemm.scala 126:43:@4154.4]
    node _T_2568 = asSInt(io_wgt_bits_7_5) @[Gemm.scala 127:43:@4156.4]
    node _T_2569 = asSInt(io_inp_bits_0_6) @[Gemm.scala 126:43:@4158.4]
    node _T_2570 = asSInt(io_wgt_bits_7_6) @[Gemm.scala 127:43:@4160.4]
    node _T_2571 = asSInt(io_inp_bits_0_7) @[Gemm.scala 126:43:@4162.4]
    node _T_2572 = asSInt(io_wgt_bits_7_7) @[Gemm.scala 127:43:@4164.4]
    node _T_2573 = dshl(dot_7.io_y, io_shift_bits) @[Gemm.scala 129:44:@4166.4]
    node _T_2574 = asSInt(acc_7.io_deq_bits) @[Gemm.scala 130:34:@4168.4]
    node _T_2575 = add(_T_2574, shiftReg_7) @[Gemm.scala 130:41:@4169.4]
    node _T_2576 = tail(_T_2575, 1) @[Gemm.scala 130:41:@4170.4]
    node _T_2577 = asSInt(_T_2576) @[Gemm.scala 130:41:@4171.4]
    node add_7 = _T_2577 @[Gemm.scala 118:32:@3751.4 Gemm.scala 130:12:@4172.4]
    node _T_2579 = asUInt(add_7) @[Gemm.scala 131:54:@4173.4]
    node _T_2580 = mux(io_reset, UInt<1>("h0"), _T_2579) @[Gemm.scala 131:31:@4174.4]
    node _T_2581 = asUInt(add_7) @[Gemm.scala 132:33:@4176.4]
    node vld_1 = acc_1.io_deq_valid @[Gemm.scala 119:17:@3752.4 Gemm.scala 133:12:@3866.4]
    node vld_0 = acc_0.io_deq_valid @[Gemm.scala 119:17:@3752.4 Gemm.scala 133:12:@3814.4]
    node _T_2582 = cat(vld_1, vld_0) @[Gemm.scala 135:25:@4179.4]
    node vld_3 = acc_3.io_deq_valid @[Gemm.scala 119:17:@3752.4 Gemm.scala 133:12:@3970.4]
    node vld_2 = acc_2.io_deq_valid @[Gemm.scala 119:17:@3752.4 Gemm.scala 133:12:@3918.4]
    node _T_2583 = cat(vld_3, vld_2) @[Gemm.scala 135:25:@4180.4]
    node _T_2584 = cat(_T_2583, _T_2582) @[Gemm.scala 135:25:@4181.4]
    node vld_5 = acc_5.io_deq_valid @[Gemm.scala 119:17:@3752.4 Gemm.scala 133:12:@4074.4]
    node vld_4 = acc_4.io_deq_valid @[Gemm.scala 119:17:@3752.4 Gemm.scala 133:12:@4022.4]
    node _T_2585 = cat(vld_5, vld_4) @[Gemm.scala 135:25:@4182.4]
    node vld_7 = acc_7.io_deq_valid @[Gemm.scala 119:17:@3752.4 Gemm.scala 133:12:@4178.4]
    node vld_6 = acc_6.io_deq_valid @[Gemm.scala 119:17:@3752.4 Gemm.scala 133:12:@4126.4]
    node _T_2586 = cat(vld_7, vld_6) @[Gemm.scala 135:25:@4183.4]
    node _T_2587 = cat(_T_2586, _T_2585) @[Gemm.scala 135:25:@4184.4]
    node _T_2588 = cat(_T_2587, _T_2584) @[Gemm.scala 135:25:@4185.4]
    node _T_2589 = not(_T_2588) @[Gemm.scala 135:32:@4186.4]
    node _T_2591 = eq(_T_2589, UInt<1>("h0")) @[Gemm.scala 135:32:@4187.4]
    node _T_2592 = or(_T_2591, io_reset) @[Gemm.scala 135:37:@4188.4]
    node _T_2593 = cat(vld_1, vld_0) @[Gemm.scala 136:23:@4190.4]
    node _T_2594 = cat(vld_3, vld_2) @[Gemm.scala 136:23:@4191.4]
    node _T_2595 = cat(_T_2594, _T_2593) @[Gemm.scala 136:23:@4192.4]
    node _T_2596 = cat(vld_5, vld_4) @[Gemm.scala 136:23:@4193.4]
    node _T_2597 = cat(vld_7, vld_6) @[Gemm.scala 136:23:@4194.4]
    node _T_2598 = cat(_T_2597, _T_2596) @[Gemm.scala 136:23:@4195.4]
    node _T_2599 = cat(_T_2598, _T_2595) @[Gemm.scala 136:23:@4196.4]
    node _T_2600 = not(_T_2599) @[Gemm.scala 136:30:@4197.4]
    node _T_2602 = eq(_T_2600, UInt<1>("h0")) @[Gemm.scala 136:30:@4198.4]
    node _T_2283_0 = asSInt(UInt<32>("h0")) @[Gemm.scala 120:39:@3753.4 Gemm.scala 120:39:@3754.4]
    node _T_2283_1 = asSInt(UInt<32>("h0")) @[Gemm.scala 120:39:@3753.4 Gemm.scala 120:39:@3755.4]
    node _T_2283_2 = asSInt(UInt<32>("h0")) @[Gemm.scala 120:39:@3753.4 Gemm.scala 120:39:@3756.4]
    node _T_2283_3 = asSInt(UInt<32>("h0")) @[Gemm.scala 120:39:@3753.4 Gemm.scala 120:39:@3757.4]
    node _T_2283_4 = asSInt(UInt<32>("h0")) @[Gemm.scala 120:39:@3753.4 Gemm.scala 120:39:@3758.4]
    node _T_2283_5 = asSInt(UInt<32>("h0")) @[Gemm.scala 120:39:@3753.4 Gemm.scala 120:39:@3759.4]
    node _T_2283_6 = asSInt(UInt<32>("h0")) @[Gemm.scala 120:39:@3753.4 Gemm.scala 120:39:@3760.4]
    node _T_2283_7 = asSInt(UInt<32>("h0")) @[Gemm.scala 120:39:@3753.4 Gemm.scala 120:39:@3761.4]
    io_acc_o_valid <= _T_2592 @[Gemm.scala 135:18:@4189.4]
    io_acc_o_bits_0_0 <= _T_2370 @[Gemm.scala 131:25:@3811.4]
    io_acc_o_bits_0_1 <= _T_2400 @[Gemm.scala 131:25:@3863.4]
    io_acc_o_bits_0_2 <= _T_2430 @[Gemm.scala 131:25:@3915.4]
    io_acc_o_bits_0_3 <= _T_2460 @[Gemm.scala 131:25:@3967.4]
    io_acc_o_bits_0_4 <= _T_2490 @[Gemm.scala 131:25:@4019.4]
    io_acc_o_bits_0_5 <= _T_2520 @[Gemm.scala 131:25:@4071.4]
    io_acc_o_bits_0_6 <= _T_2550 @[Gemm.scala 131:25:@4123.4]
    io_acc_o_bits_0_7 <= _T_2580 @[Gemm.scala 131:25:@4175.4]
    io_out_valid <= _T_2602 @[Gemm.scala 136:16:@4199.4]
    io_out_bits_0_0 <= bits(_T_2371, 7, 0) @[Gemm.scala 132:23:@3813.4]
    io_out_bits_0_1 <= bits(_T_2401, 7, 0) @[Gemm.scala 132:23:@3865.4]
    io_out_bits_0_2 <= bits(_T_2431, 7, 0) @[Gemm.scala 132:23:@3917.4]
    io_out_bits_0_3 <= bits(_T_2461, 7, 0) @[Gemm.scala 132:23:@3969.4]
    io_out_bits_0_4 <= bits(_T_2491, 7, 0) @[Gemm.scala 132:23:@4021.4]
    io_out_bits_0_5 <= bits(_T_2521, 7, 0) @[Gemm.scala 132:23:@4073.4]
    io_out_bits_0_6 <= bits(_T_2551, 7, 0) @[Gemm.scala 132:23:@4125.4]
    io_out_bits_0_7 <= bits(_T_2581, 7, 0) @[Gemm.scala 132:23:@4177.4]
    dot_0.clock <= clock @[:@3697.4]
    dot_0.reset <= reset @[:@3698.4]
    dot_0.io_a_0 <= _T_2347 @[Gemm.scala 126:22:@3771.4]
    dot_0.io_a_1 <= _T_2349 @[Gemm.scala 126:22:@3775.4]
    dot_0.io_a_2 <= _T_2351 @[Gemm.scala 126:22:@3779.4]
    dot_0.io_a_3 <= _T_2353 @[Gemm.scala 126:22:@3783.4]
    dot_0.io_a_4 <= _T_2355 @[Gemm.scala 126:22:@3787.4]
    dot_0.io_a_5 <= _T_2357 @[Gemm.scala 126:22:@3791.4]
    dot_0.io_a_6 <= _T_2359 @[Gemm.scala 126:22:@3795.4]
    dot_0.io_a_7 <= _T_2361 @[Gemm.scala 126:22:@3799.4]
    dot_0.io_b_0 <= _T_2348 @[Gemm.scala 127:22:@3773.4]
    dot_0.io_b_1 <= _T_2350 @[Gemm.scala 127:22:@3777.4]
    dot_0.io_b_2 <= _T_2352 @[Gemm.scala 127:22:@3781.4]
    dot_0.io_b_3 <= _T_2354 @[Gemm.scala 127:22:@3785.4]
    dot_0.io_b_4 <= _T_2356 @[Gemm.scala 127:22:@3789.4]
    dot_0.io_b_5 <= _T_2358 @[Gemm.scala 127:22:@3793.4]
    dot_0.io_b_6 <= _T_2360 @[Gemm.scala 127:22:@3797.4]
    dot_0.io_b_7 <= _T_2362 @[Gemm.scala 127:22:@3801.4]
    dot_1.clock <= clock @[:@3700.4]
    dot_1.reset <= reset @[:@3701.4]
    dot_1.io_a_0 <= _T_2377 @[Gemm.scala 126:22:@3823.4]
    dot_1.io_a_1 <= _T_2379 @[Gemm.scala 126:22:@3827.4]
    dot_1.io_a_2 <= _T_2381 @[Gemm.scala 126:22:@3831.4]
    dot_1.io_a_3 <= _T_2383 @[Gemm.scala 126:22:@3835.4]
    dot_1.io_a_4 <= _T_2385 @[Gemm.scala 126:22:@3839.4]
    dot_1.io_a_5 <= _T_2387 @[Gemm.scala 126:22:@3843.4]
    dot_1.io_a_6 <= _T_2389 @[Gemm.scala 126:22:@3847.4]
    dot_1.io_a_7 <= _T_2391 @[Gemm.scala 126:22:@3851.4]
    dot_1.io_b_0 <= _T_2378 @[Gemm.scala 127:22:@3825.4]
    dot_1.io_b_1 <= _T_2380 @[Gemm.scala 127:22:@3829.4]
    dot_1.io_b_2 <= _T_2382 @[Gemm.scala 127:22:@3833.4]
    dot_1.io_b_3 <= _T_2384 @[Gemm.scala 127:22:@3837.4]
    dot_1.io_b_4 <= _T_2386 @[Gemm.scala 127:22:@3841.4]
    dot_1.io_b_5 <= _T_2388 @[Gemm.scala 127:22:@3845.4]
    dot_1.io_b_6 <= _T_2390 @[Gemm.scala 127:22:@3849.4]
    dot_1.io_b_7 <= _T_2392 @[Gemm.scala 127:22:@3853.4]
    dot_2.clock <= clock @[:@3703.4]
    dot_2.reset <= reset @[:@3704.4]
    dot_2.io_a_0 <= _T_2407 @[Gemm.scala 126:22:@3875.4]
    dot_2.io_a_1 <= _T_2409 @[Gemm.scala 126:22:@3879.4]
    dot_2.io_a_2 <= _T_2411 @[Gemm.scala 126:22:@3883.4]
    dot_2.io_a_3 <= _T_2413 @[Gemm.scala 126:22:@3887.4]
    dot_2.io_a_4 <= _T_2415 @[Gemm.scala 126:22:@3891.4]
    dot_2.io_a_5 <= _T_2417 @[Gemm.scala 126:22:@3895.4]
    dot_2.io_a_6 <= _T_2419 @[Gemm.scala 126:22:@3899.4]
    dot_2.io_a_7 <= _T_2421 @[Gemm.scala 126:22:@3903.4]
    dot_2.io_b_0 <= _T_2408 @[Gemm.scala 127:22:@3877.4]
    dot_2.io_b_1 <= _T_2410 @[Gemm.scala 127:22:@3881.4]
    dot_2.io_b_2 <= _T_2412 @[Gemm.scala 127:22:@3885.4]
    dot_2.io_b_3 <= _T_2414 @[Gemm.scala 127:22:@3889.4]
    dot_2.io_b_4 <= _T_2416 @[Gemm.scala 127:22:@3893.4]
    dot_2.io_b_5 <= _T_2418 @[Gemm.scala 127:22:@3897.4]
    dot_2.io_b_6 <= _T_2420 @[Gemm.scala 127:22:@3901.4]
    dot_2.io_b_7 <= _T_2422 @[Gemm.scala 127:22:@3905.4]
    dot_3.clock <= clock @[:@3706.4]
    dot_3.reset <= reset @[:@3707.4]
    dot_3.io_a_0 <= _T_2437 @[Gemm.scala 126:22:@3927.4]
    dot_3.io_a_1 <= _T_2439 @[Gemm.scala 126:22:@3931.4]
    dot_3.io_a_2 <= _T_2441 @[Gemm.scala 126:22:@3935.4]
    dot_3.io_a_3 <= _T_2443 @[Gemm.scala 126:22:@3939.4]
    dot_3.io_a_4 <= _T_2445 @[Gemm.scala 126:22:@3943.4]
    dot_3.io_a_5 <= _T_2447 @[Gemm.scala 126:22:@3947.4]
    dot_3.io_a_6 <= _T_2449 @[Gemm.scala 126:22:@3951.4]
    dot_3.io_a_7 <= _T_2451 @[Gemm.scala 126:22:@3955.4]
    dot_3.io_b_0 <= _T_2438 @[Gemm.scala 127:22:@3929.4]
    dot_3.io_b_1 <= _T_2440 @[Gemm.scala 127:22:@3933.4]
    dot_3.io_b_2 <= _T_2442 @[Gemm.scala 127:22:@3937.4]
    dot_3.io_b_3 <= _T_2444 @[Gemm.scala 127:22:@3941.4]
    dot_3.io_b_4 <= _T_2446 @[Gemm.scala 127:22:@3945.4]
    dot_3.io_b_5 <= _T_2448 @[Gemm.scala 127:22:@3949.4]
    dot_3.io_b_6 <= _T_2450 @[Gemm.scala 127:22:@3953.4]
    dot_3.io_b_7 <= _T_2452 @[Gemm.scala 127:22:@3957.4]
    dot_4.clock <= clock @[:@3709.4]
    dot_4.reset <= reset @[:@3710.4]
    dot_4.io_a_0 <= _T_2467 @[Gemm.scala 126:22:@3979.4]
    dot_4.io_a_1 <= _T_2469 @[Gemm.scala 126:22:@3983.4]
    dot_4.io_a_2 <= _T_2471 @[Gemm.scala 126:22:@3987.4]
    dot_4.io_a_3 <= _T_2473 @[Gemm.scala 126:22:@3991.4]
    dot_4.io_a_4 <= _T_2475 @[Gemm.scala 126:22:@3995.4]
    dot_4.io_a_5 <= _T_2477 @[Gemm.scala 126:22:@3999.4]
    dot_4.io_a_6 <= _T_2479 @[Gemm.scala 126:22:@4003.4]
    dot_4.io_a_7 <= _T_2481 @[Gemm.scala 126:22:@4007.4]
    dot_4.io_b_0 <= _T_2468 @[Gemm.scala 127:22:@3981.4]
    dot_4.io_b_1 <= _T_2470 @[Gemm.scala 127:22:@3985.4]
    dot_4.io_b_2 <= _T_2472 @[Gemm.scala 127:22:@3989.4]
    dot_4.io_b_3 <= _T_2474 @[Gemm.scala 127:22:@3993.4]
    dot_4.io_b_4 <= _T_2476 @[Gemm.scala 127:22:@3997.4]
    dot_4.io_b_5 <= _T_2478 @[Gemm.scala 127:22:@4001.4]
    dot_4.io_b_6 <= _T_2480 @[Gemm.scala 127:22:@4005.4]
    dot_4.io_b_7 <= _T_2482 @[Gemm.scala 127:22:@4009.4]
    dot_5.clock <= clock @[:@3712.4]
    dot_5.reset <= reset @[:@3713.4]
    dot_5.io_a_0 <= _T_2497 @[Gemm.scala 126:22:@4031.4]
    dot_5.io_a_1 <= _T_2499 @[Gemm.scala 126:22:@4035.4]
    dot_5.io_a_2 <= _T_2501 @[Gemm.scala 126:22:@4039.4]
    dot_5.io_a_3 <= _T_2503 @[Gemm.scala 126:22:@4043.4]
    dot_5.io_a_4 <= _T_2505 @[Gemm.scala 126:22:@4047.4]
    dot_5.io_a_5 <= _T_2507 @[Gemm.scala 126:22:@4051.4]
    dot_5.io_a_6 <= _T_2509 @[Gemm.scala 126:22:@4055.4]
    dot_5.io_a_7 <= _T_2511 @[Gemm.scala 126:22:@4059.4]
    dot_5.io_b_0 <= _T_2498 @[Gemm.scala 127:22:@4033.4]
    dot_5.io_b_1 <= _T_2500 @[Gemm.scala 127:22:@4037.4]
    dot_5.io_b_2 <= _T_2502 @[Gemm.scala 127:22:@4041.4]
    dot_5.io_b_3 <= _T_2504 @[Gemm.scala 127:22:@4045.4]
    dot_5.io_b_4 <= _T_2506 @[Gemm.scala 127:22:@4049.4]
    dot_5.io_b_5 <= _T_2508 @[Gemm.scala 127:22:@4053.4]
    dot_5.io_b_6 <= _T_2510 @[Gemm.scala 127:22:@4057.4]
    dot_5.io_b_7 <= _T_2512 @[Gemm.scala 127:22:@4061.4]
    dot_6.clock <= clock @[:@3715.4]
    dot_6.reset <= reset @[:@3716.4]
    dot_6.io_a_0 <= _T_2527 @[Gemm.scala 126:22:@4083.4]
    dot_6.io_a_1 <= _T_2529 @[Gemm.scala 126:22:@4087.4]
    dot_6.io_a_2 <= _T_2531 @[Gemm.scala 126:22:@4091.4]
    dot_6.io_a_3 <= _T_2533 @[Gemm.scala 126:22:@4095.4]
    dot_6.io_a_4 <= _T_2535 @[Gemm.scala 126:22:@4099.4]
    dot_6.io_a_5 <= _T_2537 @[Gemm.scala 126:22:@4103.4]
    dot_6.io_a_6 <= _T_2539 @[Gemm.scala 126:22:@4107.4]
    dot_6.io_a_7 <= _T_2541 @[Gemm.scala 126:22:@4111.4]
    dot_6.io_b_0 <= _T_2528 @[Gemm.scala 127:22:@4085.4]
    dot_6.io_b_1 <= _T_2530 @[Gemm.scala 127:22:@4089.4]
    dot_6.io_b_2 <= _T_2532 @[Gemm.scala 127:22:@4093.4]
    dot_6.io_b_3 <= _T_2534 @[Gemm.scala 127:22:@4097.4]
    dot_6.io_b_4 <= _T_2536 @[Gemm.scala 127:22:@4101.4]
    dot_6.io_b_5 <= _T_2538 @[Gemm.scala 127:22:@4105.4]
    dot_6.io_b_6 <= _T_2540 @[Gemm.scala 127:22:@4109.4]
    dot_6.io_b_7 <= _T_2542 @[Gemm.scala 127:22:@4113.4]
    dot_7.clock <= clock @[:@3718.4]
    dot_7.reset <= reset @[:@3719.4]
    dot_7.io_a_0 <= _T_2557 @[Gemm.scala 126:22:@4135.4]
    dot_7.io_a_1 <= _T_2559 @[Gemm.scala 126:22:@4139.4]
    dot_7.io_a_2 <= _T_2561 @[Gemm.scala 126:22:@4143.4]
    dot_7.io_a_3 <= _T_2563 @[Gemm.scala 126:22:@4147.4]
    dot_7.io_a_4 <= _T_2565 @[Gemm.scala 126:22:@4151.4]
    dot_7.io_a_5 <= _T_2567 @[Gemm.scala 126:22:@4155.4]
    dot_7.io_a_6 <= _T_2569 @[Gemm.scala 126:22:@4159.4]
    dot_7.io_a_7 <= _T_2571 @[Gemm.scala 126:22:@4163.4]
    dot_7.io_b_0 <= _T_2558 @[Gemm.scala 127:22:@4137.4]
    dot_7.io_b_1 <= _T_2560 @[Gemm.scala 127:22:@4141.4]
    dot_7.io_b_2 <= _T_2562 @[Gemm.scala 127:22:@4145.4]
    dot_7.io_b_3 <= _T_2564 @[Gemm.scala 127:22:@4149.4]
    dot_7.io_b_4 <= _T_2566 @[Gemm.scala 127:22:@4153.4]
    dot_7.io_b_5 <= _T_2568 @[Gemm.scala 127:22:@4157.4]
    dot_7.io_b_6 <= _T_2570 @[Gemm.scala 127:22:@4161.4]
    dot_7.io_b_7 <= _T_2572 @[Gemm.scala 127:22:@4165.4]
    acc_0.clock <= clock @[:@3721.4]
    acc_0.reset <= reset @[:@3722.4]
    acc_0.io_enq_valid <= _T_2346 @[Gemm.scala 123:25:@3768.4]
    acc_0.io_enq_bits <= io_acc_i_bits_0_0 @[Gemm.scala 124:24:@3769.4]
    acc_1.clock <= clock @[:@3724.4]
    acc_1.reset <= reset @[:@3725.4]
    acc_1.io_enq_valid <= _T_2376 @[Gemm.scala 123:25:@3820.4]
    acc_1.io_enq_bits <= io_acc_i_bits_0_1 @[Gemm.scala 124:24:@3821.4]
    acc_2.clock <= clock @[:@3727.4]
    acc_2.reset <= reset @[:@3728.4]
    acc_2.io_enq_valid <= _T_2406 @[Gemm.scala 123:25:@3872.4]
    acc_2.io_enq_bits <= io_acc_i_bits_0_2 @[Gemm.scala 124:24:@3873.4]
    acc_3.clock <= clock @[:@3730.4]
    acc_3.reset <= reset @[:@3731.4]
    acc_3.io_enq_valid <= _T_2436 @[Gemm.scala 123:25:@3924.4]
    acc_3.io_enq_bits <= io_acc_i_bits_0_3 @[Gemm.scala 124:24:@3925.4]
    acc_4.clock <= clock @[:@3733.4]
    acc_4.reset <= reset @[:@3734.4]
    acc_4.io_enq_valid <= _T_2466 @[Gemm.scala 123:25:@3976.4]
    acc_4.io_enq_bits <= io_acc_i_bits_0_4 @[Gemm.scala 124:24:@3977.4]
    acc_5.clock <= clock @[:@3736.4]
    acc_5.reset <= reset @[:@3737.4]
    acc_5.io_enq_valid <= _T_2496 @[Gemm.scala 123:25:@4028.4]
    acc_5.io_enq_bits <= io_acc_i_bits_0_5 @[Gemm.scala 124:24:@4029.4]
    acc_6.clock <= clock @[:@3739.4]
    acc_6.reset <= reset @[:@3740.4]
    acc_6.io_enq_valid <= _T_2526 @[Gemm.scala 123:25:@4080.4]
    acc_6.io_enq_bits <= io_acc_i_bits_0_6 @[Gemm.scala 124:24:@4081.4]
    acc_7.clock <= clock @[:@3742.4]
    acc_7.reset <= reset @[:@3743.4]
    acc_7.io_enq_valid <= _T_2556 @[Gemm.scala 123:25:@4132.4]
    acc_7.io_enq_bits <= io_acc_i_bits_0_7 @[Gemm.scala 124:24:@4133.4]
    shiftReg_0 <= mux(reset, _T_2283_0, asSInt(bits(_T_2363, 31, 0))) @[Gemm.scala 129:29:@3803.4]
    shiftReg_1 <= mux(reset, _T_2283_1, asSInt(bits(_T_2393, 31, 0))) @[Gemm.scala 129:29:@3855.4]
    shiftReg_2 <= mux(reset, _T_2283_2, asSInt(bits(_T_2423, 31, 0))) @[Gemm.scala 129:29:@3907.4]
    shiftReg_3 <= mux(reset, _T_2283_3, asSInt(bits(_T_2453, 31, 0))) @[Gemm.scala 129:29:@3959.4]
    shiftReg_4 <= mux(reset, _T_2283_4, asSInt(bits(_T_2483, 31, 0))) @[Gemm.scala 129:29:@4011.4]
    shiftReg_5 <= mux(reset, _T_2283_5, asSInt(bits(_T_2513, 31, 0))) @[Gemm.scala 129:29:@4063.4]
    shiftReg_6 <= mux(reset, _T_2283_6, asSInt(bits(_T_2543, 31, 0))) @[Gemm.scala 129:29:@4115.4]
    shiftReg_7 <= mux(reset, _T_2283_7, asSInt(bits(_T_2573, 31, 0))) @[Gemm.scala 129:29:@4167.4]
