[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/arzael/alchitry/spinal_test/target/scala-2.11/spinaltemplatesbt_2.11-1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelSim$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelSim$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/CuTop$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/CuTop$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelSim$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelSim$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVerilogWithCustomConfig$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVerilogWithCustomConfig$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/CuTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/CuTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVhdl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVhdl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVerilogWithCustomConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVerilogWithCustomConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/CuTop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/CuTop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVhdl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVhdl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVerilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVerilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MySpinalConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MySpinalConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevel$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevel$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVerilogWithCustomConfig$$anonfun$main$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVerilogWithCustomConfig$$anonfun$main$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MySpinalConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MySpinalConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVerilog$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVerilog$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVerilogWithCustomConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVerilogWithCustomConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVhdl$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVhdl$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelVerilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelVerilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevel$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevel$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mylib/MyTopLevelSim$$anonfun$main$2$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/arzael/alchitry/spinal_test/target/scala-2.11/classes/mylib/MyTopLevelSim$$anonfun$main$2$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
