Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "cola_destinos_externos.v" in library work
Compiling verilog file "sync_fifo.v" in library work
Module <cola_destinos_externos> compiled
Compiling verilog file "prueba_2_asc.v" in library work
Module <sync_fifo> compiled
Compiling verilog file "prueba_1_asc.v" in library work
Module <prueba_2_asc> compiled
Compiling verilog file "controlador_display.v" in library work
Module <prueba_1_asc> compiled
Compiling verilog file "controlador_ascensores.v" in library work
Module <controlador_display> compiled
Compiling verilog file "clk_divider.v" in library work
Module <controlador_ascensores> compiled
Compiling verilog file "main.v" in library work
Module <clk_divider> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	cfinal = "00000000000000000000000000000010"

Analyzing hierarchy for module <sync_fifo> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000000010"
	LOG2_DEPTH = "00000000000000000000000000000101"
	MAX_COUNT = "00000000000000000000000000100000"

Analyzing hierarchy for module <controlador_ascensores> in library <work> with parameters.
	CAMBIO = "0"
	ESPERAR = "1"
	FINFIFO = "00000000000000000000000000001001"
	tiempo_en_piso = "00000101111101011110000100000000"

Analyzing hierarchy for module <controlador_display> in library <work>.

Analyzing hierarchy for module <prueba_1_asc> in library <work> with parameters.
	FinFIFO = "00000000000000000000000000001001"
	IDLE = "00"
	andando = "01"
	divider = "00000010111110101111000010000000"
	minus_one = "00"
	one = "01"
	open_doors = "10"
	three = "11"
	tiempo_en_piso = "00000101111101011110000100000000"
	two = "10"

Analyzing hierarchy for module <prueba_2_asc> in library <work> with parameters.
	FinFIFO = "00000000000000000000000000001001"
	IDLE = "00"
	andando = "01"
	divider = "00000010111110101111000010000000"
	minus_one = "00"
	one = "01"
	open_doors = "10"
	three = "11"
	tiempo_en_piso = "00000101111101011110000100000000"
	two = "10"

Analyzing hierarchy for module <cola_destinos_externos> in library <work> with parameters.
	minus_one = "00"
	one = "01"
	three = "11"
	two = "10"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clk_divider> in library <work>.
	cfinal = 32'sb00000000000000000000000000000010
Module <clk_divider> is correct for synthesis.
 
Analyzing module <sync_fifo> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000000010
	LOG2_DEPTH = 32'sb00000000000000000000000000000101
	MAX_COUNT = 32'sb00000000000000000000000000100000
Module <sync_fifo> is correct for synthesis.
 
Analyzing module <controlador_ascensores> in library <work>.
	CAMBIO = 1'b0
	ESPERAR = 1'b1
	FINFIFO = 32'sb00000000000000000000000000001001
	tiempo_en_piso = 32'sb00000101111101011110000100000000
Module <controlador_ascensores> is correct for synthesis.
 
Analyzing module <cola_destinos_externos> in library <work>.
	minus_one = 2'b00
	one = 2'b01
	three = 2'b11
	two = 2'b10
Module <cola_destinos_externos> is correct for synthesis.
 
Analyzing module <controlador_display> in library <work>.
Module <controlador_display> is correct for synthesis.
 
Analyzing module <prueba_1_asc> in library <work>.
	FinFIFO = 32'sb00000000000000000000000000001001
	IDLE = 2'b00
	andando = 2'b01
	divider = 32'sb00000010111110101111000010000000
	minus_one = 2'b00
	one = 2'b01
	open_doors = 2'b10
	three = 2'b11
	tiempo_en_piso = 32'sb00000101111101011110000100000000
	two = 2'b10
Module <prueba_1_asc> is correct for synthesis.
 
Analyzing module <prueba_2_asc> in library <work>.
	FinFIFO = 32'sb00000000000000000000000000001001
	IDLE = 2'b00
	andando = 2'b01
	divider = 32'sb00000010111110101111000010000000
	minus_one = 2'b00
	one = 2'b01
	open_doors = 2'b10
	three = 2'b11
	tiempo_en_piso = 32'sb00000101111101011110000100000000
	two = 2'b10
Module <prueba_2_asc> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_divider>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_div>.
    Found 2-bit up counter for signal <count>.
    Found 3-bit comparator greatequal for signal <count$cmp_ge0000> created at line 33.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <sync_fifo>.
    Related source file is "sync_fifo.v".
    Found 32x2-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <depth_cnt>.
    Found 6-bit addsub for signal <depth_cnt$addsub0000>.
    Found 5-bit up counter for signal <rd_ptr>.
    Found 5-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <sync_fifo> synthesized.


Synthesizing Unit <controlador_display>.
    Related source file is "controlador_display.v".
    Found 8-bit register for signal <seg>.
    Found 4-bit register for signal <an_temp>.
    Found 16-bit comparator greatequal for signal <an_temp$cmp_ge0000> created at line 51.
    Found 16-bit comparator lessequal for signal <an_temp$cmp_le0000> created at line 63.
    Found 16-bit comparator lessequal for signal <an_temp$cmp_le0001> created at line 59.
    Found 16-bit comparator lessequal for signal <an_temp$cmp_le0002> created at line 55.
    Found 16-bit up counter for signal <disp_ctr>.
    Found 7-bit register for signal <sseg>.
    Found 2-bit comparator greater for signal <sseg$cmp_gt0000> created at line 53.
    Found 2-bit comparator greater for signal <sseg$cmp_gt0001> created at line 61.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <controlador_display> synthesized.


Synthesizing Unit <prueba_1_asc>.
    Related source file is "prueba_1_asc.v".
WARNING:Xst:647 - Input <destino<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <last_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_nuevo                 (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Power Up State     | 01                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state_andando>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 10                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ocupado>.
    Found 2-bit register for signal <direccion>.
    Found 1-bit register for signal <puertas_abiertas>.
    Found 1-bit register for signal <clk_nuevo>.
    Found 34-bit up counter for signal <ctr_en_piso>.
    Found 34-bit up counter for signal <disp_ctr>.
    Found 2-bit comparator greater for signal <state$cmp_gt0000> created at line 92.
    Found 2-bit comparator less for signal <state$cmp_lt0000> created at line 99.
    Found 2-bit comparator equal for signal <state_andando$cmp_eq0001> created at line 121.
    Found 2-bit comparator not equal for signal <state_andando$cmp_ne0000> created at line 147.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <prueba_1_asc> synthesized.


Synthesizing Unit <prueba_2_asc>.
    Related source file is "prueba_2_asc.v".
WARNING:Xst:647 - Input <destino<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <last_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_nuevo                 (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Power Up State     | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <state_andando>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 10                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ocupado>.
    Found 2-bit register for signal <direccion>.
    Found 1-bit register for signal <puertas_abiertas>.
    Found 1-bit register for signal <clk_nuevo>.
    Found 34-bit up counter for signal <ctr_en_piso>.
    Found 34-bit up counter for signal <disp_ctr>.
    Found 2-bit comparator greater for signal <state$cmp_gt0000> created at line 92.
    Found 2-bit comparator less for signal <state$cmp_lt0000> created at line 99.
    Found 2-bit comparator equal for signal <state_andando$cmp_eq0001> created at line 121.
    Found 2-bit comparator not equal for signal <state_andando$cmp_ne0000> created at line 147.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <prueba_2_asc> synthesized.


Synthesizing Unit <cola_destinos_externos>.
    Related source file is "cola_destinos_externos.v".
WARNING:Xst:647 - Input <address<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Mem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10x2-bit ROM for signal <$COND_6>.
    Summary:
	inferred   1 ROM(s).
Unit <cola_destinos_externos> synthesized.


Synthesizing Unit <controlador_ascensores>.
    Related source file is "controlador_ascensores.v".
WARNING:Xst:647 - Input <direccion_asc_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <direccion_asc_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <destino> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <destino_asc_1>.
    Found 3-bit register for signal <destino_asc_2>.
    Found 10-bit up counter for signal <address>.
    Found 10-bit adder for signal <address$add0000> created at line 146.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0000> created at line 145.
    Found 34-bit up counter for signal <contador>.
    Found 2-bit comparator greatequal for signal <destino_asc_1$cmp_ge0000> created at line 142.
    Found 2-bit comparator less for signal <destino_asc_2$cmp_lt0000> created at line 142.
    Found 2-bit subtractor for signal <dist_piso_dest_asc_1>.
    Found 2-bit comparator greater for signal <dist_piso_dest_asc_1$cmp_gt0000> created at line 68.
    Found 2-bit subtractor for signal <dist_piso_dest_asc_2>.
    Found 2-bit comparator greater for signal <dist_piso_dest_asc_2$cmp_gt0000> created at line 69.
    Found 34-bit adder for signal <old_contador_3$add0000> created at line 167.
    Found 1-bit register for signal <state_address>.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <controlador_ascensores> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:647 - Input <sw<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <wr_en_fifo> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rst_fifo> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rd_en_fifo> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <full_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dout_fifo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <din_fifo> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <clk_div> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x2-bit dual-port RAM                                : 1
# ROMs                                                 : 1
 10x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 2-bit subtractor                                      : 2
 34-bit adder                                          : 1
 6-bit addsub                                          : 1
# Counters                                             : 10
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 34-bit up counter                                     : 5
 5-bit up counter                                      : 2
# Registers                                            : 16
 1-bit register                                        : 8
 2-bit register                                        : 2
 3-bit register                                        : 2
 4-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 20
 10-bit comparator greatequal                          : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 3
 2-bit comparator equal                                : 2
 2-bit comparator greatequal                           : 1
 2-bit comparator greater                              : 6
 2-bit comparator less                                 : 3
 2-bit comparator not equal                            : 2
 3-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <prueba_2_asc/state_andando/FSM> on signal <state_andando[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 10
 01    | 01
 10    | 00
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <prueba_2_asc/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 11    | 11
 01    | 01
 00    | 00
 10    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <prueba_1_asc/state_andando/FSM> on signal <state_andando[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 10
 01    | 01
 10    | 00
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <prueba_1_asc/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 00    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1290 - Hierarchical block <clk_divider> is unconnected in block <main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sync_fifo> is unconnected in block <main>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <sseg_3> in Unit <controlador_display> is equivalent to the following 3 FFs/Latches, which will be removed : <sseg_4> <sseg_5> <sseg_6> 
WARNING:Xst:1710 - FF/Latch <sseg_3> (without init value) has a constant value of 0 in block <controlador_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <destino_asc_1_2> of sequential type is unconnected in block <controlador_ascensores>.
WARNING:Xst:2677 - Node <destino_asc_2_2> of sequential type is unconnected in block <controlador_ascensores>.
WARNING:Xst:2404 -  FFs/Latches <sseg<6:3>> (without init value) have a constant value of 0 in block <controlador_display>.
WARNING:Xst:2404 -  FFs/Latches <destino_asc_1<2:2>> (without init value) have a constant value of 0 in block <controlador_ascensores>.
WARNING:Xst:2404 -  FFs/Latches <destino_asc_2<2:2>> (without init value) have a constant value of 0 in block <controlador_ascensores>.

Synthesizing (advanced) Unit <sync_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sync_fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# RAMs                                                 : 1
 32x2-bit dual-port distributed RAM                    : 1
# ROMs                                                 : 1
 10x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 2-bit subtractor                                      : 2
 34-bit adder                                          : 1
 6-bit addsub                                          : 1
# Counters                                             : 10
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 34-bit up counter                                     : 5
 5-bit up counter                                      : 2
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 20
 10-bit comparator greatequal                          : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 3
 2-bit comparator equal                                : 2
 2-bit comparator greatequal                           : 1
 2-bit comparator greater                              : 6
 2-bit comparator less                                 : 3
 2-bit comparator not equal                            : 2
 3-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <seg_5> in Unit <controlador_display> is equivalent to the following FF/Latch, which will be removed : <seg_7> 
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <controlador_display> is equivalent to the following FF/Latch, which will be removed : <seg_3> 
WARNING:Xst:1710 - FF/Latch <depth_cnt_0> (without init value) has a constant value of 0 in block <sync_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <depth_cnt_1> (without init value) has a constant value of 0 in block <sync_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <depth_cnt_2> (without init value) has a constant value of 0 in block <sync_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <depth_cnt_3> (without init value) has a constant value of 0 in block <sync_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <depth_cnt_4> (without init value) has a constant value of 0 in block <sync_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <depth_cnt_5> (without init value) has a constant value of 0 in block <sync_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk_divider/clk_div> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Optimizing unit <controlador_display> ...
WARNING:Xst:1710 - FF/Latch <seg_5> (without init value) has a constant value of 1 in block <controlador_display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <prueba_1_asc> ...

Optimizing unit <prueba_2_asc> ...

Optimizing unit <controlador_ascensores> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 231
 Flip-Flops                                            : 231

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 946
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 228
#      LUT2                        : 34
#      LUT2_D                      : 3
#      LUT2_L                      : 3
#      LUT3                        : 16
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 88
#      LUT4_D                      : 1
#      LUT4_L                      : 3
#      MUXCY                       : 305
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 240
# FlipFlops/Latches                : 231
#      FD                          : 24
#      FDE                         : 23
#      FDRE                        : 171
#      FDS                         : 9
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      210  out of    960    21%  
 Number of Slice Flip Flops:            231  out of   1920    12%  
 Number of 4 input LUTs:                397  out of   1920    20%  
 Number of IOs:                          29
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clk                                | BUFGP                            | 223   |
prueba_1_asc/clk_nuevo             | NONE(prueba_1_asc/state_FSM_FFd2)| 4     |
prueba_2_asc/clk_nuevo             | NONE(prueba_2_asc/state_FSM_FFd2)| 4     |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.132ns (Maximum Frequency: 109.507MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.653ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.132ns (frequency: 109.507MHz)
  Total number of paths / destination ports: 30805 / 599
-------------------------------------------------------------------------
Delay:               9.132ns (Levels of Logic = 34)
  Source:            controlador_ascensores/contador_1 (FF)
  Destination:       controlador_ascensores/contador_33 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: controlador_ascensores/contador_1 to controlador_ascensores/contador_33
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  controlador_ascensores/contador_1 (controlador_ascensores/contador_1)
     LUT1:I0->O            1   0.704   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<1>_rt (controlador_ascensores/Madd_old_contador_3_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<1> (controlador_ascensores/Madd_old_contador_3_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<2> (controlador_ascensores/Madd_old_contador_3_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<3> (controlador_ascensores/Madd_old_contador_3_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<4> (controlador_ascensores/Madd_old_contador_3_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<5> (controlador_ascensores/Madd_old_contador_3_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<6> (controlador_ascensores/Madd_old_contador_3_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<7> (controlador_ascensores/Madd_old_contador_3_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<8> (controlador_ascensores/Madd_old_contador_3_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<9> (controlador_ascensores/Madd_old_contador_3_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<10> (controlador_ascensores/Madd_old_contador_3_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<11> (controlador_ascensores/Madd_old_contador_3_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<12> (controlador_ascensores/Madd_old_contador_3_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<13> (controlador_ascensores/Madd_old_contador_3_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<14> (controlador_ascensores/Madd_old_contador_3_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<15> (controlador_ascensores/Madd_old_contador_3_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<16> (controlador_ascensores/Madd_old_contador_3_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<17> (controlador_ascensores/Madd_old_contador_3_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<18> (controlador_ascensores/Madd_old_contador_3_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<19> (controlador_ascensores/Madd_old_contador_3_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<20> (controlador_ascensores/Madd_old_contador_3_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<21> (controlador_ascensores/Madd_old_contador_3_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/Madd_old_contador_3_add0000_cy<22> (controlador_ascensores/Madd_old_contador_3_add0000_cy<22>)
     XORCY:CI->O           2   0.804   0.622  controlador_ascensores/Madd_old_contador_3_add0000_xor<23> (controlador_ascensores/old_contador_3_add0000<23>)
     LUT3:I0->O            1   0.704   0.000  controlador_ascensores/contador_and0000_wg_lut<0> (controlador_ascensores/contador_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  controlador_ascensores/contador_and0000_wg_cy<0> (controlador_ascensores/contador_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/contador_and0000_wg_cy<1> (controlador_ascensores/contador_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/contador_and0000_wg_cy<2> (controlador_ascensores/contador_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/contador_and0000_wg_cy<3> (controlador_ascensores/contador_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/contador_and0000_wg_cy<4> (controlador_ascensores/contador_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/contador_and0000_wg_cy<5> (controlador_ascensores/contador_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/contador_and0000_wg_cy<6> (controlador_ascensores/contador_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  controlador_ascensores/contador_and0000_wg_cy<7> (controlador_ascensores/contador_and0000_wg_cy<7>)
     MUXCY:CI->O          34   0.331   1.263  controlador_ascensores/contador_and0000_wg_cy<8> (controlador_ascensores/contador_and0000)
     FDRE:R                    0.911          controlador_ascensores/contador_0
    ----------------------------------------
    Total                      9.132ns (6.625ns logic, 2.507ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prueba_1_asc/clk_nuevo'
  Clock period: 3.448ns (frequency: 290.023MHz)
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               3.448ns (Levels of Logic = 1)
  Source:            prueba_1_asc/state_FSM_FFd1 (FF)
  Destination:       prueba_1_asc/state_FSM_FFd2 (FF)
  Source Clock:      prueba_1_asc/clk_nuevo rising
  Destination Clock: prueba_1_asc/clk_nuevo rising

  Data Path: prueba_1_asc/state_FSM_FFd1 to prueba_1_asc/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   0.965  prueba_1_asc/state_FSM_FFd1 (prueba_1_asc/state_FSM_FFd1)
     LUT4:I3->O            5   0.704   0.633  prueba_1_asc/state_not00011 (prueba_1_asc/state_not0001)
     FDE:CE                    0.555          prueba_1_asc/state_FSM_FFd1
    ----------------------------------------
    Total                      3.448ns (1.850ns logic, 1.598ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prueba_2_asc/clk_nuevo'
  Clock period: 3.258ns (frequency: 306.937MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               3.258ns (Levels of Logic = 1)
  Source:            prueba_2_asc/state_FSM_FFd2 (FF)
  Destination:       prueba_2_asc/state_FSM_FFd2 (FF)
  Source Clock:      prueba_2_asc/clk_nuevo rising
  Destination Clock: prueba_2_asc/clk_nuevo rising

  Data Path: prueba_2_asc/state_FSM_FFd2 to prueba_2_asc/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   0.961  prueba_2_asc/state_FSM_FFd2 (prueba_2_asc/state_FSM_FFd2)
     LUT4:I1->O            2   0.704   0.447  prueba_2_asc/state_not00011 (prueba_2_asc/state_not0001)
     FDE:CE                    0.555          prueba_2_asc/state_FSM_FFd1
    ----------------------------------------
    Total                      3.258ns (1.850ns logic, 1.408ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.653ns (Levels of Logic = 2)
  Source:            prueba_1_asc/puertas_abiertas (FF)
  Destination:       leds<4> (PAD)
  Source Clock:      clk rising

  Data Path: prueba_1_asc/puertas_abiertas to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.591   0.666  prueba_1_asc/puertas_abiertas (prueba_1_asc/puertas_abiertas)
     LUT2:I1->O            1   0.704   0.420  leds_4_mux00001 (leds_4_OBUF)
     OBUF:I->O                 3.272          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      5.653ns (4.567ns logic, 1.086ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'prueba_1_asc/clk_nuevo'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.582ns (Levels of Logic = 2)
  Source:            prueba_1_asc/direccion_1 (FF)
  Destination:       leds<4> (PAD)
  Source Clock:      prueba_1_asc/clk_nuevo rising

  Data Path: prueba_1_asc/direccion_1 to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  prueba_1_asc/direccion_1 (prueba_1_asc/direccion_1)
     LUT2:I0->O            1   0.704   0.420  leds_4_mux00001 (leds_4_OBUF)
     OBUF:I->O                 3.272          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      5.582ns (4.567ns logic, 1.015ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'prueba_2_asc/clk_nuevo'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.582ns (Levels of Logic = 2)
  Source:            prueba_2_asc/direccion_1 (FF)
  Destination:       leds<1> (PAD)
  Source Clock:      prueba_2_asc/clk_nuevo rising

  Data Path: prueba_2_asc/direccion_1 to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  prueba_2_asc/direccion_1 (prueba_2_asc/direccion_1)
     LUT2:I0->O            1   0.704   0.420  leds_1_mux00001 (leds_1_OBUF)
     OBUF:I->O                 3.272          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                      5.582ns (4.567ns logic, 1.015ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.39 secs
 
--> 

Total memory usage is 270060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    6 (   0 filtered)

