// Seed: 986726030
module module_0 (
    input  tri   id_0,
    output tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  tri   id_5
);
  reg [-1 : 1] id_7;
  assign module_1.id_9 = 0;
  logic id_8 = -1;
  always @(posedge id_7 or posedge 1) id_7 = id_8;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    output supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    output uwire id_9
);
  parameter id_11 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_9,
      id_5,
      id_6,
      id_5
  );
endmodule
