#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 26 11:17:19 2025
# Process ID: 8856
# Current directory: C:/Users/26041/Desktop/Math Logic/Projects/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19576 C:\Users\26041\Desktop\Math Logic\Projects\project_1\project_1.xpr
# Log file: C:/Users/26041/Desktop/Math Logic/Projects/project_1/vivado.log
# Journal file: C:/Users/26041/Desktop/Math Logic/Projects/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 26 11:24:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1620.203 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1620.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1620.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1863.512 ; gain = 1088.449
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-1
Top: voter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.512 ; gain = 9.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'voter' [C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'voter' (1#1) [C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.176 ; gain = 48.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.176 ; gain = 48.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.176 ; gain = 48.824
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/26041/Desktop/Math Logic/Projects/project_1/remote.xdc]
Finished Parsing XDC File [C:/Users/26041/Desktop/Math Logic/Projects/project_1/remote.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2077.480 ; gain = 192.129
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_simulation -install_path D:/modelsim_dlx64_10.6c/win64pe
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_dlx64_10.6c/win64pe/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'voter_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.sim/sim_1/behav/modelsim'
Reading D:/modelsim_dlx64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {voter_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:34:22 on Mar 26,2025
# vlog -64 -incr -work xil_defaultlib ../../../../voter.v ../../../../voter_tb.v 
# -- Skipping module voter
# -- Skipping module voter_tb
# 
# Top level modules:
# 	voter_tb
# End time: 11:34:22 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:34:22 on Mar 26,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:34:22 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.sim/sim_1/behav/modelsim'
Program launched (PID=3100)
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 26 11:42:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter_tb.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter.v}}
add_files -norecurse {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter.v}}
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Mar 26 11:44:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 26 11:44:40 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/remote.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/remote.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/remote0.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Wed Mar 26 11:48:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/synth_1/runme.log
[Wed Mar 26 11:48:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 11:52:59 2025...
