module eightbitmultiplier(out, clk, a, b);
output [15:0] out;
input clk;
input [7:0] a;
input [7:0] b;
reg [7:0] a_reg;
reg [7:0] b_reg;
reg [15:0] out;
wire [15:0] mult_out;
assign mult_out = a_reg * b_reg;
always@(posedge clk)
begin
a_reg <= a;
b_reg <= b;
out <= mult_out;
end
endmodule
