// Seed: 1645302255
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    input supply0 id_4
    , id_12,
    output wire id_5,
    output wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri id_9,
    output tri id_10
);
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    inout wire id_1,
    output tri0 id_2,
    output logic id_3,
    output tri id_4,
    input tri id_5,
    output uwire id_6,
    output wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wand id_11,
    input tri1 id_12,
    output wand id_13,
    input tri id_14,
    output wand id_15,
    input supply0 id_16,
    input uwire id_17
);
  always @(posedge 1) if (id_11) id_3 <= 1'd0;
  module_0(
      id_14, id_16, id_17, id_14, id_11, id_13, id_4, id_5, id_6, id_17, id_2
  );
  wire id_19;
endmodule
