

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_32_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_s'
================================================================
* Date:           Thu Feb 19 04:13:12 2026

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        convSNN_fc1
* Solution:       xcvu9p-flga2577-2-e (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.353 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                                                                                                       Instance                                                                                                                      |                                                                                                                   Module                                                                                                                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1_fu_30  |Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      102|      309|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       41|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      134|      413|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                                                                                                       Instance                                                                                                                      |                                                                                                                   Module                                                                                                                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1_fu_30  |Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1  |        0|   0|  102|  309|    0|
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                           |        0|   0|  102|  309|    0|
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |mul_fu_51_p2                     |         +|   0|  0|  39|          32|          32|
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln147_fu_58_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  63|          66|          35|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  14|          3|    1|          3|
    |ap_done      |   9|          2|    1|          2|
    |in_r_read    |   9|          2|    1|          2|
    |out_r_write  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  41|          9|    4|          9|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                                                                                               Name                                                                                                                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                                                                                                                                                                         |   2|   0|    2|          0|
    |ap_done_reg                                                                                                                                                                                                                                                       |   1|   0|    1|          0|
    |grp_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1_fu_30_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln147_reg_69                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |mul_reg_64                                                                                                                                                                                                                                                        |  27|   0|   32|          5|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                                                                                                                                                                             |  32|   0|   37|          5|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                                                                                                      Source Object                                                                                                      |    C Type    |
+--------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>|  return value|
|in_r_dout     |   in|  320|     ap_fifo|                                                                                                                                                                                                                     in_r|       pointer|
|in_r_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                                                                                     in_r|       pointer|
|in_r_read     |  out|    1|     ap_fifo|                                                                                                                                                                                                                     in_r|       pointer|
|out_r_din     |  out|   64|     ap_fifo|                                                                                                                                                                                                                    out_r|       pointer|
|out_r_full_n  |   in|    1|     ap_fifo|                                                                                                                                                                                                                    out_r|       pointer|
|out_r_write   |  out|    1|     ap_fifo|                                                                                                                                                                                                                    out_r|       pointer|
|reps          |   in|   32|     ap_none|                                                                                                                                                                                                                     reps|        scalar|
+--------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %in_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reps"   --->   Operation 5 'read' 'reps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty = shl i32 %reps_read, i32 7"   --->   Operation 6 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty_8 = shl i32 %reps_read, i32 5"   --->   Operation 7 'shl' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul = add i32 %empty, i32 %empty_8"   --->   Operation 8 'add' 'mul' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "%icmp_ln147 = icmp_eq  i32 %mul, i32 0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 9 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %.lr.ph.preheader, void %._crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 10 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_9 = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty_9' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1, i32 %mul, i320 %in_r, i64 %out_r"   --->   Operation 12 'call' 'call_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1, i32 %mul, i320 %in_r, i64 %out_r"   --->   Operation 13 'call' 'call_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 14 'br' 'br_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln218 = ret" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:218]   --->   Operation 15 'ret' 'ret_ln218' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
reps_read         (read         ) [ 000]
empty             (shl          ) [ 000]
empty_8           (shl          ) [ 000]
mul               (add          ) [ 001]
icmp_ln147        (icmp         ) [ 011]
br_ln147          (br           ) [ 000]
empty_9           (wait         ) [ 000]
call_ln0          (call         ) [ 000]
br_ln0            (br           ) [ 000]
ret_ln218         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="reps_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="320" slack="0"/>
<pin id="34" dir="0" index="3" bw="64" slack="0"/>
<pin id="35" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="empty_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="4" slack="0"/>
<pin id="42" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="empty_8_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="4" slack="0"/>
<pin id="48" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="mul_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="icmp_ln147_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="64" class="1005" name="mul_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="69" class="1005" name="icmp_ln147_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln147 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="14" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="36"><net_src comp="22" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="30" pin=3"/></net>

<net id="43"><net_src comp="24" pin="2"/><net_sink comp="39" pin=0"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="49"><net_src comp="24" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="39" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="45" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="51" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="62"><net_src comp="51" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="51" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="72"><net_src comp="58" pin="2"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: out_r | {1 2 }
 - Input state : 
	Port: Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp> : in_r | {1 2 }
	Port: Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp> : out_r | {}
	Port: Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp> : reps | {1 }
  - Chain level:
	State 1
		icmp_ln147 : 1
		br_ln147 : 2
		call_ln0 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                                                                                                   Functional Unit                                                                                                                   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1_fu_30 |   130   |   229   |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|    add   |                                                                                                                      mul_fu_51                                                                                                                      |    0    |    39   |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   icmp   |                                                                                                                   icmp_ln147_fu_58                                                                                                                  |    0    |    20   |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   read   |                                                                                                                 reps_read_read_fu_24                                                                                                                |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|    shl   |                                                                                                                     empty_fu_39                                                                                                                     |    0    |    0    |
|          |                                                                                                                    empty_8_fu_45                                                                                                                    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                                                                                                                                                                                     |   130   |   288   |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln147_reg_69|    1   |
|    mul_reg_64   |   32   |
+-----------------+--------+
|      Total      |   33   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                                                                                                         Comp                                                                                                                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1_fu_30 |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                                                                                                        Total                                                                                                                        |      |      |      |   64   ||  0.387  ||    9    |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   130  |   288  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   163  |   297  |
+-----------+--------+--------+--------+
