dut_class: bag3_digital.layout.stdcells.util.STDCellWrapper
impl_lib: AAA_INV_CHAIN
impl_cell: AA_inv_chain
root_dir: gen_outputs/inv_chain_sch

params:
  cls_name: bag3_digital.layout.stdcells.gates.InvChainCore
  draw_taps: True

  params:
    seg_list: [4, 8]
    dual_output: True

    pinfo:
      lch: 30
      top_layer: 4
      row_specs:
        - mos_type: nch
          width: 84
          threshold: standard
          bot_wires:
            data: ['sup', 'sig']
            shared: ['sup']
          top_wires: ['sig']
          flip: True
        - mos_type: pch
          width: 110
          threshold: standard
          bot_wires: ['sig']
          top_wires:
            data: ['sig', 'sup']
            shared: ['sup']
      tr_widths:
        sup: {2: 2, 3: 2, 4: 2}
        sig: {2: 2, 3: 2, 4: 2}
      tr_spaces:
        !!python/tuple [sup, '']: {2: 1, 3: 1, 4: 1}
        !!python/tuple [sig, '']: {2: 0, 3: 0, 4: 0}
