C:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula001/a001d_hello_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula001/a001d_hello_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Compiling entity a001d_hello_tb
-- Compiling architecture tb of a001d_hello_tb

} {} {}}
