#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 16 12:45:41 2017
# Process ID: 1464
# Current directory: W:/ECE532/New1/project_1_1/project_1/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3100 W:\ECE532\New1\project_1_1\project_1\vivado\vivado.xpr
# Log file: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.log
# Journal file: W:/ECE532/New1/project_1_1/project_1/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ECE532/New1/project_1_1/project_1/vivado/vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets axi_tft_0_tft_hsync] [get_bd_nets axi_tft_0_tft_vsync] [get_bd_nets axi_tft_0_tft_vga_r] [get_bd_nets axi_tft_0_tft_vga_g] [get_bd_nets axi_tft_0_tft_vga_b] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_tft_0_M_AXI_MM] [get_bd_cells axi_tft_0]
delete_bd_objs [get_bd_nets xlslice_1_Dout] [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_cells xlslice_2]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI]
endgroup
undo
regenerate_bd_layout
create_peripheral utoronto.ca user comm 1.0 -dir W:/ECE532/New1/project_1_1/project_1/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core utoronto.ca:user:comm:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core utoronto.ca:user:comm:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core utoronto.ca:user:comm:1.0]
write_peripheral [ipx::find_open_core utoronto.ca:user:comm:1.0]
set_property  ip_repo_paths  {W:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0 W:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new W:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_comm_v1_0 -directory W:/ECE532/New1/project_1_1/project_1/ip_repo w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:comm:1.0 comm_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/microblaze_0_axi_intc/s_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins comm_0/S00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/microblaze_0_axi_intc/s_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DP]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {4}] [get_bd_cells microblaze_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_1]
endgroup
set_property -dict [list CONFIG.Write_Depth_A {307200}] [get_bd_cells blk_mem_gen_1]
save_bd_design
