PROTOCOL	"PCIE"
CH0_MODE	"SINGLE"
CH1_MODE	"DISABLE"
CH2_MODE	"DISABLE"
CH3_MODE	"DISABLE"
CH0_REFCK_MULT	"25X"
CH1_REFCK_MULT	"25X"
CH2_REFCK_MULT	"25X"
CH3_REFCK_MULT	"25X"
CH0_DATA_WIDTH	"8"
CH1_DATA_WIDTH	"8"
CH2_DATA_WIDTH	"8"
CH3_DATA_WIDTH	"8"
CH0_CDR_SRC	"REFCLK"
CH1_CDR_SRC	"REFCLK"
CH2_CDR_SRC	"REFCLK"
CH3_CDR_SRC	"REFCLK"
CH0_TDRV_AMP	"0"
CH1_TDRV_AMP	"0"
CH2_TDRV_AMP	"0"
CH3_TDRV_AMP	"0"
CH0_TX_PRE	"DISABLE"
CH1_TX_PRE	"DISABLE"
CH2_TX_PRE	"DISABLE"
CH3_TX_PRE	"DISABLE"
CH0_RTERM_TX	"50"
CH1_RTERM_TX	"50"
CH2_RTERM_TX	"50"
CH3_RTERM_TX	"50"
CH0_RX_EQ	"DISABLE"
CH1_RX_EQ	"DISABLE"
CH2_RX_EQ	"DISABLE"
CH3_RX_EQ	"DISABLE"
CH0_RTERM_RX	"50"
CH1_RTERM_RX	"50"
CH2_RTERM_RX	"50"
CH3_RTERM_RX	"50"
CH0_RX_DCC	"AC"
CH1_RX_DCC	"AC"
CH2_RX_DCC	"AC"
CH3_RX_DCC	"AC"
CH0_TX_SB	"NORMAL"
CH1_TX_SB	"NORMAL"
CH2_TX_SB	"NORMAL"
CH3_TX_SB	"NORMAL"
CH0_RX_SB	"NORMAL"
CH1_RX_SB	"NORMAL"
CH2_RX_SB	"NORMAL"
CH3_RX_SB	"NORMAL"
CH0_8B10B	"NORMAL"
CH1_8B10B	"NORMAL"
CH2_8B10B	"NORMAL"
CH3_8B10B	"NORMAL"
CH0_COMMA_ALIGN	"AUTO"
CH1_COMMA_ALIGN	"AUTO"
CH2_COMMA_ALIGN	"AUTO"
CH3_COMMA_ALIGN	"AUTO"
CH0_CTC_BYP	"BYPASS"
CH1_CTC_BYP	"BYPASS"
CH2_CTC_BYP	"BYPASS"
CH3_CTC_BYP	"BYPASS"
PLL_SRC	"REFCLK"
PLL_TERM	"50"
PLL_DCC	"AC"
PLL_LOL_SET	"0"
DATARANGE	"HIGH"
LOS_THRESHOLD	"0"
CC_MIN_IPG	"0"
CC_MATCH_MODE	"MATCH_4"
CCLMARK	"7"
CCHMARK	"9"
CC_MATCH1	"0000000000"
CC_MATCH2	"0000000000"
CC_MATCH3	"0000000000"
CC_MATCH4	"0100011100"
COMMA_A	"1100000101"
COMMA_B	"0011111010"
COMMA_M	"1111111111"
OS_REFCK2CORE     "0"
OS_PLLQCLKPORTS     "0"
OS_INT_ALL     "0"

CDR_LOL_SET	"10"

# VCO auto-band options 
# The two settings below must be used only for Lattice Standard PCIe 
# Evaluation Board containing ECP2M35.
#vco_reg_band_sel    "0010"
#vco_auto_band_enb   "1"


