INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rob/Desktop/6.s186/6.s186.srcs/sim_1/new/fused_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fused_tb
