#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul 11 23:26:22 2020
# Process ID: 22984
# Current directory: D:/Files/ECBEncoder/ECBEncoder/dma/dma.runs/mb_design_CustomECBEncoder_1_0_synth_1
# Command line: vivado.exe -log mb_design_CustomECBEncoder_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_CustomECBEncoder_1_0.tcl
# Log file: D:/Files/ECBEncoder/ECBEncoder/dma/dma.runs/mb_design_CustomECBEncoder_1_0_synth_1/mb_design_CustomECBEncoder_1_0.vds
# Journal file: D:/Files/ECBEncoder/ECBEncoder/dma/dma.runs/mb_design_CustomECBEncoder_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_CustomECBEncoder_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mb_design_CustomECBEncoder_1_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 824.250 ; gain = 233.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_design_CustomECBEncoder_1_0' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ip/mb_design_CustomECBEncoder_1_0/synth/mb_design_CustomECBEncoder_1_0.vhd:75]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'CustomECBEncoder_v1_0' declared at 'd:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0.vhd:5' bound to instance 'U0' of component 'CustomECBEncoder_v1_0' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ip/mb_design_CustomECBEncoder_1_0/synth/mb_design_CustomECBEncoder_1_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'CustomECBEncoder_v1_0' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0.vhd:47]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'CustomECBEncoder_v1_0_S00_AXIS' declared at 'd:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0_S00_AXIS.vhd:5' bound to instance 'CustomECBEncoder_v1_0_S00_AXIS_inst' of component 'CustomECBEncoder_v1_0_S00_AXIS' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'CustomECBEncoder_v1_0_S00_AXIS' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0_S00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ECBEncoder' declared at 'd:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/src/ECBEncoder.vhd:34' bound to instance 'ecbencoder_inst' of component 'ECBEncoder' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0_S00_AXIS.vhd:59]
INFO: [Synth 8-638] synthesizing module 'ECBEncoder' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/src/ECBEncoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ECBEncoder' (1#1) [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/src/ECBEncoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CustomECBEncoder_v1_0_S00_AXIS' (2#1) [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0_S00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'CustomECBEncoder_v1_0_M00_AXIS' declared at 'd:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0_M00_AXIS.vhd:5' bound to instance 'CustomECBEncoder_v1_0_M00_AXIS_inst' of component 'CustomECBEncoder_v1_0_M00_AXIS' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'CustomECBEncoder_v1_0_M00_AXIS' [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0_M00_AXIS.vhd:44]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CustomECBEncoder_v1_0_M00_AXIS' (3#1) [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0_M00_AXIS.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CustomECBEncoder_v1_0' (4#1) [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ipshared/3ec4/hdl/CustomECBEncoder_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mb_design_CustomECBEncoder_1_0' (5#1) [d:/Files/ECBEncoder/ECBEncoder/dma/dma.srcs/sources_1/bd/mb_design/ip/mb_design_CustomECBEncoder_1_0/synth/mb_design_CustomECBEncoder_1_0.vhd:75]
WARNING: [Synth 8-3331] design CustomECBEncoder_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design CustomECBEncoder_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 902.266 ; gain = 311.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 902.266 ; gain = 311.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 902.266 ; gain = 311.563
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 902.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1011.469 ; gain = 0.672
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ECBEncoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
Module CustomECBEncoder_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mb_design_CustomECBEncoder_1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design mb_design_CustomECBEncoder_1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    11|
|2     |LUT2 |    17|
|3     |LUT4 |     2|
|4     |LUT6 |     1|
|5     |FDRE |    38|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |    69|
|2     |  U0                                    |CustomECBEncoder_v1_0          |    69|
|3     |    CustomECBEncoder_v1_0_S00_AXIS_inst |CustomECBEncoder_v1_0_S00_AXIS |    69|
|4     |      ecbencoder_inst                   |ECBEncoder                     |    16|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.469 ; gain = 420.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1011.469 ; gain = 311.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.469 ; gain = 420.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1011.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1014.008 ; gain = 714.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Files/ECBEncoder/ECBEncoder/dma/dma.runs/mb_design_CustomECBEncoder_1_0_synth_1/mb_design_CustomECBEncoder_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_design_CustomECBEncoder_1_0, cache-ID = 336e1d29bbf41e0f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Files/ECBEncoder/ECBEncoder/dma/dma.runs/mb_design_CustomECBEncoder_1_0_synth_1/mb_design_CustomECBEncoder_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_CustomECBEncoder_1_0_utilization_synth.rpt -pb mb_design_CustomECBEncoder_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 11 23:26:55 2020...
