// Seed: 2488485121
module module_0 (
    input supply0 id_0,
    output tri0 id_1
);
  assign id_1 = -1;
  generate
    assign id_1 = id_0;
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri id_4
);
  supply1 id_6;
  id_7(
      .id_0(id_2),
      .id_1(1),
      .id_2(-1),
      .id_3(id_2),
      .id_4(1'd0),
      .id_5(id_1),
      .id_6(id_2),
      .id_7(id_1),
      .id_8(-1),
      .id_9(-1'b0),
      .id_10(id_1)
  );
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  wire id_9;
  initial id_3.id_6 = id_6;
  assign id_4 = id_0;
  parameter id_10 = -1;
endmodule
