 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : s386
Version: Q-2019.12
Date   : Tue May 16 20:46:12 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 13.10%

  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 r
  v0 (in)                                  0.00 @     0.50 r
  U95/Y (INVX1_RVT)                        0.02 @     0.52 f
  U77/Y (OR2X1_RVT)                        0.07 &     0.59 f
  U85/Y (NOR3X0_RVT)                       0.10 &     0.69 r
  U99/Y (NAND3X0_RVT)                      0.09 &     0.78 f
  U147/Y (INVX0_RVT)                       0.07 &     0.85 r
  U140/Y (AO22X1_RVT)                      0.09 &     0.94 r
  DFF_1/d (dff_5)                          0.00       0.94 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.00 &     0.94 r
  data arrival time                                   0.94

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (propagated)         0.00       2.00
  clock uncertainty                       -0.05       1.95
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       1.95 r
  library setup time                      -0.07       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 r
  v0 (in)                                  0.00 @     0.50 r
  U95/Y (INVX1_RVT)                        0.02 @     0.52 f
  U77/Y (OR2X1_RVT)                        0.07 &     0.59 f
  U85/Y (NOR3X0_RVT)                       0.10 &     0.69 r
  U101/Y (AND2X1_RVT)                      0.08 &     0.78 r
  U125/Y (NAND3X0_RVT)                     0.07 &     0.84 f
  U138/Y (NAND2X0_RVT)                     0.07 &     0.91 r
  DFF_0/d (dff_0)                          0.00       0.91 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.00 &     0.91 r
  data arrival time                                   0.91

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (propagated)         0.00       2.00
  clock uncertainty                       -0.05       1.95
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       1.95 r
  library setup time                      -0.07       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: v2 (input port clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 f
  v2 (in)                                  0.00 @     0.50 f
  U86/Y (NAND2X0_RVT)                      0.04 @     0.54 r
  U109/Y (NAND2X0_RVT)                     0.06 &     0.60 f
  U104/Y (OA22X1_RVT)                      0.09 &     0.69 f
  U103/Y (OA22X1_RVT)                      0.07 &     0.77 f
  U102/Y (OAI22X1_RVT)                     0.09 &     0.85 r
  U135/Y (AND2X1_RVT)                      0.06 &     0.92 r
  DFF_4/d (dff_2)                          0.00       0.92 r
  DFF_4/q_reg/D (DFFX1_RVT)                0.00 &     0.92 r
  data arrival time                                   0.92

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (propagated)         0.00       2.00
  clock uncertainty                       -0.05       1.95
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00       1.95 r
  library setup time                      -0.06       1.89
  data required time                                  1.89
  -----------------------------------------------------------
  data required time                                  1.89
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: DFF_2/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 r
  v1 (in)                                  0.00 @     0.50 r
  U92/Y (INVX1_RVT)                        0.02 @     0.52 f
  U106/Y (OA21X1_RVT)                      0.08 &     0.60 f
  U98/Y (INVX1_RVT)                        0.03 &     0.63 r
  U97/Y (AO22X1_RVT)                       0.07 &     0.69 r
  U96/Y (NAND2X0_RVT)                      0.07 &     0.77 f
  U122/Y (INVX1_RVT)                       0.04 &     0.81 r
  U120/Y (AO21X1_RVT)                      0.06 &     0.87 r
  DFF_2/d (dff_4)                          0.00       0.87 r
  DFF_2/q_reg/D (DFFX1_RVT)                0.00 &     0.87 r
  data arrival time                                   0.87

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (propagated)         0.00       2.00
  clock uncertainty                       -0.05       1.95
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       1.95 r
  library setup time                      -0.06       1.89
  data required time                                  1.89
  -----------------------------------------------------------
  data required time                                  1.89
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 r
  v0 (in)                                  0.00 @     0.50 r
  U95/Y (INVX1_RVT)                        0.02 @     0.52 f
  U77/Y (OR2X1_RVT)                        0.07 &     0.59 f
  U85/Y (NOR3X0_RVT)                       0.10 &     0.69 r
  U101/Y (AND2X1_RVT)                      0.08 &     0.78 r
  U126/Y (OA21X1_RVT)                      0.08 &     0.86 r
  DFF_5/d (dff_1)                          0.00       0.86 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.00 &     0.86 r
  data arrival time                                   0.86

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (propagated)         0.00       2.00
  clock uncertainty                       -0.05       1.95
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       1.95 r
  library setup time                      -0.06       1.89
  data required time                                  1.89
  -----------------------------------------------------------
  data required time                                  1.89
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 f
  v1 (in)                                  0.00 @     0.50 f
  U92/Y (INVX1_RVT)                        0.02 @     0.52 r
  U106/Y (OA21X1_RVT)                      0.08 &     0.60 r
  U98/Y (INVX1_RVT)                        0.02 &     0.62 f
  U97/Y (AO22X1_RVT)                       0.06 &     0.68 f
  U96/Y (NAND2X0_RVT)                      0.08 &     0.76 r
  U133/Y (NAND3X0_RVT)                     0.08 &     0.84 f
  DFF_3/d (dff_3)                          0.00       0.84 f
  DFF_3/q_reg/D (DFFX1_RVT)                0.00 &     0.84 f
  data arrival time                                   0.84

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (propagated)         0.00       2.00
  clock uncertainty                       -0.05       1.95
  DFF_3/q_reg/CLK (DFFX1_RVT)              0.00       1.95 r
  library setup time                      -0.08       1.87
  data required time                                  1.87
  -----------------------------------------------------------
  data required time                                  1.87
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 r
  v0 (in)                                  0.00 @     0.50 r
  U95/Y (INVX1_RVT)                        0.02 @     0.52 f
  U77/Y (OR2X1_RVT)                        0.07 &     0.59 f
  U85/Y (NOR3X0_RVT)                       0.10 &     0.69 r
  U99/Y (NAND3X0_RVT)                      0.09 &     0.78 f
  U147/Y (INVX0_RVT)                       0.07 &     0.85 r
  U139/Y (AO22X1_RVT)                      0.11 &     0.96 r
  v13_D_6 (out)                            0.00 &     0.96 r
  data arrival time                                   0.96

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -0.10       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         1.29


  Startpoint: v3 (input port clocked by ideal_clock1)
  Endpoint: v13_D_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 f
  v3 (in)                                  0.00 @     0.50 f
  U87/Y (INVX1_RVT)                        0.02 @     0.52 r
  U91/Y (AND3X1_RVT)                       0.08 &     0.61 r
  U132/Y (NAND2X0_RVT)                     0.07 &     0.67 f
  U118/Y (OAI21X1_RVT)                     0.13 &     0.80 r
  U117/Y (NAND3X0_RVT)                     0.05 &     0.85 f
  U130/Y (NAND3X0_RVT)                     0.07 &     0.92 r
  v13_D_11 (out)                           0.00 &     0.92 r
  data arrival time                                   0.92

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -0.10       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         1.33


  Startpoint: v3 (input port clocked by ideal_clock1)
  Endpoint: v13_D_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 f
  v3 (in)                                  0.00 @     0.50 f
  U87/Y (INVX1_RVT)                        0.02 @     0.52 r
  U91/Y (AND3X1_RVT)                       0.08 &     0.61 r
  U132/Y (NAND2X0_RVT)                     0.07 &     0.67 f
  U127/Y (INVX1_RVT)                       0.05 &     0.73 r
  U74/Y (AO21X1_RVT)                       0.06 &     0.78 r
  U114/Y (AND2X1_RVT)                      0.06 &     0.85 r
  v13_D_7 (out)                            0.00 &     0.85 r
  data arrival time                                   0.85

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -0.10       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         1.40


  Startpoint: v3 (input port clocked by ideal_clock1)
  Endpoint: v13_D_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 f
  v3 (in)                                  0.00 @     0.50 f
  U87/Y (INVX1_RVT)                        0.02 @     0.52 r
  U91/Y (AND3X1_RVT)                       0.08 &     0.61 r
  U112/Y (NAND4X0_RVT)                     0.08 &     0.69 f
  U128/Y (NAND2X0_RVT)                     0.09 &     0.78 r
  v13_D_9 (out)                            0.00 &     0.78 r
  data arrival time                                   0.78

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -0.10       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 r
  v0 (in)                                  0.00 @     0.50 r
  U131/Y (NAND4X0_RVT)                     0.11 @     0.61 f
  U129/Y (NOR2X1_RVT)                      0.11 &     0.72 r
  v13_D_8 (out)                            0.00 &     0.72 r
  data arrival time                                   0.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -0.10       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.53


  Startpoint: DFF_5/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       0.00 r
  DFF_5/q_reg/Q (DFFX1_RVT)                0.18       0.18 f
  DFF_5/q (dff_1)                          0.00       0.18 f
  U81/Y (INVX0_RVT)                        0.08 &     0.27 r
  U105/Y (AND2X1_RVT)                      0.08 &     0.35 r
  U149/Y (AND3X1_RVT)                      0.09 &     0.43 r
  U134/Y (NBUFFX2_RVT)                     0.06 &     0.49 r
  U146/Y (AND2X1_RVT)                      0.07 &     0.56 r
  U144/Y (AND4X1_RVT)                      0.10 &     0.66 r
  v13_D_12 (out)                           0.00 &     0.66 r
  data arrival time                                   0.66

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -0.10       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         1.59


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     0.10       0.50 r
  v0 (in)                                  0.00 @     0.50 r
  U119/Y (AO21X1_RVT)                      0.07 @     0.57 r
  U143/Y (AND3X1_RVT)                      0.08 &     0.65 r
  v13_D_10 (out)                           0.00 &     0.65 r
  data arrival time                                   0.65

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -0.10       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         1.60


1
