// Seed: 2776918987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_8 = -1;
  initial $signed(56);
  ;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    _id_4[-1 : id_4],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_10,
      id_9,
      id_6,
      id_3,
      id_7
  );
  output tri1 id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output logic [7:0] _id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = -1'b0;
endmodule
