m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vadd_sub
Z0 !s110 1619285333
!i10b 1
!s100 O>IoV<=P03Ll@NK;FE2W^2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I3`AH7JCHj?91I5Kg7Ji[H1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/Ben/Documents/systemVerilog/simulation
w1619242478
8C:/Users/Ben/Documents/systemVerilog/sourcecode/add_sub.v
FC:/Users/Ben/Documents/systemVerilog/sourcecode/add_sub.v
!i122 370
L0 1 28
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1619285333.000000
!s107 C:/Users/Ben/Documents/systemVerilog/sourcecode/add_sub.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Ben/Documents/systemVerilog/sourcecode/add_sub.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vfull_adder
R0
!i10b 1
!s100 XOj40^2zEVdLi5=WQ3]K10
R1
IMfN>aSZandzH4VIzVH0>]2
R2
R3
w1619238298
8C:/Users/Ben/Documents/systemVerilog/sourcecode/full_adder.v
FC:/Users/Ben/Documents/systemVerilog/sourcecode/full_adder.v
!i122 371
L0 1 6
R4
r1
!s85 0
31
R5
!s107 C:/Users/Ben/Documents/systemVerilog/sourcecode/full_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Ben/Documents/systemVerilog/sourcecode/full_adder.v|
!i113 1
R6
R7
vfull_adder_noCin
!s110 1619285281
!i10b 1
!s100 c>VF:Z4kEh3@_W]cjG30F3
R1
ILDd_man^QPWkK>Q[mk>LR2
R2
R3
w1619246717
8../sourcecode/full_adder_noCin.v
F../sourcecode/full_adder_noCin.v
!i122 366
L0 1 19
R4
r1
!s85 0
31
!s108 1619285280.000000
!s107 ../sourcecode/full_adder_noCin.v|
!s90 -reportprogress|300|../sourcecode/full_adder_noCin.v|
!i113 1
R7
nfull_adder_no@cin
vlearn_verilog_tb
R0
!i10b 1
!s100 ]L3fO=Vf9L707U03XQn[_1
R1
I>Cb?IFATnU0I4N3N`RFdf1
R2
R3
w1619243937
8C:/Users/Ben/Documents/systemVerilog/sourcecode/learn_verilog_tb.v
FC:/Users/Ben/Documents/systemVerilog/sourcecode/learn_verilog_tb.v
!i122 372
L0 3 51
R4
r1
!s85 0
31
R5
!s107 C:/Users/Ben/Documents/systemVerilog/sourcecode/learn_verilog_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Ben/Documents/systemVerilog/sourcecode/learn_verilog_tb.v|
!i113 1
R6
R7
vlearnverilog
Z8 !s110 1619285334
!i10b 1
!s100 LPAIF`V6JgzLRPMB5lzXY0
R1
IeFFdzFaQGnoQm4IYEnG<k3
R2
R3
w1619243775
8C:/Users/Ben/Documents/systemVerilog/sourcecode/learnverilog.v
FC:/Users/Ben/Documents/systemVerilog/sourcecode/learnverilog.v
!i122 373
L0 1 26
R4
r1
!s85 0
31
Z9 !s108 1619285334.000000
!s107 C:/Users/Ben/Documents/systemVerilog/sourcecode/learnverilog.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Ben/Documents/systemVerilog/sourcecode/learnverilog.v|
!i113 1
R6
R7
vmultiplier
!s110 1619246340
!i10b 1
!s100 dI=17;E2k`XHbl:AaQHo22
R1
Im0S>@TIGD7`RN8VM]PBCb1
R2
R3
w1619245860
8../sourcecode/multiply.v
F../sourcecode/multiply.v
!i122 280
Z10 L0 1 75
R4
r1
!s85 0
31
!s108 1619246340.000000
!s107 ../sourcecode/multiply.v|
!s90 -reportprogress|300|../sourcecode/multiply.v|
!i113 1
R7
vmultiply
R8
!i10b 1
!s100 0Tjj[V=bFR^;F@I]JHDMc0
R1
ISN_zTijaXUH2noazk4kQc1
R2
R3
w1619246393
8C:/Users/Ben/Documents/systemVerilog/sourcecode/multiply.v
FC:/Users/Ben/Documents/systemVerilog/sourcecode/multiply.v
!i122 374
R10
R4
r1
!s85 0
31
R9
!s107 C:/Users/Ben/Documents/systemVerilog/sourcecode/multiply.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Ben/Documents/systemVerilog/sourcecode/multiply.v|
!i113 1
R6
R7
vmux21
!s110 1619243827
!i10b 1
!s100 2@PLZh9zSGn25SnmfWHY>0
R1
IC5oK[14F4a84cJOV@5]LD1
R2
R3
w1619240636
8C:\Users\Ben\Documents\systemVerilog\sourcecode\mux21.v
FC:\Users\Ben\Documents\systemVerilog\sourcecode\mux21.v
!i122 241
Z11 L0 1 17
R4
r1
!s85 0
31
!s108 1619243827.000000
!s107 C:\Users\Ben\Documents\systemVerilog\sourcecode\mux21.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Ben\Documents\systemVerilog\sourcecode\mux21.v|
!i113 1
R6
R7
vripple_carry_adder
R8
!i10b 1
!s100 O=^_@jebKDB0lSLVnH6230
R1
I4eKbz_MC]L01nOo6jAC^62
R2
R3
w1619285316
8C:/Users/Ben/Documents/systemVerilog/sourcecode/ripple_carry_adder.v
FC:/Users/Ben/Documents/systemVerilog/sourcecode/ripple_carry_adder.v
!i122 376
R11
R4
r1
!s85 0
31
R9
!s107 C:/Users/Ben/Documents/systemVerilog/sourcecode/ripple_carry_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Ben/Documents/systemVerilog/sourcecode/ripple_carry_adder.v|
!i113 1
R6
R7
vsub
!s110 1619238793
!i10b 1
!s100 lHcP9;G?ldE4zk[ZdA<1O1
R1
I`;bRcSCXJ4X3WWTHhiV2S0
R2
R3
w1619238559
8C:/Users/Ben/Documents/systemVerilog/sourcecode/sub.v
FC:/Users/Ben/Documents/systemVerilog/sourcecode/sub.v
!i122 38
L0 1 24
R4
r1
!s85 0
31
!s108 1619238793.000000
!s107 C:/Users/Ben/Documents/systemVerilog/sourcecode/sub.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Ben/Documents/systemVerilog/sourcecode/sub.v|
!i113 1
R6
R7
vtb_multiplier
R8
!i10b 1
!s100 ;V1jP163Rd99o;ecQ?n_e0
R1
I98DTZYWSEi<Ym`nGMAY0Q0
R2
R3
w1619247263
8C:/Users/Ben/Documents/systemVerilog/sourcecode/tb_multiplier.v
FC:/Users/Ben/Documents/systemVerilog/sourcecode/tb_multiplier.v
!i122 375
L0 3 37
R4
r1
!s85 0
31
R9
!s107 C:/Users/Ben/Documents/systemVerilog/sourcecode/tb_multiplier.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Ben/Documents/systemVerilog/sourcecode/tb_multiplier.v|
!i113 1
R6
R7
