<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system_top.twx system_top.ncd -o system_top.twr
system_top.pcf -ucf system_top.ucf

</twCmdLine><twDesign>system_top.ncd</twDesign><twDesignPath>system_top.ncd</twDesignPath><twPCF>system_top.pcf</twPCF><twPcfPath>system_top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP &quot;PLBCLK&quot; TO TIMEGRP &quot;clk_phy_tx0&quot; 8 ns        DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP &quot;REFCLK&quot; TO TIMEGRP        &quot;clk_client_tx0&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP &quot;clk_client_tx0&quot; TO        TIMEGRP &quot;REFCLK&quot; 5 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="5">WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP &quot;REFCLK&quot; TO TIMEGRP        &quot;clk_client_rx0&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="6">WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP &quot;clk_client_rx0&quot; TO        TIMEGRP &quot;REFCLK&quot; 5 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="7">WARNING:Timing:3224 - The clock fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin associated with TIMEGRP &quot;gmii_rx_0&quot; OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP        &quot;fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin&quot;; does not clock any registered input components.</twWarn><twWarn anchorID="8">WARNING:Timing:3225 - Timing constraint TIMEGRP &quot;gmii_rx_0&quot; OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP        &quot;fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin&quot;; ignored during timing analysis</twWarn><twInfo anchorID="9">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="10">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="11">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="12">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.AQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.AQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.AQ</twSrc><twDest>IODELAY_X0Y256.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.AQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.AQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.528</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.072</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twNet><twDel>0.528</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.072</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.528</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.AQ</twSrc><twDest>IODELAY_X0Y96.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="23" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="24" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="25" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="26" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="27" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="28" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT3" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.274</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33 (SLICE_X6Y76.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>0.726</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twDest><twTotPathDel>4.100</twTotPathDel><twClkSkew dest = "1.385" src = "1.474">0.089</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.591</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_121</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r&lt;35&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>3.567</twRouteDel><twTotDel>4.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_45 (SLICE_X4Y105.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>0.873</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_45</twDest><twTotPathDel>4.010</twTotPathDel><twClkSkew dest = "1.442" src = "1.474">0.032</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_45</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.379</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;119&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r&lt;47&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_45</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>3.484</twRouteDel><twTotDel>4.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_20 (SLICE_X4Y56.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>0.972</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_20</twDest><twTotPathDel>3.947</twTotPathDel><twClkSkew dest = "1.462" src = "1.458">-0.004</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[2].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.520</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/dm_ce_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r&lt;23&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_20</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.415</twRouteDel><twTotDel>3.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_26 (SLICE_X4Y68.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="41"><twSlack>1.220</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_26</twDest><twClkSkew dest = "0.132" src = "0.134">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y73.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r&lt;27&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_26</twBEL></twPathDel><twLogDel>0.271</twLogDel><twRouteDel>0.947</twRouteDel><twTotDel>1.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_30 (SLICE_X4Y60.C4), 1 path
</twPathRptBanner><twRacePath anchorID="42"><twSlack>1.267</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_30</twDest><twClkSkew dest = "0.163" src = "0.134">0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.217</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r&lt;31&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/rd_data_fall1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_30</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>1.099</twRouteDel><twTotDel>1.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_43 (SLICE_X3Y104.DX), 1 path
</twPathRptBanner><twRacePath anchorID="43"><twSlack>1.378</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_43</twDest><twClkSkew dest = "1.558" src = "1.371">0.187</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;107&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;107&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_43</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>1.283</twRouteDel><twTotDel>1.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="44" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="45" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.746</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X5Y95.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathFromToDelay"><twSlack>1.254</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>3.298</twTotPathDel><twClkSkew dest = "3.458" src = "3.701">0.243</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.298</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X6Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathFromToDelay"><twSlack>1.767</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>2.800</twTotPathDel><twClkSkew dest = "3.473" src = "3.701">0.228</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2&lt;59&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>2.800</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (SLICE_X8Y85.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathFromToDelay"><twSlack>1.867</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twTotPathDel>2.656</twTotPathDel><twClkSkew dest = "3.429" src = "3.701">0.272</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2&lt;59&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y85.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>2.121</twRouteDel><twTotDel>2.656</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270 (SLICE_X5Y88.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="52"><twSlack>0.800</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270</twDest><twClkSkew dest = "3.700" src = "3.442">0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>1.075</twRouteDel><twTotDel>1.263</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-1.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (SLICE_X2Y92.BX), 1 path
</twPathRptBanner><twRacePath anchorID="53"><twSlack>1.489</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twClkSkew dest = "3.735" src = "3.442">0.293</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2&lt;59&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y92.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.712</twRouteDel><twTotDel>1.987</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-1.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (SLICE_X8Y85.AX), 1 path
</twPathRptBanner><twRacePath anchorID="54"><twSlack>1.770</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twClkSkew dest = "3.687" src = "3.442">0.245</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2&lt;59&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.232</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twBEL></twPathDel><twLogDel>0.269</twLogDel><twRouteDel>1.951</twRouteDel><twTotDel>2.220</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-1.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="55" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="56" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="57" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="58" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         1.9 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.865</twMaxDel><twMinPer>3.682</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y248.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>0.035</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.879</twTotPathDel><twClkSkew dest = "0.272" src = "0.223">-0.049</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y248.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y248.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.879</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.855</twTotPathDel><twClkSkew dest = "0.272" src = "0.223">-0.049</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y248.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y248.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.855</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>0.038</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>0.062</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>0.038</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>0.062</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        1.9 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="71"><twSlack>1.004</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="72"><twSlack>1.030</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="73"><twSlack>1.004</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="74"><twSlack>1.030</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="75"><twSlack>1.006</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>1.078</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="76"><twSlack>1.032</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>1.104</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_delayctrl_clk_200 = PERIOD TIMEGRP &quot;delayctrl_clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.550</twMinPer></twConstHead><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_delayctrl_clk_200 = PERIOD TIMEGRP &quot;delayctrl_clk_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y234.REV" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP &quot;ethernet_gtx_clk_125&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.400</twMinPer></twConstHead><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP &quot;ethernet_gtx_clk_125&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/><twPinLimit anchorID="85" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_gmii_client_clk_tx0 = PERIOD TIMEGRP &quot;gmii_client_clk_tx0&quot; 7.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.400</twMinPer></twConstHead><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_gmii_client_clk_tx0 = PERIOD TIMEGRP &quot;gmii_client_clk_tx0&quot; 7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tospwh" slack="5.100" period="7.500" constraintValue="3.750" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tospwh" slack="5.100" period="7.500" constraintValue="3.750" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/><twPinLimit anchorID="91" type="MINHIGHPULSE" name="Tospwh" slack="5.100" period="7.500" constraintValue="3.750" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_gmii_client_clk_rx0 = PERIOD TIMEGRP &quot;gmii_client_clk_rx0&quot; 7.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_gmii_client_clk_rx0 = PERIOD TIMEGRP &quot;gmii_client_clk_rx0&quot; 7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL" locationPin="RAMB36_X3Y9.CLKARDCLKL" clockNet="system_i/Hard_Ethernet_MAC/RxClientClk_0"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/REGCLKAL" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/REGCLKAL" locationPin="RAMB36_X3Y9.REGCLKARDRCLKL" clockNet="system_i/Hard_Ethernet_MAC/RxClientClk_0"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL" locationPin="RAMB36_X3Y10.CLKARDCLKL" clockNet="system_i/Hard_Ethernet_MAC/RxClientClk_0"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP &quot;gmii_phy_clk_tx0&quot; 7.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP &quot;gmii_phy_clk_tx0&quot; 7.5 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="99" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP &quot;gmii_clk_phy_rx0&quot; 7.5 ns HIGH 50%;</twConstName><twItemCnt>2538</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1109</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.337</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>7.384</twTotPathDel><twClkSkew dest = "1.597" src = "1.515">-0.082</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>ILOGIC_X0Y196.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC&lt;2&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_2</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.617</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.617</twRouteDel><twTotDel>7.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>7.304</twTotPathDel><twClkSkew dest = "1.597" src = "1.505">-0.092</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>ILOGIC_X0Y186.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.537</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.537</twRouteDel><twTotDel>7.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.793</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>6.758</twTotPathDel><twClkSkew dest = "1.597" src = "1.511">-0.086</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>ILOGIC_X0Y192.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.991</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.991</twRouteDel><twTotDel>6.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP &quot;gmii_clk_phy_rx0&quot; 7.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d2 (SLICE_X105Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d2</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew dest = "0.148" src = "0.135">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X105Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d5</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d2</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2_0 (SLICE_X100Y45.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_0</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2_0</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew dest = "0.149" src = "0.142">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_0</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X100Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2_0</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25 (SLICE_X94Y56.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_16</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25</twDest><twTotPathDel>0.526</twTotPathDel><twClkSkew dest = "0.693" src = "0.628">-0.065</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_16</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X96Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked&lt;17&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked&lt;26&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25_mux00001</twBEL><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP &quot;gmii_clk_phy_rx0&quot; 7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL" locationPin="RAMB36_X3Y9.CLKARDCLKL" clockNet="system_i/Hard_Ethernet_MAC/RxClientClk_0"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/REGCLKAL" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/REGCLKAL" locationPin="RAMB36_X3Y9.REGCLKARDRCLKL" clockNet="system_i/Hard_Ethernet_MAC/RxClientClk_0"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL" locationPin="RAMB36_X3Y10.CLKARDCLKL" clockNet="system_i/Hard_Ethernet_MAC/RxClientClk_0"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_mii_tx_clk0 = PERIOD TIMEGRP &quot;clk_mii_tx_clk0&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.400</twMinPer></twConstHead><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_mii_tx_clk0 = PERIOD TIMEGRP &quot;clk_mii_tx_clk0&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/><twPinLimit anchorID="119" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP &quot;PLBCLK&quot; TO TIMEGRP &quot;clk_phy_tx0&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="122" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_RXPHY0_2_PLB = MAXDELAY FROM TIMEGRP &quot;phy_clk_rx0&quot; TO TIMEGRP &quot;PLBCLK&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP &quot;LLCLK0&quot; TO TIMEGRP         &quot;clk_client_rx0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.131</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain (SLICE_X98Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>5.869</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twDest><twTotPathDel>2.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X103Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X103Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/RxClClkMemFullInt</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.042</twRouteDel><twTotDel>2.131</twTotDel><twDestClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_2 (SLICE_X100Y44.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>6.451</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_2</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_2</twDest><twTotPathDel>1.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_2</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X94Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_2</twBEL></twPathDel><twLogDel>0.445</twLogDel><twRouteDel>1.104</twRouteDel><twTotDel>1.549</twTotDel><twDestClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_3 (SLICE_X100Y44.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>6.479</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_3</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_3</twDest><twTotPathDel>1.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_3</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X94Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y44.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_3</twBEL></twPathDel><twLogDel>0.445</twLogDel><twRouteDel>1.076</twRouteDel><twTotDel>1.521</twTotDel><twDestClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP &quot;LLCLK0&quot; TO TIMEGRP
        &quot;clk_client_rx0&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_9 (SLICE_X98Y44.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="130"><twSlack>0.514</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_9</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_9</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X96Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;9&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1&lt;9&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_9</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.514</twTotDel><twDestClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_8 (SLICE_X98Y44.AX), 1 path
</twPathRptBanner><twRacePath anchorID="131"><twSlack>0.518</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_8</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_8</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X96Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;9&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1&lt;9&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_8</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_4 (SLICE_X99Y44.AX), 1 path
</twPathRptBanner><twRacePath anchorID="132"><twSlack>0.602</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_4</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_4</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X94Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;7&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1&lt;7&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_4</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>0.602</twTotDel><twDestClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="133" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP &quot;LLCLK0&quot; TO TIMEGRP         &quot;clk_client_tx0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.664</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL12), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>5.336</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_19</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>2.664</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="33"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_19</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X105Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data&lt;19&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_19</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSite><twDelType>Tmacdck_PAUSE</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>1.964</twRouteDel><twTotDel>2.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL7), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>5.388</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_24</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>2.612</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="33"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_24</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X102Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data&lt;27&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_24</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSite><twDelType>Tmacdck_PAUSE</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>1.912</twRouteDel><twTotDel>2.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL10), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>5.399</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_21</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>2.601</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="33"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_21</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X101Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data&lt;23&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_21</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSite><twDelType>Tmacdck_PAUSE</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP &quot;LLCLK0&quot; TO TIMEGRP
        &quot;clk_client_tx0&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X75Y59.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="140"><twSlack>0.467</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X74Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y59.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X75Y59.AX), 1 path
</twPathRptBanner><twRacePath anchorID="141"><twSlack>0.468</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X74Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X75Y59.CX), 1 path
</twPathRptBanner><twRacePath anchorID="142"><twSlack>0.478</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X74Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="143" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FROM TIMEGRP &quot;clk_client_rx0&quot; TO         TIMEGRP &quot;LLCLK0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.466</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected (SLICE_X103Y57.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>6.534</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twDest><twTotPathDel>1.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X98Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.466</twTotDel><twDestClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1 (SLICE_X102Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>6.921</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1</twDest><twTotPathDel>1.079</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X102Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1 (SLICE_X103Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>7.059</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1</twDest><twTotPathDel>0.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X103Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.499</twRouteDel><twTotDel>0.941</twTotDel><twDestClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FROM TIMEGRP &quot;clk_client_rx0&quot; TO
        TIMEGRP &quot;LLCLK0&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1 (SLICE_X104Y67.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="150"><twSlack>0.625</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X104Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.625</twTotDel><twDestClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1 (SLICE_X103Y66.AX), 1 path
</twPathRptBanner><twRacePath anchorID="151"><twSlack>0.644</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X103Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.459</twRouteDel><twTotDel>0.644</twTotDel><twDestClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1 (SLICE_X102Y69.AX), 1 path
</twPathRptBanner><twRacePath anchorID="152"><twSlack>0.771</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising">system_i/Hard_Ethernet_MAC/RxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X102Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.586</twRouteDel><twTotDel>0.771</twTotDel><twDestClk twEdge ="twRising">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="153" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FROM TIMEGRP &quot;clk_client_tx0&quot; TO         TIMEGRP &quot;LLCLK0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.564</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1 (SLICE_X84Y65.AI), 4 paths
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>3.436</twSlack><twSrc BELType="RAM">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twDest><twTotPathDel>4.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOBDOU10</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/low_byte_vld</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxdVld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y65.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y65.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twBEL></twPathDel><twLogDel>2.609</twLogDel><twRouteDel>1.955</twRouteDel><twTotDel>4.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>3.525</twSlack><twSrc BELType="RAM">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twDest><twTotPathDel>4.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOBDOU11</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/high_byte_vld</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxdVld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y65.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y65.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twBEL></twPathDel><twLogDel>2.609</twLogDel><twRouteDel>1.866</twRouteDel><twTotDel>4.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>5.748</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twDest><twTotPathDel>2.252</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X83Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y70.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxdVld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y65.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y65.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>1.373</twRouteDel><twTotDel>2.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3 (SLICE_X71Y58.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>6.437</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3</twDest><twTotPathDel>1.563</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X73Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3-In68</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3-In68</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3-In1301</twBEL><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected (SLICE_X82Y65.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>6.810</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected</twDest><twTotPathDel>1.190</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X83Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>1.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FROM TIMEGRP &quot;clk_client_tx0&quot; TO
        TIMEGRP &quot;LLCLK0&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X78Y58.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="164"><twSlack>0.626</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X74Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>0.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X78Y58.CX), 1 path
</twPathRptBanner><twRacePath anchorID="165"><twSlack>0.628</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X74Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>0.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X78Y58.AX), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.649</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X74Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>0.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="167" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FROM TIMEGRP &quot;REFCLK&quot; TO TIMEGRP         &quot;PLBCLK&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1728</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1289</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.698</twMaxDel></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt (SLICE_X54Y63.SR), 14 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>2.302</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_6</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twDest><twTotPathDel>5.698</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_6</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_39</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty&lt;2&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7124</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/llinkTemac0_Data_i&lt;15&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>4.419</twRouteDel><twTotDel>5.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>2.345</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_7</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twDest><twTotPathDel>5.655</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_7</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_39</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty&lt;2&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7124</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/llinkTemac0_Data_i&lt;15&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>4.376</twRouteDel><twTotDel>5.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>2.481</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_8</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twDest><twTotPathDel>5.519</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_8</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr&lt;9&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_39</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty&lt;2&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7124</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/llinkTemac0_Data_i&lt;15&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>4.219</twRouteDel><twTotDel>5.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7 (SLICE_X2Y128.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>2.337</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twDest><twTotPathDel>5.663</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X30Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>214</twFanCnt><twDelInfo twEdge="twRising">3.773</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;63&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y128.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>4.553</twRouteDel><twTotDel>5.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1 (SLICE_X35Y67.SR), 6 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>2.345</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twDest><twTotPathDel>5.655</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X37Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2&lt;2&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_AddrAck</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/popcount_not0001</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_cl8r_start_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_cl8r_start</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>4.376</twRouteDel><twTotDel>5.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>2.864</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twDest><twTotPathDel>5.136</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X37Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2&lt;2&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_AddrAck</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_PORT_CNTRL_I/RX_Addr_Busy</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_b16r_start_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_b16r_start</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>3.857</twRouteDel><twTotDel>5.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>3.249</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twDest><twTotPathDel>4.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_AddrAck</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/popcount_not0001</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_cl8r_start_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_cl8r_start</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.451</twRouteDel><twTotDel>4.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FROM TIMEGRP &quot;REFCLK&quot; TO TIMEGRP
        &quot;PLBCLK&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_8 (SLICE_X35Y76.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="182"><twSlack>0.506</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_8</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_8</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y76.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_8</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_10 (SLICE_X35Y76.CX), 1 path
</twPathRptBanner><twRacePath anchorID="183"><twSlack>0.523</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_10</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_10</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_10</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_9 (SLICE_X35Y76.BX), 1 path
</twPathRptBanner><twRacePath anchorID="184"><twSlack>0.528</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_9</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_9</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_9</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="185" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP &quot;PLBCLK&quot; TO TIMEGRP         &quot;REFCLK&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>3577</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1593</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.993</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAMB36_X0Y9.WEBL0), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>0.007</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twDest><twTotPathDel>4.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.803</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.WEBL0</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y9.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>4.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAMB36_X0Y9.WEBL1), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>0.007</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twDest><twTotPathDel>4.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.803</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.WEBL1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y9.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>4.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAMB36_X0Y9.WEBL2), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>0.007</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twDest><twTotPathDel>4.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.803</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.WEBL2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y9.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>4.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP &quot;PLBCLK&quot; TO TIMEGRP
        &quot;REFCLK&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_48 (SLICE_X44Y96.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="192"><twSlack>0.318</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_16</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_48</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_16</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_48</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X45Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_19</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_16</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg&lt;50&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_48</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_9 (SLICE_X28Y91.BX), 1 path
</twPathRptBanner><twRacePath anchorID="193"><twSlack>0.326</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_9</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_9</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X29Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;12&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_9</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_50 (SLICE_X44Y96.DX), 1 path
</twPathRptBanner><twRacePath anchorID="194"><twSlack>0.330</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_18</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_50</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_18</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_50</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X45Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_19</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_18</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg&lt;50&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_50</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="195" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP &quot;REFCLK&quot; TO TIMEGRP         &quot;clk_client_tx0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="196" twConstType="PATHDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP &quot;clk_client_tx0&quot; TO         TIMEGRP &quot;REFCLK&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="197" twConstType="PATHDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP &quot;REFCLK&quot; TO TIMEGRP         &quot;clk_client_rx0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="198" twConstType="PATHDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP &quot;clk_client_rx0&quot; TO         TIMEGRP &quot;REFCLK&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="199" twConstType="PERIOD" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>6679693</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>41426</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.838</twMinPer></twConstHead><twPathRptBanner iPaths="585" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/lmb_bram/lmb_bram/ramb36_6 (RAMB36_X2Y20.ADDRAU8), 585 paths
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twSrc><twDest BELType="RAM">system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twTotPathDel>9.774</twTotPathDel><twClkSkew dest = "1.411" src = "1.390">-0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twSrc><twDest BELType='RAM'>system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X45Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_request_hold</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000021</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y121.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>204</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>111</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.977</twDelInfo><twComp>system_i/ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y20.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>system_i/lmb_bram/lmb_bram/ramb36_6</twComp><twBEL>system_i/lmb_bram/lmb_bram/ramb36_6</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>7.470</twRouteDel><twTotDel>9.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twSrc><twDest BELType="RAM">system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twTotPathDel>9.670</twTotPathDel><twClkSkew dest = "1.411" src = "1.421">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twSrc><twDest BELType='RAM'>system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X63Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X63Y132.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/N900</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/wic_write_safe_and00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y125.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>system_i/microblaze_0/N900</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_lwx_instr_s</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000026</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y121.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000026</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y121.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>204</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>111</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.977</twDelInfo><twComp>system_i/ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y20.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>system_i/lmb_bram/lmb_bram/ramb36_6</twComp><twBEL>system_i/lmb_bram/lmb_bram/ramb36_6</twBEL></twPathDel><twLogDel>2.398</twLogDel><twRouteDel>7.272</twRouteDel><twTotDel>9.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I</twSrc><twDest BELType="RAM">system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twTotPathDel>9.629</twTotPathDel><twClkSkew dest = "1.411" src = "1.395">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I</twSrc><twDest BELType='RAM'>system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X49Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR&lt;19&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y121.D1</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/mb_plb_M_ABus&lt;19&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Instr_Exc_Occurred_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Instr_Exc_Occurred</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y121.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump31</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>204</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>111</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.977</twDelInfo><twComp>system_i/ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y20.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>system_i/lmb_bram/lmb_bram/ramb36_6</twComp><twBEL>system_i/lmb_bram/lmb_bram/ramb36_6</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>7.226</twRouteDel><twTotDel>9.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="585" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/lmb_bram/lmb_bram/ramb36_6 (RAMB36_X2Y20.ADDRAL8), 585 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twSrc><twDest BELType="RAM">system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twTotPathDel>9.774</twTotPathDel><twClkSkew dest = "1.416" src = "1.390">-0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twSrc><twDest BELType='RAM'>system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X45Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_request_hold</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000021</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y121.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>204</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>111</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.977</twDelInfo><twComp>system_i/ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y20.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>system_i/lmb_bram/lmb_bram/ramb36_6</twComp><twBEL>system_i/lmb_bram/lmb_bram/ramb36_6</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>7.470</twRouteDel><twTotDel>9.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.240</twSlack><twSrc BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twSrc><twDest BELType="RAM">system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twTotPathDel>9.670</twTotPathDel><twClkSkew dest = "1.416" src = "1.421">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twSrc><twDest BELType='RAM'>system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X63Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X63Y132.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/N900</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/wic_write_safe_and00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y125.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>system_i/microblaze_0/N900</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_lwx_instr_s</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000026</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y121.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000026</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y121.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>204</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>111</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.977</twDelInfo><twComp>system_i/ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y20.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>system_i/lmb_bram/lmb_bram/ramb36_6</twComp><twBEL>system_i/lmb_bram/lmb_bram/ramb36_6</twBEL></twPathDel><twLogDel>2.398</twLogDel><twRouteDel>7.272</twRouteDel><twTotDel>9.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I</twSrc><twDest BELType="RAM">system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twTotPathDel>9.629</twTotPathDel><twClkSkew dest = "1.416" src = "1.395">-0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I</twSrc><twDest BELType='RAM'>system_i/lmb_bram/lmb_bram/ramb36_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X49Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR&lt;19&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y121.D1</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/mb_plb_M_ABus&lt;19&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Instr_Exc_Occurred_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Instr_Exc_Occurred</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y121.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump31</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>204</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y122.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>111</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.977</twDelInfo><twComp>system_i/ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y20.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>system_i/lmb_bram/lmb_bram/ramb36_6</twComp><twBEL>system_i/lmb_bram/lmb_bram/ramb36_6</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>7.226</twRouteDel><twTotDel>9.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1494" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18 (SLICE_X69Y135.D3), 1494 paths
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="RAM">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twDest><twTotPathDel>9.600</twTotPathDel><twClkSkew dest = "0.512" src = "0.656">0.144</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X2Y26.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>RAMB36_X2Y26.DOPADOPL0</twSite><twDelType>Trcko_DOPAR</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.716</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/tag_bits&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I/O</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel_0_not00001</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y118.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y119.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I/O</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[9].MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req11</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y130.C6</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_raw</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y130.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/N1025</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y138.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr&lt;18&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18_rstpot</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twBEL></twPathDel><twLogDel>3.447</twLogDel><twRouteDel>6.153</twRouteDel><twTotDel>9.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.242</twSlack><twSrc BELType="RAM">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twDest><twTotPathDel>9.516</twTotPathDel><twClkSkew dest = "0.512" src = "0.669">0.157</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X2Y26.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>RAMB36_X2Y26.DOADOU0</twSite><twDelType>Trcko_DORA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/tag_bits&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y117.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I/O</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel_2_and00001</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y118.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y119.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I/O</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[9].MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req11</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y130.C6</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_raw</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y130.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/N1025</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y138.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr&lt;18&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18_rstpot</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twBEL></twPathDel><twLogDel>3.338</twLogDel><twRouteDel>6.178</twRouteDel><twTotDel>9.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="RAM">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twDest><twTotPathDel>9.491</twTotPathDel><twClkSkew dest = "0.512" src = "0.656">0.144</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X2Y26.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>RAMB36_X2Y26.DOADOL6</twSite><twDelType>Trcko_DORA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.820</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/tag_bits&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y118.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel_6_and00001</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y119.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I/O</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[9].MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req11</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y130.C6</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_raw</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y130.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/N1025</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y138.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr&lt;2&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr&lt;18&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18_rstpot</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18</twBEL></twPathDel><twLogDel>3.234</twLogDel><twRouteDel>6.257</twRouteDel><twTotDel>9.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1 (SLICE_X29Y101.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew dest = "1.469" src = "1.264">-0.205</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X29Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I (SLICE_X82Y74.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27</twSrc><twDest BELType="FF">system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I</twDest><twTotPathDel>0.359</twTotPathDel><twClkSkew dest = "0.178" src = "0.141">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27</twSrc><twDest BELType='FF'>system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg&lt;27&gt;</twComp><twBEL>system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>system_i/xps_timer_0/xps_timer_0/TC_CORE_I/tCSR1_Reg&lt;28&gt;</twComp><twBEL>system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6_4 (SLICE_X84Y37.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i_8</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6_4</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.163" src = "0.151">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i_8</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X85Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i&lt;9&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y37.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6&lt;7&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6_4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_100_0000MHzPLL0</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="224"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="225" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="system_i/clk_100_0000MHzPLL0"/><twPinLimit anchorID="226" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="system_i/clk_100_0000MHzPLL0"/><twPinLimit anchorID="227" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y57.C" clockNet="system_i/clk_100_0000MHzPLL0"/></twPinLimitRpt></twConst><twConst anchorID="228" twConstType="PERIOD" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 1.25 HIGH 50%;</twConstName><twItemCnt>266</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>115</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.733</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_5 (OLOGIC_X2Y42.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_5</twDest><twTotPathDel>7.461</twTotPathDel><twClkSkew dest = "1.538" src = "1.728">0.190</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD5</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.827</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y42.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin_5_OBUF</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_5</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>4.827</twRouteDel><twTotDel>7.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_1 (OLOGIC_X2Y46.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_1</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "1.535" src = "1.728">0.193</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD1</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.689</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y46.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin_1_OBUF</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_1</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>4.689</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.CLIENTEMAC0TXD7), 3 paths
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.583</twSlack><twSrc BELType="RAM">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>7.539</twTotPathDel><twClkSkew dest = "1.607" src = "1.403">-0.204</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="33"><twSrc BELType='RAM'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOADOU10</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y70.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/low_byte&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac&lt;7&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxd&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMAC0TXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.729</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSite><twDelType>Tmacdck_TXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>5.015</twRouteDel><twTotDel>7.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.868</twSlack><twSrc BELType="RAM">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>7.254</twTotPathDel><twClkSkew dest = "1.607" src = "1.403">-0.204</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="33"><twSrc BELType='RAM'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOBDOU9</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/high_byte&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac&lt;7&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxd&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMAC0TXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.729</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSite><twDelType>Tmacdck_TXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>4.730</twRouteDel><twTotDel>7.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.905</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twSrc><twDest BELType="CPU">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.307</twTotPathDel><twClkSkew dest = "1.607" src = "1.313">-0.294</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="33"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twSrc><twDest BELType='CPU'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X83Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y70.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac&lt;7&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxd&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMAC0TXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.729</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSite><twDelType>Tmacdck_TXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>4.513</twRouteDel><twTotDel>5.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB36_X2Y12.ADDRAU9), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twSrc><twDest BELType="RAM">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twTotPathDel>0.514</twTotPathDel><twClkSkew dest = "0.662" src = "0.526">-0.136</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twSrc><twDest BELType='RAM'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X73Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y12.ADDRAU9</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.394</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y12.CLKARDCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.394</twRouteDel><twTotDel>0.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (SLICE_X72Y59.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1</twDest><twTotPathDel>0.451</twTotPathDel><twClkSkew dest = "0.558" src = "0.527">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X75Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y59.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3 (SLICE_X72Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twSrc><twDest BELType="FF">system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3</twDest><twTotPathDel>0.464</twTotPathDel><twClkSkew dest = "0.558" src = "0.527">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twSrc><twDest BELType='FF'>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twSrcClk><twPathDel><twSite>SLICE_X75Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1&lt;3&gt;</twComp><twBEL>system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/Hard_Ethernet_MAC/TxClientClk_0</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="245"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="246" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/><twPinLimit anchorID="247" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/><twPinLimit anchorID="248" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin_OBUF/SR" logResource="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst"/></twPinLimitRpt></twConst><twConst anchorID="249" twConstType="PERIOD" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>898</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>764</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.510</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X5Y95.BX), 4 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>2.907</twTotPathDel><twClkSkew dest = "3.458" src = "3.738">0.280</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.196</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;2&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y109.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.369</twRouteDel><twTotDel>2.907</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>2.957</twTotPathDel><twClkSkew dest = "3.458" src = "3.677">0.219</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.196</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X9Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.419</twRouteDel><twTotDel>2.957</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>2.890</twTotPathDel><twClkSkew dest = "3.458" src = "3.738">0.280</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.196</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;2&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.352</twRouteDel><twTotDel>2.890</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50 (SLICE_X11Y111.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.566</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50</twDest><twTotPathDel>4.283</twTotPathDel><twClkSkew dest = "1.398" src = "1.473">0.075</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">system_i/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_27_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.729</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.192</twRouteDel><twTotDel>4.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.675</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50</twDest><twTotPathDel>4.174</twTotPathDel><twClkSkew dest = "1.398" src = "1.473">0.075</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">system_i/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_27_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.729</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.083</twRouteDel><twTotDel>4.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51 (SLICE_X11Y111.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.566</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51</twDest><twTotPathDel>4.283</twTotPathDel><twClkSkew dest = "1.398" src = "1.473">0.075</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">system_i/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_27_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.729</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.192</twRouteDel><twTotDel>4.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.675</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51</twDest><twTotPathDel>4.174</twTotPathDel><twClkSkew dest = "1.398" src = "1.473">0.075</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">system_i/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_27_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.729</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.083</twRouteDel><twTotDel>4.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (SLICE_X6Y75.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twDest><twTotPathDel>0.603</twTotPathDel><twClkSkew dest = "0.732" src = "0.644">-0.088</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X9Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.386</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_mux0000&lt;11&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>0.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1 (SLICE_X6Y75.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twDest><twTotPathDel>0.609</twTotPathDel><twClkSkew dest = "0.732" src = "0.644">-0.088</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X9Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y75.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.391</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_mux0000&lt;0&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1 (SLICE_X1Y85.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.560</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1</twDest><twTotPathDel>0.608</twTotPathDel><twClkSkew dest = "0.711" src = "0.663">-0.048</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y85.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y85.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_mux0000&lt;1&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/clk_200_0000MHz90PLL0</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="270"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="271" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y84.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="272" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y86.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="273" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y91.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="274" twConstType="PERIOD" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;         TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>16076</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6749</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.622</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_54 (SLICE_X12Y86.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_54</twDest><twTotPathDel>2.061</twTotPathDel><twClkSkew dest = "1.323" src = "1.417">0.094</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_54</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X23Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.002</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2&lt;55&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_54</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.061</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_41 (SLICE_X6Y85.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_41</twDest><twTotPathDel>2.062</twTotPathDel><twClkSkew dest = "1.373" src = "1.427">0.054</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_41</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y85.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2&lt;43&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_41</twBEL></twPathDel><twLogDel>0.465</twLogDel><twRouteDel>1.597</twRouteDel><twTotDel>2.062</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_111 (SLICE_X13Y79.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_111</twDest><twTotPathDel>1.928</twTotPathDel><twClkSkew dest = "1.334" src = "1.520">0.186</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_111</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y79.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2&lt;111&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_111</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.471</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;
        TS_sys_clk_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X0Y14.DIADIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96</twSrc><twDest BELType="RAM">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew dest = "0.834" src = "0.653">-0.181</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96</twSrc><twDest BELType='RAM'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;99&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.DIADIL12</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;96&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X0Y14.DIADIL5), 1 path
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34</twSrc><twDest BELType="RAM">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twDest><twTotPathDel>0.429</twTotPathDel><twClkSkew dest = "0.834" src = "0.663">-0.171</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34</twSrc><twDest BELType='RAM'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;35&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.DIADIL5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.301</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;34&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X0Y14.DIADIL4), 1 path
</twPathRptBanner><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32</twSrc><twDest BELType="RAM">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew dest = "0.834" src = "0.663">-0.171</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32</twSrc><twDest BELType='RAM'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;35&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.DIADIL4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;32&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">system_i/clk_200_0000MHzPLL0</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="287"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;
        TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="288" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="289" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y234.REV" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="290" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="291" twConstType="OFFSETINDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;gmii_rx_0&quot; OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP         &quot;fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConstRollupTable uID="17" anchorID="292"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="9.838" errors="0" errorRollup="0" items="0" itemsRollup="6697066"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.274" actualRollup="N/A" errors="0" errorRollup="0" items="128" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="3.746" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.838" actualRollup="N/A" errors="0" errorRollup="0" items="6679693" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.733" actualRollup="N/A" errors="0" errorRollup="0" items="266" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.510" actualRollup="N/A" errors="0" errorRollup="0" items="898" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;         TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.622" actualRollup="N/A" errors="0" errorRollup="0" items="16076" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="293">0</twUnmetConstCnt><twDataSheet anchorID="294" twNameLen="33"><twClk2SUList anchorID="295" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="296" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="297" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="298" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.660</twFallRise><twFallFall>1.684</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.660</twFallRise><twFallFall>1.684</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="299" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="300" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.841</twFallRise><twFallFall>1.865</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.841</twFallRise><twFallFall>1.865</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="301" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="302" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="303" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="304" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="305" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="306" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.660</twFallRise><twFallFall>1.684</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.660</twFallRise><twFallFall>1.684</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="307" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="308" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.841</twFallRise><twFallFall>1.865</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.841</twFallRise><twFallFall>1.865</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="309" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="310" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="311" twDestWidth="42"><twDest>fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin</twDest><twClk2SU><twSrc>fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin</twSrc><twRiseRise>7.337</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>2.131</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="312" twDestWidth="41"><twDest>fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin</twDest><twClk2SU><twSrc>fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin</twSrc><twRiseRise>7.733</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>7.733</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="313" twDestWidth="42"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin</twSrc><twRiseRise>1.466</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin</twSrc><twRiseRise>7.733</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>9.838</twRiseRise><twFallRise>2.860</twFallRise><twRiseFall>3.746</twRiseFall><twFallFall>3.478</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="314"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>6705095</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>67588</twConnCnt></twConstCov><twStats anchorID="315"><twMinPer>9.838</twMinPer><twFootnote number="1" /><twMaxFreq>101.647</twMaxFreq><twMaxFromToDel>5.698</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Aug 21 10:53:18 2012 </twTimestamp></twFoot><twClientInfo anchorID="316"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 735 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
