<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › exynos › exynos_mipi_dsi_lowlevel.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>exynos_mipi_dsi_lowlevel.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/drivers/video/exynos/exynos_mipi_dsi_lowlevel.c</span>
<span class="cm"> *</span>
<span class="cm"> * Samsung SoC MIPI-DSI lowlevel driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2012 Samsung Electronics Co., Ltd</span>
<span class="cm"> *</span>
<span class="cm"> * InKi Dae, &lt;inki.dae@samsung.com&gt;</span>
<span class="cm"> * Donghwa Lee, &lt;dh09.lee@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/wait.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/fs.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/ctype.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;video/exynos_mipi_dsim.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>

<span class="cp">#include &quot;exynos_mipi_dsi_regs.h&quot;</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_func_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_SWRST</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_FUNCRST</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_SWRST</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_sw_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_SWRST</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_SWRST</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_SWRST</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_sw_reset_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">INTSRC_SW_RST_RELEASE</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_mipi_dsi_get_sw_reset_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">))</span> <span class="o">&amp;</span>
			<span class="n">INTSRC_SW_RST_RELEASE</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">exynos_mipi_dsi_read_interrupt_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTMSK</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_interrupt_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">mode</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mode</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTMSK</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_init_fifo_pointer</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_FIFOCTRL</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">cfg</span><span class="p">),</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_FIFOCTRL</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">cfg</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_FIFOCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * this function set PLL P, M and S value in D-PHY</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_phy_tunning</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DSIM_AFC_CTL</span><span class="p">(</span><span class="n">value</span><span class="p">),</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PHYACCHR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_main_stand_by</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MDRESOL</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DSIM_MAIN_STAND_BY</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_MAIN_STAND_BY</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MDRESOL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_main_disp_resol</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">width_resol</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">height_resol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* standby should be set after configuration so set to not ready*/</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MDRESOL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_MAIN_STAND_BY</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MDRESOL</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mh">0x7ff</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x7ff</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_MAIN_VRESOL</span><span class="p">(</span><span class="n">height_resol</span><span class="p">)</span> <span class="o">|</span> <span class="n">DSIM_MAIN_HRESOL</span><span class="p">(</span><span class="n">width_resol</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_MAIN_STAND_BY</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MDRESOL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_main_disp_vporch</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd_allow</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vfront</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vback</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MVPORCH</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">((</span><span class="n">DSIM_CMD_ALLOW_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">DSIM_STABLE_VFP_MASK</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">DSIM_MAIN_VBP_MASK</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DSIM_CMD_ALLOW_SHIFT</span><span class="p">(</span><span class="n">cmd_allow</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">DSIM_STABLE_VFP_SHIFT</span><span class="p">(</span><span class="n">vfront</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">DSIM_MAIN_VBP_SHIFT</span><span class="p">(</span><span class="n">vback</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MVPORCH</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_main_disp_hporch</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">front</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">back</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MHPORCH</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">((</span><span class="n">DSIM_MAIN_HFP_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">DSIM_MAIN_HBP_MASK</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_MAIN_HFP_SHIFT</span><span class="p">(</span><span class="n">front</span><span class="p">)</span> <span class="o">|</span> <span class="n">DSIM_MAIN_HBP_SHIFT</span><span class="p">(</span><span class="n">back</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MHPORCH</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_main_disp_sync_area</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vert</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hori</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MSYNC</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">((</span><span class="n">DSIM_MAIN_VSA_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">DSIM_MAIN_HSA_MASK</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DSIM_MAIN_VSA_SHIFT</span><span class="p">(</span><span class="n">vert</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">DSIM_MAIN_HSA_SHIFT</span><span class="p">(</span><span class="n">hori</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_MSYNC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_sub_disp_resol</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vert</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hori</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_SDRESOL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_SUB_STANDY_MASK</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_SDRESOL</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DSIM_SUB_VRESOL_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="o">~</span><span class="p">(</span><span class="n">DSIM_SUB_HRESOL_MASK</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DSIM_SUB_VRESOL_SHIFT</span><span class="p">(</span><span class="n">vert</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">DSIM_SUB_HRESOL_SHIFT</span><span class="p">(</span><span class="n">hori</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_SDRESOL</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_SUB_STANDY_SHIFT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_SDRESOL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_init_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mipi_dsim_config</span> <span class="o">*</span><span class="n">dsim_config</span> <span class="o">=</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">dsim_config</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CONFIG</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1f</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">));</span>

	<span class="n">cfg</span> <span class="o">=</span>	<span class="p">((</span><span class="n">DSIM_AUTO_FLUSH</span><span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">auto_flush</span><span class="p">))</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">DSIM_EOT_DISABLE</span><span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">eot_disable</span><span class="p">))</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">DSIM_AUTO_MODE_SHIFT</span><span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">auto_vertical_cnt</span><span class="p">))</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">DSIM_HSE_MODE_SHIFT</span><span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">hse</span><span class="p">))</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">DSIM_HFP_MODE_SHIFT</span><span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">hfp</span><span class="p">))</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">DSIM_HBP_MODE_SHIFT</span><span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">hbp</span><span class="p">))</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">DSIM_HSA_MODE_SHIFT</span><span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">hsa</span><span class="p">))</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">DSIM_NUM_OF_DATALANE_SHIFT</span><span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">e_no_data_lane</span><span class="p">)));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">cfg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CONFIG</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_display_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">mipi_dsim_config</span> <span class="o">*</span><span class="n">dsim_config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CONFIG</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">((</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">e_interface</span> <span class="o">==</span> <span class="n">DSIM_VIDEO</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">e_interface</span> <span class="o">==</span> <span class="n">DSIM_COMMAND</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknown lcd type.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* main lcd */</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">e_burst_mode</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">e_virtual_ch</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">dsim_config</span><span class="o">-&gt;</span><span class="n">e_pixel_format</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CONFIG</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_enable_lane</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lane</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CONFIG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_LANE_ENx</span><span class="p">(</span><span class="n">lane</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DSIM_LANE_ENx</span><span class="p">(</span><span class="n">lane</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CONFIG</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_data_lane_number</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span><span class="p">;</span>

	<span class="cm">/* get the data lane number. */</span>
	<span class="n">cfg</span> <span class="o">=</span> <span class="n">DSIM_NUM_OF_DATALANE_SHIFT</span><span class="p">(</span><span class="n">count</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">cfg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CONFIG</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_enable_afc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">afc_code</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PHYACCHR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">afc_code</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PHYACCHR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_enable_pll_bypass</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_PLL_BYPASS_SHIFT</span><span class="p">(</span><span class="mh">0x1</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_PLL_BYPASS_SHIFT</span><span class="p">(</span><span class="n">enable</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_pll_pms</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">m</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">((</span><span class="n">p</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">m</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">s</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_pll_freq_band</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq_band</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_FREQ_BAND_SHIFT</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_FREQ_BAND_SHIFT</span><span class="p">(</span><span class="n">freq_band</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_pll_freq</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pre_divider</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">main_divider</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">scaler</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="mh">0x7ffff</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">pre_divider</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span> <span class="o">|</span> <span class="p">(</span><span class="n">main_divider</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">scaler</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_pll_stable_time</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lock_time</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">lock_time</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLTMR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_enable_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_PLL_EN_SHIFT</span><span class="p">(</span><span class="mh">0x1</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_PLL_EN_SHIFT</span><span class="p">(</span><span class="n">enable</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_byte_clock_src</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_BYTE_CLK_SRC_SHIFT</span><span class="p">(</span><span class="mh">0x3</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DSIM_BYTE_CLK_SRC_SHIFT</span><span class="p">(</span><span class="n">src</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_enable_byte_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_BYTE_CLKEN_SHIFT</span><span class="p">(</span><span class="mh">0x1</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_BYTE_CLKEN_SHIFT</span><span class="p">(</span><span class="n">enable</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_esc_clk_prs</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prs_val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_ESC_CLKEN_SHIFT</span><span class="p">(</span><span class="mh">0x1</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_ESC_CLKEN_SHIFT</span><span class="p">(</span><span class="n">enable</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">prs_val</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_enable_esc_clk_on_lane</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lane_sel</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_LANE_ESC_CLKEN</span><span class="p">(</span><span class="n">lane_sel</span><span class="p">);</span>
	<span class="k">else</span>

		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DSIM_LANE_ESC_CLKEN</span><span class="p">(</span><span class="n">lane_sel</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_force_dphy_stop_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_ESCMODE</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_FORCE_STOP_STATE_SHIFT</span><span class="p">(</span><span class="mh">0x1</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DSIM_FORCE_STOP_STATE_SHIFT</span><span class="p">(</span><span class="n">enable</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_ESCMODE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">exynos_mipi_dsi_is_lane_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_STATUS</span><span class="p">);</span>

	<span class="cm">/**</span>
<span class="cm">	 * check clock and data lane states.</span>
<span class="cm">	 * if MIPI-DSI controller was enabled at bootloader then</span>
<span class="cm">	 * TX_READY_HS_CLK is enabled otherwise STOP_STATE_CLK.</span>
<span class="cm">	 * so it should be checked for two case.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">DSIM_STOP_STATE_DAT</span><span class="p">(</span><span class="mh">0xf</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
			<span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">DSIM_STOP_STATE_CLK</span><span class="p">)</span> <span class="o">||</span>
			 <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">DSIM_TX_READY_HS_CLK</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_stop_state_counter</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt_val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_ESCMODE</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_STOP_STATE_CNT_SHIFT</span><span class="p">(</span><span class="mh">0x7ff</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DSIM_STOP_STATE_CNT_SHIFT</span><span class="p">(</span><span class="n">cnt_val</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_ESCMODE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_bta_timeout</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_TIMEOUT</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_BTA_TOUT_SHIFT</span><span class="p">(</span><span class="mh">0xff</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DSIM_BTA_TOUT_SHIFT</span><span class="p">(</span><span class="n">timeout</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_TIMEOUT</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_lpdr_timeout</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_TIMEOUT</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_LPDR_TOUT_SHIFT</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DSIM_LPDR_TOUT_SHIFT</span><span class="p">(</span><span class="n">timeout</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_TIMEOUT</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_cpu_transfer_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_ESCMODE</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DSIM_CMD_LPDT_LP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_CMD_LPDT_LP</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_ESCMODE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_lcdc_transfer_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_ESCMODE</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DSIM_TX_LPDT_LP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_TX_LPDT_LP</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_ESCMODE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_enable_hs_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DSIM_TX_REQUEST_HSCLK_SHIFT</span><span class="p">(</span><span class="mh">0x1</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">DSIM_TX_REQUEST_HSCLK_SHIFT</span><span class="p">(</span><span class="n">enable</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_CLKCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_dp_dn_swap</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">swap_en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PHYACCHR1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">swap_en</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PHYACCHR1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_hs_zero_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hs_zero</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">((</span><span class="n">hs_zero</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_prep_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">((</span><span class="n">prep</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PLLCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">exynos_mipi_dsi_read_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_clear_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">src</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_set_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">src</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">src</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">exynos_mipi_dsi_is_pll_stable</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_STATUS</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">exynos_mipi_dsi_get_fifo_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_FIFOCTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_wr_tx_header</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">di</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">data1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">data0</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">di</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PKTHDR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_rd_tx_header</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">di</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data0</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">data0</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">di</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PKTHDR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">exynos_mipi_dsi_rd_rx_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_RXFIFO</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">_exynos_mipi_dsi_get_frame_done_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSRC_FRAME_DONE</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">_exynos_mipi_dsi_clear_frame_done</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">|</span> <span class="n">INTSRC_FRAME_DONE</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span>
		<span class="n">EXYNOS_DSIM_INTSRC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_mipi_dsi_wr_tx_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">mipi_dsim_device</span> <span class="o">*</span><span class="n">dsim</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tx_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tx_data</span><span class="p">,</span> <span class="n">dsim</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DSIM_PAYLOAD</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
