// Seed: 1580119308
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
  wire id_2;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    input supply1 id_6,
    input wand id_7,
    output supply1 id_8,
    input tri0 id_9
);
  always begin : LABEL_0
    assert (1);
  end
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input uwire id_3,
    output wire id_4,
    output supply0 id_5,
    input wire id_6
    , id_14,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri id_10,
    output supply0 id_11,
    input wire id_12
);
  module_0 modCall_1 ();
endmodule
