{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555616498861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555616498877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:41:38 2019 " "Processing started: Thu Apr 18 15:41:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555616498877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616498877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Graphing_Calculator -c Graphing_Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Graphing_Calculator -c Graphing_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616498877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555616499861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555616499861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyselector.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencySelector " "Found entity 1: FrequencySelector" {  } { { "FrequencySelector.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/FrequencySelector.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file runningcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RunningCounter " "Found entity 1: RunningCounter" {  } { { "RunningCounter.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ratedivider.v 1 1 " "Found 1 design units, including 1 entities, in source file ratedivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 RateDivider " "Found entity 1: RateDivider" {  } { { "RateDivider.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RateDivider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Input_Display.v(47) " "Verilog HDL information at Input_Display.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "Input_Display.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Input_Display.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555616514154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_display.v 1 1 " "Found 1 design units, including 1 entities, in source file input_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Display " "Found entity 1: Input_Display" {  } { { "Input_Display.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Input_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_Display " "Found entity 1: Hex_Display" {  } { { "Hex_Display.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Hex_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_To_BCD " "Found entity 1: Binary_To_BCD" {  } { { "Binary_To_BCD.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_input_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_input_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vga_Input_Selector " "Found entity 1: Vga_Input_Selector" {  } { { "Vga_Input_Selector.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Vga_Input_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514185 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Function_Generator.v(79) " "Verilog HDL information at Function_Generator.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "Function_Generator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555616514201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file function_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Function_Generator " "Found entity 1: Function_Generator" {  } { { "Function_Generator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init.v 1 1 " "Found 1 design units, including 1 entities, in source file init.v" { { "Info" "ISGN_ENTITY_NAME" "1 Init " "Found entity 1: Init" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphing_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file graphing_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Graphing_Calculator " "Found entity 1: Graphing_Calculator" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514216 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Control.v(183) " "Verilog HDL error at Control.v(183): constant value overflow" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 183 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1555616514232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616514270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616514270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Graphing_Calculator " "Elaborating entity \"Graphing_Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555616514649 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..6\] Graphing_Calculator.v(8) " "Output port \"LEDR\[17..6\]\" at Graphing_Calculator.v(8) has no driver" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555616514655 "|Graphing_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..4\] Graphing_Calculator.v(9) " "Output port \"LEDG\[7..4\]\" at Graphing_Calculator.v(9) has no driver" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555616514655 "|Graphing_Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Graphing_Calculator.v" "VGA" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616514702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616514702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616514903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616514918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616514918 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555616514918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_21g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21g1 " "Found entity 1: altsyncram_21g1" {  } { { "db/altsyncram_21g1.tdf" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616515019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_21g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_21g1:auto_generated " "Elaborating entity \"altsyncram_21g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_21g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/decode_5ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616515119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_21g1:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_21g1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_21g1.tdf" "decode2" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616515188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_21g1:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_21g1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_21g1.tdf" "rden_decode_b" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616515257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_21g1:auto_generated\|mux_job:mux3 " "Elaborating entity \"mux_job\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_21g1:auto_generated\|mux_job:mux3\"" {  } { { "db/altsyncram_21g1.tdf" "mux3" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/altsyncram_21g1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616515458 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555616515458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Init Init:i " "Elaborating entity \"Init\" for hierarchy \"Init:i\"" {  } { { "Graphing_Calculator.v" "i" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col Init.v(107) " "Verilog HDL Always Construct warning at Init.v(107): inferring latch(es) for variable \"col\", which holds its previous value in one or more paths through the always construct" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X Init.v(107) " "Verilog HDL Always Construct warning at Init.v(107): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y Init.v(107) " "Verilog HDL Always Construct warning at Init.v(107): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] Init.v(107) " "Inferred latch for \"Y\[0\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] Init.v(107) " "Inferred latch for \"Y\[1\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] Init.v(107) " "Inferred latch for \"Y\[2\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] Init.v(107) " "Inferred latch for \"Y\[3\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] Init.v(107) " "Inferred latch for \"Y\[4\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] Init.v(107) " "Inferred latch for \"Y\[5\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] Init.v(107) " "Inferred latch for \"Y\[6\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] Init.v(107) " "Inferred latch for \"Y\[7\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] Init.v(107) " "Inferred latch for \"X\[0\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] Init.v(107) " "Inferred latch for \"X\[1\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] Init.v(107) " "Inferred latch for \"X\[2\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] Init.v(107) " "Inferred latch for \"X\[3\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] Init.v(107) " "Inferred latch for \"X\[4\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] Init.v(107) " "Inferred latch for \"X\[5\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] Init.v(107) " "Inferred latch for \"X\[6\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] Init.v(107) " "Inferred latch for \"X\[7\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[8\] Init.v(107) " "Inferred latch for \"X\[8\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[0\] Init.v(107) " "Inferred latch for \"col\[0\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[1\] Init.v(107) " "Inferred latch for \"col\[1\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[2\] Init.v(107) " "Inferred latch for \"col\[2\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[3\] Init.v(107) " "Inferred latch for \"col\[3\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[4\] Init.v(107) " "Inferred latch for \"col\[4\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[5\] Init.v(107) " "Inferred latch for \"col\[5\]\" at Init.v(107)" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 "|Graphing_Calculator|Init:i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Init:i\|Counter:c " "Elaborating entity \"Counter\" for hierarchy \"Init:i\|Counter:c\"" {  } { { "Init.v" "c" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:c " "Elaborating entity \"Control\" for hierarchy \"Control:c\"" {  } { { "Graphing_Calculator.v" "c" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515504 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.v(153) " "Verilog HDL Case Statement warning at Control.v(153): incomplete case statement has no default case item" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 153 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1555616515504 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.v(153) " "Verilog HDL Case Statement information at Control.v(153): all case item expressions in this case statement are onehot" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 153 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1555616515504 "|Graphing_Calculator|Control:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plot Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"plot\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555616515504 "|Graphing_Calculator|Control:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "calculate Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"calculate\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555616515504 "|Graphing_Calculator|Control:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_val Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"x_val\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555616515504 "|Graphing_Calculator|Control:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555616515504 "|Graphing_Calculator|Control:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FR Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"FR\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555616515504 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR\[0\] Control.v(139) " "Inferred latch for \"FR\[0\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR\[1\] Control.v(139) " "Inferred latch for \"FR\[1\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] Control.v(139) " "Inferred latch for \"x\[0\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] Control.v(139) " "Inferred latch for \"x\[1\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] Control.v(139) " "Inferred latch for \"x\[2\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] Control.v(139) " "Inferred latch for \"x\[3\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] Control.v(139) " "Inferred latch for \"x\[4\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] Control.v(139) " "Inferred latch for \"x\[5\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] Control.v(139) " "Inferred latch for \"x\[6\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] Control.v(139) " "Inferred latch for \"x\[7\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] Control.v(139) " "Inferred latch for \"x\[8\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_val\[0\] Control.v(139) " "Inferred latch for \"x_val\[0\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_val\[1\] Control.v(139) " "Inferred latch for \"x_val\[1\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_val\[2\] Control.v(139) " "Inferred latch for \"x_val\[2\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_val\[3\] Control.v(139) " "Inferred latch for \"x_val\[3\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_val\[4\] Control.v(139) " "Inferred latch for \"x_val\[4\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_val\[5\] Control.v(139) " "Inferred latch for \"x_val\[5\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_val\[6\] Control.v(139) " "Inferred latch for \"x_val\[6\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_val\[7\] Control.v(139) " "Inferred latch for \"x_val\[7\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate\[0\] Control.v(139) " "Inferred latch for \"calculate\[0\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate\[1\] Control.v(139) " "Inferred latch for \"calculate\[1\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate\[2\] Control.v(139) " "Inferred latch for \"calculate\[2\]\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plot Control.v(139) " "Inferred latch for \"plot\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616515520 "|Graphing_Calculator|Control:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningCounter Control:c\|RunningCounter:c " "Elaborating entity \"RunningCounter\" for hierarchy \"Control:c\|RunningCounter:c\"" {  } { { "Control.v" "c" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RunningCounter.v(31) " "Verilog HDL assignment warning at RunningCounter.v(31): truncated value with size 32 to match size of target (1)" {  } { { "RunningCounter.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555616515558 "|Graphing_Calculator|Control:c|RunningCounter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencySelector Control:c\|RunningCounter:c\|FrequencySelector:f " "Elaborating entity \"FrequencySelector\" for hierarchy \"Control:c\|RunningCounter:c\|FrequencySelector:f\"" {  } { { "RunningCounter.v" "f" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider Control:c\|RunningCounter:c\|RateDivider:r " "Elaborating entity \"RateDivider\" for hierarchy \"Control:c\|RunningCounter:c\|RateDivider:r\"" {  } { { "RunningCounter.v" "r" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515558 ""}
{ "Warning" "WSGN_SEARCH_FILE" "displaycounter.v 1 1 " "Using design file displaycounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayCounter " "Found entity 1: DisplayCounter" {  } { { "displaycounter.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/displaycounter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616515605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1555616515605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter Control:c\|RunningCounter:c\|DisplayCounter:c " "Elaborating entity \"DisplayCounter\" for hierarchy \"Control:c\|RunningCounter:c\|DisplayCounter:c\"" {  } { { "RunningCounter.v" "c" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/RunningCounter.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Function_Generator Function_Generator:f " "Elaborating entity \"Function_Generator\" for hierarchy \"Function_Generator:f\"" {  } { { "Graphing_Calculator.v" "f" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Input_Selector Vga_Input_Selector:v " "Elaborating entity \"Vga_Input_Selector\" for hierarchy \"Vga_Input_Selector:v\"" {  } { { "Graphing_Calculator.v" "v" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Display Input_Display:display " "Elaborating entity \"Input_Display\" for hierarchy \"Input_Display:display\"" {  } { { "Graphing_Calculator.v" "display" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_Display Input_Display:display\|Hex_Display:h7 " "Elaborating entity \"Hex_Display\" for hierarchy \"Input_Display:display\|Hex_Display:h7\"" {  } { { "Input_Display.v" "h7" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Input_Display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_To_BCD Input_Display:display\|Binary_To_BCD:b " "Elaborating entity \"Binary_To_BCD\" for hierarchy \"Input_Display:display\|Binary_To_BCD:b\"" {  } { { "Input_Display.v" "b" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Input_Display.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616515714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Binary_To_BCD.v(81) " "Verilog HDL assignment warning at Binary_To_BCD.v(81): truncated value with size 32 to match size of target (8)" {  } { { "Binary_To_BCD.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555616515714 "|Graphing_Calculator|Binary_To_BCD:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_To_BCD.v(93) " "Verilog HDL assignment warning at Binary_To_BCD.v(93): truncated value with size 32 to match size of target (4)" {  } { { "Binary_To_BCD.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555616515714 "|Graphing_Calculator|Binary_To_BCD:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Binary_To_BCD.v(109) " "Verilog HDL assignment warning at Binary_To_BCD.v(109): truncated value with size 32 to match size of target (3)" {  } { { "Binary_To_BCD.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Binary_To_BCD.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555616515714 "|Graphing_Calculator|Binary_To_BCD:b"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Function_Generator:f\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Function_Generator:f\|Mult1\"" {  } { { "Function_Generator.v" "Mult1" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555616517078 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Function_Generator:f\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Function_Generator:f\|Mult2\"" {  } { { "Function_Generator.v" "Mult2" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555616517078 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Function_Generator:f\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Function_Generator:f\|Mult0\"" {  } { { "Function_Generator.v" "Mult0" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555616517078 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Function_Generator:f\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Function_Generator:f\|Mult3\"" {  } { { "Function_Generator.v" "Mult3" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555616517078 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Function_Generator:f\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Function_Generator:f\|Mult4\"" {  } { { "Function_Generator.v" "Mult4" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555616517078 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Function_Generator:f\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Function_Generator:f\|Mult5\"" {  } { { "Function_Generator.v" "Mult5" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555616517078 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555616517078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Function_Generator:f\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Function_Generator:f\|lpm_mult:Mult1\"" {  } { { "Function_Generator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616517202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Function_Generator:f\|lpm_mult:Mult1 " "Instantiated megafunction \"Function_Generator:f\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517202 ""}  } { { "Function_Generator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555616517202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b3t " "Found entity 1: mult_b3t" {  } { { "db/mult_b3t.tdf" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_b3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616517281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616517281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Function_Generator:f\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Function_Generator:f\|lpm_mult:Mult2\"" {  } { { "Function_Generator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616517312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Function_Generator:f\|lpm_mult:Mult2 " "Instantiated megafunction \"Function_Generator:f\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517312 ""}  } { { "Function_Generator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555616517312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s4t " "Found entity 1: mult_s4t" {  } { { "db/mult_s4t.tdf" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_s4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616517390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616517390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Function_Generator:f\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Function_Generator:f\|lpm_mult:Mult5\"" {  } { { "Function_Generator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616517468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Function_Generator:f\|lpm_mult:Mult5 " "Instantiated megafunction \"Function_Generator:f\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517468 ""}  } { { "Function_Generator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Function_Generator.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555616517468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/db/mult_r4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555616517531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616517531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555616517952 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "49 " "Ignored 49 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "49 " "Ignored 49 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1555616517984 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:c\|x\[4\] Control:c\|x_val\[4\] " "Duplicate LATCH primitive \"Control:c\|x\[4\]\" merged with LATCH primitive \"Control:c\|x_val\[4\]\"" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:c\|x\[3\] Control:c\|x_val\[3\] " "Duplicate LATCH primitive \"Control:c\|x\[3\]\" merged with LATCH primitive \"Control:c\|x_val\[3\]\"" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:c\|x\[2\] Control:c\|x_val\[2\] " "Duplicate LATCH primitive \"Control:c\|x\[2\]\" merged with LATCH primitive \"Control:c\|x_val\[2\]\"" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:c\|x\[1\] Control:c\|x_val\[1\] " "Duplicate LATCH primitive \"Control:c\|x\[1\]\" merged with LATCH primitive \"Control:c\|x_val\[1\]\"" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:c\|x\[0\] Control:c\|x_val\[0\] " "Duplicate LATCH primitive \"Control:c\|x\[0\]\" merged with LATCH primitive \"Control:c\|x_val\[0\]\"" {  } { { "Control.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Control.v" 139 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Init:i\|col\[5\] Init:i\|col\[4\] " "Duplicate LATCH primitive \"Init:i\|col\[5\]\" merged with LATCH primitive \"Init:i\|col\[4\]\"" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Init:i\|col\[3\] Init:i\|col\[4\] " "Duplicate LATCH primitive \"Init:i\|col\[3\]\" merged with LATCH primitive \"Init:i\|col\[4\]\"" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Init:i\|col\[2\] Init:i\|col\[4\] " "Duplicate LATCH primitive \"Init:i\|col\[2\]\" merged with LATCH primitive \"Init:i\|col\[4\]\"" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Init:i\|col\[1\] Init:i\|col\[4\] " "Duplicate LATCH primitive \"Init:i\|col\[1\]\" merged with LATCH primitive \"Init:i\|col\[4\]\"" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Init:i\|col\[0\] Init:i\|col\[4\] " "Duplicate LATCH primitive \"Init:i\|col\[0\]\" merged with LATCH primitive \"Init:i\|col\[4\]\"" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1555616517984 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[7\] " "Latch Init:i\|X\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[6\] " "Latch Init:i\|X\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[8\] " "Latch Init:i\|X\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|Y\[4\] " "Latch Init:i\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_X_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_X_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|Y\[5\] " "Latch Init:i\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_X_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_X_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|Y\[6\] " "Latch Init:i\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_X_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_X_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|Y\[7\] " "Latch Init:i\|Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_X_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_X_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|Y\[3\] " "Latch Init:i\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_X_TICKS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_X_TICKS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|Y\[2\] " "Latch Init:i\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_X_TICKS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_X_TICKS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|Y\[1\] " "Latch Init:i\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_X_TICKS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_X_TICKS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|Y\[0\] " "Latch Init:i\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_X_TICKS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_X_TICKS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|col\[4\] " "Latch Init:i\|col\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[0\] " "Latch Init:i\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[1\] " "Latch Init:i\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[2\] " "Latch Init:i\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[3\] " "Latch Init:i\|X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[4\] " "Latch Init:i\|X\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Init:i\|X\[5\] " "Latch Init:i\|X\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Init:i\|current_state.S_DRAW_Y_AXIS " "Ports D and ENA on the latch are fed by the same signal Init:i\|current_state.S_DRAW_Y_AXIS" {  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555616517984 ""}  } { { "Init.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Init.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555616517984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "Graphing_Calculator.v" "" { Text "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/Graphing_Calculator.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555616518593 "|Graphing_Calculator|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555616518593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555616518780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555616520155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/output_files/Graphing_Calculator.map.smsg " "Generated suppressed messages file C:/Users/Jenny Quach/Documents/Graphing_Calculator_Final/output_files/Graphing_Calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616520362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555616520815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555616520815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1310 " "Implemented 1310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555616521143 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555616521143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1099 " "Implemented 1099 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555616521143 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555616521143 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555616521143 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1555616521143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555616521143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555616521237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:42:01 2019 " "Processing ended: Thu Apr 18 15:42:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555616521237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555616521237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555616521237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555616521237 ""}
