# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1035 \
    name temp_178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_178 \
    op interface \
    ports { temp_178 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1036 \
    name temp_177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_177 \
    op interface \
    ports { temp_177 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1037 \
    name temp_176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_176 \
    op interface \
    ports { temp_176 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1038 \
    name temp_175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_175 \
    op interface \
    ports { temp_175 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1039 \
    name temp_174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_174 \
    op interface \
    ports { temp_174 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1040 \
    name temp_173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_173 \
    op interface \
    ports { temp_173 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1041 \
    name temp_172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_172 \
    op interface \
    ports { temp_172 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1042 \
    name temp_171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_171 \
    op interface \
    ports { temp_171 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1043 \
    name mux_case_0301203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_0301203 \
    op interface \
    ports { mux_case_0301203 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1044 \
    name mux_case_1302207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1302207 \
    op interface \
    ports { mux_case_1302207 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1045 \
    name mux_case_2303211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2303211 \
    op interface \
    ports { mux_case_2303211 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1046 \
    name mux_case_3304215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_3304215 \
    op interface \
    ports { mux_case_3304215 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1047 \
    name mux_case_4305219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4305219 \
    op interface \
    ports { mux_case_4305219 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1048 \
    name mux_case_5306223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5306223 \
    op interface \
    ports { mux_case_5306223 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1049 \
    name mux_case_6307227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_6307227 \
    op interface \
    ports { mux_case_6307227 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1050 \
    name mux_case_7308231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_7308231 \
    op interface \
    ports { mux_case_7308231 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1051 \
    name idx1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_idx1 \
    op interface \
    ports { idx1 { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1052 \
    name arr_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_0_val \
    op interface \
    ports { arr_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1053 \
    name arr_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_1_val \
    op interface \
    ports { arr_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1054 \
    name arr_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_2_val \
    op interface \
    ports { arr_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1055 \
    name arr_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_3_val \
    op interface \
    ports { arr_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1056 \
    name arr_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_4_val \
    op interface \
    ports { arr_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1057 \
    name arr_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_5_val \
    op interface \
    ports { arr_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1058 \
    name arr_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_6_val \
    op interface \
    ports { arr_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1059 \
    name arr_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_7_val \
    op interface \
    ports { arr_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1060 \
    name arr_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_8_val \
    op interface \
    ports { arr_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1061 \
    name arr_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_9_val \
    op interface \
    ports { arr_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1062 \
    name arr_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_10_val \
    op interface \
    ports { arr_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1063 \
    name arr_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_11_val \
    op interface \
    ports { arr_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1064 \
    name arr_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_12_val \
    op interface \
    ports { arr_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1065 \
    name arr_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_13_val \
    op interface \
    ports { arr_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1066 \
    name arr_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_14_val \
    op interface \
    ports { arr_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1067 \
    name arr_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_15_val \
    op interface \
    ports { arr_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1068 \
    name arr_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_16_val \
    op interface \
    ports { arr_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1069 \
    name arr_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_17_val \
    op interface \
    ports { arr_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1070 \
    name arr_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_18_val \
    op interface \
    ports { arr_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1071 \
    name arr_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_19_val \
    op interface \
    ports { arr_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1072 \
    name arr_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_20_val \
    op interface \
    ports { arr_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1073 \
    name arr_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_21_val \
    op interface \
    ports { arr_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1074 \
    name arr_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_22_val \
    op interface \
    ports { arr_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1075 \
    name arr_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_23_val \
    op interface \
    ports { arr_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1076 \
    name arr_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_24_val \
    op interface \
    ports { arr_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1077 \
    name arr_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_25_val \
    op interface \
    ports { arr_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1078 \
    name arr_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_26_val \
    op interface \
    ports { arr_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1079 \
    name arr_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_27_val \
    op interface \
    ports { arr_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1080 \
    name arr_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_28_val \
    op interface \
    ports { arr_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1081 \
    name arr_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_29_val \
    op interface \
    ports { arr_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1082 \
    name arr_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_30_val \
    op interface \
    ports { arr_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1083 \
    name arr_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_31_val \
    op interface \
    ports { arr_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1084 \
    name arr_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_32_val \
    op interface \
    ports { arr_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1085 \
    name arr_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_33_val \
    op interface \
    ports { arr_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1086 \
    name arr_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_34_val \
    op interface \
    ports { arr_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1087 \
    name arr_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_35_val \
    op interface \
    ports { arr_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1088 \
    name arr_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_36_val \
    op interface \
    ports { arr_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1089 \
    name arr_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_37_val \
    op interface \
    ports { arr_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1090 \
    name arr_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_38_val \
    op interface \
    ports { arr_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1091 \
    name arr_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_39_val \
    op interface \
    ports { arr_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1092 \
    name arr_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_40_val \
    op interface \
    ports { arr_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1093 \
    name arr_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_41_val \
    op interface \
    ports { arr_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1094 \
    name arr_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_42_val \
    op interface \
    ports { arr_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1095 \
    name arr_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_43_val \
    op interface \
    ports { arr_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1096 \
    name arr_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_44_val \
    op interface \
    ports { arr_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1097 \
    name arr_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_45_val \
    op interface \
    ports { arr_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1098 \
    name arr_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_46_val \
    op interface \
    ports { arr_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1099 \
    name arr_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_47_val \
    op interface \
    ports { arr_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1100 \
    name indvars_iv40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_indvars_iv40_out \
    op interface \
    ports { indvars_iv40_out { O 32 vector } indvars_iv40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1101 \
    name k_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_k_24_out \
    op interface \
    ports { k_24_out { O 32 vector } k_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1102 \
    name temp_205_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_205_out \
    op interface \
    ports { temp_205_out { O 32 vector } temp_205_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1103 \
    name temp_204_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_204_out \
    op interface \
    ports { temp_204_out { O 32 vector } temp_204_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1104 \
    name temp_203_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_203_out \
    op interface \
    ports { temp_203_out { O 32 vector } temp_203_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1105 \
    name temp_202_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_202_out \
    op interface \
    ports { temp_202_out { O 32 vector } temp_202_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1106 \
    name temp_201_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_201_out \
    op interface \
    ports { temp_201_out { O 32 vector } temp_201_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1107 \
    name temp_200_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_200_out \
    op interface \
    ports { temp_200_out { O 32 vector } temp_200_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1108 \
    name temp_199_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_199_out \
    op interface \
    ports { temp_199_out { O 32 vector } temp_199_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1109 \
    name temp_198_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_198_out \
    op interface \
    ports { temp_198_out { O 32 vector } temp_198_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1110 \
    name i_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_i_16_out \
    op interface \
    ports { i_16_out { O 32 vector } i_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1111 \
    name j_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_j_15_out \
    op interface \
    ports { j_15_out { O 32 vector } j_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1112 \
    name icmp_ln149_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_icmp_ln149_6_out \
    op interface \
    ports { icmp_ln149_6_out { O 1 vector } icmp_ln149_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1113 \
    name icmp38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_icmp38_out \
    op interface \
    ports { icmp38_out { O 1 vector } icmp38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName myproject_flow_control_loop_pipe_sequential_init_U
set CompName myproject_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix myproject_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


