<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb.wdb" id="1">
         <top_modules>
            <top_module name="arch_package" />
            <top_module name="axi_fifo_mm_s_pkg" />
            <top_module name="bsg_fsb_pkg" />
            <top_module name="cl_crossbar_tb" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="proj_package" />
            <top_module name="tb" />
            <top_module name="tb_type_defines_pkg" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="12125866800fs"></ZoomStartTime>
      <ZoomEndTime time="14669866801fs"></ZoomEndTime>
      <Cursor1Time time="7718924000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="431"></NameColumnWidth>
      <ValueColumnWidth column_width="475"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="3" />
   <wvobject type="array" fp_name="/tb/card/fpga/CL/axi4_adapter/rdata">
      <obj_property name="ElementShortName">rdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/axi4_adapter/cfg_addr_q">
      <obj_property name="ElementShortName">cfg_addr_q[7:0]</obj_property>
      <obj_property name="ObjectShortName">cfg_addr_q[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/axi4_adapter/cfg_rdata">
      <obj_property name="ElementShortName">cfg_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">cfg_rdata[31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
