{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1482100816591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482100816594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 01:40:16 2016 " "Processing started: Mon Dec 19 01:40:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482100816594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482100816594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tree -c Tree " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tree -c Tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482100816594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1482100816847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1482100816847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Tree.v(62) " "Verilog HDL information at Tree.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1482100827404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tree.v 1 1 " "Found 1 design units, including 1 entities, in source file Tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tree " "Found entity 1: Tree" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482100827406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482100827406 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Tree.v(103) " "Verilog HDL or VHDL warning at Tree.v(103): conditional expression evaluates to a constant" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 103 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1482100827407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tree " "Elaborating entity \"Tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482100827451 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "left_ind Tree.v(24) " "Verilog HDL warning at Tree.v(24): object left_ind used but never assigned" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1482100827452 "|Tree"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "right_ind Tree.v(25) " "Verilog HDL warning at Tree.v(25): object right_ind used but never assigned" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1482100827452 "|Tree"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 Tree.v(73) " "Verilog HDL Loop Statement error at Tree.v(73): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 73 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1482100832225 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led Tree.v(62) " "Verilog HDL Always Construct warning at Tree.v(62): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1482100832225 "|Tree"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482100832235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482100832275 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 19 01:40:32 2016 " "Processing ended: Mon Dec 19 01:40:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482100832275 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482100832275 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482100832275 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1482100832275 ""}
