--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\School\SSC\ISEINSTALL\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml demo_leduri.twx demo_leduri.ncd -o demo_leduri.twr
demo_leduri.pcf -ucf demo_leduri.ucf

Design file:              demo_leduri.ncd
Physical constraint file: demo_leduri.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5541 paths analyzed, 418 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.188ns.
--------------------------------------------------------------------------------

Paths for end point lcd_ctrl_i/init_cnt_2 (SLICE_X54Y43.G2), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.188ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X54Y39.G3      net (fanout=5)        0.927   lcd_ctrl_i/N5
    SLICE_X54Y39.Y       Tilo                  0.759   lcd_ctrl_i/N81
                                                       lcd_ctrl_i/init_cnt_mux0000<0>112_SW0
    SLICE_X54Y39.F4      net (fanout=1)        0.343   lcd_ctrl_i/init_cnt_mux0000<0>112_SW0/O
    SLICE_X54Y39.X       Tilo                  0.759   lcd_ctrl_i/N81
                                                       lcd_ctrl_i/init_cnt_mux0000<0>112_SW1
    SLICE_X54Y38.G2      net (fanout=2)        0.130   lcd_ctrl_i/N81
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X54Y43.G2      net (fanout=10)       1.143   lcd_ctrl_i/N1
    SLICE_X54Y43.CLK     Tgck                  0.892   lcd_ctrl_i/init_cnt<3>
                                                       lcd_ctrl_i/init_cnt_mux0000<17>1
                                                       lcd_ctrl_i/init_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.188ns (5.279ns logic, 3.909ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.859ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X53Y40.F4      net (fanout=5)        0.610   lcd_ctrl_i/N5
    SLICE_X53Y40.X       Tilo                  0.704   lcd_ctrl_i/init_state_cmp_eq0003
                                                       lcd_ctrl_i/init_state_cmp_eq0003
    SLICE_X55Y39.F2      net (fanout=3)        0.465   lcd_ctrl_i/init_state_cmp_eq0003
    SLICE_X55Y39.X       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.G4      net (fanout=2)        0.106   lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X54Y43.G2      net (fanout=10)       1.143   lcd_ctrl_i/N1
    SLICE_X54Y43.CLK     Tgck                  0.892   lcd_ctrl_i/init_cnt<3>
                                                       lcd_ctrl_i/init_cnt_mux0000<17>1
                                                       lcd_ctrl_i/init_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      8.859ns (5.169ns logic, 3.690ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.858ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X55Y39.G2      net (fanout=5)        0.981   lcd_ctrl_i/N5
    SLICE_X55Y39.Y       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_state_cmp_eq0001
    SLICE_X55Y39.F4      net (fanout=9)        0.093   lcd_ctrl_i/init_state_cmp_eq0001
    SLICE_X55Y39.X       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.G4      net (fanout=2)        0.106   lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X54Y43.G2      net (fanout=10)       1.143   lcd_ctrl_i/N1
    SLICE_X54Y43.CLK     Tgck                  0.892   lcd_ctrl_i/init_cnt<3>
                                                       lcd_ctrl_i/init_cnt_mux0000<17>1
                                                       lcd_ctrl_i/init_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      8.858ns (5.169ns logic, 3.689ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd_ctrl_i/init_cnt_7 (SLICE_X52Y44.F1), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.179ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.099 - 0.103)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X54Y39.G3      net (fanout=5)        0.927   lcd_ctrl_i/N5
    SLICE_X54Y39.Y       Tilo                  0.759   lcd_ctrl_i/N81
                                                       lcd_ctrl_i/init_cnt_mux0000<0>112_SW0
    SLICE_X54Y39.F4      net (fanout=1)        0.343   lcd_ctrl_i/init_cnt_mux0000<0>112_SW0/O
    SLICE_X54Y39.X       Tilo                  0.759   lcd_ctrl_i/N81
                                                       lcd_ctrl_i/init_cnt_mux0000<0>112_SW1
    SLICE_X54Y38.G2      net (fanout=2)        0.130   lcd_ctrl_i/N81
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X52Y44.F1      net (fanout=10)       1.134   lcd_ctrl_i/N1
    SLICE_X52Y44.CLK     Tfck                  0.892   lcd_ctrl_i/init_cnt<7>
                                                       lcd_ctrl_i/init_cnt_mux0000<12>1
                                                       lcd_ctrl_i/init_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      9.179ns (5.279ns logic, 3.900ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.850ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.099 - 0.103)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X53Y40.F4      net (fanout=5)        0.610   lcd_ctrl_i/N5
    SLICE_X53Y40.X       Tilo                  0.704   lcd_ctrl_i/init_state_cmp_eq0003
                                                       lcd_ctrl_i/init_state_cmp_eq0003
    SLICE_X55Y39.F2      net (fanout=3)        0.465   lcd_ctrl_i/init_state_cmp_eq0003
    SLICE_X55Y39.X       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.G4      net (fanout=2)        0.106   lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X52Y44.F1      net (fanout=10)       1.134   lcd_ctrl_i/N1
    SLICE_X52Y44.CLK     Tfck                  0.892   lcd_ctrl_i/init_cnt<7>
                                                       lcd_ctrl_i/init_cnt_mux0000<12>1
                                                       lcd_ctrl_i/init_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      8.850ns (5.169ns logic, 3.681ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.849ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.099 - 0.103)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X55Y39.G2      net (fanout=5)        0.981   lcd_ctrl_i/N5
    SLICE_X55Y39.Y       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_state_cmp_eq0001
    SLICE_X55Y39.F4      net (fanout=9)        0.093   lcd_ctrl_i/init_state_cmp_eq0001
    SLICE_X55Y39.X       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.G4      net (fanout=2)        0.106   lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X52Y44.F1      net (fanout=10)       1.134   lcd_ctrl_i/N1
    SLICE_X52Y44.CLK     Tfck                  0.892   lcd_ctrl_i/init_cnt<7>
                                                       lcd_ctrl_i/init_cnt_mux0000<12>1
                                                       lcd_ctrl_i/init_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      8.849ns (5.169ns logic, 3.680ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd_ctrl_i/init_cnt_6 (SLICE_X52Y44.G4), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.133ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.099 - 0.103)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X54Y39.G3      net (fanout=5)        0.927   lcd_ctrl_i/N5
    SLICE_X54Y39.Y       Tilo                  0.759   lcd_ctrl_i/N81
                                                       lcd_ctrl_i/init_cnt_mux0000<0>112_SW0
    SLICE_X54Y39.F4      net (fanout=1)        0.343   lcd_ctrl_i/init_cnt_mux0000<0>112_SW0/O
    SLICE_X54Y39.X       Tilo                  0.759   lcd_ctrl_i/N81
                                                       lcd_ctrl_i/init_cnt_mux0000<0>112_SW1
    SLICE_X54Y38.G2      net (fanout=2)        0.130   lcd_ctrl_i/N81
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X52Y44.G4      net (fanout=10)       1.088   lcd_ctrl_i/N1
    SLICE_X52Y44.CLK     Tgck                  0.892   lcd_ctrl_i/init_cnt<7>
                                                       lcd_ctrl_i/init_cnt_mux0000<13>1
                                                       lcd_ctrl_i/init_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.133ns (5.279ns logic, 3.854ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.804ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.099 - 0.103)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X53Y40.F4      net (fanout=5)        0.610   lcd_ctrl_i/N5
    SLICE_X53Y40.X       Tilo                  0.704   lcd_ctrl_i/init_state_cmp_eq0003
                                                       lcd_ctrl_i/init_state_cmp_eq0003
    SLICE_X55Y39.F2      net (fanout=3)        0.465   lcd_ctrl_i/init_state_cmp_eq0003
    SLICE_X55Y39.X       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.G4      net (fanout=2)        0.106   lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X52Y44.G4      net (fanout=10)       1.088   lcd_ctrl_i/N1
    SLICE_X52Y44.CLK     Tgck                  0.892   lcd_ctrl_i/init_cnt<7>
                                                       lcd_ctrl_i/init_cnt_mux0000<13>1
                                                       lcd_ctrl_i/init_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (5.169ns logic, 3.635ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_ctrl_i/init_cnt_19 (FF)
  Destination:          lcd_ctrl_i/init_cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.803ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.099 - 0.103)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_ctrl_i/init_cnt_19 to lcd_ctrl_i/init_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.592   lcd_ctrl_i/init_cnt<19>
                                                       lcd_ctrl_i/init_cnt_19
    SLICE_X54Y44.F1      net (fanout=4)        1.247   lcd_ctrl_i/init_cnt<19>
    SLICE_X54Y44.X       Tilo                  0.759   lcd_ctrl_i/N31
                                                       lcd_ctrl_i/init_state_cmp_eq00002_SW1
    SLICE_X54Y45.F1      net (fanout=1)        0.119   lcd_ctrl_i/N31
    SLICE_X54Y45.X       Tilo                  0.759   lcd_ctrl_i/N5
                                                       lcd_ctrl_i/init_state_cmp_eq000111
    SLICE_X55Y39.G2      net (fanout=5)        0.981   lcd_ctrl_i/N5
    SLICE_X55Y39.Y       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_state_cmp_eq0001
    SLICE_X55Y39.F4      net (fanout=9)        0.093   lcd_ctrl_i/init_state_cmp_eq0001
    SLICE_X55Y39.X       Tilo                  0.704   lcd_ctrl_i/init_cnt_mux0000<0>136
                                                       lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.G4      net (fanout=2)        0.106   lcd_ctrl_i/init_cnt_mux0000<0>136
    SLICE_X54Y38.Y       Tilo                  0.759   lcd_ctrl_i/init_cnt<1>
                                                       lcd_ctrl_i/init_cnt_mux0000<0>138
    SLICE_X52Y44.G4      net (fanout=10)       1.088   lcd_ctrl_i/N1
    SLICE_X52Y44.CLK     Tgck                  0.892   lcd_ctrl_i/init_cnt<7>
                                                       lcd_ctrl_i/init_cnt_mux0000<13>1
                                                       lcd_ctrl_i/init_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      8.803ns (5.169ns logic, 3.634ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_ctrl_i/displ_state_FSM_FFd5 (SLICE_X46Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_ctrl_i/displ_state_FSM_FFd6 (FF)
  Destination:          lcd_ctrl_i/displ_state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd_ctrl_i/displ_state_FSM_FFd6 to lcd_ctrl_i/displ_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y33.XQ      Tcko                  0.474   lcd_ctrl_i/displ_state_FSM_FFd6
                                                       lcd_ctrl_i/displ_state_FSM_FFd6
    SLICE_X46Y33.BY      net (fanout=3)        0.407   lcd_ctrl_i/displ_state_FSM_FFd6
    SLICE_X46Y33.CLK     Tckdi       (-Th)    -0.152   lcd_ctrl_i/displ_state_FSM_FFd6
                                                       lcd_ctrl_i/displ_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.626ns logic, 0.407ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point lcd_ctrl_i/displ_state_FSM_FFd4 (SLICE_X47Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_ctrl_i/displ_state_FSM_FFd5 (FF)
  Destination:          lcd_ctrl_i/displ_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd_ctrl_i/displ_state_FSM_FFd5 to lcd_ctrl_i/displ_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y33.YQ      Tcko                  0.522   lcd_ctrl_i/displ_state_FSM_FFd6
                                                       lcd_ctrl_i/displ_state_FSM_FFd5
    SLICE_X47Y33.BX      net (fanout=3)        0.465   lcd_ctrl_i/displ_state_FSM_FFd5
    SLICE_X47Y33.CLK     Tckdi       (-Th)    -0.093   lcd_ctrl_i/displ_state_FSM_FFd4
                                                       lcd_ctrl_i/displ_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.615ns logic, 0.465ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd_ctrl_i/displ_state_FSM_FFd7 (SLICE_X50Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_ctrl_i/displ_state_FSM_FFd8 (FF)
  Destination:          lcd_ctrl_i/displ_state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd_ctrl_i/displ_state_FSM_FFd8 to lcd_ctrl_i/displ_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y29.XQ      Tcko                  0.474   lcd_ctrl_i/displ_state_FSM_FFd8
                                                       lcd_ctrl_i/displ_state_FSM_FFd8
    SLICE_X50Y29.BY      net (fanout=5)        0.462   lcd_ctrl_i/displ_state_FSM_FFd8
    SLICE_X50Y29.CLK     Tckdi       (-Th)    -0.152   lcd_ctrl_i/displ_state_FSM_FFd8
                                                       lcd_ctrl_i/displ_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.626ns logic, 0.462ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: lcd_ctrl_i/displ_cnt<4>/CLK
  Logical resource: lcd_ctrl_i/displ_cnt_4/CK
  Location pin: SLICE_X28Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: lcd_ctrl_i/displ_cnt<4>/CLK
  Logical resource: lcd_ctrl_i/displ_cnt_4/CK
  Location pin: SLICE_X28Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: lcd_ctrl_i/displ_cnt<4>/CLK
  Logical resource: lcd_ctrl_i/displ_cnt_4/CK
  Location pin: SLICE_X28Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.188|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5541 paths, 0 nets, and 955 connections

Design statistics:
   Minimum period:   9.188ns{1}   (Maximum frequency: 108.838MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 12 01:09:36 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



