#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 29 17:41:27 2026
# Process ID: 16828
# Current directory: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30224 D:\FPGA\Vivaldo Project\PUCCH-FORMAT-1\resoure_demapping\demapping.xpr
# Log file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/vivado.log
# Journal file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/resoure_demapping'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 870.660 ; gain = 225.141
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/frame_sync}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/frame_sync'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sources_1/new/demapping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demapping
INFO: [VRFC 10-2458] undeclared symbol d_resource_set, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sources_1/new/demapping.v:95]
INFO: [VRFC 10-311] analyzing module delay_N
INFO: [VRFC 10-311] analyzing module rasing_edge
INFO: [VRFC 10-311] analyzing module extend_valid_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.sim/sim_1/behav/xsim'
"xelab -wto 38aa7831dcdf4bd38dce14425684937d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 38aa7831dcdf4bd38dce14425684937d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend_valid
Compiling module xil_defaultlib.delay_N(N=6,WIDTH=1)
Compiling module xil_defaultlib.des_cnt(WIDTH=4)
Compiling module xil_defaultlib.delay_N(N=5,WIDTH=4)
Compiling module xil_defaultlib.des_cnt(WIDTH=9)
Compiling module xil_defaultlib.delay_N(N=5,WIDTH=9)
Compiling module xil_defaultlib.des_cnt(WIDTH=5)
Compiling module xil_defaultlib.delay_N(N=5,WIDTH=5)
Compiling module xil_defaultlib.des_cnt
Compiling module xil_defaultlib.delay_N(N=5,WIDTH=8)
Compiling module xil_defaultlib.frame_sync
Compiling module xil_defaultlib.frame_sync_0
Compiling module xil_defaultlib.extend_valid_new(number_cycles=3...
Compiling module xil_defaultlib.rasing_edge
Compiling module xil_defaultlib.delay_N(N=403,WIDTH=1)
Compiling module xil_defaultlib.extend_valid_new(number_cycles=1...
Compiling module xil_defaultlib.demapping
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 955.199 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 955.199 ; gain = 0.000
ipx::open_ipxact_file {D:/fpga/vivaldo project/pucch-format-0/resoure_demapping/component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/resoure_demapping/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sources_1/new/demapping.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sources_1/new/demapping.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sim_1/new/tb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/tb_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 17:57:14 2026...
