Classic Timing Analyzer report for ins_decode
Wed Nov 29 19:26:24 2023
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.934 ns   ; ir[2] ; add ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;     ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 14.934 ns       ; ir[2] ; add  ;
; N/A   ; None              ; 14.282 ns       ; ir[3] ; add  ;
; N/A   ; None              ; 14.243 ns       ; en    ; add  ;
; N/A   ; None              ; 14.203 ns       ; ir[2] ; sub  ;
; N/A   ; None              ; 14.099 ns       ; ir[2] ; movi ;
; N/A   ; None              ; 14.037 ns       ; ir[2] ; jmp  ;
; N/A   ; None              ; 13.993 ns       ; ir[2] ; movd ;
; N/A   ; None              ; 13.910 ns       ; ir[2] ; mova ;
; N/A   ; None              ; 13.875 ns       ; ir[2] ; halt ;
; N/A   ; None              ; 13.733 ns       ; ir[2] ; in1  ;
; N/A   ; None              ; 13.726 ns       ; ir[2] ; out1 ;
; N/A   ; None              ; 13.723 ns       ; ir[2] ; jg   ;
; N/A   ; None              ; 13.706 ns       ; ir[2] ; movb ;
; N/A   ; None              ; 13.684 ns       ; ir[2] ; movc ;
; N/A   ; None              ; 13.551 ns       ; ir[3] ; sub  ;
; N/A   ; None              ; 13.512 ns       ; en    ; sub  ;
; N/A   ; None              ; 13.446 ns       ; ir[0] ; add  ;
; N/A   ; None              ; 13.385 ns       ; ir[3] ; jmp  ;
; N/A   ; None              ; 13.346 ns       ; en    ; jmp  ;
; N/A   ; None              ; 13.146 ns       ; ir[1] ; add  ;
; N/A   ; None              ; 13.105 ns       ; en    ; movi ;
; N/A   ; None              ; 13.071 ns       ; ir[3] ; jg   ;
; N/A   ; None              ; 13.032 ns       ; en    ; jg   ;
; N/A   ; None              ; 12.999 ns       ; en    ; movd ;
; N/A   ; None              ; 12.916 ns       ; en    ; mova ;
; N/A   ; None              ; 12.914 ns       ; ir[3] ; movi ;
; N/A   ; None              ; 12.881 ns       ; en    ; halt ;
; N/A   ; None              ; 12.739 ns       ; en    ; in1  ;
; N/A   ; None              ; 12.732 ns       ; en    ; out1 ;
; N/A   ; None              ; 12.727 ns       ; ir[3] ; movd ;
; N/A   ; None              ; 12.712 ns       ; en    ; movb ;
; N/A   ; None              ; 12.707 ns       ; ir[0] ; sub  ;
; N/A   ; None              ; 12.705 ns       ; ir[0] ; movi ;
; N/A   ; None              ; 12.691 ns       ; ir[3] ; halt ;
; N/A   ; None              ; 12.690 ns       ; en    ; movc ;
; N/A   ; None              ; 12.645 ns       ; ir[3] ; mova ;
; N/A   ; None              ; 12.590 ns       ; ir[0] ; movd ;
; N/A   ; None              ; 12.589 ns       ; ir[0] ; jmp  ;
; N/A   ; None              ; 12.555 ns       ; ir[3] ; in1  ;
; N/A   ; None              ; 12.542 ns       ; ir[3] ; out1 ;
; N/A   ; None              ; 12.475 ns       ; ir[0] ; mova ;
; N/A   ; None              ; 12.471 ns       ; ir[0] ; halt ;
; N/A   ; None              ; 12.440 ns       ; ir[3] ; movb ;
; N/A   ; None              ; 12.428 ns       ; ir[1] ; sub  ;
; N/A   ; None              ; 12.420 ns       ; ir[3] ; movc ;
; N/A   ; None              ; 12.414 ns       ; ir[1] ; movi ;
; N/A   ; None              ; 12.312 ns       ; ir[1] ; jmp  ;
; N/A   ; None              ; 12.299 ns       ; ir[0] ; in1  ;
; N/A   ; None              ; 12.291 ns       ; ir[1] ; movd ;
; N/A   ; None              ; 12.290 ns       ; ir[0] ; movc ;
; N/A   ; None              ; 12.286 ns       ; ir[0] ; out1 ;
; N/A   ; None              ; 12.266 ns       ; ir[0] ; movb ;
; N/A   ; None              ; 12.258 ns       ; ir[0] ; jg   ;
; N/A   ; None              ; 12.182 ns       ; ir[1] ; halt ;
; N/A   ; None              ; 12.171 ns       ; ir[1] ; mova ;
; N/A   ; None              ; 12.014 ns       ; ir[1] ; in1  ;
; N/A   ; None              ; 12.006 ns       ; ir[1] ; movc ;
; N/A   ; None              ; 11.998 ns       ; ir[1] ; out1 ;
; N/A   ; None              ; 11.990 ns       ; ir[1] ; movb ;
; N/A   ; None              ; 11.988 ns       ; ir[1] ; jg   ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 29 19:26:24 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ins_decode -c ins_decode --timing_analysis_only
Info: Longest tpd from source pin "ir[2]" to destination pin "add" is 14.934 ns
    Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'ir[2]'
    Info: 2: + IC(7.175 ns) + CELL(0.505 ns) = 8.645 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 4; COMB Node = 'add~3'
    Info: 3: + IC(0.388 ns) + CELL(0.623 ns) = 9.656 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 1; COMB Node = 'add~4'
    Info: 4: + IC(2.042 ns) + CELL(3.236 ns) = 14.934 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'add'
    Info: Total cell delay = 5.329 ns ( 35.68 % )
    Info: Total interconnect delay = 9.605 ns ( 64.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Wed Nov 29 19:26:24 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


