ENOMEM	,	V_11
nouveau_hw_get_clock	,	F_2
kfree	,	F_7
nouveau_hw_setpll	,	F_10
nouveau_pm_level	,	V_4
pre_state	,	V_16
NV_30	,	V_27
drm_nouveau_private	,	V_17
dev_priv	,	V_18
perflvl	,	V_5
get_pll_limits	,	F_6
timer	,	V_23
drm_device	,	V_1
dev	,	V_2
u32	,	T_1
kzalloc	,	F_4
engine	,	V_22
reg	,	V_24
nv04_pm_clock_get	,	F_1
id	,	V_3
state	,	V_8
NV_PRAMDAC_MPLL_COEFF	,	V_28
ret	,	V_9
NV_40	,	V_26
init	,	V_31
NV_20	,	V_29
ptimer	,	V_21
nouveau_timer_engine	,	V_20
ENOENT	,	V_13
card_type	,	V_25
nv04_pm_clock_pre	,	F_3
nouveau_calc_pll_mnp	,	F_8
nv04_pm_clock_set	,	F_9
nv04_pm_state	,	V_7
EINVAL	,	V_15
pll	,	V_12
dev_private	,	V_19
nv_mask	,	F_11
GFP_KERNEL	,	V_10
calc	,	V_14
khz	,	V_6
ERR_PTR	,	F_5
NV_PRAMDAC_NVPLL_COEFF	,	V_30
