// Seed: 4133544551
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3
);
  assign module_1.id_3 = 0;
  id_5(
      .id_0(id_2), .id_1(1)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    output supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    input wor id_10,
    output tri id_11,
    output uwire id_12
);
  wire id_14;
  wire id_15, id_16;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2
  );
endmodule
