-- generated by newgenasym Fri Apr 17 15:31:41 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \74lvc138apw\ is
    port (    
	A0:        IN     STD_LOGIC;    
	A1:        IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	\e1#\:     IN     STD_LOGIC;    
	\e2#\:     IN     STD_LOGIC;    
	E3:        IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	VCC:       IN     STD_LOGIC;    
	\y0#\:     OUT    STD_LOGIC;    
	\y1#\:     OUT    STD_LOGIC;    
	\y2#\:     OUT    STD_LOGIC;    
	\y3#\:     OUT    STD_LOGIC;    
	\y4#\:     OUT    STD_LOGIC;    
	\y5#\:     OUT    STD_LOGIC;    
	\y6#\:     OUT    STD_LOGIC;    
	\y7#\:     OUT    STD_LOGIC);
end \74lvc138apw\;
