m255
K3
13
cModel Technology
Z0 dC:\vhdl_fpu\DE2_NET\simulation\modelsim
valtera_avalon_sc_fifo
IC2?:O2VgiIe`IGeWW@^G:2
VjOzUMS5nAQIa6?lLKEfID0
Z1 dC:\vhdl_fpu\DE2_NET\simulation\modelsim
Z2 w1671235600
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v
L0 21
Z3 OV;L;10.1d;51
r1
31
Z4 o-vlog01compat -work system_0 -O0
Z5 !s92 -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules -O0
!s100 IG9XbHg]o2UKbTi;9bTlE2
!s108 1671237287.564000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v|
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_arb_adder
Z6 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
I0Q`TWV3fCCVRBXH3g:h[Q0
VeEm48mj>0hhNR4acO5n:k1
Z7 !s105 altera_merlin_arbitrator_sv_unit
S1
R1
Z8 w1671235601
Z9 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv
Z10 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R3
r1
31
Z11 !s108 1671237293.681000
Z12 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv|
Z13 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv|
Z14 o-sv -work system_0 -O0
Z15 !s92 -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules -O0
!s100 8G;j25nXND>nb[Jzl@hUM1
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_arbitrator
R6
I>QRgjhQQ;dd:jd17i9F<K3
VkoHZHN`N_KjQAPBBQ3eh^0
R7
S1
R1
R8
R9
R10
Z16 L0 103
R3
r1
31
R11
R12
R13
R14
R15
!s100 E4=`M[R<4:RDkW6P[f5ml2
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_burst_adapter
R6
IKH308PTiH=zkea3kS0BV`1
V@=j7QA[ZdKcGN4KhV_^2K1
Z17 !s105 altera_merlin_burst_adapter_sv_unit
S1
R1
R8
Z18 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv
Z19 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv
L0 264
R3
r1
31
Z20 !s108 1671237294.713000
Z21 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv|
Z22 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv|
R14
R15
!s100 Fg=9[nc519];SDk[S<3e^1
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_burst_adapter_adder
R6
I2Y61LQB2<lg1@l?Xh3z2f3
VT^DWNd^gjBXG7CAj0hlQD0
R17
S1
R1
R8
R18
R19
L0 55
R3
r1
31
R20
R21
R22
R14
R15
!s100 JbPh`z4lnoBG8=FN>d3<P1
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_burst_adapter_burstwrap_increment
R6
IJ>4zh3OFg46OBedC5dd2]0
VHjbSmoaK][OE;MmVBLg=O2
R17
S1
R1
R8
R18
R19
L0 40
R3
r1
31
R20
R21
R22
R14
R15
!s100 z5`dP^jRg[d?z=LiCQ;N_1
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_burst_adapter_full
R6
IiiO8lT<SNn8lEd<9]zOgm1
VDC]8A4@BJ2]0K3`RS4Oe60
R17
S1
R1
R8
R18
R19
L0 468
R3
r1
31
R20
R21
R22
R14
R15
!s100 0=M7TkJeCH^K=SeH78hEb0
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_burst_adapter_min
R6
Il90_Wel]7=3H6cM5ZUdI^0
VHB7>Umo4_PQhA:aini:bA0
R17
S1
R1
R8
R18
R19
L0 98
R3
r1
31
R20
R21
R22
R14
R15
!s100 U7ekmOaEbYcd2cYg>EjGY0
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_burst_adapter_subtractor
R6
I78Adn5dflmo=W>NdJM<o13
Ve3BCL<XCz>dk7;O1IYNCU2
R17
S1
R1
R8
R18
R19
L0 77
R3
r1
31
R20
R21
R22
R14
R15
!s100 MiAm]nRMU?0W;mHhiDZfM0
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_burst_adapter_uncompressed_only
R6
I@7MTW2lXEnA;=c4FfC_U92
VT[Ib6Vh0E__m];USj<OE<1
R17
S1
R1
R8
R18
R19
L0 414
R3
r1
31
R20
R21
R22
R14
R15
!s100 5<H8>G62om@UaOZm[Fm>m2
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_burst_uncompressor
R6
I>XD>Kk^HLc<jJc:3K?a<A1
Vk1gIA`RY2OQ1N9QbTULJo2
S1
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R3
r1
31
R14
R15
!s100 [ONYc0a6iO;Tc9=XFA29d1
!s105 altera_merlin_burst_uncompressor_sv_unit
!s108 1671237293.574000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_master_agent
R6
IlT>5dVg_WgaE@aF3^C60k1
VG[gHYg_J=R2@KnI_[bEjA0
S1
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R3
r1
31
R14
R15
!s100 1T<_Ff>fCQS3>jACeRNag1
!s105 altera_merlin_master_agent_sv_unit
!s108 1671237296.119000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv|
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_master_translator
R6
I3Ldl1cRRk]]^OV`EL]KYd1
V0KIH7<bW[IFhHJBzB4US?0
S1
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_translator.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_translator.sv
L0 30
R3
r1
31
R14
R15
!s100 hDaHWnc:S^B99J0Oa]EEE3
!s105 altera_merlin_master_translator_sv_unit
!s108 1671237296.510000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_translator.sv|
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_slave_agent
R6
IQlCY;o2LdWhWjmG]UR7UB1
VekU5U46jGhemBCkL?m_og2
S1
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv
L0 34
R3
r1
31
R14
R15
!s100 JeGblFWCmUfK?T8HMl`Pn2
!s105 altera_merlin_slave_agent_sv_unit
!s108 1671237295.974000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv|
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_slave_translator
R6
I_NZLiIg=TALCXIO]aUnSZ0
VA6G6lglY;QOHbkKlTEAXC0
S1
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R3
r1
31
R14
R15
!s100 ObWlZaPoagHLVEHLQll_l3
!s105 altera_merlin_slave_translator_sv_unit
!s108 1671237296.311000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv|
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_std_arb_adder
R6
I@mZMYI5^UhDkUzlU@_G><2
Vmlj[RYOK[eU?<77[?FBQH0
Z23 !s105 altera_merlin_std_arbitrator_core_sv_unit
S1
R1
Z24 w1671235602
Z25 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv
Z26 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv
L0 211
R3
r1
31
Z27 !s108 1671237296.989000
Z28 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv|
Z29 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv|
R14
R15
!s100 I5A3fVOKTlJd[J55OB?7=3
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_std_arbitrator_core
R6
IVE[90?DS_cEGI2X_a7H530
Vim<bQeEd6gMYA99g3jHXb1
R23
S1
R1
R24
R25
R26
R16
R3
r1
31
R27
R28
R29
R14
R15
!s100 mhjmgzdXiJMM>J7L3?=7U3
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_traffic_limiter
R6
IS1NVG_ClTI9Z;34CURV3O0
VFToJ:O^P1mK>hGEjaBQXC3
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv
L0 44
R3
r1
31
R14
R15
!s100 F3H>8M1;@e=@a:Oi]Nik[2
!s105 altera_merlin_traffic_limiter_sv_unit
!s108 1671237294.921000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!i10b 1
!s85 0
!s101 -O0
valtera_merlin_width_adapter
R6
I@2P2H28dbN`nf<oz1TJ8J2
V2j8B8W7hj9i^DJ]hQaO3J2
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv
L0 25
R3
r1
31
R14
R15
!s100 O>cULmH_>YdlM;@7i4GWn3
!s105 altera_merlin_width_adapter_sv_unit
!s108 1671237293.415000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv|
!i10b 1
!s85 0
!s101 -O0
valtera_reset_controller
Il:4Cca;AKHJSOP65kPVI?3
VBWWT<i0A@QcN4KE]hBS<V0
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v
L0 29
R3
r1
31
R4
R5
!s100 S^HJ>S8@H8a<U@^=LoS630
!s108 1671237287.347000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v|
!i10b 1
!s85 0
!s101 -O0
valtera_reset_synchronizer
IigCHO7nQAR:Gd]gV=^0@12
V3CjoOZCIEdzCJgPn8]D7`2
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
31
R4
R5
!s100 D=lomQWa6UbCdNPN3[=4<0
!s108 1671237287.441000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v|
!i10b 1
!s85 0
!s101 -O0
valtera_tristate_controller_aggregator
R6
I=EmAD[eKcH0cgnA_n9?]43
VbfC8LigESUjKieKz4LIle1
S1
R1
R24
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv
L0 22
R3
r1
31
R14
R15
!s100 P@DE19SoaOdAZ57=?R70A2
!s105 altera_tristate_controller_aggregator_sv_unit
!s108 1671237296.667000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv|
!i10b 1
!s85 0
!s101 -O0
valtera_tristate_controller_translator
R6
IMGG8FCD@Qn^D@XG:c?Ec]0
V932]71G@ca9Q>14hgR^l62
S1
R1
R24
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv
L0 22
R3
r1
31
R14
R15
!s100 nba<Q>d:@T4_@hPBYA`lc1
!s105 altera_tristate_controller_translator_sv_unit
!s108 1671237296.801000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv|
!i10b 1
!s85 0
!s101 -O0
vAUDIO_DAC_FIFO
Iz:jaU2>ARUzDfM@n:3>oz1
V0gTklbk1eJOm2`dX4n]e_2
R1
Z30 w1671235597
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v
L0 1
R3
r1
31
R4
R5
n@a@u@d@i@o_@d@a@c_@f@i@f@o
!s100 `nCodkm^zonQa`E>I5jX12
!s108 1671237288.622000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v|
!i10b 1
!s85 0
!s101 -O0
vDM9000A_IF
I2on_;A5M>DV8M:oRjDBVU3
V;86T3_53:Eah9L@d_:]6[1
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v
L0 1
R3
r1
31
R4
R5
n@d@m9000@a_@i@f
!s100 BL>TeD3j<6>;nNNH4=:SI3
!s108 1671237288.157000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v|
!i10b 1
!s85 0
!s101 -O0
vFIFO_16_256
I3B:CeKQfnR4O_07z5EILR2
VIcjn;nUYgDcWllGV_TY;d1
R1
R30
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v
L0 36
R3
r1
31
R4
R5
n@f@i@f@o_16_256
!s100 M8BcNaa^5`Cn8hQ@WgF<h1
!s108 1671237288.752000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v|
!i10b 1
!s85 0
!s101 -O0
vImg_RAM
IAXH`PF9gIjPaS57_?BlmG0
VOoYE@MBQb6DE1?bW^ZjQ]3
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/Img_RAM.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/Img_RAM.v
L0 36
R3
r1
31
R4
R5
n@img_@r@a@m
!s100 ::4?Y@ET6jA2AQCbS:_`22
!s108 1671237288.330000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/Img_RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/Img_RAM.v|
!i10b 1
!s85 0
!s101 -O0
vISP1362_IF
Ihh;8S1`]Dl51^M?genSRI3
V96;TklVc^X0@?[12fWeFR0
R1
Z31 w1671235572
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v
L0 1
R3
r1
31
R4
R5
n@i@s@p1362_@i@f
!s100 W7QT8Vk?G8:5W^@jk@0P90
!s108 1671237289.245000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v|
!i10b 1
!s85 0
!s101 -O0
Ereg_32
R2
Z32 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z33 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z34 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
R1
Z35 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/reg_32.vhd
Z36 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/reg_32.vhd
l0
L5
V9:CQ`IiijPb<fFdBEdTff1
!s100 TaV`J?WJ61JnTb9`8P0_=3
Z37 OV;C;10.1d;51
31
!i10b 1
Z38 !s108 1671237297.814000
Z39 !s90 -reportprogress|300|-93|-work|system_0|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/reg_32.vhd|
Z40 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/reg_32.vhd|
Z41 o-93 -work system_0 -O0
Z42 tExplicit 1
Aa_reg_32
R32
R33
R34
DEx4 work 6 reg_32 0 22 9:CQ`IiijPb<fFdBEdTff1
l14
L13
VWI>hzH:^g=V5S@O=H48512
!s100 coT0E=]jHHF`R@BDZgD`I0
R37
31
!i10b 1
R38
R39
R40
R41
R42
vSEG7_LUT
Id4AAZlL1<zCEfd^7VPzf83
VUbYATRA9<`nKUR_ZQPcUN2
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT.v
L0 1
R3
r1
31
R4
R5
n@s@e@g7_@l@u@t
!s100 >7do2oWD?iIi]6iI1G;Kd2
!s108 1671237287.863000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT.v|
!i10b 1
!s85 0
!s101 -O0
vSEG7_LUT_8
I14IMWQH>PIV41iNVe4WJY2
VjOSflh2zz=:;Qk67A]o5D0
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v
L0 1
R3
r1
31
R4
R5
n@s@e@g7_@l@u@t_8
!s100 UC0knPki_e6?:3zmBcZ0]3
!s108 1671237287.981000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v|
!i10b 1
!s85 0
!s101 -O0
vSRAM_16Bit_512K
I>82LHDc`E?U?mGcVB^dY13
VBBkfEVKJ57OTOzKP0[O1I1
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SRAM_16Bit_512K.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SRAM_16Bit_512K.v
L0 1
R3
r1
31
R4
R5
n@s@r@a@m_16@bit_512@k
!s100 6n4TPTXK9VebnaQAAB<cJ0
!s108 1671237287.675000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SRAM_16Bit_512K.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SRAM_16Bit_512K.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0
Il;V]<0LHJ404hRIKlBZ[@2
Vm2Y4d=H3Cm92MP=^<I0DF3
R1
w1671235563
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/system_0.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/system_0.v
L0 6
R3
r1
31
R4
!s100 XRz6BkbEe_dEU3Nc68nk90
!s108 1671237287.009000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/system_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis|C:/vhdl_fpu/DE2_NET/system_0/synthesis/system_0.v|
!s92 -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis -O0
!i10b 1
!s85 0
!s101 -O0
vsystem_0_addr_router
R6
IN_A4MW89oEIfkGnfWam?23
V<nYEZUK3g9:Ek^ET_J4W?2
Z43 !s105 system_0_addr_router_sv_unit
S1
R1
R8
Z44 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv
Z45 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv
L0 86
R3
r1
31
Z46 !s108 1671237295.848000
Z47 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv|
Z48 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv|
R14
R15
!s100 C65c3ZY9:fBV0_n>WXNYG3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_addr_router_001
R6
Ik[?HafWX=GeVD_UZS>IA[0
V6fd:I^ZT1Tmm373K]0QX=1
Z49 !s105 system_0_addr_router_001_sv_unit
S1
R1
R8
Z50 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv
Z51 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv
L0 86
R3
r1
31
Z52 !s108 1671237295.698000
Z53 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv|
Z54 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv|
R14
R15
!s100 `g^N4^Rcbi]76zCjWdo[I1
!i10b 1
!s85 0
!s101 -O0
vsystem_0_addr_router_001_default_decode
R6
IQjbMW0^MQ4j9jzhijJ<Y>1
VdMn`k5;HYA384:M8R=IO41
R49
S1
R1
R8
R50
R51
L0 45
R3
r1
31
R52
R53
R54
R14
R15
!s100 24080MVomez;dKWlD37Zk2
!i10b 1
!s85 0
!s101 -O0
vsystem_0_addr_router_default_decode
R6
I]TfAXzfRA_:eg;k@BPBlW1
VkRAMD;hVHALZT7BX@0iO`3
R43
S1
R1
R8
R44
R45
L0 45
R3
r1
31
R46
R47
R48
R14
R15
!s100 UJXJb1FeN5KHae>BMS?RK3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_button_pio
IzSzDSV2T`Pl8FzJARM7PL1
VB`mfP:0`^aZf1Yd?I20aa2
R1
Z55 w1671235569
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_button_pio.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_button_pio.v
L0 21
R3
r1
31
R4
R5
!s100 dd`L:lk1Lb<JNCW8k@Qbk3
!s108 1671237291.437000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_button_pio.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_button_pio.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_cfi_flash_0
IInABQRABZaaXnHOk>C:9V0
Vm?8VIKi_L5PT4ao3JZk7;1
R1
Z56 w1671235595
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v
L0 9
R3
r1
31
R4
R5
!s100 E2n=AT0_PlCe8k[>SUg5J0
!s108 1671237288.986000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_cmd_xbar_demux
R6
IzLRIa@j2gH];8X@1ARZgC2
ViOE`NA6c>3P`aa:^jJ:h43
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv
L0 43
R3
r1
31
R14
R15
!s100 [GRJbD1LcOkaXN08SJcG42
!s105 system_0_cmd_xbar_demux_sv_unit
!s108 1671237294.573000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_cmd_xbar_demux_001
R6
IOR`OE=YjOLdO;6jg7CPlS3
V]A6odz`39aA4@U8fQ@Y7X1
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv
L0 43
R3
r1
31
R14
R15
!s100 WoDXU;T]mkWo2Om0C>mHh1
!s105 system_0_cmd_xbar_demux_001_sv_unit
!s108 1671237294.476000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_cmd_xbar_mux
R6
IM=FAjIWm=7B;k[50A1k]>1
V4SRM8z;3Ib59JO:`zAa=P2
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv
L0 38
R3
r1
31
R14
R15
!s100 bZ9=^Bz2JcIJ3;95fY<VV0
!s105 system_0_cmd_xbar_mux_sv_unit
!s108 1671237294.371000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_epcs_controller
IJPTz?A1COkQOohf7L0>lZ0
VU0o;LD=7<eUjN82EGe_X_3
R1
Z57 w1671235564
Z58 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v
Z59 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v
L0 475
R3
r1
31
Z60 !s108 1671237292.273000
Z61 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v|
Z62 !s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v|
R4
R5
!s100 oj<6U?Wi<[WMzf5=0=d=f2
!i10b 1
!s85 0
!s101 -O0
vsystem_0_epcs_controller_sub
I`g6B?ZjBPiT=Wz>DLSFLB1
VSnOWCL7>Ao1@U]eU;JCQ<3
R1
R57
R58
R59
L0 41
R3
r1
31
R60
R61
R62
R4
R5
!s100 oz[j`Xz[C?Fh17NLi2m?03
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router
R6
IVP6gkE]Q9Na0ZXkj^2CBB3
VbgNR7W7J725fZ7`eH5SeG1
Z63 !s105 system_0_id_router_sv_unit
S1
R1
R8
Z64 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv
Z65 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv
L0 86
R3
r1
31
Z66 !s108 1671237295.583000
Z67 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv|
Z68 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv|
R14
R15
!s100 A;z]1[4:e1Y:g;6K;O`051
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_001
R6
IHChWBFmPd:BaIfcd@ehUh1
VkiTNQIVkhSILB0nAZcZjn2
Z69 !s105 system_0_id_router_001_sv_unit
S1
R1
R8
Z70 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv
Z71 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv
L0 86
R3
r1
31
Z72 !s108 1671237295.438000
Z73 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv|
Z74 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv|
R14
R15
!s100 72eMe5HCk<84FmfEDfz0T0
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_001_default_decode
R6
IihdTo9CX>KeJ[l9>[n2U[1
VY]l]efbF_104<12faC>QB0
R69
S1
R1
R8
R70
R71
L0 45
R3
r1
31
R72
R73
R74
R14
R15
!s100 PKWoP<]864NcEjUk06hkn3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_003
R6
Ie0H7HbmUone9cP=>:n_]F1
VLkg4knTiiYZd169VmS[Lb3
Z75 !s105 system_0_id_router_003_sv_unit
S1
R1
R8
Z76 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv
Z77 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv
L0 86
R3
r1
31
Z78 !s108 1671237295.334000
Z79 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv|
Z80 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv|
R14
R15
!s100 6FU[_HZlCe7lU^:U^UbD13
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_003_default_decode
R6
I[bmCPHGbLffJJmiKjTDCd3
VTcABZ6PDNM@g];A]?:9VI3
R75
S1
R1
R8
R76
R77
L0 45
R3
r1
31
R78
R79
R80
R14
R15
!s100 7AMo9Y7cJD<dIRDf@kleA3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_006
R6
INL[jD4P41_3`?oHE8MNQj1
Vz]Xz6kf>D]4C]0NA4mz@b0
Z81 !s105 system_0_id_router_006_sv_unit
S1
R1
R8
Z82 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv
Z83 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv
L0 86
R3
r1
31
Z84 !s108 1671237295.141000
Z85 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv|
Z86 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv|
R14
R15
!s100 9MElNaJY?7>R2FHCHVYkU1
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_006_default_decode
R6
I1S3[78R3gPMF:4jGcj9Jc0
V661:mQUe4;D[K0lelF`bO2
R81
S1
R1
R8
R82
R83
L0 45
R3
r1
31
R84
R85
R86
R14
R15
!s100 [f:MJ1U@OUeMDP1=@2[Y]3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_024
R6
IhF0l[0F7E>okSl054Z0>`1
V>Y`5g_PA7Tz9HOQ`oF9V[3
Z87 !s105 system_0_id_router_024_sv_unit
S1
R1
R8
Z88 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_024.sv
Z89 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_024.sv
L0 86
R3
r1
31
Z90 !s108 1671237295.041000
Z91 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_024.sv|
Z92 !s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_024.sv|
R14
R15
!s100 ]BQEl7^QgDiZbAXV<VFnn3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_024_default_decode
R6
IT5clA^moiXPPXR>bmYa7_3
V;z?I1chmLcOm69kT2fh0k3
R87
S1
R1
R8
R88
R89
L0 45
R3
r1
31
R90
R91
R92
R14
R15
!s100 0RAW=R5nhCk<o7YV<azWF0
!i10b 1
!s85 0
!s101 -O0
vsystem_0_id_router_default_decode
R6
IWO4h9TO1LeI<f<9bBWCGK1
VP6d531EDzQ7@Fl]ZRebZX3
R63
S1
R1
R8
R64
R65
L0 45
R3
r1
31
R66
R67
R68
R14
R15
!s100 T=?l?fM=@lXaYbTMFOF8M2
!i10b 1
!s85 0
!s101 -O0
vsystem_0_irq_mapper
R6
IFIIii>1gEdXY8Waka>gPj1
V;AZ5Z]Toko2ni?Ud3YPob0
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_irq_mapper.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_irq_mapper.sv
L0 31
R3
r1
31
R14
R15
!s100 UYAQ]Z;GLTRlJ^IhXQZI`2
!s105 system_0_irq_mapper_sv_unit
!s108 1671237293.325000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_irq_mapper.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_jtag_uart_0
IzEhkUG[0B:=bFW_4VehJ91
V`AZ]eEok2jZe=ILP_HQJA1
R1
Z93 w1671235565
Z94 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v
Z95 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v
L0 327
R3
r1
31
Z96 !s108 1671237292.131000
Z97 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v|
Z98 !s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v|
R4
R5
!s100 kcz[h=7N_MIOg3D9S<=cB3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_jtag_uart_0_scfifo_r
I3IMiFhI`JbRJ43BT7ScH=2
VTG^7:`Cha18YVfKAk1]aI1
R1
R93
R94
R95
L0 240
R3
r1
31
R96
R97
R98
R4
R5
!s100 0JSla<eL@nWQUYK]LH86T0
!i10b 1
!s85 0
!s101 -O0
vsystem_0_jtag_uart_0_scfifo_w
IL`hLbZ^l]N7b?DK;j;mm]2
Veng;f>AJnca055O^lOD5H2
R1
R93
R94
R95
L0 77
R3
r1
31
R96
R97
R98
R4
R5
!s100 fV1ZDOS]PNj[[U2J1XMio1
!i10b 1
!s85 0
!s101 -O0
vsystem_0_jtag_uart_0_sim_scfifo_r
I:LX`<GgAN2I`aK5S3kh0a3
VPkc:CQTdS;YiZ2Q[FJzVH1
R1
R93
R94
R95
L0 162
R3
r1
31
R96
R97
R98
R4
R5
!s100 0GPiWN7SzWSGhz<;>L[U;3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_jtag_uart_0_sim_scfifo_w
ICNaKbBlDNRR<`l78=HX[i2
VIdD=GkJ0PO?DMLH9W4jTO1
R1
R93
R94
R95
L0 21
R3
r1
31
R96
R97
R98
R4
R5
!s100 Qz<Y_5M^3[iIh>aJ40J__0
!i10b 1
!s85 0
!s101 -O0
vsystem_0_lcd_16207_0
I6;:Z:QdO2niNO`b?S2Hi[2
VzVl_Ya0ZRgdfkYTT3D<3e2
R1
Z99 w1671235567
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_lcd_16207_0.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_lcd_16207_0.v
L0 21
R3
r1
31
R4
R5
!s100 2Ph@PQ3=8Sf@0>[<g?Vg?1
!s108 1671237291.750000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_lcd_16207_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_lcd_16207_0.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_led_green
Ik0K^^EmYFAKR7=5NaiON<3
V9O1`gMi^3Vb4ec6SOjPDz1
R1
Z100 w1671235568
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_green.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_green.v
L0 21
R3
r1
31
R4
R5
!s100 IWYjdZhnf3h_WD]az4cd:1
!s108 1671237291.553000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_green.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_green.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_led_red
IKKdIS=Ez;JX4Afgh18SRU3
VPiL@<5g<=SzoNcC]jc4S73
R1
R100
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_red.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_red.v
L0 21
R3
r1
31
R4
R5
!s100 Aiaj51;Y<[A8HECNWI`^71
!s108 1671237291.665000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_red.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_red.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_rsp_xbar_demux
R6
Ia2mYh^kH3iZWehFEgSLnX1
VjJG`^]X7@Uh50X<[k@23:3
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv
L0 43
R3
r1
31
R14
R15
!s100 Qc3a1W=9K^UXnnZ1Lj8kH0
!s105 system_0_rsp_xbar_demux_sv_unit
!s108 1671237294.204000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_rsp_xbar_demux_006
R6
I33SIHWOl9UL?;A0Ufk<j61
V2Jkl>95QgT3hk=Zm8mh<^1
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv
L0 43
R3
r1
31
R14
R15
!s100 mMMz:SThfij^]o6fFBJ]`3
!s105 system_0_rsp_xbar_demux_006_sv_unit
!s108 1671237294.037000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_rsp_xbar_mux
R6
InTMCTA6n4hQDTaG^HWiOg1
V0I:1NeeRnef4Al`N^C^=@3
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv
L0 38
R3
r1
31
R14
R15
!s100 kfLfU@[2<0;>idR<UP=b?1
!s105 system_0_rsp_xbar_mux_sv_unit
!s108 1671237293.940000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_rsp_xbar_mux_001
R6
Im8LUjdBj?[fLK@DaCQUzA3
V6o]?nn6h11X1Wg=6`bZRG0
S1
R1
R8
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv
L0 38
R3
r1
31
R14
R15
!s100 H:g54<MiR1:MnD0]D8Y5?3
!s105 system_0_rsp_xbar_mux_001_sv_unit
!s108 1671237293.825000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_SD_CLK
IQK]@UA`[4J6Z>njENcn460
Vm^Ia_32TaS[T@o3CDWQH51
R1
R31
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_CLK.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_CLK.v
L0 21
R3
r1
31
R4
R5
nsystem_0_@s@d_@c@l@k
!s100 9LT_FG^j3PWdAoRImDL>M0
!s108 1671237289.361000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_CLK.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_CLK.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_SD_DAT
IWoMD:Zmfo61a1CNcQ3H1M0
V`oBfKF?aPkjNQP5`Tg0lm2
R1
w1671235571
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_DAT.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_DAT.v
L0 21
R3
r1
31
R4
R5
nsystem_0_@s@d_@d@a@t
!s100 B:^04kWjlel;J?0g@[jG51
!s108 1671237289.475000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_DAT.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_DAT.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_sdram_0
ID;[1?V4X0Tm>_JIRbB3oK2
VUzWXQ[>PcaKJ_:Uc;a^XO2
R1
R57
Z101 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v
Z102 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v
L0 158
R3
r1
31
Z103 !s108 1671237292.403000
Z104 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v|
Z105 !s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v|
R4
R5
!s100 1]jRIZ8diF?]eidImJi0D2
!i10b 1
!s85 0
!s101 -O0
vsystem_0_sdram_0_input_efifo_module
I>=IiSO=0^lHKJkBl:?[4C2
VKhNXTZKK^TAd9OIOHMMO53
R1
R57
R101
R102
L0 21
R3
r1
31
R103
R104
R105
R4
R5
!s100 D8W[i2lRPVbg7l>VJoBQl0
!i10b 1
!s85 0
!s101 -O0
vsystem_0_sdram_0_test_component
IP]Y0FaDVUA2aXQB^PPS<n1
V`lcgeeCVlK=Xa2_Dl9AeC1
R1
R57
Z106 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v
Z107 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v
L0 113
R3
r1
31
Z108 !s108 1671237292.491000
Z109 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v|
Z110 !s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v|
R4
R5
!s100 Vdb`VgenC9Tn_>0G@P]b13
!i10b 1
!s85 0
!s101 -O0
vsystem_0_sdram_0_test_component_ram_module
I_Zh^UM_Pj9l<=jiV7hE5i1
V[J>3LnKa;R5RjMSK>e6g81
R1
R57
R106
R107
L0 21
R3
r1
31
R108
R109
R110
R4
R5
!s100 W7Qf?m@KZ`6lhN7P?eB5e1
!i10b 1
!s85 0
!s101 -O0
vsystem_0_switch_pio
Ii<9nROK3DBEg[Wli0@D_Y3
VQo8RRQGFgm8H]Z1I0Uh9d2
R1
R55
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_switch_pio.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_switch_pio.v
L0 21
R3
r1
31
R4
R5
!s100 QPeLafiZOe2]M:Ljnc6HR1
!s108 1671237291.319000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_switch_pio.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_switch_pio.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_sysid_qsys_0
IT?Q5Wj@IRXCQ?O0l[NbW[3
VA34B>b?NAcmCh:[:z:RU42
R1
R56
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sysid_qsys_0.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sysid_qsys_0.v
L0 21
R3
r1
31
R4
R5
!s100 5WCR;2[6CLVKK]>k`Ci9b0
!s108 1671237288.872000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sysid_qsys_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sysid_qsys_0.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_timer_0
I[CBR3<MRCLAD4@6JPJ=XT2
Vh0dadkQeibUnegW;j@@b]3
R1
R99
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v
L0 21
R3
r1
31
R4
R5
!s100 TUA2ORb1BG7o95[`47:?F3
!s108 1671237291.841000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_tri_state_bridge_0_bridge_0
R6
I0EgG7j@R:iehW39eaY7TD1
V5[MU`OJASNQ_eWFADV`BD0
S1
R1
R56
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv
L0 26
R3
r1
31
R14
R15
!i10b 1
!s100 P9PjHRc;H=g3W>m_nDQ8a0
!s105 system_0_tri_state_bridge_0_bridge_0_sv_unit
!s85 0
!s108 1671237297.301000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv|
!s101 -O0
vsystem_0_tri_state_bridge_0_pinSharer_0
IoQ7UgNCdPdLITezmA1?Ri2
VAP^hBnlSdjoS<HnGfO0BZ3
R1
R56
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v
L0 9
R3
r1
31
R4
R5
nsystem_0_tri_state_bridge_0_pin@sharer_0
!s100 LDPH`lS5fC6??g@P_S;2N0
!s108 1671237289.118000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_tri_state_bridge_0_pinSharer_0_arbiter
R6
I]OQo430=miITg0@ole3W@1
V[J5^NS^1BNg@U[CMUF^I60
S1
R1
R24
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv
L0 36
R3
r1
31
R14
R15
nsystem_0_tri_state_bridge_0_pin@sharer_0_arbiter
!s100 Oie9ZPFGnelJPj:VlZj0`1
!s105 system_0_tri_state_bridge_0_pinSharer_0_arbiter_sv_unit
!s108 1671237297.116000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_tri_state_bridge_0_pinSharer_0_pin_sharer
R6
I`[b8N3Sg[N=WkJLzbUILo2
V7BVio<77_X_U<V<VQl`Ie1
S1
R1
R24
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv
L0 19
R3
r1
31
R14
R15
nsystem_0_tri_state_bridge_0_pin@sharer_0_pin_sharer
!s100 07V=7YOa@8XEVm@;VK[ob2
!s105 system_0_tri_state_bridge_0_pinSharer_0_pin_sharer_sv_unit
!s108 1671237297.206000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv|
!s90 -reportprogress|300|-sv|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv|
!i10b 1
!s85 0
!s101 -O0
vsystem_0_uart_0
I?BBJmh^`BGDJX3T^RZGob3
VlbCM1fS;ZUz>`b<E@m2I^0
R1
Z111 w1671235566
Z112 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v
Z113 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v
L0 789
R3
r1
31
Z114 !s108 1671237291.931000
Z115 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v|
Z116 !s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v|
R4
R5
!s100 7SWb7hJdAGo_GP5;aa6LO1
!i10b 1
!s85 0
!s101 -O0
vsystem_0_uart_0_regs
IhfV6U4cBCnJVMHFE4AYz;1
V<CBZc<=h6C3mc<o11UOli1
R1
R111
R112
R113
L0 544
R3
r1
31
R114
R115
R116
R4
R5
!s100 dh?_iP[[SCF@I6UN^IimI3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_uart_0_rx
IgVj1l0fOk:TPF[W?YQbZi2
VR?@[Nc7L]=JVjBc:TPBL32
R1
R111
R112
R113
L0 286
R3
r1
31
R114
R115
R116
R4
R5
!s100 PDdbIGlSY?YUQ9JPa;kbb3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_uart_0_rx_stimulus_source
Ia`9Q8=_f?YG7N=6gfOn480
VB4EM_3?i5SnP9=K@T;W7n1
R1
R111
R112
R113
L0 193
R3
r1
31
R114
R115
R116
R4
R5
!s100 k^S_HaXJz>j0F;bVMF:dA3
!i10b 1
!s85 0
!s101 -O0
vsystem_0_uart_0_tx
I@8k0oRL@@:P:71nn1iAV=1
Vg@hE@__Sfbj:e99E]7Z2P3
R1
R111
R112
R113
L0 21
R3
r1
31
R114
R115
R116
R4
R5
!s100 ;0GoU5GNROMPJelD[l5bf3
!i10b 1
!s85 0
!s101 -O0
vtornado_system_0_epcs_controller_atom
IX[bKkOk2ZR_?C0V>nI>i;2
Vf>ciCXOoDV8IGj;?oJ9MU0
R1
R57
R58
R59
L0 424
R3
r1
31
R60
R61
R62
R4
R5
!s100 T`ALjBg6XR@nm_4i=i=Cd0
!i10b 1
!s85 0
!s101 -O0
vVGA_Controller
IHl2GFcBAJW^`7n]R7TVWz3
V6Qe1S>J>9<[0ae3;6lZk63
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_Param.h
L0 1
R3
r1
31
R4
R5
n@v@g@a_@controller
!s100 OQU9ffLhTXF<kBA]e0QJ60
!s108 1671237292.649000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_Param.h|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vVGA_NIOS_CTRL
IRZMKH[h:kXVZ4`]T4^JXE2
VCOXO3]M]b<C3?7OJ2QjKI1
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v
L0 1
R3
r1
31
R4
R5
n@v@g@a_@n@i@o@s_@c@t@r@l
!s100 HE=H]mjJZFV2<OCSN3HdO0
!s108 1671237288.413000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v|
!i10b 1
!s85 0
!s101 -O0
vVGA_OSD_RAM
I9]8S?jOC^OOn0;RM^NJni2
VdZB6;i4T<E0HCEiLYYe<Y0
R1
R2
8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v
FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v
L0 1
R3
r1
31
R4
R5
n@v@g@a_@o@s@d_@r@a@m
!s100 G]J;iJ_a_M=3Dah;6i3En1
!s108 1671237288.509000
!s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|system_0|+incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v|
!i10b 1
!s85 0
!s101 -O0
Eweb_interface
R2
R32
R33
R34
R1
Z117 8C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/web_interface.vhd
Z118 FC:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/web_interface.vhd
l0
L5
V5>RNBY^l3[>cS?TR`lIQR3
R37
31
Z119 !s108 1671237297.585000
Z120 !s90 -reportprogress|300|-93|-work|system_0|C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/web_interface.vhd|
Z121 !s107 C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/web_interface.vhd|
R41
R42
!s100 L_[o8b5GNz77Fzb0eh;kG0
!i10b 1
Aa_web_interface
R32
R33
R34
DEx4 work 13 web_interface 0 22 5>RNBY^l3[>cS?TR`lIQR3
l28
L16
V0JLd?E@]kHkDAjhM=ejCB3
R37
31
R119
R120
R121
R41
R42
!s100 bHbT94IS<3[n?LHOVh@0i2
!i10b 1
