<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>myCount</header>
  <project-settings>
    <fam>ProASIC3E</fam>
    <die>A3PE1500</die>
    <package>208 PQFP</package>
    <speed-grade>-1</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/vmed/mg_degree/testMyCount/component/work/myCount</location>
    <state>GENERATED ( Wed Apr 12 11:19:08 2017 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\vmed\mg_degree\testMyCount\component\work\myCount\myCount.vhd</file>
    <file>C:\Users\vmed\mg_degree\testMyCount\hdl\myCount.vhd</file>
  </fileset>
  <io>
    <port-name>count[9]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>clk</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>nreset</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[10]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>pIMP</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[8]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>nIMP</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>count[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2A</core-exttype>
    <core-name>AND2A_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2A</core-exttype>
    <core-name>AND2A_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1</core-exttype>
    <core-name>DFN1_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1</core-exttype>
    <core-name>DFN1_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1</core-exttype>
    <core-name>DFN1_2</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1</core-exttype>
    <core-name>DFN1_3</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1</core-exttype>
    <core-name>DFN1_4</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1</core-exttype>
    <core-name>DFN1_5</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>myRevCount</core-exttype>
    <core-location>hdl\myCount.vhd</core-location>
    <core-name>myRevCount_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for myCount</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
