#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 24 12:19:30 2017
# Process ID: 828
# Current directory: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3928 E:\ECE532\git\GrandTheftAuto\newestgit\GrandTheftAuto\project_1\project_1.xpr
# Log file: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/vivado.log
# Journal file: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/SWLED'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0'. The one found in IP location 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full' will take precedence over the same IP in location w:/img_proc_full
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1162.383 ; gain = 517.129
open_bd_design {E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 - stream_jpg_yy_nv_mn_v1_0_wed2_0
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_1
Adding cell -- user:user:switch_led_out:1.0 - switch_led_out_0
Adding cell -- utoronto.ca:user:WR:1.0 - WR_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Excluding </PmodWIFI_0/AXI_LITE_SPI/Reg0> from </microblaze_1/Data>
Excluding </PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> from </microblaze_1/Data>
Excluding </PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> from </microblaze_1/Data>
Excluding </PmodWIFI_0/S_AXI_TIMER/Reg0> from </microblaze_1/Data>
Excluding </PmodWIFI_0/AXI_LITE_SPI/Reg0> from </microblaze_1/Instruction>
Excluding </PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> from </microblaze_1/Instruction>
Excluding </PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> from </microblaze_1/Instruction>
Excluding </PmodWIFI_0/S_AXI_TIMER/Reg0> from </microblaze_1/Instruction>
Excluding </switch_led_out_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Data>
Excluding </WR_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Data>
Excluding </switch_led_out_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Instruction>
Excluding </WR_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Instruction>
Successfully read diagram <design_1> from BD file <E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1453.293 ; gain = 277.852
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_1/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_0A: 1083	-CLKOUT1 Register 1
DADDR_0B: 0080	-CLKOUT1 Register 2
DADDR_0A: 1083	-CLKOUT1 Register 1
DADDR_0B: 0080	-CLKOUT1 Register 2
DADDR_0C: 1514	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0C: 1514	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0E: 128a	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_0E: 128a	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_0A: 1083	-CLKOUT1 Register 1
DADDR_0B: 0080	-CLKOUT1 Register 2
DADDR_0A: 1083	-CLKOUT1 Register 1
DADDR_0B: 0080	-CLKOUT1 Register 2
DADDR_0C: 1514	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0C: 1514	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0E: 128a	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_0E: 128a	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
WARNING: [BD 41-1684] Pin /clk_wiz_1/reset is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets reset_rtl_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins clk_wiz_1/resetn]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz_1/resetn
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
connect_bd_net [get_bd_pins clk_wiz_1/clk_out4] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/slow_clock]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out3] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/clk_25]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out2] [get_bd_pins mig_7series_0/sys_clk_i]
include_bd_addr_seg [get_bd_addr_segs -excluded microblaze_0/Data/SEG_WR_0_S00_AXI_reg]
Including </WR_0/S00_AXI/S00_AXI_reg> into </microblaze_0/Data>
include_bd_addr_seg [get_bd_addr_segs -excluded microblaze_0/Instruction/SEG_WR_0_S00_AXI_reg]
Including </WR_0/S00_AXI/S00_AXI_reg> into </microblaze_0/Instruction>
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x40000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb
/WR_0/reg10
/WR_0/reg11
/WR_0/reg12
/WR_0/reg13
/WR_0/reg14
/WR_0/reg15
/WR_0/reg16

validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1575.227 ; gain = 0.000
save_bd_design
Wrote  : <E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run PmodWIFI_pmod_bridge_0_0_synth_1
reset_run synth_1
launch_runs impl_1
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb
/WR_0/reg10
/WR_0/reg11
/WR_0/reg12
/WR_0/reg13
/WR_0/reg14
/WR_0/reg15
/WR_0/reg16

WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_BID'(1) to net 'microblaze_1_M_AXI_DC_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_RID'(1) to net 'microblaze_1_M_AXI_DC_RID'(3) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read'(2) to net 'WR_0_reg1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/WR_0/reg9'(8) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_img_proc_write'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/dina'(32) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_edge_ram_din'(20) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [IP_Flow 19-3420] Updated PmodWIFI_pmod_bridge_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded PmodWIFI_axi_quad_spi_0_0 (AXI Quad SPI 3.2) from revision 10 to revision 8
INFO: [IP_Flow 19-3422] Upgraded PmodWIFI_axi_gpio_0_0 (AXI GPIO 2.0) from revision 13 to revision 11
INFO: [IP_Flow 19-3422] Upgraded PmodWIFI_axi_gpio_1_0 (AXI GPIO 2.0) from revision 13 to revision 11
INFO: [IP_Flow 19-3422] Upgraded PmodWIFI_axi_timer_0_0 (AXI Timer 2.0) from revision 13 to revision 11
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_led_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_us .
Exporting to file E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PmodWIFI_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PmodWIFI_axi_gpio_1_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'PmodWIFI_axi_gpio_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PmodWIFI_axi_quad_spi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PmodWIFI_axi_quad_spi_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'PmodWIFI_axi_quad_spi_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PmodWIFI_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PmodWIFI_axi_gpio_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'PmodWIFI_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PmodWIFI_pmod_bridge_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PmodWIFI_pmod_bridge_0_0'...
[Fri Mar 24 13:08:32 2017] Launched PmodWIFI_pmod_bridge_0_0_synth_1, synth_1...
Run output will be captured here:
PmodWIFI_pmod_bridge_0_0_synth_1: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/PmodWIFI_pmod_bridge_0_0_synth_1/runme.log
synth_1: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 24 13:08:32 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 1599.883 ; gain = 24.656
reset_run synth_1
open_bd_design {E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project -directory E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/ece532/git/grandtheftauto/newestgit/grandtheftauto/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/SWLED'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0'. The one found in IP location 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full' will take precedence over the same IP in location w:/img_proc_full
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1599.883 ; gain = 0.000
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project project_1
current_project stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 24 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0'. The one found in IP location 'e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full' will take precedence over the same IP in location w:/img_proc_full
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -log ip_upgrade.log
Upgrading 'E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (stream_jpg_yy_nv_mn_v1_0_v1_0_wed2 1.0) from revision 23 to revision 24
Wrote  : <E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/ip_upgrade.log'.
generate_target all [get_files  E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x40000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/WR_0/reg10
/WR_0/reg11
/WR_0/reg12
/WR_0/reg13
/WR_0/reg14
/WR_0/reg15
/WR_0/reg16
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb

WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_BID'(1) to net 'microblaze_1_M_AXI_DC_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_RID'(1) to net 'microblaze_1_M_AXI_DC_RID'(3) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read'(2) to net 'WR_0_reg1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/WR_0/reg9'(8) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_img_proc_write'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/dina'(32) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_edge_ram_din'(20) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_led_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_us .
Exporting to file E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1798.086 ; gain = 35.516
export_ip_user_files -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files -ipstatic_source_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/ipstatic -force -quiet
launch_runs impl_1 -jobs 8
[Fri Mar 24 13:25:27 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 24 13:25:27 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/impl_1/runme.log
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 24 14:01:02 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2592 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/.Xil/Vivado-828-BA3155WS15/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2994.453 ; gain = 548.906
INFO: [Timing 38-2] Deriving generated clocks [E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/.Xil/Vivado-828-BA3155WS15/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/.Xil/Vivado-828-BA3155WS15/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [e:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/impl_1/.Xil/Vivado-3260-BA3155WS15/dbg_hub_CV.0/out/xsdbm.xdc:11]
Finished Parsing XDC File [E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/.Xil/Vivado-828-BA3155WS15/dcp/design_1_wrapper.xdc]
Parsing XDC File [E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/.Xil/Vivado-828-BA3155WS15/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/.Xil/Vivado-828-BA3155WS15/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3170.941 ; gain = 95.367
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3170.941 ; gain = 95.367
Generating merged BMM file for the design top 'design_1_wrapper'...
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1226 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 256 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 222 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 593 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 3233.922 ; gain = 1093.707
open_report: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3346.184 ; gain = 98.465
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports reset_rtl]
open_bd_design {E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x40000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/WR_0/reg10
/WR_0/reg11
/WR_0/reg12
/WR_0/reg13
/WR_0/reg14
/WR_0/reg15
/WR_0/reg16
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb

WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_BID'(1) to net 'microblaze_1_M_AXI_DC_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_RID'(1) to net 'microblaze_1_M_AXI_DC_RID'(3) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read'(2) to net 'WR_0_reg1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/WR_0/reg9'(8) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_img_proc_write'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/dina'(32) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_edge_ram_din'(20) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_led_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_us .
Exporting to file E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3559.680 ; gain = 38.531
export_ip_user_files -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files -ipstatic_source_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/ipstatic -force -quiet
generate_target all [get_files  E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_pmod_bridge_0_0/PmodWIFI_pmod_bridge_0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PmodWIFI_pmod_bridge_0_0'...
generate_target all [get_files  {E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_gpio_1_0/PmodWIFI_axi_gpio_1_0.xci E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0.xci E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_gpio_0_0/PmodWIFI_axi_gpio_0_0.xci}]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PmodWIFI_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PmodWIFI_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PmodWIFI_axi_quad_spi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PmodWIFI_axi_quad_spi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PmodWIFI_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PmodWIFI_axi_gpio_0_0'...
export_ip_user_files -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_gpio_1_0/PmodWIFI_axi_gpio_1_0.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_gpio_0_0/PmodWIFI_axi_gpio_0_0.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_pmod_bridge_0_0/PmodWIFI_pmod_bridge_0_0.xci] -no_script -force -quiet
reset_run PmodWIFI_pmod_bridge_0_0_synth_1
launch_run -jobs 8 PmodWIFI_pmod_bridge_0_0_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_pmod_bridge_0_0/PmodWIFI_pmod_bridge_0_0.xci' is already up-to-date
[Fri Mar 24 14:19:17 2017] Launched PmodWIFI_pmod_bridge_0_0_synth_1...
Run output will be captured here: E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/PmodWIFI_pmod_bridge_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_gpio_1_0/PmodWIFI_axi_gpio_1_0.xci] -directory E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files -ipstatic_source_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/ipstatic -force -quiet
export_simulation -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0.xci] -directory E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files -ipstatic_source_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/ipstatic -force -quiet
export_simulation -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_axi_gpio_0_0/PmodWIFI_axi_gpio_0_0.xci] -directory E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files -ipstatic_source_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/ipstatic -force -quiet
export_simulation -of_objects [get_files E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/ip/PmodWIFI_pmod_bridge_0_0/PmodWIFI_pmod_bridge_0_0.xci] -directory E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files -ipstatic_source_dir E:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.ip_user_files/ipstatic -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 24 14:24:22 2017...
