{
  "0.5.1": {
    "type": "catalogRender",
    "schema": 1,
    "eval": {
      "version": "0.5.1",
      "pname": "svlint",
      "name": "svlint-0.5.1",
      "system": "aarch64-darwin",
      "outputs": {
        "out": "/nix/store/hbbq84anyn96fgipa7nwb35djf79yiih-svlint-0.5.1"
      },
      "meta": {
        "outputsToInstall": [
          "out"
        ],
        "description": "SystemVerilog linter",
        "position": "/nix/store/a3i6cnnswvdg4k38jmibnjms65rjvyi7-source/pkgs/development/tools/analysis/svlint/default.nix:20",
        "unfree": false
      }
    },
    "element": {
      "attrPath": "legacyPackages.aarch64-darwin.stable.svlint",
      "originalUrl": "flake:floxpkgs",
      "outputs": null,
      "storePaths": [
        "/nix/store/hbbq84anyn96fgipa7nwb35djf79yiih-svlint-0.5.1"
      ],
      "url": "github:flox/floxpkgs/dfd82985c273aac6eced03625f454b334daae2e8"
    },
    "source": {
      "locked": {
        "revCount": 379159,
        "lastModified": 1653060744
      }
    }
  }
}
