Analysis & Synthesis report for distance_top
Tue Jun 28 21:14:50 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |distance_top|distance_drive:u_distance|s_current
 12. State Machine - |distance_top|sel_drive:u_sel_drive|current_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|altsyncram_jqb1:FIFOram
 20. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: data_drive:u_data_drive
 22. Parameter Settings for User Entity Instance: sel_drive:u_sel_drive
 23. Parameter Settings for User Entity Instance: distance_drive:u_distance
 24. Parameter Settings for User Entity Instance: uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component
 25. Parameter Settings for User Entity Instance: beep_dirve:u_beep_dirve
 26. Parameter Settings for User Entity Instance: key_debounce:u_key_debounce
 27. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod0
 28. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div5
 29. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod5
 30. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div4
 31. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod4
 32. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div3
 33. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod3
 34. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div2
 35. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod2
 36. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div1
 37. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod1
 38. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_mult:Mult0
 39. Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: beep_dirve:u_beep_dirve|lpm_mult:Mult1
 41. Parameter Settings for Inferred Entity Instance: sel_drive:u_sel_drive|lpm_divide:Mod0
 42. Parameter Settings for Inferred Entity Instance: beep_dirve:u_beep_dirve|lpm_mult:Mult0
 43. Parameter Settings for Inferred Entity Instance: beep_dirve:u_beep_dirve|lpm_mult:Mult2
 44. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_mult:Mult0
 45. altpll Parameter Settings by Entity Instance
 46. scfifo Parameter Settings by Entity Instance
 47. lpm_mult Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst"
 49. Port Connectivity Checks: "uart_drive:u_uart_drive|uart_tx:u_uart_tx"
 50. Port Connectivity Checks: "uart_drive:u_uart_drive"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 28 21:14:50 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; distance_top                                    ;
; Top-level Entity Name              ; distance_top                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,823                                           ;
;     Total combinational functions  ; 3,708                                           ;
;     Dedicated logic registers      ; 1,465                                           ;
; Total registers                    ; 1465                                            ;
; Total pins                         ; 44                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; distance_top       ; distance_top       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; ../src/uart_drive.v              ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v                      ;         ;
; ../src/distance.dirve.v          ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v                  ;         ;
; ../src/vga_dirve.v               ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v                       ;         ;
; ../src/key_debounce.v            ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v                    ;         ;
; ../src/data_drive.v              ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v                      ;         ;
; ../src/uart_tx.v                 ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v                         ;         ;
; ../src/beep_dirve.v              ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v                      ;         ;
; ../src/sel_drive.v               ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v                       ;         ;
; ../src/seg_drive.v               ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v                       ;         ;
; ../src/distance_top.v            ; yes             ; User Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v                    ;         ;
; ../ip/pll.v                      ; yes             ; User Wizard-Generated File   ; G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v                              ;         ;
; ../ip/tx_fifo.v                  ; yes             ; User Wizard-Generated File   ; G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v                   ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_h141.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/scfifo_h141.tdf                ;         ;
; db/a_dpfifo_o741.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf              ;         ;
; db/altsyncram_jqb1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/altsyncram_jqb1.tdf            ;         ;
; db/cmpr_ls8.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cmpr_ls8.tdf                   ;         ;
; db/cntr_2ob.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_2ob.tdf                   ;         ;
; db/cntr_fo7.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_fo7.tdf                   ;         ;
; db/cntr_3ob.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_3ob.tdf                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_0bm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_0bm.tdf             ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_llh.tdf        ;         ;
; db/alt_u_div_u6f.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf              ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_7pc.tdf                ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_8pc.tdf                ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_hkm.tdf             ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_9nh.tdf        ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_6af.tdf              ;         ;
; db/lpm_divide_ekm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_ekm.tdf             ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_6nh.tdf        ;         ;
; db/alt_u_div_0af.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_0af.tdf              ;         ;
; db/lpm_divide_akm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_akm.tdf             ;         ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_2nh.tdf        ;         ;
; db/alt_u_div_o9f.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_o9f.tdf              ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_0jm.tdf             ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_olh.tdf        ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_47f.tdf              ;         ;
; db/lpm_divide_tim.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_tim.tdf             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_gft.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/mult_gft.tdf                   ;         ;
; db/lpm_divide_7jm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_7jm.tdf             ;         ;
; db/sign_div_unsign_vlh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_vlh.tdf        ;         ;
; db/alt_u_div_i7f.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_i7f.tdf              ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_fcm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_fcm.tdf             ;         ;
; db/sign_div_unsign_4nh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_4nh.tdf        ;         ;
; db/alt_u_div_s9f.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf              ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_mgh.tdf                ;         ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_qgh.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,823       ;
;                                             ;             ;
; Total combinational functions               ; 3708        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1398        ;
;     -- 3 input functions                    ; 798         ;
;     -- <=2 input functions                  ; 1512        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2665        ;
;     -- arithmetic mode                      ; 1043        ;
;                                             ;             ;
; Total registers                             ; 1465        ;
;     -- Dedicated logic registers            ; 1465        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 44          ;
; Total memory bits                           ; 2048        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 2           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 1473        ;
; Total fan-out                               ; 16664       ;
; Average fan-out                             ; 3.16        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |distance_top                                     ; 3708 (52)           ; 1465 (30)                 ; 2048        ; 2            ; 0       ; 1         ; 44   ; 0            ; |distance_top                                                                                                                                                ; distance_top        ; work         ;
;    |beep_dirve:u_beep_dirve|                      ; 217 (120)           ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve                                                                                                                        ; beep_dirve          ; work         ;
;       |lpm_mult:Mult0|                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;       |lpm_mult:Mult1|                            ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult1                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore            ; work         ;
;       |lpm_mult:Mult2|                            ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 84 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_mgh:auto_generated|    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; add_sub_mgh         ; work         ;
;                |lpm_add_sub:adder[1]|             ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_mgh:auto_generated|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_mgh:auto_generated                      ; add_sub_mgh         ; work         ;
;                |mpar_add:sub_par_add|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_qgh:auto_generated| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ; add_sub_qgh         ; work         ;
;    |data_drive:u_data_drive|                      ; 875 (869)           ; 1112 (1112)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|data_drive:u_data_drive                                                                                                                        ; data_drive          ; work         ;
;       |lpm_mult:Mult0|                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|data_drive:u_data_drive|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|data_drive:u_data_drive|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;    |distance_drive:u_distance|                    ; 2181 (112)          ; 89 (89)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |distance_top|distance_drive:u_distance                                                                                                                      ; distance_drive      ; work         ;
;       |lpm_divide:Div0|                           ; 389 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div0                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_7jm:auto_generated|          ; 389 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div0|lpm_divide_7jm:auto_generated                                                                        ; lpm_divide_7jm      ; work         ;
;             |sign_div_unsign_vlh:divider|         ; 389 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider                                            ; sign_div_unsign_vlh ; work         ;
;                |alt_u_div_i7f:divider|            ; 389 (389)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider                      ; alt_u_div_i7f       ; work         ;
;       |lpm_divide:Div1|                           ; 200 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div1                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_tim:auto_generated|          ; 200 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div1|lpm_divide_tim:auto_generated                                                                        ; lpm_divide_tim      ; work         ;
;             |sign_div_unsign_llh:divider|         ; 200 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                            ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_u6f:divider|            ; 200 (200)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                      ; alt_u_div_u6f       ; work         ;
;       |lpm_divide:Div2|                           ; 259 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div2                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|          ; 259 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div2|lpm_divide_0jm:auto_generated                                                                        ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_olh:divider|         ; 259 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                            ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|            ; 259 (259)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                      ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Div3|                           ; 279 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div3                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_akm:auto_generated|          ; 279 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div3|lpm_divide_akm:auto_generated                                                                        ; lpm_divide_akm      ; work         ;
;             |sign_div_unsign_2nh:divider|         ; 279 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div3|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider                                            ; sign_div_unsign_2nh ; work         ;
;                |alt_u_div_o9f:divider|            ; 279 (279)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div3|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                      ; alt_u_div_o9f       ; work         ;
;       |lpm_divide:Div4|                           ; 209 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div4                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_ekm:auto_generated|          ; 209 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div4|lpm_divide_ekm:auto_generated                                                                        ; lpm_divide_ekm      ; work         ;
;             |sign_div_unsign_6nh:divider|         ; 209 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div4|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                                            ; sign_div_unsign_6nh ; work         ;
;                |alt_u_div_0af:divider|            ; 209 (209)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div4|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                      ; alt_u_div_0af       ; work         ;
;       |lpm_divide:Div5|                           ; 97 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div5                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_hkm:auto_generated|          ; 97 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div5|lpm_divide_hkm:auto_generated                                                                        ; lpm_divide_hkm      ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 97 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div5|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                            ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|            ; 97 (97)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Div5|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                      ; alt_u_div_6af       ; work         ;
;       |lpm_divide:Mod0|                           ; 203 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod0                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|          ; 203 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod0|lpm_divide_0bm:auto_generated                                                                        ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_llh:divider|         ; 203 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                            ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_u6f:divider|            ; 203 (203)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                      ; alt_u_div_u6f       ; work         ;
;       |lpm_divide:Mod1|                           ; 166 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod1                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|          ; 166 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                                        ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_llh:divider|         ; 166 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                            ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_u6f:divider|            ; 166 (166)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                      ; alt_u_div_u6f       ; work         ;
;       |lpm_divide:Mod2|                           ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod2                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                                        ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_llh:divider|         ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                            ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_u6f:divider|            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                      ; alt_u_div_u6f       ; work         ;
;       |lpm_divide:Mod3|                           ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod3                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|          ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated                                                                        ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_llh:divider|         ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                            ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_u6f:divider|            ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                      ; alt_u_div_u6f       ; work         ;
;       |lpm_divide:Mod4|                           ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod4                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_0bm:auto_generated|          ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod4|lpm_divide_0bm:auto_generated                                                                        ; lpm_divide_0bm      ; work         ;
;             |sign_div_unsign_llh:divider|         ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                            ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_u6f:divider|            ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                      ; alt_u_div_u6f       ; work         ;
;       |lpm_mult:Mult0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_mult:Mult0                                                                                                       ; lpm_mult            ; work         ;
;          |mult_gft:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |distance_top|distance_drive:u_distance|lpm_mult:Mult0|mult_gft:auto_generated                                                                               ; mult_gft            ; work         ;
;    |key_debounce:u_key_debounce|                  ; 37 (37)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|key_debounce:u_key_debounce                                                                                                                    ; key_debounce        ; work         ;
;    |pll:pll_inst|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|pll:pll_inst                                                                                                                                   ; pll                 ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|pll:pll_inst|altpll:altpll_component                                                                                                           ; altpll              ; work         ;
;          |pll_altpll:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                 ; pll_altpll          ; work         ;
;    |seg_drive:u_seg_drive|                        ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|seg_drive:u_seg_drive                                                                                                                          ; seg_drive           ; work         ;
;    |sel_drive:u_sel_drive|                        ; 79 (38)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|sel_drive:u_sel_drive                                                                                                                          ; sel_drive           ; work         ;
;       |lpm_divide:Mod0|                           ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|sel_drive:u_sel_drive|lpm_divide:Mod0                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_fcm:auto_generated|          ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|sel_drive:u_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated                                                                            ; lpm_divide_fcm      ; work         ;
;             |sign_div_unsign_4nh:divider|         ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|sel_drive:u_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated|sign_div_unsign_4nh:divider                                                ; sign_div_unsign_4nh ; work         ;
;                |alt_u_div_s9f:divider|            ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|sel_drive:u_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                          ; alt_u_div_s9f       ; work         ;
;    |uart_drive:u_uart_drive|                      ; 120 (39)            ; 84 (20)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive                                                                                                                        ; uart_drive          ; work         ;
;       |tx_fifo:tx_fifo_inst|                      ; 47 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst                                                                                                   ; tx_fifo             ; work         ;
;          |scfifo:scfifo_component|                ; 47 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component                                                                           ; scfifo              ; work         ;
;             |scfifo_h141:auto_generated|          ; 47 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated                                                ; scfifo_h141         ; work         ;
;                |a_dpfifo_o741:dpfifo|             ; 47 (24)             ; 37 (14)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo                           ; a_dpfifo_o741       ; work         ;
;                   |altsyncram_jqb1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|altsyncram_jqb1:FIFOram   ; altsyncram_jqb1     ; work         ;
;                   |cntr_2ob:rd_ptr_msb|           ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|cntr_2ob:rd_ptr_msb       ; cntr_2ob            ; work         ;
;                   |cntr_3ob:wr_ptr|               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|cntr_3ob:wr_ptr           ; cntr_3ob            ; work         ;
;                   |cntr_fo7:usedw_counter|        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|cntr_fo7:usedw_counter    ; cntr_fo7            ; work         ;
;       |uart_tx:u_uart_tx|                         ; 34 (34)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx                                                                                                      ; uart_tx             ; work         ;
;    |vga_dirve:u_vga_dirve|                        ; 114 (114)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |distance_top|vga_dirve:u_vga_dirve                                                                                                                          ; vga_dirve           ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|altsyncram_jqb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |distance_top|pll:pll_inst                                 ; ../ip/pll.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |distance_top|uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst ; ../ip/tx_fifo.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |distance_top|distance_drive:u_distance|s_current                                                               ;
+-------------------------+--------------------+------------------+------------------+------------------+-------------------------+
; Name                    ; s_current.s_accept ; s_current.s_wait ; s_current.s_send ; s_current.s_idle ; s_current.s_accept_wait ;
+-------------------------+--------------------+------------------+------------------+------------------+-------------------------+
; s_current.s_idle        ; 0                  ; 0                ; 0                ; 0                ; 0                       ;
; s_current.s_send        ; 0                  ; 0                ; 1                ; 1                ; 0                       ;
; s_current.s_wait        ; 0                  ; 1                ; 0                ; 1                ; 0                       ;
; s_current.s_accept      ; 1                  ; 0                ; 0                ; 1                ; 0                       ;
; s_current.s_accept_wait ; 0                  ; 0                ; 0                ; 1                ; 1                       ;
+-------------------------+--------------------+------------------+------------------+------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |distance_top|sel_drive:u_sel_drive|current_state                                                                                              ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; current_state.state5 ; current_state.state4 ; current_state.state3 ; current_state.state2 ; current_state.state1 ; current_state.state0 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; current_state.state0 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; current_state.state1 ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; current_state.state2 ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; current_state.state3 ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; current_state.state4 ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state.state5 ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal        ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------+------------------------+
; sel_drive:u_sel_drive|next_state.state5_180        ; sel_drive:u_sel_drive|flag ; yes                    ;
; sel_drive:u_sel_drive|next_state.state4_184        ; sel_drive:u_sel_drive|flag ; yes                    ;
; sel_drive:u_sel_drive|next_state.state3_188        ; sel_drive:u_sel_drive|flag ; yes                    ;
; sel_drive:u_sel_drive|next_state.state2_192        ; sel_drive:u_sel_drive|flag ; yes                    ;
; sel_drive:u_sel_drive|next_state.state1_196        ; sel_drive:u_sel_drive|flag ; yes                    ;
; sel_drive:u_sel_drive|next_state.state0_200        ; sel_drive:u_sel_drive|flag ; yes                    ;
; uart_drive:u_uart_drive|flag                       ; GND                        ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                            ;                        ;
+----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-----------------------------------------------------+---------------------------------------------------------+
; Register name                                       ; Reason for Removal                                      ;
+-----------------------------------------------------+---------------------------------------------------------+
; uart_drive:u_uart_drive|uart_tx:u_uart_tx|data_r[0] ; Stuck at GND due to stuck port data_in                  ;
; sel_drive:u_sel_drive|cnt[10..20]                   ; Stuck at GND due to stuck port data_in                  ;
; data_drive:u_data_drive|rgb_data_r[5]               ; Stuck at GND due to stuck port data_in                  ;
; vga_dirve:u_vga_dirve|rgb[5]                        ; Stuck at GND due to stuck port data_in                  ;
; uart_drive:u_uart_drive|data[7]                     ; Stuck at GND due to stuck port data_in                  ;
; led[1]~reg0                                         ; Merged with led[0]~reg0                                 ;
; led[2]~reg0                                         ; Merged with led[0]~reg0                                 ;
; led[3]~reg0                                         ; Merged with led[0]~reg0                                 ;
; seg_drive:u_seg_drive|display_data_r[23]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[23] ;
; uart_drive:u_uart_drive|distance_data_r[23]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[23] ;
; seg_drive:u_seg_drive|display_data_r[22]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[22] ;
; uart_drive:u_uart_drive|distance_data_r[22]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[22] ;
; seg_drive:u_seg_drive|display_data_r[21]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[21] ;
; uart_drive:u_uart_drive|distance_data_r[21]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[21] ;
; seg_drive:u_seg_drive|display_data_r[20]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[20] ;
; uart_drive:u_uart_drive|distance_data_r[20]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[20] ;
; seg_drive:u_seg_drive|display_data_r[19]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[19] ;
; uart_drive:u_uart_drive|distance_data_r[19]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[19] ;
; seg_drive:u_seg_drive|display_data_r[18]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[18] ;
; seg_drive:u_seg_drive|display_data_r[17]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[17] ;
; seg_drive:u_seg_drive|display_data_r[16]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[16] ;
; seg_drive:u_seg_drive|display_data_r[15]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[15] ;
; uart_drive:u_uart_drive|distance_data_r[15]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[15] ;
; seg_drive:u_seg_drive|display_data_r[14]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[14] ;
; uart_drive:u_uart_drive|distance_data_r[14]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[14] ;
; seg_drive:u_seg_drive|display_data_r[13]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[13] ;
; uart_drive:u_uart_drive|distance_data_r[13]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[13] ;
; seg_drive:u_seg_drive|display_data_r[12]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[12] ;
; uart_drive:u_uart_drive|distance_data_r[12]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[12] ;
; seg_drive:u_seg_drive|display_data_r[11]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[11] ;
; uart_drive:u_uart_drive|distance_data_r[11]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[11] ;
; seg_drive:u_seg_drive|display_data_r[10]            ; Merged with beep_dirve:u_beep_dirve|distance_data_r[10] ;
; uart_drive:u_uart_drive|distance_data_r[10]         ; Merged with beep_dirve:u_beep_dirve|distance_data_r[10] ;
; seg_drive:u_seg_drive|display_data_r[9]             ; Merged with beep_dirve:u_beep_dirve|distance_data_r[9]  ;
; uart_drive:u_uart_drive|distance_data_r[9]          ; Merged with beep_dirve:u_beep_dirve|distance_data_r[9]  ;
; seg_drive:u_seg_drive|display_data_r[8]             ; Merged with beep_dirve:u_beep_dirve|distance_data_r[8]  ;
; uart_drive:u_uart_drive|distance_data_r[8]          ; Merged with beep_dirve:u_beep_dirve|distance_data_r[8]  ;
; seg_drive:u_seg_drive|display_data_r[7]             ; Merged with uart_drive:u_uart_drive|distance_data_r[7]  ;
; seg_drive:u_seg_drive|display_data_r[6]             ; Merged with uart_drive:u_uart_drive|distance_data_r[6]  ;
; seg_drive:u_seg_drive|display_data_r[5]             ; Merged with uart_drive:u_uart_drive|distance_data_r[5]  ;
; seg_drive:u_seg_drive|display_data_r[4]             ; Merged with uart_drive:u_uart_drive|distance_data_r[4]  ;
; seg_drive:u_seg_drive|display_data_r[3]             ; Merged with uart_drive:u_uart_drive|distance_data_r[3]  ;
; seg_drive:u_seg_drive|display_data_r[2]             ; Merged with uart_drive:u_uart_drive|distance_data_r[2]  ;
; seg_drive:u_seg_drive|display_data_r[1]             ; Merged with uart_drive:u_uart_drive|distance_data_r[1]  ;
; seg_drive:u_seg_drive|display_data_r[0]             ; Merged with uart_drive:u_uart_drive|distance_data_r[0]  ;
; data_drive:u_data_drive|rgb_data_r[11..14]          ; Merged with data_drive:u_data_drive|rgb_data_r[15]      ;
; data_drive:u_data_drive|rgb_data_r[0..4,6..9]       ; Merged with data_drive:u_data_drive|rgb_data_r[10]      ;
; data_drive:u_data_drive|distance_data_r[0]          ; Merged with uart_drive:u_uart_drive|distance_data_r[4]  ;
; distance_drive:u_distance|s_current~4               ; Lost fanout                                             ;
; distance_drive:u_distance|s_current~5               ; Lost fanout                                             ;
; sel_drive:u_sel_drive|current_state~4               ; Lost fanout                                             ;
; sel_drive:u_sel_drive|current_state~5               ; Lost fanout                                             ;
; sel_drive:u_sel_drive|current_state~6               ; Lost fanout                                             ;
; distance_drive:u_distance|distance_data_r[19]       ; Stuck at GND due to stuck port data_in                  ;
; beep_dirve:u_beep_dirve|distance_data_r[23]         ; Stuck at GND due to stuck port data_in                  ;
; Total Number of Removed Registers = 76              ;                                                         ;
+-----------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                ;
+---------------------------------------+---------------------------+----------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------------+---------------------------+----------------------------------------+
; data_drive:u_data_drive|rgb_data_r[5] ; Stuck at GND              ; vga_dirve:u_vga_dirve|rgb[5]           ;
;                                       ; due to stuck port data_in ;                                        ;
+---------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1465  ;
; Number of registers using Synchronous Clear  ; 126   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1465  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1210  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; beep_dirve:u_beep_dirve|beep           ; 4       ;
; vga_dirve:u_vga_dirve|h_sync           ; 3       ;
; vga_dirve:u_vga_dirve|v_sync           ; 2       ;
; key_debounce:u_key_debounce|key_r1[0]  ; 2       ;
; key_debounce:u_key_debounce|key_r0[0]  ; 2       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |distance_top|distance_drive:u_distance|cnt_wait[11]                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |distance_top|vga_dirve:u_vga_dirve|cnt_v[6]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |distance_top|data_drive:u_data_drive|cnt[5]                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx|cnt_bps[12] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx|cnt_bit[0]  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 21 LEs               ; 9 LEs                  ; Yes        ; |distance_top|uart_drive:u_uart_drive|data[2]                       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |distance_top|distance_drive:u_distance|cnt_distance[10]            ;
; 64:1               ; 4 bits    ; 168 LEs       ; 28 LEs               ; 140 LEs                ; No         ; |distance_top|seg_drive:u_seg_drive|Selector3                       ;
; 100:1              ; 11 bits   ; 726 LEs       ; 726 LEs              ; 0 LEs                  ; No         ; |distance_top|data_drive:u_data_drive|Mux9                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|altsyncram_jqb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 50                    ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_drive:u_data_drive ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; NUM            ; 100   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sel_drive:u_sel_drive ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; MAX_NUM        ; 1000  ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: distance_drive:u_distance ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; s_idle         ; 0     ; Signed Integer                                ;
; s_send         ; 1     ; Signed Integer                                ;
; s_wait         ; 2     ; Signed Integer                                ;
; s_accept       ; 3     ; Signed Integer                                ;
; s_accept_wait  ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                  ;
; CBXI_PARAMETER          ; scfifo_h141  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beep_dirve:u_beep_dirve ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; MAX_DISTANCE   ; 20       ; Signed Integer                           ;
; MIN_DISTANCE   ; 10       ; Signed Integer                           ;
; MAX_TIME       ; 50000000 ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_debounce:u_key_debounce ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; KEY_W          ; 1       ; Signed Integer                                ;
; TIME_20MS      ; 1000000 ; Signed Integer                                ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 17             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 14             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_akm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 7              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 17           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 26           ; Untyped                   ;
; LPM_WIDTHR                                     ; 26           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_gft     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance_drive:u_distance|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_7jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: beep_dirve:u_beep_dirve|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 4            ; Untyped                 ;
; LPM_WIDTHB                                     ; 10           ; Untyped                 ;
; LPM_WIDTHP                                     ; 14           ; Untyped                 ;
; LPM_WIDTHR                                     ; 14           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sel_drive:u_sel_drive|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                                      ;
; LPM_WIDTHD             ; 10             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_fcm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: beep_dirve:u_beep_dirve|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 4            ; Untyped                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                 ;
; LPM_WIDTHP                                     ; 11           ; Untyped                 ;
; LPM_WIDTHR                                     ; 11           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: beep_dirve:u_beep_dirve|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 15           ; Untyped                 ;
; LPM_WIDTHB                                     ; 18           ; Untyped                 ;
; LPM_WIDTHP                                     ; 33           ; Untyped                 ;
; LPM_WIDTHR                                     ; 33           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 4            ; Untyped                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                 ;
; LPM_WIDTHP                                     ; 11           ; Untyped                 ;
; LPM_WIDTHR                                     ; 11           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                      ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 1                                                                    ;
; Entity Instance            ; uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                         ;
;     -- lpm_width           ; 8                                                                    ;
;     -- LPM_NUMWORDS        ; 256                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 5                                        ;
; Entity Instance                       ; distance_drive:u_distance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                       ;
;     -- LPM_WIDTHB                     ; 9                                        ;
;     -- LPM_WIDTHP                     ; 26                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; beep_dirve:u_beep_dirve|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 4                                        ;
;     -- LPM_WIDTHB                     ; 10                                       ;
;     -- LPM_WIDTHP                     ; 14                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; beep_dirve:u_beep_dirve|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 4                                        ;
;     -- LPM_WIDTHB                     ; 7                                        ;
;     -- LPM_WIDTHP                     ; 11                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; beep_dirve:u_beep_dirve|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 15                                       ;
;     -- LPM_WIDTHB                     ; 18                                       ;
;     -- LPM_WIDTHP                     ; 33                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; data_drive:u_data_drive|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 4                                        ;
;     -- LPM_WIDTHB                     ; 7                                        ;
;     -- LPM_WIDTHP                     ; 11                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst"                                                                             ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; usedw ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "usedw[7..1]" have no fanouts ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_drive:u_uart_drive|uart_tx:u_uart_tx"                                                                                                                                                   ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_bps         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; tx_bps[16..14] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; tx_bps[19..17] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; tx_bps[13..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; tx_bps[8..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; tx_bps[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_drive:u_uart_drive"                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rx_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 44                          ;
; cycloneiii_ff         ; 1465                        ;
;     CLR               ; 129                         ;
;     CLR SCLR          ; 126                         ;
;     ENA CLR           ; 1210                        ;
; cycloneiii_lcell_comb ; 3720                        ;
;     arith             ; 1043                        ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 349                         ;
;         3 data inputs ; 683                         ;
;     normal            ; 2677                        ;
;         0 data inputs ; 126                         ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 956                         ;
;         3 data inputs ; 115                         ;
;         4 data inputs ; 1398                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 48.30                       ;
; Average LUT depth     ; 19.18                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Jun 28 21:14:27 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off distance -c distance_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_drive.v
    Info (12023): Found entity 1: uart_drive File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/distance.dirve.v
    Info (12023): Found entity 1: distance_drive File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/vga_dirve.v
    Info (12023): Found entity 1: vga_dirve File: G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/key_debounce.v
    Info (12023): Found entity 1: key_debounce File: G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/data_drive.v
    Info (12023): Found entity 1: data_drive File: G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/beep_dirve.v
    Info (12023): Found entity 1: beep_dirve File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/sim/distance_top_tb.v
    Info (12023): Found entity 1: distance_top_tb File: G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/sel_drive.v
    Info (12023): Found entity 1: sel_drive File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/seg_drive.v
    Info (12023): Found entity 1: seg_drive File: G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/distance_top.v
    Info (12023): Found entity 1: distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/ip/pll.v
    Info (12023): Found entity 1: pll File: G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/ip/tx_fifo.v
    Info (12023): Found entity 1: tx_fifo File: G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at uart_drive.v(29): created implicit net for "tx_done" File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at uart_drive.v(44): created implicit net for "usedw_sig" File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at distance.dirve.v(44): created implicit net for "accept_wait_sig" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at distance_top_tb.v(12): created implicit net for "trig" File: G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at distance_top_tb.v(13): created implicit net for "sel" File: G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at distance_top_tb.v(14): created implicit net for "seg" File: G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at distance_top_tb.v(15): created implicit net for "led" File: G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at distance_top.v(44): created implicit net for "vga_clk" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 44
Info (12127): Elaborating entity "distance_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at distance_top.v(134): truncated value with size 32 to match size of target (28) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 134
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 37
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v Line: 107
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_dirve" for hierarchy "vga_dirve:u_vga_dirve" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 52
Warning (10230): Verilog HDL assignment warning at vga_dirve.v(83): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v Line: 83
Warning (10230): Verilog HDL assignment warning at vga_dirve.v(119): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v Line: 119
Warning (10230): Verilog HDL assignment warning at vga_dirve.v(155): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v Line: 155
Warning (10230): Verilog HDL assignment warning at vga_dirve.v(167): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v Line: 167
Info (12128): Elaborating entity "data_drive" for hierarchy "data_drive:u_data_drive" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 63
Warning (10230): Verilog HDL assignment warning at data_drive.v(32): truncated value with size 32 to match size of target (20) File: G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v Line: 32
Warning (10230): Verilog HDL assignment warning at data_drive.v(44): truncated value with size 20 to match size of target (11) File: G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v Line: 44
Warning (10230): Verilog HDL assignment warning at data_drive.v(72): truncated value with size 32 to match size of target (11) File: G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v Line: 72
Warning (10230): Verilog HDL assignment warning at data_drive.v(76): truncated value with size 32 to match size of target (11) File: G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v Line: 76
Warning (10030): Net "data_r[99]" at data_drive.v(23) has no driver or initial value, using a default initial value '0' File: G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v Line: 23
Info (12128): Elaborating entity "seg_drive" for hierarchy "seg_drive:u_seg_drive" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at seg_drive.v(36): inferring latch(es) for variable "dot", which holds its previous value in one or more paths through the always construct File: G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v Line: 36
Info (10041): Inferred latch for "dot" at seg_drive.v(36) File: G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v Line: 36
Info (12128): Elaborating entity "sel_drive" for hierarchy "sel_drive:u_sel_drive" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 77
Warning (10230): Verilog HDL assignment warning at sel_drive.v(33): truncated value with size 32 to match size of target (21) File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at sel_drive.v(49): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 49
Info (10041): Inferred latch for "next_state.state5" at sel_drive.v(49) File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 49
Info (10041): Inferred latch for "next_state.state4" at sel_drive.v(49) File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 49
Info (10041): Inferred latch for "next_state.state3" at sel_drive.v(49) File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 49
Info (10041): Inferred latch for "next_state.state2" at sel_drive.v(49) File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 49
Info (10041): Inferred latch for "next_state.state1" at sel_drive.v(49) File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 49
Info (10041): Inferred latch for "next_state.state0" at sel_drive.v(49) File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 49
Info (12128): Elaborating entity "distance_drive" for hierarchy "distance_drive:u_distance" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 87
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(130): truncated value with size 32 to match size of target (20) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 130
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(134): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 134
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(135): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 135
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(136): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 136
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(137): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 137
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(138): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 138
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(139): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 139
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(152): truncated value with size 32 to match size of target (17) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 152
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(191): truncated value with size 32 to match size of target (23) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 191
Warning (10230): Verilog HDL assignment warning at distance.dirve.v(209): truncated value with size 32 to match size of target (23) File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 209
Info (12128): Elaborating entity "uart_drive" for hierarchy "uart_drive:u_uart_drive" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart_drive.v(69): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at uart_drive.v(84): inferring latch(es) for variable "flag", which holds its previous value in one or more paths through the always construct File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 84
Warning (10230): Verilog HDL assignment warning at uart_drive.v(104): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 104
Warning (10230): Verilog HDL assignment warning at uart_drive.v(105): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 105
Warning (10230): Verilog HDL assignment warning at uart_drive.v(106): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 106
Warning (10230): Verilog HDL assignment warning at uart_drive.v(107): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_drive.v(109): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 109
Warning (10230): Verilog HDL assignment warning at uart_drive.v(110): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 110
Warning (10034): Output port "rx_data" at uart_drive.v(6) has no driver File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 6
Info (10041): Inferred latch for "flag" at uart_drive.v(87) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 87
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_drive:u_uart_drive|uart_tx:u_uart_tx" File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 30
Warning (10230): Verilog HDL assignment warning at uart_tx.v(43): truncated value with size 32 to match size of target (13) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v Line: 43
Warning (10230): Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (13) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (1) File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v Line: 96
Info (12128): Elaborating entity "tx_fifo" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst" File: G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v Line: 45
Info (12128): Elaborating entity "scfifo" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component" File: G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v Line: 82
Info (12130): Elaborated megafunction instantiation "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component" File: G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v Line: 82
Info (12133): Instantiated megafunction "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h141.tdf
    Info (12023): Found entity 1: scfifo_h141 File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/scfifo_h141.tdf Line: 24
Info (12128): Elaborating entity "scfifo_h141" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o741.tdf
    Info (12023): Found entity 1: a_dpfifo_o741 File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_o741" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/scfifo_h141.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jqb1.tdf
    Info (12023): Found entity 1: altsyncram_jqb1 File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/altsyncram_jqb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jqb1" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|altsyncram_jqb1:FIFOram" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8 File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cmpr_ls8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|cmpr_ls8:almost_full_comparer" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|cmpr_ls8:three_comparison" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf
    Info (12023): Found entity 1: cntr_2ob File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_2ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_2ob" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|cntr_2ob:rd_ptr_msb" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf
    Info (12023): Found entity 1: cntr_fo7 File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_fo7.tdf Line: 25
Info (12128): Elaborating entity "cntr_fo7" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|cntr_fo7:usedw_counter" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf
    Info (12023): Found entity 1: cntr_3ob File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_3ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_3ob" for hierarchy "uart_drive:u_uart_drive|tx_fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_h141:auto_generated|a_dpfifo_o741:dpfifo|cntr_3ob:wr_ptr" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf Line: 59
Info (12128): Elaborating entity "beep_dirve" for hierarchy "beep_dirve:u_beep_dirve" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 106
Warning (10230): Verilog HDL assignment warning at beep_dirve.v(29): truncated value with size 32 to match size of target (20) File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 29
Warning (10230): Verilog HDL assignment warning at beep_dirve.v(30): truncated value with size 32 to match size of target (28) File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 30
Warning (10230): Verilog HDL assignment warning at beep_dirve.v(41): truncated value with size 32 to match size of target (28) File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 41
Info (12128): Elaborating entity "key_debounce" for hierarchy "key_debounce:u_key_debounce" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 113
Warning (10230): Verilog HDL assignment warning at key_debounce.v(28): truncated value with size 32 to match size of target (20) File: G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v Line: 28
Warning (10230): Verilog HDL assignment warning at key_debounce.v(66): truncated value with size 32 to match size of target (1) File: G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v Line: 66
Warning (14026): LATCH primitive "seg_drive:u_seg_drive|dot" is permanently enabled File: G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v Line: 32
Info (278001): Inferred 18 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Mod0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 134
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Div5" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 139
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Mod5" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 139
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Div4" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 138
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Mod4" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 138
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Div3" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 137
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Mod3" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 137
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Div2" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 136
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Mod2" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 136
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Div1" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 135
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Mod1" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 135
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "distance_drive:u_distance|Mult0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance_drive:u_distance|Div0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 130
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "beep_dirve:u_beep_dirve|Mult1" File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sel_drive:u_sel_drive|Mod0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 33
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "beep_dirve:u_beep_dirve|Mult0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "beep_dirve:u_beep_dirve|Mult2" File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_drive:u_data_drive|Mult0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v Line: 32
Info (12130): Elaborated megafunction instantiation "distance_drive:u_distance|lpm_divide:Mod0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 134
Info (12133): Instantiated megafunction "distance_drive:u_distance|lpm_divide:Mod0" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 134
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_0bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "distance_drive:u_distance|lpm_divide:Div5" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 139
Info (12133): Instantiated megafunction "distance_drive:u_distance|lpm_divide:Div5" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 139
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_6af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "distance_drive:u_distance|lpm_divide:Div4" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 138
Info (12133): Instantiated megafunction "distance_drive:u_distance|lpm_divide:Div4" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 138
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_ekm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_0af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "distance_drive:u_distance|lpm_divide:Div3" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 137
Info (12133): Instantiated megafunction "distance_drive:u_distance|lpm_divide:Div3" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 137
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf
    Info (12023): Found entity 1: lpm_divide_akm File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_akm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_2nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_o9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "distance_drive:u_distance|lpm_divide:Div2" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 136
Info (12133): Instantiated megafunction "distance_drive:u_distance|lpm_divide:Div2" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 136
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_0jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "distance_drive:u_distance|lpm_divide:Div1" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 135
Info (12133): Instantiated megafunction "distance_drive:u_distance|lpm_divide:Div1" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 135
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_tim.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "distance_drive:u_distance|lpm_mult:Mult0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 130
Info (12133): Instantiated megafunction "distance_drive:u_distance|lpm_mult:Mult0" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 130
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gft.tdf
    Info (12023): Found entity 1: mult_gft File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/mult_gft.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "distance_drive:u_distance|lpm_divide:Div0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 130
Info (12133): Instantiated megafunction "distance_drive:u_distance|lpm_divide:Div0" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7jm.tdf
    Info (12023): Found entity 1: lpm_divide_7jm File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_7jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_vlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf
    Info (12023): Found entity 1: alt_u_div_i7f File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_i7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult1" File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 29
Info (12133): Instantiated megafunction "beep_dirve:u_beep_dirve|lpm_mult:Mult1" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "sel_drive:u_sel_drive|lpm_divide:Mod0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 33
Info (12133): Instantiated megafunction "sel_drive:u_sel_drive|lpm_divide:Mod0" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "22"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf
    Info (12023): Found entity 1: lpm_divide_fcm File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_fcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_4nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf
    Info (12023): Found entity 1: alt_u_div_s9f File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult0" File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 29
Info (12133): Instantiated megafunction "beep_dirve:u_beep_dirve|lpm_mult:Mult0" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2" File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 30
Info (12133): Instantiated megafunction "beep_dirve:u_beep_dirve|lpm_mult:Mult2" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_mgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_qgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "beep_dirve:u_beep_dirve|lpm_mult:Mult2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v Line: 8
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rgb_g[0]" is stuck at GND File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 81
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 81
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 51
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 56
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 61
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 66
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 71
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 76
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 81
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 71
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 76
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 36
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 41
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 46
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 51
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 56
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 61
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 66
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 71
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 76
    Info (17048): Logic cell "sel_drive:u_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_20_result_int[2]~18" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf Line: 91
    Info (17048): Logic cell "sel_drive:u_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_20_result_int[1]~20" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf Line: 91
    Info (17048): Logic cell "sel_drive:u_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_21_result_int[0]~22" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf Line: 96
    Info (17048): Logic cell "distance_drive:u_distance|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf Line: 81
Info (144001): Generated suppressed messages file G:/FPGAProject/EP4CE6F17C8/distance/prj/output_files/distance_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx_data" File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v Line: 17
Info (21057): Implemented 4908 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 4853 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Tue Jun 28 21:14:50 2022
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/FPGAProject/EP4CE6F17C8/distance/prj/output_files/distance_top.map.smsg.


