ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Aug 27, 2022 at 15:42:16 CST
ncverilog
	-f run.f
		FIR_test.v
		FIR.v
		+access+r
Recompiling... reason: file './FIR.v' is newer than expected.
	expected: Sat Aug 27 15:35:47 2022
	actual:   Sat Aug 27 15:42:11 2022
file: FIR.v
	module worklib.FIR:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.FIR:v <0x74115680>
			streams:   4, words:  3716
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:                7       7
		Scalar wires:             2       -
		Vectored wires:           2       -
		Always blocks:            3       3
		Initial blocks:           4       4
		Pseudo assignments:       1       1
		Simulation timescale:  10fs
	Writing initial simulation snapshot: worklib.FIR_test:v
Loading snapshot worklib.FIR_test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'FIR.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Simulation finished !! Please check the waveform !!
Simulation complete via $finish(1) at time 4325 PS + 0
./FIR_test.v:89 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Aug 27, 2022 at 15:42:49 CST  (total: 00:00:33)
