{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586876666200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586876666204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 18:04:26 2020 " "Processing started: Tue Apr 14 18:04:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586876666204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876666204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876666205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586876666527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586876666527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876682750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876682750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_w_autoreset_mark1.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_w_autoreset_mark1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_W_autoreset_mark1 " "Found entity 1: counter_W_autoreset_mark1" {  } { { "counter_w_autoreset_mark1.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876682752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876682752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_w_autoreset_mark2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_w_autoreset_mark2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_W_autoreset_mark2 " "Found entity 1: counter_W_autoreset_mark2" {  } { { "counter_w_autoreset_mark2.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876682754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876682754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_w_autoreset_mark3.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_w_autoreset_mark3.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_W_autoreset_mark3 " "Found entity 1: counter_W_autoreset_mark3" {  } { { "counter_w_autoreset_mark3.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876682756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876682756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_ae.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_ae.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_ae " "Found entity 1: comp_ae" {  } { { "comp_ae.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/comp_ae.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876682758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876682758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876682760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876682760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter3_to_comp_ae top.v(22) " "Verilog HDL Implicit Net warning at top.v(22): created implicit net for \"counter3_to_comp_ae\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586876682761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586876682806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_ae comp_ae:comparator " "Elaborating entity \"comp_ae\" for hierarchy \"comp_ae:comparator\"" {  } { { "top.v" "comparator" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586876682862 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "numarator1 counter_w_autoreset_mark1 " "Node instance \"numarator1\" instantiates undefined entity \"counter_w_autoreset_mark1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "numarator1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 12 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586876682875 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "numarator2 counter_w_autoreset_mark2 " "Node instance \"numarator2\" instantiates undefined entity \"counter_w_autoreset_mark2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "numarator2" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586876682875 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "numarator3 counter_w_autoreset_mark3 " "Node instance \"numarator3\" instantiates undefined entity \"counter_w_autoreset_mark3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "numarator3" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586876682876 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586876683019 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 14 18:04:43 2020 " "Processing ended: Tue Apr 14 18:04:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586876683019 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586876683019 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586876683019 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876683019 ""}
