Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne11.ecn.purdue.edu, pid 6487
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/dbl_bfly_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/dbl_bfly_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db471630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db48b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db41c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db42e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4406a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db44a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3dc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3e46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3f66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4006a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db4116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db39b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3b66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3c16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3c96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db35b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db36e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db31a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db32c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db33f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2e56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2f66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db3116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db29a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2ab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2be6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2c86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2d16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db25a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db26c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db27e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db28f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db2216a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f83db22a6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db235390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db235dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db23e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db2462e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db246d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db24d7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db258240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db258c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1e1710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1ea198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1eabe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1f1668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1fb0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1fbb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db2045c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db20e048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db20ea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db216518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db216f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1a19e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1a8470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1a8eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1b1940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1bb3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1bbe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1c2898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1cd320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1cdd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1d67f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db15f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db15fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db167748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1711d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db171c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db17a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db183128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db183b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db18c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db195080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db195ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db11e550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db11ef98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db129a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1314a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db131ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db138978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db142400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db142e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db14c8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db153358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db153da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db0dc828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db0e52b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db0e5cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db0ef780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db0f8208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db0f8c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1006d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83dc1b8080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83dc1b8b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db1105c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db09a048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db09aa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f83db0a3518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0a3e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0aa0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0aa2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0aa518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0aa748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0aa978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0aaba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0aadd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0b7048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0b7278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0b74a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0b76d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0b7908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0b7b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0b7d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f83db0b7f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f83db069eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f83db072518>]
others(0)=[]
ingesting configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/dbl_bfly_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51480293990000 because a thread reached the max instruction count
