// Seed: 2625659723
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    input tri1 id_3
);
  wire id_5;
  wire id_6;
  ;
  wire [1 : 1] id_7, id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd40,
    parameter id_8  = 32'd26
) (
    output uwire id_0[id_8 : id_10],
    input wor id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    output tri id_5[1 'b0 : 1],
    input uwire id_6,
    output uwire id_7,
    input supply0 _id_8,
    input tri id_9,
    input tri _id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input wand id_16
);
  assign id_14 = 1;
  module_0 modCall_1 (
      id_7,
      id_16,
      id_15,
      id_2
  );
endmodule
