verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl" --include "../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl" \
"../../../bd/blk_diag1/ip/blk_diag1_processing_system7_0_0/sim/blk_diag1_processing_system7_0_0.v" \
"../../../bd/blk_diag1/ip/blk_diag1_util_vector_logic_0_0/sim/blk_diag1_util_vector_logic_0_0.v" \
"../../../bd/blk_diag1/ip/blk_diag1_xlconcat_0_0/sim/blk_diag1_xlconcat_0_0.v" \
"../../../bd/blk_diag1/ip/blk_diag1_xlconstant_0_0/sim/blk_diag1_xlconstant_0_0.v" \
"../../../bd/blk_diag1/ip/blk_diag1_xlconstant_1_0/sim/blk_diag1_xlconstant_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
