

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1002|     1002|  5.010 us|  5.010 us|  1002|  1002|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |     1000|     1000|         2|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      23|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_95_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln16_fu_89_p2  |      icmp|   0|  0|  13|          10|           6|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|          21|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   10|         20|
    |i_fu_36                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_reg_119              |  10|   0|   10|          0|
    |i_fu_36                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|f_address0     |  out|   10|   ap_memory|                              f|         array|
|f_ce0          |  out|    1|   ap_memory|                              f|         array|
|f_we0          |  out|    1|   ap_memory|                              f|         array|
|f_d0           |  out|   10|   ap_memory|                              f|         array|
|w_address0     |  out|   10|   ap_memory|                              w|         array|
|w_ce0          |  out|    1|   ap_memory|                              w|         array|
|w_we0          |  out|    1|   ap_memory|                              w|         array|
|w_d0           |  out|   64|   ap_memory|                              w|         array|
|hist_address0  |  out|   10|   ap_memory|                           hist|         array|
|hist_ce0       |  out|    1|   ap_memory|                           hist|         array|
|hist_we0       |  out|    1|   ap_memory|                           hist|         array|
|hist_d0        |  out|   64|   ap_memory|                           hist|         array|
+---------------+-----+-----+------------+-------------------------------+--------------+

