
projet vf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ac78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002568  0801ae08  0801ae08  0002ae08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d370  0801d370  00030308  2**0
                  CONTENTS
  4 .ARM          00000008  0801d370  0801d370  0002d370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d378  0801d378  00030308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d378  0801d378  0002d378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d37c  0801d37c  0002d37c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000308  20000000  0801d380  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023ac  20000308  0801d688  00030308  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200026b4  0801d688  000326b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030308  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030338  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002cd0d  00000000  00000000  0003037b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006379  00000000  00000000  0005d088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002330  00000000  00000000  00063408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b08  00000000  00000000  00065738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00009826  00000000  00000000  00067240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00030ded  00000000  00000000  00070a66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8c1a  00000000  00000000  000a1853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000ae68  00000000  00000000  0018a470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  001952d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000308 	.word	0x20000308
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801adf0 	.word	0x0801adf0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000030c 	.word	0x2000030c
 80001cc:	0801adf0 	.word	0x0801adf0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
 8001004:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001006:	4b38      	ldr	r3, [pc, #224]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001008:	4a38      	ldr	r2, [pc, #224]	; (80010ec <MX_ADC1_Init+0xfc>)
 800100a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800100c:	4b36      	ldr	r3, [pc, #216]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800100e:	2200      	movs	r2, #0
 8001010:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001012:	4b35      	ldr	r3, [pc, #212]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001018:	4b33      	ldr	r3, [pc, #204]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800101a:	2200      	movs	r2, #0
 800101c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800101e:	4b32      	ldr	r3, [pc, #200]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001020:	2201      	movs	r2, #1
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001024:	4b30      	ldr	r3, [pc, #192]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001026:	2204      	movs	r2, #4
 8001028:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800102a:	4b2f      	ldr	r3, [pc, #188]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800102c:	2200      	movs	r2, #0
 800102e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001030:	4b2d      	ldr	r3, [pc, #180]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001032:	2201      	movs	r2, #1
 8001034:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8001036:	4b2c      	ldr	r3, [pc, #176]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001038:	2203      	movs	r2, #3
 800103a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800103c:	4b2a      	ldr	r3, [pc, #168]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800103e:	2200      	movs	r2, #0
 8001040:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8001044:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001046:	f44f 62d8 	mov.w	r2, #1728	; 0x6c0
 800104a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800104c:	4b26      	ldr	r3, [pc, #152]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800104e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001052:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001054:	4b24      	ldr	r3, [pc, #144]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001056:	2200      	movs	r2, #0
 8001058:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800105c:	4b22      	ldr	r3, [pc, #136]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800105e:	2200      	movs	r2, #0
 8001060:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001062:	4b21      	ldr	r3, [pc, #132]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800106a:	481f      	ldr	r0, [pc, #124]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800106c:	f005 fbd0 	bl	8006810 <HAL_ADC_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001076:	f000 fd1a 	bl	8001aae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800107a:	4b1d      	ldr	r3, [pc, #116]	; (80010f0 <MX_ADC1_Init+0x100>)
 800107c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800107e:	2306      	movs	r3, #6
 8001080:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001082:	2307      	movs	r3, #7
 8001084:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001086:	237f      	movs	r3, #127	; 0x7f
 8001088:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800108a:	2304      	movs	r3, #4
 800108c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001092:	463b      	mov	r3, r7
 8001094:	4619      	mov	r1, r3
 8001096:	4814      	ldr	r0, [pc, #80]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001098:	f005 ff52 	bl	8006f40 <HAL_ADC_ConfigChannel>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80010a2:	f000 fd04 	bl	8001aae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80010a6:	4b13      	ldr	r3, [pc, #76]	; (80010f4 <MX_ADC1_Init+0x104>)
 80010a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010aa:	230c      	movs	r3, #12
 80010ac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ae:	463b      	mov	r3, r7
 80010b0:	4619      	mov	r1, r3
 80010b2:	480d      	ldr	r0, [pc, #52]	; (80010e8 <MX_ADC1_Init+0xf8>)
 80010b4:	f005 ff44 	bl	8006f40 <HAL_ADC_ConfigChannel>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80010be:	f000 fcf6 	bl	8001aae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010c2:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <MX_ADC1_Init+0x108>)
 80010c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80010c6:	2312      	movs	r3, #18
 80010c8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ca:	463b      	mov	r3, r7
 80010cc:	4619      	mov	r1, r3
 80010ce:	4806      	ldr	r0, [pc, #24]	; (80010e8 <MX_ADC1_Init+0xf8>)
 80010d0:	f005 ff36 	bl	8006f40 <HAL_ADC_ConfigChannel>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80010da:	f000 fce8 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010de:	bf00      	nop
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000324 	.word	0x20000324
 80010ec:	50040000 	.word	0x50040000
 80010f0:	80000001 	.word	0x80000001
 80010f4:	c7520000 	.word	0xc7520000
 80010f8:	25b00200 	.word	0x25b00200

080010fc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a2f      	ldr	r2, [pc, #188]	; (80011d8 <HAL_ADC_MspInit+0xdc>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d157      	bne.n	80011ce <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800111e:	4b2f      	ldr	r3, [pc, #188]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001122:	4a2e      	ldr	r2, [pc, #184]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001124:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001128:	64d3      	str	r3, [r2, #76]	; 0x4c
 800112a:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	4b29      	ldr	r3, [pc, #164]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113a:	4a28      	ldr	r2, [pc, #160]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001142:	4b26      	ldr	r3, [pc, #152]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800114e:	2310      	movs	r3, #16
 8001150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001152:	230b      	movs	r3, #11
 8001154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4619      	mov	r1, r3
 8001160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001164:	f006 ffae 	bl	80080c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001168:	4b1d      	ldr	r3, [pc, #116]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800116a:	4a1e      	ldr	r2, [pc, #120]	; (80011e4 <HAL_ADC_MspInit+0xe8>)
 800116c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800116e:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001170:	2200      	movs	r2, #0
 8001172:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001174:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800117a:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800117c:	2200      	movs	r2, #0
 800117e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001180:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001186:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001188:	f44f 7280 	mov.w	r2, #256	; 0x100
 800118c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800118e:	4b14      	ldr	r3, [pc, #80]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001190:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001194:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001196:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001198:	2200      	movs	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800119c:	4b10      	ldr	r3, [pc, #64]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011a2:	480f      	ldr	r0, [pc, #60]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011a4:	f006 fd0c 	bl	8007bc0 <HAL_DMA_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80011ae:	f000 fc7e 	bl	8001aae <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a0a      	ldr	r2, [pc, #40]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80011b8:	4a09      	ldr	r2, [pc, #36]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	2012      	movs	r0, #18
 80011c4:	f006 fcc5 	bl	8007b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80011c8:	2012      	movs	r0, #18
 80011ca:	f006 fcde 	bl	8007b8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011ce:	bf00      	nop
 80011d0:	3728      	adds	r7, #40	; 0x28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	50040000 	.word	0x50040000
 80011dc:	40021000 	.word	0x40021000
 80011e0:	20000388 	.word	0x20000388
 80011e4:	40020008 	.word	0x40020008

080011e8 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80011e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a54      	ldr	r2, [pc, #336]	; (8001348 <HAL_ADC_ConvCpltCallback+0x160>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	f040 8091 	bne.w	8001320 <HAL_ADC_ConvCpltCallback+0x138>
		vrefint=(float) ((4095.0*1.212)/rawdata[0]);
 80011fe:	4b53      	ldr	r3, [pc, #332]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f98e 	bl	8000524 <__aeabi_i2d>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	a14a      	add	r1, pc, #296	; (adr r1, 8001338 <HAL_ADC_ConvCpltCallback+0x150>)
 800120e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001212:	f7ff fb1b 	bl	800084c <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fce3 	bl	8000be8 <__aeabi_d2f>
 8001222:	4603      	mov	r3, r0
 8001224:	4a4a      	ldr	r2, [pc, #296]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 8001226:	6013      	str	r3, [r2, #0]
//		vtemp=(float) ((vrefint*rawdata[1])/4095.0);
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001228:	4b4a      	ldr	r3, [pc, #296]	; (8001354 <HAL_ADC_ConvCpltCallback+0x16c>)
 800122a:	ed93 7a00 	vldr	s14, [r3]
 800122e:	4b4a      	ldr	r3, [pc, #296]	; (8001358 <HAL_ADC_ConvCpltCallback+0x170>)
 8001230:	edd3 7a00 	vldr	s15, [r3]
 8001234:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001238:	ee17 0a90 	vmov	r0, s15
 800123c:	f7ff f984 	bl	8000548 <__aeabi_f2d>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	f04f 0000 	mov.w	r0, #0
 8001248:	4944      	ldr	r1, [pc, #272]	; (800135c <HAL_ADC_ConvCpltCallback+0x174>)
 800124a:	f7ff faff 	bl	800084c <__aeabi_ddiv>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4690      	mov	r8, r2
 8001254:	4699      	mov	r9, r3
 8001256:	4b3d      	ldr	r3, [pc, #244]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001258:	885b      	ldrh	r3, [r3, #2]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff f962 	bl	8000524 <__aeabi_i2d>
 8001260:	4604      	mov	r4, r0
 8001262:	460d      	mov	r5, r1
 8001264:	4b3a      	ldr	r3, [pc, #232]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f96d 	bl	8000548 <__aeabi_f2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <HAL_ADC_ConvCpltCallback+0x178>)
 8001274:	f7ff faea 	bl	800084c <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4620      	mov	r0, r4
 800127e:	4629      	mov	r1, r5
 8001280:	f7ff f9ba 	bl	80005f8 <__aeabi_dmul>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4614      	mov	r4, r2
 800128a:	461d      	mov	r5, r3
 800128c:	4b32      	ldr	r3, [pc, #200]	; (8001358 <HAL_ADC_ConvCpltCallback+0x170>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f959 	bl	8000548 <__aeabi_f2d>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4620      	mov	r0, r4
 800129c:	4629      	mov	r1, r5
 800129e:	f7fe fff3 	bl	8000288 <__aeabi_dsub>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4640      	mov	r0, r8
 80012a8:	4649      	mov	r1, r9
 80012aa:	f7ff f9a5 	bl	80005f8 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff fc97 	bl	8000be8 <__aeabi_d2f>
 80012ba:	ee07 0a10 	vmov	s14, r0
 80012be:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 80012c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c6:	4b27      	ldr	r3, [pc, #156]	; (8001364 <HAL_ADC_ConvCpltCallback+0x17c>)
 80012c8:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 2*(rawdata[2]/4095.0)*vrefint;
 80012cc:	4b1f      	ldr	r3, [pc, #124]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 80012ce:	889b      	ldrh	r3, [r3, #4]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f927 	bl	8000524 <__aeabi_i2d>
 80012d6:	a31a      	add	r3, pc, #104	; (adr r3, 8001340 <HAL_ADC_ConvCpltCallback+0x158>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff fab6 	bl	800084c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	f7fe ffce 	bl	800028c <__adddf3>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4614      	mov	r4, r2
 80012f6:	461d      	mov	r5, r3
 80012f8:	4b15      	ldr	r3, [pc, #84]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f923 	bl	8000548 <__aeabi_f2d>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4620      	mov	r0, r4
 8001308:	4629      	mov	r1, r5
 800130a:	f7ff f975 	bl	80005f8 <__aeabi_dmul>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4610      	mov	r0, r2
 8001314:	4619      	mov	r1, r3
 8001316:	f7ff fc67 	bl	8000be8 <__aeabi_d2f>
 800131a:	4603      	mov	r3, r0
 800131c:	4a12      	ldr	r2, [pc, #72]	; (8001368 <HAL_ADC_ConvCpltCallback+0x180>)
 800131e:	6013      	str	r3, [r2, #0]

	}
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8001320:	2203      	movs	r2, #3
 8001322:	490a      	ldr	r1, [pc, #40]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001324:	4811      	ldr	r0, [pc, #68]	; (800136c <HAL_ADC_ConvCpltCallback+0x184>)
 8001326:	f005 fbb5 	bl	8006a94 <HAL_ADC_Start_DMA>



}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001334:	f3af 8000 	nop.w
 8001338:	d70a3d70 	.word	0xd70a3d70
 800133c:	40b36323 	.word	0x40b36323
 8001340:	00000000 	.word	0x00000000
 8001344:	40affe00 	.word	0x40affe00
 8001348:	50040000 	.word	0x50040000
 800134c:	20000730 	.word	0x20000730
 8001350:	2000073c 	.word	0x2000073c
 8001354:	20000000 	.word	0x20000000
 8001358:	20000004 	.word	0x20000004
 800135c:	40590000 	.word	0x40590000
 8001360:	40080000 	.word	0x40080000
 8001364:	20000738 	.word	0x20000738
 8001368:	20000740 	.word	0x20000740
 800136c:	20000324 	.word	0x20000324

08001370 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001376:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <MX_DMA_Init+0x80>)
 8001378:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800137a:	4a1d      	ldr	r2, [pc, #116]	; (80013f0 <MX_DMA_Init+0x80>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6493      	str	r3, [r2, #72]	; 0x48
 8001382:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <MX_DMA_Init+0x80>)
 8001384:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800138e:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <MX_DMA_Init+0x80>)
 8001390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001392:	4a17      	ldr	r2, [pc, #92]	; (80013f0 <MX_DMA_Init+0x80>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6493      	str	r3, [r2, #72]	; 0x48
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_DMA_Init+0x80>)
 800139c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2100      	movs	r1, #0
 80013aa:	200b      	movs	r0, #11
 80013ac:	f006 fbd1 	bl	8007b52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013b0:	200b      	movs	r0, #11
 80013b2:	f006 fbea 	bl	8007b8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	200c      	movs	r0, #12
 80013bc:	f006 fbc9 	bl	8007b52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80013c0:	200c      	movs	r0, #12
 80013c2:	f006 fbe2 	bl	8007b8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	200d      	movs	r0, #13
 80013cc:	f006 fbc1 	bl	8007b52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80013d0:	200d      	movs	r0, #13
 80013d2:	f006 fbda 	bl	8007b8a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	2045      	movs	r0, #69	; 0x45
 80013dc:	f006 fbb9 	bl	8007b52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80013e0:	2045      	movs	r0, #69	; 0x45
 80013e2:	f006 fbd2 	bl	8007b8a <HAL_NVIC_EnableIRQ>

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40021000 	.word	0x40021000

080013f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b088      	sub	sp, #32
 80013f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fa:	f107 030c 	add.w	r3, r7, #12
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	4b38      	ldr	r3, [pc, #224]	; (80014ec <MX_GPIO_Init+0xf8>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	4a37      	ldr	r2, [pc, #220]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001416:	4b35      	ldr	r3, [pc, #212]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001422:	4b32      	ldr	r3, [pc, #200]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001426:	4a31      	ldr	r2, [pc, #196]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800142e:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2102      	movs	r1, #2
 800143e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001442:	f006 ffc1 	bl	80083c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 8001446:	2200      	movs	r2, #0
 8001448:	2101      	movs	r1, #1
 800144a:	4829      	ldr	r0, [pc, #164]	; (80014f0 <MX_GPIO_Init+0xfc>)
 800144c:	f006 ffbc 	bl	80083c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001450:	2302      	movs	r3, #2
 8001452:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001454:	2301      	movs	r3, #1
 8001456:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	2300      	movs	r3, #0
 800145e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	4619      	mov	r1, r3
 8001466:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800146a:	f006 fe2b 	bl	80080c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 800146e:	2301      	movs	r3, #1
 8001470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001472:	2301      	movs	r3, #1
 8001474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2300      	movs	r3, #0
 800147c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	4619      	mov	r1, r3
 8001484:	481a      	ldr	r0, [pc, #104]	; (80014f0 <MX_GPIO_Init+0xfc>)
 8001486:	f006 fe1d 	bl	80080c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800148a:	2302      	movs	r3, #2
 800148c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800148e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001498:	f107 030c 	add.w	r3, r7, #12
 800149c:	4619      	mov	r1, r3
 800149e:	4814      	ldr	r0, [pc, #80]	; (80014f0 <MX_GPIO_Init+0xfc>)
 80014a0:	f006 fe10 	bl	80080c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80014aa:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80014ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	4619      	mov	r1, r3
 80014ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014be:	f006 fe01 	bl	80080c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2101      	movs	r1, #1
 80014c6:	2007      	movs	r0, #7
 80014c8:	f006 fb43 	bl	8007b52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014cc:	2007      	movs	r0, #7
 80014ce:	f006 fb5c 	bl	8007b8a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2102      	movs	r1, #2
 80014d6:	2017      	movs	r0, #23
 80014d8:	f006 fb3b 	bl	8007b52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014dc:	2017      	movs	r0, #23
 80014de:	f006 fb54 	bl	8007b8a <HAL_NVIC_EnableIRQ>

}
 80014e2:	bf00      	nop
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	48000400 	.word	0x48000400

080014f4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014f8:	4b1b      	ldr	r3, [pc, #108]	; (8001568 <MX_I2C1_Init+0x74>)
 80014fa:	4a1c      	ldr	r2, [pc, #112]	; (800156c <MX_I2C1_Init+0x78>)
 80014fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00202538;
 80014fe:	4b1a      	ldr	r3, [pc, #104]	; (8001568 <MX_I2C1_Init+0x74>)
 8001500:	4a1b      	ldr	r2, [pc, #108]	; (8001570 <MX_I2C1_Init+0x7c>)
 8001502:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <MX_I2C1_Init+0x74>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800150a:	4b17      	ldr	r3, [pc, #92]	; (8001568 <MX_I2C1_Init+0x74>)
 800150c:	2201      	movs	r2, #1
 800150e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001510:	4b15      	ldr	r3, [pc, #84]	; (8001568 <MX_I2C1_Init+0x74>)
 8001512:	2200      	movs	r2, #0
 8001514:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001516:	4b14      	ldr	r3, [pc, #80]	; (8001568 <MX_I2C1_Init+0x74>)
 8001518:	2200      	movs	r2, #0
 800151a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <MX_I2C1_Init+0x74>)
 800151e:	2200      	movs	r2, #0
 8001520:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <MX_I2C1_Init+0x74>)
 8001524:	2200      	movs	r2, #0
 8001526:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001528:	4b0f      	ldr	r3, [pc, #60]	; (8001568 <MX_I2C1_Init+0x74>)
 800152a:	2200      	movs	r2, #0
 800152c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800152e:	480e      	ldr	r0, [pc, #56]	; (8001568 <MX_I2C1_Init+0x74>)
 8001530:	f006 ff7a 	bl	8008428 <HAL_I2C_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800153a:	f000 fab8 	bl	8001aae <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800153e:	2100      	movs	r1, #0
 8001540:	4809      	ldr	r0, [pc, #36]	; (8001568 <MX_I2C1_Init+0x74>)
 8001542:	f007 fb85 	bl	8008c50 <HAL_I2CEx_ConfigAnalogFilter>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800154c:	f000 faaf 	bl	8001aae <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001550:	2100      	movs	r1, #0
 8001552:	4805      	ldr	r0, [pc, #20]	; (8001568 <MX_I2C1_Init+0x74>)
 8001554:	f007 fbc7 	bl	8008ce6 <HAL_I2CEx_ConfigDigitalFilter>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800155e:	f000 faa6 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	200003d0 	.word	0x200003d0
 800156c:	40005400 	.word	0x40005400
 8001570:	00202538 	.word	0x00202538

08001574 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001578:	4b1d      	ldr	r3, [pc, #116]	; (80015f0 <MX_I2C3_Init+0x7c>)
 800157a:	4a1e      	ldr	r2, [pc, #120]	; (80015f4 <MX_I2C3_Init+0x80>)
 800157c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00100618;
 800157e:	4b1c      	ldr	r3, [pc, #112]	; (80015f0 <MX_I2C3_Init+0x7c>)
 8001580:	4a1d      	ldr	r2, [pc, #116]	; (80015f8 <MX_I2C3_Init+0x84>)
 8001582:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001584:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <MX_I2C3_Init+0x7c>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800158a:	4b19      	ldr	r3, [pc, #100]	; (80015f0 <MX_I2C3_Init+0x7c>)
 800158c:	2201      	movs	r2, #1
 800158e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001590:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <MX_I2C3_Init+0x7c>)
 8001592:	2200      	movs	r2, #0
 8001594:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001596:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <MX_I2C3_Init+0x7c>)
 8001598:	2200      	movs	r2, #0
 800159a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800159c:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <MX_I2C3_Init+0x7c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015a2:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80015ae:	4810      	ldr	r0, [pc, #64]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015b0:	f006 ff3a 	bl	8008428 <HAL_I2C_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80015ba:	f000 fa78 	bl	8001aae <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015be:	2100      	movs	r1, #0
 80015c0:	480b      	ldr	r0, [pc, #44]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015c2:	f007 fb45 	bl	8008c50 <HAL_I2CEx_ConfigAnalogFilter>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80015cc:	f000 fa6f 	bl	8001aae <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80015d0:	2100      	movs	r1, #0
 80015d2:	4807      	ldr	r0, [pc, #28]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015d4:	f007 fb87 	bl	8008ce6 <HAL_I2CEx_ConfigDigitalFilter>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80015de:	f000 fa66 	bl	8001aae <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 80015e2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80015e6:	f007 fbcb 	bl	8008d80 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000424 	.word	0x20000424
 80015f4:	40005c00 	.word	0x40005c00
 80015f8:	00100618 	.word	0x00100618

080015fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b0a2      	sub	sp, #136	; 0x88
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	2254      	movs	r2, #84	; 0x54
 800161a:	2100      	movs	r1, #0
 800161c:	4618      	mov	r0, r3
 800161e:	f015 f8ec 	bl	80167fa <memset>
  if(i2cHandle->Instance==I2C1)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a50      	ldr	r2, [pc, #320]	; (8001768 <HAL_I2C_MspInit+0x16c>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d13a      	bne.n	80016a2 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800162c:	2340      	movs	r3, #64	; 0x40
 800162e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001630:	2300      	movs	r3, #0
 8001632:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001634:	f107 0320 	add.w	r3, r7, #32
 8001638:	4618      	mov	r0, r3
 800163a:	f009 ffeb 	bl	800b614 <HAL_RCCEx_PeriphCLKConfig>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001644:	f000 fa33 	bl	8001aae <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001648:	4b48      	ldr	r3, [pc, #288]	; (800176c <HAL_I2C_MspInit+0x170>)
 800164a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800164c:	4a47      	ldr	r2, [pc, #284]	; (800176c <HAL_I2C_MspInit+0x170>)
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001654:	4b45      	ldr	r3, [pc, #276]	; (800176c <HAL_I2C_MspInit+0x170>)
 8001656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001658:	f003 0301 	and.w	r3, r3, #1
 800165c:	61fb      	str	r3, [r7, #28]
 800165e:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001660:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001664:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001666:	2312      	movs	r3, #18
 8001668:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166e:	2303      	movs	r3, #3
 8001670:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001674:	2304      	movs	r3, #4
 8001676:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800167e:	4619      	mov	r1, r3
 8001680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001684:	f006 fd1e 	bl	80080c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001688:	4b38      	ldr	r3, [pc, #224]	; (800176c <HAL_I2C_MspInit+0x170>)
 800168a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168c:	4a37      	ldr	r2, [pc, #220]	; (800176c <HAL_I2C_MspInit+0x170>)
 800168e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001692:	6593      	str	r3, [r2, #88]	; 0x58
 8001694:	4b35      	ldr	r3, [pc, #212]	; (800176c <HAL_I2C_MspInit+0x170>)
 8001696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001698:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800169c:	61bb      	str	r3, [r7, #24]
 800169e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80016a0:	e05d      	b.n	800175e <HAL_I2C_MspInit+0x162>
  else if(i2cHandle->Instance==I2C3)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a32      	ldr	r2, [pc, #200]	; (8001770 <HAL_I2C_MspInit+0x174>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d158      	bne.n	800175e <HAL_I2C_MspInit+0x162>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80016ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016b0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_SYSCLK;
 80016b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016b6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b8:	f107 0320 	add.w	r3, r7, #32
 80016bc:	4618      	mov	r0, r3
 80016be:	f009 ffa9 	bl	800b614 <HAL_RCCEx_PeriphCLKConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 80016c8:	f000 f9f1 	bl	8001aae <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016cc:	4b27      	ldr	r3, [pc, #156]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d0:	4a26      	ldr	r2, [pc, #152]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d8:	4b24      	ldr	r3, [pc, #144]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e4:	4b21      	ldr	r3, [pc, #132]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e8:	4a20      	ldr	r2, [pc, #128]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016ea:	f043 0302 	orr.w	r3, r3, #2
 80016ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f0:	4b1e      	ldr	r3, [pc, #120]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001700:	2312      	movs	r3, #18
 8001702:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001708:	2303      	movs	r3, #3
 800170a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800170e:	2304      	movs	r3, #4
 8001710:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001714:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001718:	4619      	mov	r1, r3
 800171a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800171e:	f006 fcd1 	bl	80080c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001722:	2310      	movs	r3, #16
 8001724:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001726:	2312      	movs	r3, #18
 8001728:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172e:	2303      	movs	r3, #3
 8001730:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001734:	2304      	movs	r3, #4
 8001736:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800173e:	4619      	mov	r1, r3
 8001740:	480c      	ldr	r0, [pc, #48]	; (8001774 <HAL_I2C_MspInit+0x178>)
 8001742:	f006 fcbf 	bl	80080c4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001746:	4b09      	ldr	r3, [pc, #36]	; (800176c <HAL_I2C_MspInit+0x170>)
 8001748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174a:	4a08      	ldr	r2, [pc, #32]	; (800176c <HAL_I2C_MspInit+0x170>)
 800174c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001750:	6593      	str	r3, [r2, #88]	; 0x58
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <HAL_I2C_MspInit+0x170>)
 8001754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001756:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
}
 800175e:	bf00      	nop
 8001760:	3788      	adds	r7, #136	; 0x88
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40005400 	.word	0x40005400
 800176c:	40021000 	.word	0x40021000
 8001770:	40005c00 	.word	0x40005c00
 8001774:	48000400 	.word	0x48000400

08001778 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiy
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_8){
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001788:	d130      	bne.n	80017ec <HAL_GPIO_EXTI_Callback+0x74>

		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8)== GPIO_PIN_RESET){
 800178a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800178e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001792:	f006 fe01 	bl	8008398 <HAL_GPIO_ReadPin>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d109      	bne.n	80017b0 <HAL_GPIO_EXTI_Callback+0x38>

					boutonAtime=0;
 800179c:	4b2e      	ldr	r3, [pc, #184]	; (8001858 <HAL_GPIO_EXTI_Callback+0xe0>)
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
					tbtn1=HAL_GetTick();
 80017a2:	f004 fe2b 	bl	80063fc <HAL_GetTick>
 80017a6:	4603      	mov	r3, r0
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b2c      	ldr	r3, [pc, #176]	; (800185c <HAL_GPIO_EXTI_Callback+0xe4>)
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	e010      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x5a>


				}
				else{
					BTN_A++;
 80017b0:	4b2b      	ldr	r3, [pc, #172]	; (8001860 <HAL_GPIO_EXTI_Callback+0xe8>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	3301      	adds	r3, #1
 80017b6:	4a2a      	ldr	r2, [pc, #168]	; (8001860 <HAL_GPIO_EXTI_Callback+0xe8>)
 80017b8:	6013      	str	r3, [r2, #0]

					boutonAtime=HAL_GetTick()-tbtn1;
 80017ba:	f004 fe1f 	bl	80063fc <HAL_GetTick>
 80017be:	4603      	mov	r3, r0
 80017c0:	4a26      	ldr	r2, [pc, #152]	; (800185c <HAL_GPIO_EXTI_Callback+0xe4>)
 80017c2:	6812      	ldr	r2, [r2, #0]
 80017c4:	1a9b      	subs	r3, r3, r2
 80017c6:	461a      	mov	r2, r3
 80017c8:	4b23      	ldr	r3, [pc, #140]	; (8001858 <HAL_GPIO_EXTI_Callback+0xe0>)
 80017ca:	601a      	str	r2, [r3, #0]
					tbtn1=0;
 80017cc:	4b23      	ldr	r3, [pc, #140]	; (800185c <HAL_GPIO_EXTI_Callback+0xe4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]


				}

				if(boutonAtime>=400){
 80017d2:	4b21      	ldr	r3, [pc, #132]	; (8001858 <HAL_GPIO_EXTI_Callback+0xe0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80017da:	db07      	blt.n	80017ec <HAL_GPIO_EXTI_Callback+0x74>
					BTN_A_LONG++;
 80017dc:	4b21      	ldr	r3, [pc, #132]	; (8001864 <HAL_GPIO_EXTI_Callback+0xec>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	3301      	adds	r3, #1
 80017e2:	4a20      	ldr	r2, [pc, #128]	; (8001864 <HAL_GPIO_EXTI_Callback+0xec>)
 80017e4:	6013      	str	r3, [r2, #0]
					BTN_A=0;
 80017e6:	4b1e      	ldr	r3, [pc, #120]	; (8001860 <HAL_GPIO_EXTI_Callback+0xe8>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
				}

	}
	if(GPIO_Pin==GPIO_PIN_1){
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d12e      	bne.n	8001850 <HAL_GPIO_EXTI_Callback+0xd8>

		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)== GPIO_PIN_RESET){
 80017f2:	2102      	movs	r1, #2
 80017f4:	481c      	ldr	r0, [pc, #112]	; (8001868 <HAL_GPIO_EXTI_Callback+0xf0>)
 80017f6:	f006 fdcf 	bl	8008398 <HAL_GPIO_ReadPin>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d109      	bne.n	8001814 <HAL_GPIO_EXTI_Callback+0x9c>

			boutonBtime=0;
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <HAL_GPIO_EXTI_Callback+0xf4>)
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
			tbtn2=HAL_GetTick();
 8001806:	f004 fdf9 	bl	80063fc <HAL_GetTick>
 800180a:	4603      	mov	r3, r0
 800180c:	461a      	mov	r2, r3
 800180e:	4b18      	ldr	r3, [pc, #96]	; (8001870 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	e010      	b.n	8001836 <HAL_GPIO_EXTI_Callback+0xbe>


		}
		else{
			BTN_B++;
 8001814:	4b17      	ldr	r3, [pc, #92]	; (8001874 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	3301      	adds	r3, #1
 800181a:	4a16      	ldr	r2, [pc, #88]	; (8001874 <HAL_GPIO_EXTI_Callback+0xfc>)
 800181c:	6013      	str	r3, [r2, #0]

			boutonBtime=HAL_GetTick()-tbtn2;
 800181e:	f004 fded 	bl	80063fc <HAL_GetTick>
 8001822:	4603      	mov	r3, r0
 8001824:	4a12      	ldr	r2, [pc, #72]	; (8001870 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001826:	6812      	ldr	r2, [r2, #0]
 8001828:	1a9b      	subs	r3, r3, r2
 800182a:	461a      	mov	r2, r3
 800182c:	4b0f      	ldr	r3, [pc, #60]	; (800186c <HAL_GPIO_EXTI_Callback+0xf4>)
 800182e:	601a      	str	r2, [r3, #0]
			tbtn2=0;
 8001830:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]


		}

		if(boutonBtime>=400){
 8001836:	4b0d      	ldr	r3, [pc, #52]	; (800186c <HAL_GPIO_EXTI_Callback+0xf4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800183e:	db07      	blt.n	8001850 <HAL_GPIO_EXTI_Callback+0xd8>
			BTN_B_LONG++;
 8001840:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <HAL_GPIO_EXTI_Callback+0x100>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	3301      	adds	r3, #1
 8001846:	4a0c      	ldr	r2, [pc, #48]	; (8001878 <HAL_GPIO_EXTI_Callback+0x100>)
 8001848:	6013      	str	r3, [r2, #0]
			BTN_B=0;
 800184a:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <HAL_GPIO_EXTI_Callback+0xfc>)
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
		}



	}
}
 8001850:	bf00      	nop
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000b3c 	.word	0x20000b3c
 800185c:	20000b44 	.word	0x20000b44
 8001860:	20000708 	.word	0x20000708
 8001864:	20000b50 	.word	0x20000b50
 8001868:	48000400 	.word	0x48000400
 800186c:	20000b40 	.word	0x20000b40
 8001870:	20000b48 	.word	0x20000b48
 8001874:	2000070c 	.word	0x2000070c
 8001878:	20000b4c 	.word	0x20000b4c

0800187c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001882:	f004 fd52 	bl	800632a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001886:	f000 f891 	bl	80019ac <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800188a:	f000 f8e2 	bl	8001a52 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800188e:	f7ff fdb1 	bl	80013f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001892:	f7ff fd6d 	bl	8001370 <MX_DMA_Init>
  MX_I2C3_Init();
 8001896:	f7ff fe6d 	bl	8001574 <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 800189a:	f004 fb29 	bl	8005ef0 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 800189e:	f7ff fba7 	bl	8000ff0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80018a2:	f004 f81f 	bl	80058e4 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80018a6:	f012 fa65 	bl	8013d74 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 80018aa:	f7ff fe23 	bl	80014f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80018ae:	f004 fb4b 	bl	8005f48 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80018b2:	f000 fd95 	bl	80023e0 <MX_SPI1_Init>
  MX_TIM7_Init();
 80018b6:	f004 f899 	bl	80059ec <MX_TIM7_Init>
  MX_TIM6_Init();
 80018ba:	f004 f861 	bl	8005980 <MX_TIM6_Init>
  MX_TIM15_Init();
 80018be:	f004 f8cd 	bl	8005a5c <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */



	ssd1306_Init();
 80018c2:	f001 f88d 	bl	80029e0 <ssd1306_Init>

	HAL_Delay(10);
 80018c6:	200a      	movs	r0, #10
 80018c8:	f004 fda4 	bl	8006414 <HAL_Delay>
	ssd1306_Fill(Black);
 80018cc:	2000      	movs	r0, #0
 80018ce:	f001 f8f1 	bl	8002ab4 <ssd1306_Fill>

	ssd1306_DrawBitmap(32, 32, startimg, 64, 64, White);
 80018d2:	2301      	movs	r3, #1
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	2340      	movs	r3, #64	; 0x40
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2340      	movs	r3, #64	; 0x40
 80018dc:	4a25      	ldr	r2, [pc, #148]	; (8001974 <main+0xf8>)
 80018de:	2120      	movs	r1, #32
 80018e0:	2020      	movs	r0, #32
 80018e2:	f001 fbb9 	bl	8003058 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80018e6:	f001 f8fd 	bl	8002ae4 <ssd1306_UpdateScreen>


	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 80018ea:	2203      	movs	r2, #3
 80018ec:	4922      	ldr	r1, [pc, #136]	; (8001978 <main+0xfc>)
 80018ee:	4823      	ldr	r0, [pc, #140]	; (800197c <main+0x100>)
 80018f0:	f005 f8d0 	bl	8006a94 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 80018f4:	4822      	ldr	r0, [pc, #136]	; (8001980 <main+0x104>)
 80018f6:	f00b fa97 	bl	800ce28 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim15);
 80018fa:	4822      	ldr	r0, [pc, #136]	; (8001984 <main+0x108>)
 80018fc:	f00b fae0 	bl	800cec0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 8001900:	4821      	ldr	r0, [pc, #132]	; (8001988 <main+0x10c>)
 8001902:	f00b fadd 	bl	800cec0 <HAL_TIM_Base_Start_IT>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 8001906:	2201      	movs	r2, #1
 8001908:	2102      	movs	r1, #2
 800190a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800190e:	f006 fd5b 	bl	80083c8 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8001912:	2064      	movs	r0, #100	; 0x64
 8001914:	f004 fd7e 	bl	8006414 <HAL_Delay>
	HAL_UART_Abort(&hlpuart1);
 8001918:	481c      	ldr	r0, [pc, #112]	; (800198c <main+0x110>)
 800191a:	f00b ff6d 	bl	800d7f8 <HAL_UART_Abort>
	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);
 800191e:	2240      	movs	r2, #64	; 0x40
 8001920:	491b      	ldr	r1, [pc, #108]	; (8001990 <main+0x114>)
 8001922:	481a      	ldr	r0, [pc, #104]	; (800198c <main+0x110>)
 8001924:	f00b ff1c 	bl	800d760 <HAL_UART_Receive_DMA>

	memset(flashread,'1',256);
 8001928:	f44f 7280 	mov.w	r2, #256	; 0x100
 800192c:	2131      	movs	r1, #49	; 0x31
 800192e:	4819      	ldr	r0, [pc, #100]	; (8001994 <main+0x118>)
 8001930:	f014 ff63 	bl	80167fa <memset>
	memset(flashwrite,'\0',256);
 8001934:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001938:	2100      	movs	r1, #0
 800193a:	4817      	ldr	r0, [pc, #92]	; (8001998 <main+0x11c>)
 800193c:	f014 ff5d 	bl	80167fa <memset>
	memset((uint8_t *)bufferscreen ,'\0',50);
 8001940:	2232      	movs	r2, #50	; 0x32
 8001942:	2100      	movs	r1, #0
 8001944:	4815      	ldr	r0, [pc, #84]	; (800199c <main+0x120>)
 8001946:	f014 ff58 	bl	80167fa <memset>

	SPIF_Init(&hspif1, &hspi1, GPIOB, GPIO_PIN_0);
 800194a:	2301      	movs	r3, #1
 800194c:	4a14      	ldr	r2, [pc, #80]	; (80019a0 <main+0x124>)
 800194e:	4915      	ldr	r1, [pc, #84]	; (80019a4 <main+0x128>)
 8001950:	4815      	ldr	r0, [pc, #84]	; (80019a8 <main+0x12c>)
 8001952:	f012 f8f6 	bl	8013b42 <SPIF_Init>



	getindex();
 8001956:	f000 ff0f 	bl	8002778 <getindex>

	ssd1306_Fill(Black);
 800195a:	2000      	movs	r0, #0
 800195c:	f001 f8aa 	bl	8002ab4 <ssd1306_Fill>

	HAL_Delay(700);
 8001960:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8001964:	f004 fd56 	bl	8006414 <HAL_Delay>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		statemachine();
 8001968:	f001 fe4a 	bl	8003600 <statemachine>
		ssd1306_UpdateScreen();
 800196c:	f001 f8ba 	bl	8002ae4 <ssd1306_UpdateScreen>
		statemachine();
 8001970:	e7fa      	b.n	8001968 <main+0xec>
 8001972:	bf00      	nop
 8001974:	0801b0f8 	.word	0x0801b0f8
 8001978:	20000730 	.word	0x20000730
 800197c:	20000324 	.word	0x20000324
 8001980:	200010cc 	.word	0x200010cc
 8001984:	200011b0 	.word	0x200011b0
 8001988:	20001118 	.word	0x20001118
 800198c:	200011fc 	.word	0x200011fc
 8001990:	20000484 	.word	0x20000484
 8001994:	20000844 	.word	0x20000844
 8001998:	20000744 	.word	0x20000744
 800199c:	20000968 	.word	0x20000968
 80019a0:	48000400 	.word	0x48000400
 80019a4:	20000bc4 	.word	0x20000bc4
 80019a8:	20000710 	.word	0x20000710

080019ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b096      	sub	sp, #88	; 0x58
 80019b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	2244      	movs	r2, #68	; 0x44
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f014 ff1d 	bl	80167fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c0:	463b      	mov	r3, r7
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80019ce:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019d2:	f008 ff81 	bl	800a8d8 <HAL_PWREx_ControlVoltageScaling>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80019dc:	f000 f867 	bl	8001aae <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019e0:	2310      	movs	r3, #16
 80019e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019e4:	2301      	movs	r3, #1
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80019ec:	2360      	movs	r3, #96	; 0x60
 80019ee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f0:	2302      	movs	r3, #2
 80019f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80019f4:	2301      	movs	r3, #1
 80019f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019f8:	2301      	movs	r3, #1
 80019fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80019fc:	2314      	movs	r3, #20
 80019fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a00:	2307      	movs	r3, #7
 8001a02:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a04:	2302      	movs	r3, #2
 8001a06:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	4618      	mov	r0, r3
 8001a12:	f008 ffc7 	bl	800a9a4 <HAL_RCC_OscConfig>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001a1c:	f000 f847 	bl	8001aae <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a20:	230f      	movs	r3, #15
 8001a22:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a24:	2303      	movs	r3, #3
 8001a26:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a2c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001a30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a36:	463b      	mov	r3, r7
 8001a38:	2102      	movs	r1, #2
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f009 fbc6 	bl	800b1cc <HAL_RCC_ClockConfig>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001a46:	f000 f832 	bl	8001aae <Error_Handler>
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	3758      	adds	r7, #88	; 0x58
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b096      	sub	sp, #88	; 0x58
 8001a56:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	2254      	movs	r2, #84	; 0x54
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f014 fecb 	bl	80167fa <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8001a64:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001a68:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a6a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001a70:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001a74:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001a76:	2301      	movs	r3, #1
 8001a78:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001a7e:	2318      	movs	r3, #24
 8001a80:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a82:	2307      	movs	r3, #7
 8001a84:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a86:	2302      	movs	r3, #2
 8001a88:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001a8e:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8001a92:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	4618      	mov	r0, r3
 8001a98:	f009 fdbc 	bl	800b614 <HAL_RCCEx_PeriphCLKConfig>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <PeriphCommonClock_Config+0x54>
  {
    Error_Handler();
 8001aa2:	f000 f804 	bl	8001aae <Error_Handler>
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	3758      	adds	r7, #88	; 0x58
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab2:	b672      	cpsid	i
}
 8001ab4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001ab6:	e7fe      	b.n	8001ab6 <Error_Handler+0x8>

08001ab8 <gps_checksum>:
//on a une fonction de decodage par typme de trame interressante, puis une fonction nmea_parse servant  mettre  jour la structure de donne avec lesdonnes presentes dans le databuffer, qui lui se met  jour tout seul.

char *data[15];

int gps_checksum(char *nmea_data)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
    //if you point a string with less than 5 characters the function will read outside of scope and crash the mcu.
    if(strlen(nmea_data) < 5) return 0;
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f7fe fbd5 	bl	8000270 <strlen>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b04      	cmp	r3, #4
 8001aca:	d801      	bhi.n	8001ad0 <gps_checksum+0x18>
 8001acc:	2300      	movs	r3, #0
 8001ace:	e038      	b.n	8001b42 <gps_checksum+0x8a>
    char recv_crc[2];
    recv_crc[0] = nmea_data[strlen(nmea_data) - 4];
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7fe fbcd 	bl	8000270 <strlen>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	3b04      	subs	r3, #4
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	4413      	add	r3, r2
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	723b      	strb	r3, [r7, #8]
    recv_crc[1] = nmea_data[strlen(nmea_data) - 3];
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7fe fbc4 	bl	8000270 <strlen>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	3b03      	subs	r3, #3
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	4413      	add	r3, r2
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	727b      	strb	r3, [r7, #9]
    int crc = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
    int i;

    //exclude the CRLF plus CRC with an * from the end
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8001af8:	2300      	movs	r3, #0
 8001afa:	613b      	str	r3, [r7, #16]
 8001afc:	e00a      	b.n	8001b14 <gps_checksum+0x5c>
        crc ^= nmea_data[i];
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	4413      	add	r3, r2
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	461a      	mov	r2, r3
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	4053      	eors	r3, r2
 8001b0c:	617b      	str	r3, [r7, #20]
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	3301      	adds	r3, #1
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7fe fbab 	bl	8000270 <strlen>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	1f5a      	subs	r2, r3, #5
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d8ec      	bhi.n	8001afe <gps_checksum+0x46>
    }
    int receivedHash = strtol(recv_crc, NULL, 16);
 8001b24:	f107 0308 	add.w	r3, r7, #8
 8001b28:	2210      	movs	r2, #16
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f013 fe8b 	bl	8015848 <strtol>
 8001b32:	60f8      	str	r0, [r7, #12]
    if (crc == receivedHash) {
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d101      	bne.n	8001b40 <gps_checksum+0x88>
        return 1;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e000      	b.n	8001b42 <gps_checksum+0x8a>
    }
    else{
        return 0;
 8001b40:	2300      	movs	r3, #0
    }
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
	...

08001b4c <nmea_GPGGA>:

int nmea_GPGGA(GPS *gps_data, char*inputString){
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b0b7      	sub	sp, #220	; 0xdc
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    memset(values, 0, sizeof(values));
 8001b5c:	f107 0320 	add.w	r3, r7, #32
 8001b60:	2264      	movs	r2, #100	; 0x64
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f014 fe48 	bl	80167fa <memset>
    char *marker = strtok(inputString, ",");
 8001b6a:	49c2      	ldr	r1, [pc, #776]	; (8001e74 <nmea_GPGGA+0x328>)
 8001b6c:	6838      	ldr	r0, [r7, #0]
 8001b6e:	f014 fe5f 	bl	8016830 <strtok>
 8001b72:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8001b76:	e027      	b.n	8001bc8 <nmea_GPGGA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8001b78:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8001b7c:	f7fe fb78 	bl	8000270 <strlen>
 8001b80:	4603      	mov	r3, r0
 8001b82:	1c5a      	adds	r2, r3, #1
 8001b84:	f8d7 40d4 	ldr.w	r4, [r7, #212]	; 0xd4
 8001b88:	1c63      	adds	r3, r4, #1
 8001b8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001b8e:	4610      	mov	r0, r2
 8001b90:	f012 fea2 	bl	80148d8 <malloc>
 8001b94:	4603      	mov	r3, r0
 8001b96:	461a      	mov	r2, r3
 8001b98:	00a3      	lsls	r3, r4, #2
 8001b9a:	33d8      	adds	r3, #216	; 0xd8
 8001b9c:	443b      	add	r3, r7
 8001b9e:	f843 2cb8 	str.w	r2, [r3, #-184]
        strcpy(values[counter - 1], marker);
 8001ba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	33d8      	adds	r3, #216	; 0xd8
 8001bac:	443b      	add	r3, r7
 8001bae:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001bb2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f014 ff33 	bl	8016a22 <strcpy>
        marker = strtok(NULL, ",");
 8001bbc:	49ad      	ldr	r1, [pc, #692]	; (8001e74 <nmea_GPGGA+0x328>)
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f014 fe36 	bl	8016830 <strtok>
 8001bc4:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8001bc8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1d3      	bne.n	8001b78 <nmea_GPGGA+0x2c>
    }
    char lonSide = values[5][0];
 8001bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    char latSide = values[3][0];
 8001bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
    strcpy(gps_data->lastMeasure, values[1]);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	332c      	adds	r3, #44	; 0x2c
 8001be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be6:	4611      	mov	r1, r2
 8001be8:	4618      	mov	r0, r3
 8001bea:	f014 ff1a 	bl	8016a22 <strcpy>
    if(latSide == 'S' || latSide == 'N'){
 8001bee:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001bf2:	2b53      	cmp	r3, #83	; 0x53
 8001bf4:	d004      	beq.n	8001c00 <nmea_GPGGA+0xb4>
 8001bf6:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001bfa:	2b4e      	cmp	r3, #78	; 0x4e
 8001bfc:	f040 8159 	bne.w	8001eb2 <nmea_GPGGA+0x366>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[2][z];
 8001c00:	2300      	movs	r3, #0
 8001c02:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001c06:	e010      	b.n	8001c2a <nmea_GPGGA+0xde>
 8001c08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c0e:	4413      	add	r3, r2
 8001c10:	7819      	ldrb	r1, [r3, #0]
 8001c12:	f107 021c 	add.w	r2, r7, #28
 8001c16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c1a:	4413      	add	r3, r2
 8001c1c:	460a      	mov	r2, r1
 8001c1e:	701a      	strb	r2, [r3, #0]
 8001c20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c24:	3301      	adds	r3, #1
 8001c26:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001c2a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	ddea      	ble.n	8001c08 <nmea_GPGGA+0xbc>
        for (int z = 0; z < 6; z++) lat_m[z] = values[2][z + 2];
 8001c32:	2300      	movs	r3, #0
 8001c34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001c38:	e011      	b.n	8001c5e <nmea_GPGGA+0x112>
 8001c3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c40:	3302      	adds	r3, #2
 8001c42:	4413      	add	r3, r2
 8001c44:	7819      	ldrb	r1, [r3, #0]
 8001c46:	f107 0214 	add.w	r2, r7, #20
 8001c4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c4e:	4413      	add	r3, r2
 8001c50:	460a      	mov	r2, r1
 8001c52:	701a      	strb	r2, [r3, #0]
 8001c54:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c58:	3301      	adds	r3, #1
 8001c5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001c5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c62:	2b05      	cmp	r3, #5
 8001c64:	dde9      	ble.n	8001c3a <nmea_GPGGA+0xee>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 8001c66:	f107 031c 	add.w	r3, r7, #28
 8001c6a:	220a      	movs	r2, #10
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f013 fdea 	bl	8015848 <strtol>
 8001c74:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 8001c78:	f107 0314 	add.w	r3, r7, #20
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f013 fcf8 	bl	8015674 <strtof>
 8001c84:	ed87 0a2b 	vstr	s0, [r7, #172]	; 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 8001c88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001c8c:	ee07 3a90 	vmov	s15, r3
 8001c90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c94:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 8001c98:	ed9f 6a77 	vldr	s12, [pc, #476]	; 8001e78 <nmea_GPGGA+0x32c>
 8001c9c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001ca0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca4:	ee17 0a90 	vmov	r0, s15
 8001ca8:	f7fe fc4e 	bl	8000548 <__aeabi_f2d>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0

        char lon_d[3];
        char lon_m[7];

        for (int z = 0; z < 3; z++) lon_d[z] = values[4][z];
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001cba:	e010      	b.n	8001cde <nmea_GPGGA+0x192>
 8001cbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001cc2:	4413      	add	r3, r2
 8001cc4:	7819      	ldrb	r1, [r3, #0]
 8001cc6:	f107 0210 	add.w	r2, r7, #16
 8001cca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001cce:	4413      	add	r3, r2
 8001cd0:	460a      	mov	r2, r1
 8001cd2:	701a      	strb	r2, [r3, #0]
 8001cd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001cd8:	3301      	adds	r3, #1
 8001cda:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001cde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	ddea      	ble.n	8001cbc <nmea_GPGGA+0x170>
        for (int z = 0; z < 6; z++) lon_m[z] = values[4][z + 3];
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001cec:	e011      	b.n	8001d12 <nmea_GPGGA+0x1c6>
 8001cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cf0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001cf4:	3303      	adds	r3, #3
 8001cf6:	4413      	add	r3, r2
 8001cf8:	7819      	ldrb	r1, [r3, #0]
 8001cfa:	f107 0208 	add.w	r2, r7, #8
 8001cfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d02:	4413      	add	r3, r2
 8001d04:	460a      	mov	r2, r1
 8001d06:	701a      	strb	r2, [r3, #0]
 8001d08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001d12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d16:	2b05      	cmp	r3, #5
 8001d18:	dde9      	ble.n	8001cee <nmea_GPGGA+0x1a2>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 8001d1a:	f107 0310 	add.w	r3, r7, #16
 8001d1e:	220a      	movs	r2, #10
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f013 fd90 	bl	8015848 <strtol>
 8001d28:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        float lon_min_strtof = strtof(lon_m, NULL);
 8001d2c:	f107 0308 	add.w	r3, r7, #8
 8001d30:	2100      	movs	r1, #0
 8001d32:	4618      	mov	r0, r3
 8001d34:	f013 fc9e 	bl	8015674 <strtof>
 8001d38:	ed87 0a26 	vstr	s0, [r7, #152]	; 0x98
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8001d3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d40:	ee07 3a90 	vmov	s15, r3
 8001d44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d48:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 8001d4c:	ed9f 6a4a 	vldr	s12, [pc, #296]	; 8001e78 <nmea_GPGGA+0x32c>
 8001d50:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001d54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d58:	ee17 0a90 	vmov	r0, s15
 8001d5c:	f7fe fbf4 	bl	8000548 <__aeabi_f2d>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	f04f 0300 	mov.w	r3, #0
 8001d70:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8001d74:	f7fe fea8 	bl	8000ac8 <__aeabi_dcmpeq>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d176      	bne.n	8001e6c <nmea_GPGGA+0x320>
 8001d7e:	f04f 0200 	mov.w	r2, #0
 8001d82:	f04f 0300 	mov.w	r3, #0
 8001d86:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8001d8a:	f7fe fe9d 	bl	8000ac8 <__aeabi_dcmpeq>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d16b      	bne.n	8001e6c <nmea_GPGGA+0x320>
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	4b38      	ldr	r3, [pc, #224]	; (8001e7c <nmea_GPGGA+0x330>)
 8001d9a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8001d9e:	f7fe fe9d 	bl	8000adc <__aeabi_dcmplt>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d061      	beq.n	8001e6c <nmea_GPGGA+0x320>
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	4b34      	ldr	r3, [pc, #208]	; (8001e80 <nmea_GPGGA+0x334>)
 8001dae:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8001db2:	f7fe fe93 	bl	8000adc <__aeabi_dcmplt>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d057      	beq.n	8001e6c <nmea_GPGGA+0x320>
            gps_data->latitude = lat_deg;
 8001dbc:	6879      	ldr	r1, [r7, #4]
 8001dbe:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8001dc2:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->latSide = latSide;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f897 20b6 	ldrb.w	r2, [r7, #182]	; 0xb6
 8001dcc:	721a      	strb	r2, [r3, #8]
            gps_data->longitude = lon_deg;
 8001dce:	6879      	ldr	r1, [r7, #4]
 8001dd0:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001dd4:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->lonSide = lonSide;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f897 20b7 	ldrb.w	r2, [r7, #183]	; 0xb7
 8001dde:	761a      	strb	r2, [r3, #24]
            float altitude = strtof(values[9], NULL);
 8001de0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001de2:	2100      	movs	r1, #0
 8001de4:	4618      	mov	r0, r3
 8001de6:	f013 fc45 	bl	8015674 <strtof>
 8001dea:	ed87 0a23 	vstr	s0, [r7, #140]	; 0x8c
            gps_data->altitude = altitude!=0 ? altitude : gps_data->altitude;
 8001dee:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001df2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfa:	d102      	bne.n	8001e02 <nmea_GPGGA+0x2b6>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	69db      	ldr	r3, [r3, #28]
 8001e00:	e001      	b.n	8001e06 <nmea_GPGGA+0x2ba>
 8001e02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	61d3      	str	r3, [r2, #28]
            gps_data->satelliteCount = strtol(values[7], NULL, 10);
 8001e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e0c:	220a      	movs	r2, #10
 8001e0e:	2100      	movs	r1, #0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f013 fd19 	bl	8015848 <strtol>
 8001e16:	4602      	mov	r2, r0
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	625a      	str	r2, [r3, #36]	; 0x24

            int fixQuality = strtol(values[6], NULL, 10);
 8001e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e1e:	220a      	movs	r2, #10
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f013 fd10 	bl	8015848 <strtol>
 8001e28:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
            gps_data->fix = fixQuality > 0 ? 1 : 0;
 8001e2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	bfcc      	ite	gt
 8001e34:	2301      	movgt	r3, #1
 8001e36:	2300      	movle	r3, #0
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	629a      	str	r2, [r3, #40]	; 0x28

            float hdop = strtof(values[8], NULL);
 8001e40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e42:	2100      	movs	r1, #0
 8001e44:	4618      	mov	r0, r3
 8001e46:	f013 fc15 	bl	8015674 <strtof>
 8001e4a:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
            gps_data->hdop = hdop!=0 ? hdop : gps_data->hdop;
 8001e4e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e52:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e5a:	d102      	bne.n	8001e62 <nmea_GPGGA+0x316>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	e001      	b.n	8001e66 <nmea_GPGGA+0x31a>
 8001e62:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6213      	str	r3, [r2, #32]
        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8001e6a:	e022      	b.n	8001eb2 <nmea_GPGGA+0x366>
        }
        else {
            for(int i=0; i<counter; i++) free(values[i]);
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001e72:	e016      	b.n	8001ea2 <nmea_GPGGA+0x356>
 8001e74:	0801ae08 	.word	0x0801ae08
 8001e78:	42700000 	.word	0x42700000
 8001e7c:	40568000 	.word	0x40568000
 8001e80:	40668000 	.word	0x40668000
 8001e84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	33d8      	adds	r3, #216	; 0xd8
 8001e8c:	443b      	add	r3, r7
 8001e8e:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f012 fd28 	bl	80148e8 <free>
 8001e98:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001ea2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001ea6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	dbea      	blt.n	8001e84 <nmea_GPGGA+0x338>
            return 0;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	e019      	b.n	8001ee6 <nmea_GPGGA+0x39a>
        }

    }

    for(int i=0; i<counter; i++) free(values[i]);
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001eb8:	e00e      	b.n	8001ed8 <nmea_GPGGA+0x38c>
 8001eba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	33d8      	adds	r3, #216	; 0xd8
 8001ec2:	443b      	add	r3, r7
 8001ec4:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f012 fd0d 	bl	80148e8 <free>
 8001ece:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ed8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001edc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	dbea      	blt.n	8001eba <nmea_GPGGA+0x36e>
    return 1;
 8001ee4:	2301      	movs	r3, #1
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	37dc      	adds	r7, #220	; 0xdc
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd90      	pop	{r4, r7, pc}
 8001eee:	bf00      	nop

08001ef0 <nmea_GPGSA>:


int nmea_GPGSA(GPS *gps_data, char*inputString){
 8001ef0:	b590      	push	{r4, r7, lr}
 8001ef2:	b0a3      	sub	sp, #140	; 0x8c
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    memset(values, 0, sizeof(values));
 8001f00:	f107 030c 	add.w	r3, r7, #12
 8001f04:	2264      	movs	r2, #100	; 0x64
 8001f06:	2100      	movs	r1, #0
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f014 fc76 	bl	80167fa <memset>
    char *marker = strtok(inputString, ",");
 8001f0e:	493b      	ldr	r1, [pc, #236]	; (8001ffc <nmea_GPGSA+0x10c>)
 8001f10:	6838      	ldr	r0, [r7, #0]
 8001f12:	f014 fc8d 	bl	8016830 <strtok>
 8001f16:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    while (marker != NULL) {
 8001f1a:	e027      	b.n	8001f6c <nmea_GPGSA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8001f1c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001f20:	f7fe f9a6 	bl	8000270 <strlen>
 8001f24:	4603      	mov	r3, r0
 8001f26:	1c5a      	adds	r2, r3, #1
 8001f28:	f8d7 4084 	ldr.w	r4, [r7, #132]	; 0x84
 8001f2c:	1c63      	adds	r3, r4, #1
 8001f2e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001f32:	4610      	mov	r0, r2
 8001f34:	f012 fcd0 	bl	80148d8 <malloc>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	00a3      	lsls	r3, r4, #2
 8001f3e:	3388      	adds	r3, #136	; 0x88
 8001f40:	443b      	add	r3, r7
 8001f42:	f843 2c7c 	str.w	r2, [r3, #-124]
        strcpy(values[counter - 1], marker);
 8001f46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	3388      	adds	r3, #136	; 0x88
 8001f50:	443b      	add	r3, r7
 8001f52:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001f56:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f014 fd61 	bl	8016a22 <strcpy>
        marker = strtok(NULL, ",");
 8001f60:	4926      	ldr	r1, [pc, #152]	; (8001ffc <nmea_GPGSA+0x10c>)
 8001f62:	2000      	movs	r0, #0
 8001f64:	f014 fc64 	bl	8016830 <strtok>
 8001f68:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    while (marker != NULL) {
 8001f6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1d3      	bne.n	8001f1c <nmea_GPGSA+0x2c>
    }
    int fix = strtol(values[2], NULL, 10);
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	220a      	movs	r2, #10
 8001f78:	2100      	movs	r1, #0
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f013 fc64 	bl	8015848 <strtol>
 8001f80:	6738      	str	r0, [r7, #112]	; 0x70
    gps_data->fix = fix > 1 ? 1 : 0;
 8001f82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	bfcc      	ite	gt
 8001f88:	2301      	movgt	r3, #1
 8001f8a:	2300      	movle	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	461a      	mov	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	629a      	str	r2, [r3, #40]	; 0x28
    int satelliteCount = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i=3; i<15; i++){
 8001f98:	2303      	movs	r3, #3
 8001f9a:	67bb      	str	r3, [r7, #120]	; 0x78
 8001f9c:	e00e      	b.n	8001fbc <nmea_GPGSA+0xcc>
        if(values[i][0] != '\0'){
 8001f9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	3388      	adds	r3, #136	; 0x88
 8001fa4:	443b      	add	r3, r7
 8001fa6:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d002      	beq.n	8001fb6 <nmea_GPGSA+0xc6>
            satelliteCount++;
 8001fb0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i=3; i<15; i++){
 8001fb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fb8:	3301      	adds	r3, #1
 8001fba:	67bb      	str	r3, [r7, #120]	; 0x78
 8001fbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fbe:	2b0e      	cmp	r3, #14
 8001fc0:	dded      	ble.n	8001f9e <nmea_GPGSA+0xae>
        }
    }
    gps_data->satelliteCount = satelliteCount;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001fc6:	625a      	str	r2, [r3, #36]	; 0x24
    for(int i=0; i<counter; i++) free(values[i]);
 8001fc8:	2300      	movs	r3, #0
 8001fca:	677b      	str	r3, [r7, #116]	; 0x74
 8001fcc:	e00b      	b.n	8001fe6 <nmea_GPGSA+0xf6>
 8001fce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	3388      	adds	r3, #136	; 0x88
 8001fd4:	443b      	add	r3, r7
 8001fd6:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f012 fc84 	bl	80148e8 <free>
 8001fe0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	677b      	str	r3, [r7, #116]	; 0x74
 8001fe6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001fe8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fec:	429a      	cmp	r2, r3
 8001fee:	dbee      	blt.n	8001fce <nmea_GPGSA+0xde>
    return 1;
 8001ff0:	2301      	movs	r3, #1
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	378c      	adds	r7, #140	; 0x8c
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd90      	pop	{r4, r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	0801ae08 	.word	0x0801ae08

08002000 <nmea_GNRMC>:



int nmea_GNRMC(GPS *gps_data, char*inputString){
 8002000:	b590      	push	{r4, r7, lr}
 8002002:	b0a1      	sub	sp, #132	; 0x84
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	67fb      	str	r3, [r7, #124]	; 0x7c
    memset(values, 0, sizeof(values));
 800200e:	f107 030c 	add.w	r3, r7, #12
 8002012:	2264      	movs	r2, #100	; 0x64
 8002014:	2100      	movs	r1, #0
 8002016:	4618      	mov	r0, r3
 8002018:	f014 fbef 	bl	80167fa <memset>
    char *marker = strtok(inputString, ",");
 800201c:	4930      	ldr	r1, [pc, #192]	; (80020e0 <nmea_GNRMC+0xe0>)
 800201e:	6838      	ldr	r0, [r7, #0]
 8002020:	f014 fc06 	bl	8016830 <strtok>
 8002024:	67b8      	str	r0, [r7, #120]	; 0x78
    while (marker != NULL) {
 8002026:	e021      	b.n	800206c <nmea_GNRMC+0x6c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8002028:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800202a:	f7fe f921 	bl	8000270 <strlen>
 800202e:	4603      	mov	r3, r0
 8002030:	1c5a      	adds	r2, r3, #1
 8002032:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8002034:	1c63      	adds	r3, r4, #1
 8002036:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002038:	4610      	mov	r0, r2
 800203a:	f012 fc4d 	bl	80148d8 <malloc>
 800203e:	4603      	mov	r3, r0
 8002040:	461a      	mov	r2, r3
 8002042:	00a3      	lsls	r3, r4, #2
 8002044:	3380      	adds	r3, #128	; 0x80
 8002046:	443b      	add	r3, r7
 8002048:	f843 2c74 	str.w	r2, [r3, #-116]
        strcpy(values[counter - 1], marker);
 800204c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800204e:	3b01      	subs	r3, #1
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	3380      	adds	r3, #128	; 0x80
 8002054:	443b      	add	r3, r7
 8002056:	f853 3c74 	ldr.w	r3, [r3, #-116]
 800205a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800205c:	4618      	mov	r0, r3
 800205e:	f014 fce0 	bl	8016a22 <strcpy>
        marker = strtok(NULL, ",");
 8002062:	491f      	ldr	r1, [pc, #124]	; (80020e0 <nmea_GNRMC+0xe0>)
 8002064:	2000      	movs	r0, #0
 8002066:	f014 fbe3 	bl	8016830 <strtok>
 800206a:	67b8      	str	r0, [r7, #120]	; 0x78
    while (marker != NULL) {
 800206c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1da      	bne.n	8002028 <nmea_GNRMC+0x28>
    }
    float speed = strtof(values[7], NULL);
 8002072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f013 fafc 	bl	8015674 <strtof>
 800207c:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
    gps_data->speed=speed/(1.944);
 8002080:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002082:	f7fe fa61 	bl	8000548 <__aeabi_f2d>
 8002086:	a314      	add	r3, pc, #80	; (adr r3, 80020d8 <nmea_GNRMC+0xd8>)
 8002088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208c:	f7fe fbde 	bl	800084c <__aeabi_ddiv>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4610      	mov	r0, r2
 8002096:	4619      	mov	r1, r3
 8002098:	f7fe fda6 	bl	8000be8 <__aeabi_d2f>
 800209c:	4602      	mov	r2, r0
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	639a      	str	r2, [r3, #56]	; 0x38


    for(int i=0; i<counter; i++) free(values[i]);
 80020a2:	2300      	movs	r3, #0
 80020a4:	677b      	str	r3, [r7, #116]	; 0x74
 80020a6:	e00b      	b.n	80020c0 <nmea_GNRMC+0xc0>
 80020a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	3380      	adds	r3, #128	; 0x80
 80020ae:	443b      	add	r3, r7
 80020b0:	f853 3c74 	ldr.w	r3, [r3, #-116]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f012 fc17 	bl	80148e8 <free>
 80020ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020bc:	3301      	adds	r3, #1
 80020be:	677b      	str	r3, [r7, #116]	; 0x74
 80020c0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80020c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020c4:	429a      	cmp	r2, r3
 80020c6:	dbef      	blt.n	80020a8 <nmea_GNRMC+0xa8>
    return 1;
 80020c8:	2301      	movs	r3, #1
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3784      	adds	r7, #132	; 0x84
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd90      	pop	{r4, r7, pc}
 80020d2:	bf00      	nop
 80020d4:	f3af 8000 	nop.w
 80020d8:	be76c8b4 	.word	0xbe76c8b4
 80020dc:	3fff1a9f 	.word	0x3fff1a9f
 80020e0:	0801ae08 	.word	0x0801ae08

080020e4 <nmea_parse>:



void nmea_parse(GPS *gps_data, uint8_t *buffer){
 80020e4:	b590      	push	{r4, r7, lr}
 80020e6:	b087      	sub	sp, #28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
    memset(data, 0, sizeof(data));
 80020ee:	223c      	movs	r2, #60	; 0x3c
 80020f0:	2100      	movs	r1, #0
 80020f2:	484e      	ldr	r0, [pc, #312]	; (800222c <nmea_parse+0x148>)
 80020f4:	f014 fb81 	bl	80167fa <memset>
    char * token = strtok(buffer, "$");
 80020f8:	494d      	ldr	r1, [pc, #308]	; (8002230 <nmea_parse+0x14c>)
 80020fa:	6838      	ldr	r0, [r7, #0]
 80020fc:	f014 fb98 	bl	8016830 <strtok>
 8002100:	6178      	str	r0, [r7, #20]
    int cnt = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]
    while(token !=NULL){
 8002106:	e01d      	b.n	8002144 <nmea_parse+0x60>
        data[cnt++] = malloc(strlen(token)+1); //free later!!!!!
 8002108:	6978      	ldr	r0, [r7, #20]
 800210a:	f7fe f8b1 	bl	8000270 <strlen>
 800210e:	4603      	mov	r3, r0
 8002110:	1c5a      	adds	r2, r3, #1
 8002112:	693c      	ldr	r4, [r7, #16]
 8002114:	1c63      	adds	r3, r4, #1
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	4610      	mov	r0, r2
 800211a:	f012 fbdd 	bl	80148d8 <malloc>
 800211e:	4603      	mov	r3, r0
 8002120:	461a      	mov	r2, r3
 8002122:	4b42      	ldr	r3, [pc, #264]	; (800222c <nmea_parse+0x148>)
 8002124:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        strcpy(data[cnt-1], token);
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	3b01      	subs	r3, #1
 800212c:	4a3f      	ldr	r2, [pc, #252]	; (800222c <nmea_parse+0x148>)
 800212e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002132:	6979      	ldr	r1, [r7, #20]
 8002134:	4618      	mov	r0, r3
 8002136:	f014 fc74 	bl	8016a22 <strcpy>
        token = strtok(NULL, "$");
 800213a:	493d      	ldr	r1, [pc, #244]	; (8002230 <nmea_parse+0x14c>)
 800213c:	2000      	movs	r0, #0
 800213e:	f014 fb77 	bl	8016830 <strtok>
 8002142:	6178      	str	r0, [r7, #20]
    while(token !=NULL){
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1de      	bne.n	8002108 <nmea_parse+0x24>
    }
    for(int i = 0; i<cnt; i++){
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	e052      	b.n	80021f6 <nmea_parse+0x112>
       if(strstr(data[i], "\r\n")!=NULL && gps_checksum(data[i])){
 8002150:	4a36      	ldr	r2, [pc, #216]	; (800222c <nmea_parse+0x148>)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002158:	4936      	ldr	r1, [pc, #216]	; (8002234 <nmea_parse+0x150>)
 800215a:	4618      	mov	r0, r3
 800215c:	f014 fbc4 	bl	80168e8 <strstr>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d044      	beq.n	80021f0 <nmea_parse+0x10c>
 8002166:	4a31      	ldr	r2, [pc, #196]	; (800222c <nmea_parse+0x148>)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fca2 	bl	8001ab8 <gps_checksum>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d03a      	beq.n	80021f0 <nmea_parse+0x10c>
           if(strstr(data[i], "GNRMC")!=NULL){
 800217a:	4a2c      	ldr	r2, [pc, #176]	; (800222c <nmea_parse+0x148>)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002182:	492d      	ldr	r1, [pc, #180]	; (8002238 <nmea_parse+0x154>)
 8002184:	4618      	mov	r0, r3
 8002186:	f014 fbaf 	bl	80168e8 <strstr>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <nmea_parse+0xbe>
               nmea_GNRMC(gps_data, data[i]);
 8002190:	4a26      	ldr	r2, [pc, #152]	; (800222c <nmea_parse+0x148>)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002198:	4619      	mov	r1, r3
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7ff ff30 	bl	8002000 <nmea_GNRMC>
 80021a0:	e026      	b.n	80021f0 <nmea_parse+0x10c>
           }
           else if(strstr(data[i], "GNGSA")!=NULL){
 80021a2:	4a22      	ldr	r2, [pc, #136]	; (800222c <nmea_parse+0x148>)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021aa:	4924      	ldr	r1, [pc, #144]	; (800223c <nmea_parse+0x158>)
 80021ac:	4618      	mov	r0, r3
 80021ae:	f014 fb9b 	bl	80168e8 <strstr>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d008      	beq.n	80021ca <nmea_parse+0xe6>
               nmea_GPGSA(gps_data, data[i]);
 80021b8:	4a1c      	ldr	r2, [pc, #112]	; (800222c <nmea_parse+0x148>)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021c0:	4619      	mov	r1, r3
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff fe94 	bl	8001ef0 <nmea_GPGSA>
 80021c8:	e012      	b.n	80021f0 <nmea_parse+0x10c>
           }
           else if(strstr(data[i], "GNGGA")!=NULL){
 80021ca:	4a18      	ldr	r2, [pc, #96]	; (800222c <nmea_parse+0x148>)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d2:	491b      	ldr	r1, [pc, #108]	; (8002240 <nmea_parse+0x15c>)
 80021d4:	4618      	mov	r0, r3
 80021d6:	f014 fb87 	bl	80168e8 <strstr>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d007      	beq.n	80021f0 <nmea_parse+0x10c>
               nmea_GPGGA(gps_data, data[i]);
 80021e0:	4a12      	ldr	r2, [pc, #72]	; (800222c <nmea_parse+0x148>)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e8:	4619      	mov	r1, r3
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7ff fcae 	bl	8001b4c <nmea_GPGGA>
    for(int i = 0; i<cnt; i++){
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	3301      	adds	r3, #1
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	dba8      	blt.n	8002150 <nmea_parse+0x6c>
           }
       }

    }
    for(int i = 0; i<cnt; i++) free(data[i]);
 80021fe:	2300      	movs	r3, #0
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	e009      	b.n	8002218 <nmea_parse+0x134>
 8002204:	4a09      	ldr	r2, [pc, #36]	; (800222c <nmea_parse+0x148>)
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800220c:	4618      	mov	r0, r3
 800220e:	f012 fb6b 	bl	80148e8 <free>
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	3301      	adds	r3, #1
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68ba      	ldr	r2, [r7, #8]
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	429a      	cmp	r2, r3
 800221e:	dbf1      	blt.n	8002204 <nmea_parse+0x120>


}
 8002220:	bf00      	nop
 8002222:	bf00      	nop
 8002224:	371c      	adds	r7, #28
 8002226:	46bd      	mov	sp, r7
 8002228:	bd90      	pop	{r4, r7, pc}
 800222a:	bf00      	nop
 800222c:	20000b54 	.word	0x20000b54
 8002230:	0801ae0c 	.word	0x0801ae0c
 8002234:	0801ae10 	.word	0x0801ae10
 8002238:	0801ae14 	.word	0x0801ae14
 800223c:	0801ae1c 	.word	0x0801ae1c
 8002240:	0801ae24 	.word	0x0801ae24
 8002244:	00000000 	.word	0x00000000

08002248 <distancecalc>:

}



double distancecalc(double lat1, double lat2, double long1, double long2){
 8002248:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800224c:	b08a      	sub	sp, #40	; 0x28
 800224e:	af00      	add	r7, sp, #0
 8002250:	ed87 0b06 	vstr	d0, [r7, #24]
 8002254:	ed87 1b04 	vstr	d1, [r7, #16]
 8002258:	ed87 2b02 	vstr	d2, [r7, #8]
 800225c:	ed87 3b00 	vstr	d3, [r7]
	double distance=0;
 8002260:	f04f 0200 	mov.w	r2, #0
 8002264:	f04f 0300 	mov.w	r3, #0
 8002268:	e9c7 2308 	strd	r2, r3, [r7, #32]
	distance=(double) 6371000*acosl(fmin(1,sinl(lat1*(M_PI/180))*sinl(lat2*(M_PI/180))+cosl(lat1*(M_PI/180))*cosl(lat2*(M_PI/180))*cosl((long2-long1)*(M_PI/180))));
 800226c:	a358      	add	r3, pc, #352	; (adr r3, 80023d0 <distancecalc+0x188>)
 800226e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002272:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002276:	f7fe f9bf 	bl	80005f8 <__aeabi_dmul>
 800227a:	4602      	mov	r2, r0
 800227c:	460b      	mov	r3, r1
 800227e:	ec43 2b17 	vmov	d7, r2, r3
 8002282:	eeb0 0a47 	vmov.f32	s0, s14
 8002286:	eef0 0a67 	vmov.f32	s1, s15
 800228a:	f017 f964 	bl	8019556 <sinl>
 800228e:	ec55 4b10 	vmov	r4, r5, d0
 8002292:	a34f      	add	r3, pc, #316	; (adr r3, 80023d0 <distancecalc+0x188>)
 8002294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002298:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800229c:	f7fe f9ac 	bl	80005f8 <__aeabi_dmul>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	ec43 2b17 	vmov	d7, r2, r3
 80022a8:	eeb0 0a47 	vmov.f32	s0, s14
 80022ac:	eef0 0a67 	vmov.f32	s1, s15
 80022b0:	f017 f951 	bl	8019556 <sinl>
 80022b4:	ec53 2b10 	vmov	r2, r3, d0
 80022b8:	4620      	mov	r0, r4
 80022ba:	4629      	mov	r1, r5
 80022bc:	f7fe f99c 	bl	80005f8 <__aeabi_dmul>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	4614      	mov	r4, r2
 80022c6:	461d      	mov	r5, r3
 80022c8:	a341      	add	r3, pc, #260	; (adr r3, 80023d0 <distancecalc+0x188>)
 80022ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022d2:	f7fe f991 	bl	80005f8 <__aeabi_dmul>
 80022d6:	4602      	mov	r2, r0
 80022d8:	460b      	mov	r3, r1
 80022da:	ec43 2b17 	vmov	d7, r2, r3
 80022de:	eeb0 0a47 	vmov.f32	s0, s14
 80022e2:	eef0 0a67 	vmov.f32	s1, s15
 80022e6:	f017 f934 	bl	8019552 <cosl>
 80022ea:	ec59 8b10 	vmov	r8, r9, d0
 80022ee:	a338      	add	r3, pc, #224	; (adr r3, 80023d0 <distancecalc+0x188>)
 80022f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022f8:	f7fe f97e 	bl	80005f8 <__aeabi_dmul>
 80022fc:	4602      	mov	r2, r0
 80022fe:	460b      	mov	r3, r1
 8002300:	ec43 2b17 	vmov	d7, r2, r3
 8002304:	eeb0 0a47 	vmov.f32	s0, s14
 8002308:	eef0 0a67 	vmov.f32	s1, s15
 800230c:	f017 f921 	bl	8019552 <cosl>
 8002310:	ec53 2b10 	vmov	r2, r3, d0
 8002314:	4640      	mov	r0, r8
 8002316:	4649      	mov	r1, r9
 8002318:	f7fe f96e 	bl	80005f8 <__aeabi_dmul>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4690      	mov	r8, r2
 8002322:	4699      	mov	r9, r3
 8002324:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002328:	e9d7 0100 	ldrd	r0, r1, [r7]
 800232c:	f7fd ffac 	bl	8000288 <__aeabi_dsub>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4610      	mov	r0, r2
 8002336:	4619      	mov	r1, r3
 8002338:	a325      	add	r3, pc, #148	; (adr r3, 80023d0 <distancecalc+0x188>)
 800233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233e:	f7fe f95b 	bl	80005f8 <__aeabi_dmul>
 8002342:	4602      	mov	r2, r0
 8002344:	460b      	mov	r3, r1
 8002346:	ec43 2b17 	vmov	d7, r2, r3
 800234a:	eeb0 0a47 	vmov.f32	s0, s14
 800234e:	eef0 0a67 	vmov.f32	s1, s15
 8002352:	f017 f8fe 	bl	8019552 <cosl>
 8002356:	ec53 2b10 	vmov	r2, r3, d0
 800235a:	4640      	mov	r0, r8
 800235c:	4649      	mov	r1, r9
 800235e:	f7fe f94b 	bl	80005f8 <__aeabi_dmul>
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	4620      	mov	r0, r4
 8002368:	4629      	mov	r1, r5
 800236a:	f7fd ff8f 	bl	800028c <__adddf3>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	ec43 2b17 	vmov	d7, r2, r3
 8002376:	eeb0 1a47 	vmov.f32	s2, s14
 800237a:	eef0 1a67 	vmov.f32	s3, s15
 800237e:	ed9f 0b12 	vldr	d0, [pc, #72]	; 80023c8 <distancecalc+0x180>
 8002382:	f017 f887 	bl	8019494 <fmin>
 8002386:	eeb0 7a40 	vmov.f32	s14, s0
 800238a:	eef0 7a60 	vmov.f32	s15, s1
 800238e:	eeb0 0a47 	vmov.f32	s0, s14
 8002392:	eef0 0a67 	vmov.f32	s1, s15
 8002396:	f017 f8e0 	bl	801955a <acosl>
 800239a:	ec51 0b10 	vmov	r0, r1, d0
 800239e:	a30e      	add	r3, pc, #56	; (adr r3, 80023d8 <distancecalc+0x190>)
 80023a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a4:	f7fe f928 	bl	80005f8 <__aeabi_dmul>
 80023a8:	4602      	mov	r2, r0
 80023aa:	460b      	mov	r3, r1
 80023ac:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return distance;
 80023b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023b4:	ec43 2b17 	vmov	d7, r2, r3
}
 80023b8:	eeb0 0a47 	vmov.f32	s0, s14
 80023bc:	eef0 0a67 	vmov.f32	s1, s15
 80023c0:	3728      	adds	r7, #40	; 0x28
 80023c2:	46bd      	mov	sp, r7
 80023c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80023c8:	00000000 	.word	0x00000000
 80023cc:	3ff00000 	.word	0x3ff00000
 80023d0:	a2529d39 	.word	0xa2529d39
 80023d4:	3f91df46 	.word	0x3f91df46
 80023d8:	00000000 	.word	0x00000000
 80023dc:	41584dae 	.word	0x41584dae

080023e0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80023e4:	4b1b      	ldr	r3, [pc, #108]	; (8002454 <MX_SPI1_Init+0x74>)
 80023e6:	4a1c      	ldr	r2, [pc, #112]	; (8002458 <MX_SPI1_Init+0x78>)
 80023e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023ea:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <MX_SPI1_Init+0x74>)
 80023ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023f2:	4b18      	ldr	r3, [pc, #96]	; (8002454 <MX_SPI1_Init+0x74>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023f8:	4b16      	ldr	r3, [pc, #88]	; (8002454 <MX_SPI1_Init+0x74>)
 80023fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002400:	4b14      	ldr	r3, [pc, #80]	; (8002454 <MX_SPI1_Init+0x74>)
 8002402:	2200      	movs	r2, #0
 8002404:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002406:	4b13      	ldr	r3, [pc, #76]	; (8002454 <MX_SPI1_Init+0x74>)
 8002408:	2200      	movs	r2, #0
 800240a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800240c:	4b11      	ldr	r3, [pc, #68]	; (8002454 <MX_SPI1_Init+0x74>)
 800240e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002412:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002414:	4b0f      	ldr	r3, [pc, #60]	; (8002454 <MX_SPI1_Init+0x74>)
 8002416:	2210      	movs	r2, #16
 8002418:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800241a:	4b0e      	ldr	r3, [pc, #56]	; (8002454 <MX_SPI1_Init+0x74>)
 800241c:	2200      	movs	r2, #0
 800241e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <MX_SPI1_Init+0x74>)
 8002422:	2200      	movs	r2, #0
 8002424:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002426:	4b0b      	ldr	r3, [pc, #44]	; (8002454 <MX_SPI1_Init+0x74>)
 8002428:	2200      	movs	r2, #0
 800242a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800242c:	4b09      	ldr	r3, [pc, #36]	; (8002454 <MX_SPI1_Init+0x74>)
 800242e:	2207      	movs	r2, #7
 8002430:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <MX_SPI1_Init+0x74>)
 8002434:	2200      	movs	r2, #0
 8002436:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002438:	4b06      	ldr	r3, [pc, #24]	; (8002454 <MX_SPI1_Init+0x74>)
 800243a:	2208      	movs	r2, #8
 800243c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800243e:	4805      	ldr	r0, [pc, #20]	; (8002454 <MX_SPI1_Init+0x74>)
 8002440:	f009 fbd0 	bl	800bbe4 <HAL_SPI_Init>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800244a:	f7ff fb30 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000bc4 	.word	0x20000bc4
 8002458:	40013000 	.word	0x40013000

0800245c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08a      	sub	sp, #40	; 0x28
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	60da      	str	r2, [r3, #12]
 8002472:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a53      	ldr	r2, [pc, #332]	; (80025c8 <HAL_SPI_MspInit+0x16c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	f040 809f 	bne.w	80025be <HAL_SPI_MspInit+0x162>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002480:	4b52      	ldr	r3, [pc, #328]	; (80025cc <HAL_SPI_MspInit+0x170>)
 8002482:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002484:	4a51      	ldr	r2, [pc, #324]	; (80025cc <HAL_SPI_MspInit+0x170>)
 8002486:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800248a:	6613      	str	r3, [r2, #96]	; 0x60
 800248c:	4b4f      	ldr	r3, [pc, #316]	; (80025cc <HAL_SPI_MspInit+0x170>)
 800248e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002490:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002494:	613b      	str	r3, [r7, #16]
 8002496:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002498:	4b4c      	ldr	r3, [pc, #304]	; (80025cc <HAL_SPI_MspInit+0x170>)
 800249a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800249c:	4a4b      	ldr	r2, [pc, #300]	; (80025cc <HAL_SPI_MspInit+0x170>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024a4:	4b49      	ldr	r3, [pc, #292]	; (80025cc <HAL_SPI_MspInit+0x170>)
 80024a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	60fb      	str	r3, [r7, #12]
 80024ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024b0:	4b46      	ldr	r3, [pc, #280]	; (80025cc <HAL_SPI_MspInit+0x170>)
 80024b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b4:	4a45      	ldr	r2, [pc, #276]	; (80025cc <HAL_SPI_MspInit+0x170>)
 80024b6:	f043 0302 	orr.w	r3, r3, #2
 80024ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024bc:	4b43      	ldr	r3, [pc, #268]	; (80025cc <HAL_SPI_MspInit+0x170>)
 80024be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80024c8:	2360      	movs	r3, #96	; 0x60
 80024ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	2302      	movs	r3, #2
 80024ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d4:	2303      	movs	r3, #3
 80024d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024d8:	2305      	movs	r3, #5
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024dc:	f107 0314 	add.w	r3, r7, #20
 80024e0:	4619      	mov	r1, r3
 80024e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024e6:	f005 fded 	bl	80080c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80024ea:	2320      	movs	r3, #32
 80024ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ee:	2302      	movs	r3, #2
 80024f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f2:	2300      	movs	r3, #0
 80024f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f6:	2303      	movs	r3, #3
 80024f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024fa:	2305      	movs	r3, #5
 80024fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024fe:	f107 0314 	add.w	r3, r7, #20
 8002502:	4619      	mov	r1, r3
 8002504:	4832      	ldr	r0, [pc, #200]	; (80025d0 <HAL_SPI_MspInit+0x174>)
 8002506:	f005 fddd 	bl	80080c4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800250a:	4b32      	ldr	r3, [pc, #200]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 800250c:	4a32      	ldr	r2, [pc, #200]	; (80025d8 <HAL_SPI_MspInit+0x17c>)
 800250e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8002510:	4b30      	ldr	r3, [pc, #192]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 8002512:	2201      	movs	r2, #1
 8002514:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002516:	4b2f      	ldr	r3, [pc, #188]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 8002518:	2200      	movs	r2, #0
 800251a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800251c:	4b2d      	ldr	r3, [pc, #180]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 800251e:	2200      	movs	r2, #0
 8002520:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002522:	4b2c      	ldr	r3, [pc, #176]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 8002524:	2280      	movs	r2, #128	; 0x80
 8002526:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002528:	4b2a      	ldr	r3, [pc, #168]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 800252a:	2200      	movs	r2, #0
 800252c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800252e:	4b29      	ldr	r3, [pc, #164]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 8002530:	2200      	movs	r2, #0
 8002532:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002534:	4b27      	ldr	r3, [pc, #156]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 8002536:	2200      	movs	r2, #0
 8002538:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800253a:	4b26      	ldr	r3, [pc, #152]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 800253c:	2200      	movs	r2, #0
 800253e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002540:	4824      	ldr	r0, [pc, #144]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 8002542:	f005 fb3d 	bl	8007bc0 <HAL_DMA_Init>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_SPI_MspInit+0xf4>
    {
      Error_Handler();
 800254c:	f7ff faaf 	bl	8001aae <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a20      	ldr	r2, [pc, #128]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 8002554:	659a      	str	r2, [r3, #88]	; 0x58
 8002556:	4a1f      	ldr	r2, [pc, #124]	; (80025d4 <HAL_SPI_MspInit+0x178>)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800255c:	4b1f      	ldr	r3, [pc, #124]	; (80025dc <HAL_SPI_MspInit+0x180>)
 800255e:	4a20      	ldr	r2, [pc, #128]	; (80025e0 <HAL_SPI_MspInit+0x184>)
 8002560:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002562:	4b1e      	ldr	r3, [pc, #120]	; (80025dc <HAL_SPI_MspInit+0x180>)
 8002564:	2201      	movs	r2, #1
 8002566:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002568:	4b1c      	ldr	r3, [pc, #112]	; (80025dc <HAL_SPI_MspInit+0x180>)
 800256a:	2210      	movs	r2, #16
 800256c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800256e:	4b1b      	ldr	r3, [pc, #108]	; (80025dc <HAL_SPI_MspInit+0x180>)
 8002570:	2200      	movs	r2, #0
 8002572:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002574:	4b19      	ldr	r3, [pc, #100]	; (80025dc <HAL_SPI_MspInit+0x180>)
 8002576:	2280      	movs	r2, #128	; 0x80
 8002578:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800257a:	4b18      	ldr	r3, [pc, #96]	; (80025dc <HAL_SPI_MspInit+0x180>)
 800257c:	2200      	movs	r2, #0
 800257e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002580:	4b16      	ldr	r3, [pc, #88]	; (80025dc <HAL_SPI_MspInit+0x180>)
 8002582:	2200      	movs	r2, #0
 8002584:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002586:	4b15      	ldr	r3, [pc, #84]	; (80025dc <HAL_SPI_MspInit+0x180>)
 8002588:	2200      	movs	r2, #0
 800258a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800258c:	4b13      	ldr	r3, [pc, #76]	; (80025dc <HAL_SPI_MspInit+0x180>)
 800258e:	2200      	movs	r2, #0
 8002590:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002592:	4812      	ldr	r0, [pc, #72]	; (80025dc <HAL_SPI_MspInit+0x180>)
 8002594:	f005 fb14 	bl	8007bc0 <HAL_DMA_Init>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <HAL_SPI_MspInit+0x146>
    {
      Error_Handler();
 800259e:	f7ff fa86 	bl	8001aae <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a0d      	ldr	r2, [pc, #52]	; (80025dc <HAL_SPI_MspInit+0x180>)
 80025a6:	655a      	str	r2, [r3, #84]	; 0x54
 80025a8:	4a0c      	ldr	r2, [pc, #48]	; (80025dc <HAL_SPI_MspInit+0x180>)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80025ae:	2200      	movs	r2, #0
 80025b0:	2100      	movs	r1, #0
 80025b2:	2023      	movs	r0, #35	; 0x23
 80025b4:	f005 facd 	bl	8007b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80025b8:	2023      	movs	r0, #35	; 0x23
 80025ba:	f005 fae6 	bl	8007b8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80025be:	bf00      	nop
 80025c0:	3728      	adds	r7, #40	; 0x28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40013000 	.word	0x40013000
 80025cc:	40021000 	.word	0x40021000
 80025d0:	48000400 	.word	0x48000400
 80025d4:	20000c28 	.word	0x20000c28
 80025d8:	4002001c 	.word	0x4002001c
 80025dc:	20000c70 	.word	0x20000c70
 80025e0:	40020030 	.word	0x40020030
 80025e4:	00000000 	.word	0x00000000

080025e8 <csvframe>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int csvframe(uint8_t* buffer,float temp,float vbat,GPS * gpsdata,int otherval1,float otherval2){
 80025e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025ec:	ed2d 8b02 	vpush	{d8}
 80025f0:	b0a7      	sub	sp, #156	; 0x9c
 80025f2:	af16      	add	r7, sp, #88	; 0x58
 80025f4:	6378      	str	r0, [r7, #52]	; 0x34
 80025f6:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
 80025fa:	edc7 0a0b 	vstr	s1, [r7, #44]	; 0x2c
 80025fe:	62b9      	str	r1, [r7, #40]	; 0x28
 8002600:	627a      	str	r2, [r7, #36]	; 0x24
 8002602:	ed87 1a08 	vstr	s2, [r7, #32]
	int framesize=0;
 8002606:	2300      	movs	r3, #0
 8002608:	63fb      	str	r3, [r7, #60]	; 0x3c
	framesize=snprintf((char *)buffer,256, "%0.2f,%0.3f,%0.2f,%0.7f,%0.7f,%0.2f,%d,%0.2f,%d-%02d-%02dT%02d:%02d:%02d.00+02:00\n\r",temp,vbat,(gpsdata->speed)*3.6,gpsdata->latitude,gpsdata->longitude,gpsdata->altitude,otherval1,otherval2,ANNEE,MOIS,JOURS,HR,MINUTE,SEC);
 800260a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800260c:	f7fd ff9c 	bl	8000548 <__aeabi_f2d>
 8002610:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002614:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002616:	f7fd ff97 	bl	8000548 <__aeabi_f2d>
 800261a:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800261e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002622:	4618      	mov	r0, r3
 8002624:	f7fd ff90 	bl	8000548 <__aeabi_f2d>
 8002628:	a332      	add	r3, pc, #200	; (adr r3, 80026f4 <csvframe+0x10c>)
 800262a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262e:	f7fd ffe3 	bl	80005f8 <__aeabi_dmul>
 8002632:	4602      	mov	r2, r0
 8002634:	460b      	mov	r3, r1
 8002636:	ec43 2b18 	vmov	d8, r2, r3
 800263a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800263c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002642:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8002646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	4618      	mov	r0, r3
 800264c:	f7fd ff7c 	bl	8000548 <__aeabi_f2d>
 8002650:	4682      	mov	sl, r0
 8002652:	468b      	mov	fp, r1
 8002654:	6a38      	ldr	r0, [r7, #32]
 8002656:	f7fd ff77 	bl	8000548 <__aeabi_f2d>
 800265a:	4b1f      	ldr	r3, [pc, #124]	; (80026d8 <csvframe+0xf0>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	4b1e      	ldr	r3, [pc, #120]	; (80026dc <csvframe+0xf4>)
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	4b1e      	ldr	r3, [pc, #120]	; (80026e0 <csvframe+0xf8>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	607b      	str	r3, [r7, #4]
 800266c:	4b1d      	ldr	r3, [pc, #116]	; (80026e4 <csvframe+0xfc>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	461e      	mov	r6, r3
 8002672:	4b1d      	ldr	r3, [pc, #116]	; (80026e8 <csvframe+0x100>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	4b1c      	ldr	r3, [pc, #112]	; (80026ec <csvframe+0x104>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	9315      	str	r3, [sp, #84]	; 0x54
 800267e:	9214      	str	r2, [sp, #80]	; 0x50
 8002680:	9613      	str	r6, [sp, #76]	; 0x4c
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	9212      	str	r2, [sp, #72]	; 0x48
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	9211      	str	r2, [sp, #68]	; 0x44
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	9310      	str	r3, [sp, #64]	; 0x40
 800268e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	930c      	str	r3, [sp, #48]	; 0x30
 8002696:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800269a:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800269e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80026a2:	ed8d 8b04 	vstr	d8, [sp, #16]
 80026a6:	ed97 7b04 	vldr	d7, [r7, #16]
 80026aa:	ed8d 7b02 	vstr	d7, [sp, #8]
 80026ae:	ed97 7b06 	vldr	d7, [r7, #24]
 80026b2:	ed8d 7b00 	vstr	d7, [sp]
 80026b6:	4a0e      	ldr	r2, [pc, #56]	; (80026f0 <csvframe+0x108>)
 80026b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026bc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80026be:	f014 f805 	bl	80166cc <sniprintf>
 80026c2:	63f8      	str	r0, [r7, #60]	; 0x3c
	return framesize;
 80026c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3744      	adds	r7, #68	; 0x44
 80026ca:	46bd      	mov	sp, r7
 80026cc:	ecbd 8b02 	vpop	{d8}
 80026d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026d4:	f3af 8000 	nop.w
 80026d8:	2000000a 	.word	0x2000000a
 80026dc:	20000009 	.word	0x20000009
 80026e0:	20000008 	.word	0x20000008
 80026e4:	20000b35 	.word	0x20000b35
 80026e8:	20000b36 	.word	0x20000b36
 80026ec:	20000b34 	.word	0x20000b34
 80026f0:	0801ae2c 	.word	0x0801ae2c
 80026f4:	cccccccd 	.word	0xcccccccd
 80026f8:	400ccccc 	.word	0x400ccccc

080026fc <storeindex>:


void storeindex(void){
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b09c      	sub	sp, #112	; 0x70
 8002700:	af02      	add	r7, sp, #8
	int writepage=MAX_WRITE_PAGE+1;
 8002702:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8002706:	667b      	str	r3, [r7, #100]	; 0x64
	uint8_t writebuffer[100];
	memset((uint8_t*)writebuffer,'\0',100);
 8002708:	463b      	mov	r3, r7
 800270a:	2264      	movs	r2, #100	; 0x64
 800270c:	2100      	movs	r1, #0
 800270e:	4618      	mov	r0, r3
 8002710:	f014 f873 	bl	80167fa <memset>
	snprintf((char *)writebuffer,100, "%d$%d$",pageoffset,pagenumber);
 8002714:	4b14      	ldr	r3, [pc, #80]	; (8002768 <storeindex+0x6c>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b14      	ldr	r3, [pc, #80]	; (800276c <storeindex+0x70>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4638      	mov	r0, r7
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	4613      	mov	r3, r2
 8002722:	4a13      	ldr	r2, [pc, #76]	; (8002770 <storeindex+0x74>)
 8002724:	2164      	movs	r1, #100	; 0x64
 8002726:	f013 ffd1 	bl	80166cc <sniprintf>
	SPIF_EraseSector(&hspif1, (int)floor((writepage)/16));
 800272a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800272c:	2b00      	cmp	r3, #0
 800272e:	da00      	bge.n	8002732 <storeindex+0x36>
 8002730:	330f      	adds	r3, #15
 8002732:	111b      	asrs	r3, r3, #4
 8002734:	4618      	mov	r0, r3
 8002736:	f7fd fef5 	bl	8000524 <__aeabi_i2d>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4610      	mov	r0, r2
 8002740:	4619      	mov	r1, r3
 8002742:	f7fe fa09 	bl	8000b58 <__aeabi_d2iz>
 8002746:	4603      	mov	r3, r0
 8002748:	4619      	mov	r1, r3
 800274a:	480a      	ldr	r0, [pc, #40]	; (8002774 <storeindex+0x78>)
 800274c:	f011 fa45 	bl	8013bda <SPIF_EraseSector>
	SPIF_WritePage(&hspif1,writepage, (uint8_t *)writebuffer, 100,0);
 8002750:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002752:	463a      	mov	r2, r7
 8002754:	2300      	movs	r3, #0
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	2364      	movs	r3, #100	; 0x64
 800275a:	4806      	ldr	r0, [pc, #24]	; (8002774 <storeindex+0x78>)
 800275c:	f011 fac0 	bl	8013ce0 <SPIF_WritePage>

}
 8002760:	bf00      	nop
 8002762:	3768      	adds	r7, #104	; 0x68
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20000944 	.word	0x20000944
 800276c:	20000948 	.word	0x20000948
 8002770:	0801ae80 	.word	0x0801ae80
 8002774:	20000710 	.word	0x20000710

08002778 <getindex>:

void getindex(void){
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af02      	add	r7, sp, #8
	int readpage=MAX_WRITE_PAGE+1;
 800277e:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8002782:	607b      	str	r3, [r7, #4]
	SPIF_ReadPage(&hspif1, readpage, (uint8_t *)indexbuffer, 50, 0);
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	2300      	movs	r3, #0
 8002788:	9300      	str	r3, [sp, #0]
 800278a:	2332      	movs	r3, #50	; 0x32
 800278c:	4a2b      	ldr	r2, [pc, #172]	; (800283c <getindex+0xc4>)
 800278e:	482c      	ldr	r0, [pc, #176]	; (8002840 <getindex+0xc8>)
 8002790:	f011 fac4 	bl	8013d1c <SPIF_ReadPage>
	memset(numbuf1,'$',10);
 8002794:	220a      	movs	r2, #10
 8002796:	2124      	movs	r1, #36	; 0x24
 8002798:	482a      	ldr	r0, [pc, #168]	; (8002844 <getindex+0xcc>)
 800279a:	f014 f82e 	bl	80167fa <memset>
	memset(numbuf2,'$',10);
 800279e:	220a      	movs	r2, #10
 80027a0:	2124      	movs	r1, #36	; 0x24
 80027a2:	4829      	ldr	r0, [pc, #164]	; (8002848 <getindex+0xd0>)
 80027a4:	f014 f829 	bl	80167fa <memset>
	int cnt=0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	60fb      	str	r3, [r7, #12]
	if((indexbuffer[0]&0x0F)<10 ){
 80027ac:	4b23      	ldr	r3, [pc, #140]	; (800283c <getindex+0xc4>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	f003 030f 	and.w	r3, r3, #15
 80027b4:	2b09      	cmp	r3, #9
 80027b6:	dc3a      	bgt.n	800282e <getindex+0xb6>
	while(indexbuffer[cnt]!='$'){
 80027b8:	e00b      	b.n	80027d2 <getindex+0x5a>

			  numbuf1[cnt]=indexbuffer[cnt];
 80027ba:	4a20      	ldr	r2, [pc, #128]	; (800283c <getindex+0xc4>)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	4413      	add	r3, r2
 80027c0:	7819      	ldrb	r1, [r3, #0]
 80027c2:	4a20      	ldr	r2, [pc, #128]	; (8002844 <getindex+0xcc>)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4413      	add	r3, r2
 80027c8:	460a      	mov	r2, r1
 80027ca:	701a      	strb	r2, [r3, #0]
			  cnt++;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	3301      	adds	r3, #1
 80027d0:	60fb      	str	r3, [r7, #12]
	while(indexbuffer[cnt]!='$'){
 80027d2:	4a1a      	ldr	r2, [pc, #104]	; (800283c <getindex+0xc4>)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4413      	add	r3, r2
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b24      	cmp	r3, #36	; 0x24
 80027dc:	d1ed      	bne.n	80027ba <getindex+0x42>
		  }
		  cnt++;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	3301      	adds	r3, #1
 80027e2:	60fb      	str	r3, [r7, #12]
		  int cnt1=0;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60bb      	str	r3, [r7, #8]
		  while(indexbuffer[cnt]!='$'){
 80027e8:	e00e      	b.n	8002808 <getindex+0x90>

		  		  numbuf2[cnt1]=indexbuffer[cnt];
 80027ea:	4a14      	ldr	r2, [pc, #80]	; (800283c <getindex+0xc4>)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4413      	add	r3, r2
 80027f0:	7819      	ldrb	r1, [r3, #0]
 80027f2:	4a15      	ldr	r2, [pc, #84]	; (8002848 <getindex+0xd0>)
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	4413      	add	r3, r2
 80027f8:	460a      	mov	r2, r1
 80027fa:	701a      	strb	r2, [r3, #0]
		  		  cnt1++;
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	3301      	adds	r3, #1
 8002800:	60bb      	str	r3, [r7, #8]
		  		  cnt++;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	3301      	adds	r3, #1
 8002806:	60fb      	str	r3, [r7, #12]
		  while(indexbuffer[cnt]!='$'){
 8002808:	4a0c      	ldr	r2, [pc, #48]	; (800283c <getindex+0xc4>)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	4413      	add	r3, r2
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b24      	cmp	r3, #36	; 0x24
 8002812:	d1ea      	bne.n	80027ea <getindex+0x72>
		  	  }

		 pageoffset=atoi((char *)numbuf1);
 8002814:	480b      	ldr	r0, [pc, #44]	; (8002844 <getindex+0xcc>)
 8002816:	f012 f85b 	bl	80148d0 <atoi>
 800281a:	4603      	mov	r3, r0
 800281c:	4a0b      	ldr	r2, [pc, #44]	; (800284c <getindex+0xd4>)
 800281e:	6013      	str	r3, [r2, #0]
		 pagenumber=atoi((char *)numbuf2);
 8002820:	4809      	ldr	r0, [pc, #36]	; (8002848 <getindex+0xd0>)
 8002822:	f012 f855 	bl	80148d0 <atoi>
 8002826:	4603      	mov	r3, r0
 8002828:	4a09      	ldr	r2, [pc, #36]	; (8002850 <getindex+0xd8>)
 800282a:	6013      	str	r3, [r2, #0]
	}
	else{
		storeindex();
	}

}
 800282c:	e001      	b.n	8002832 <getindex+0xba>
		storeindex();
 800282e:	f7ff ff65 	bl	80026fc <storeindex>
}
 8002832:	bf00      	nop
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000b90 	.word	0x20000b90
 8002840:	20000710 	.word	0x20000710
 8002844:	20000950 	.word	0x20000950
 8002848:	2000095c 	.word	0x2000095c
 800284c:	20000944 	.word	0x20000944
 8002850:	20000948 	.word	0x20000948

08002854 <writebuffertoflash>:

void writebuffertoflash(uint8_t * buffer,int bufferlenght){
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af02      	add	r7, sp, #8
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
	if((pagenumber+1)%16==0){
 800285e:	4b3f      	ldr	r3, [pc, #252]	; (800295c <writebuffertoflash+0x108>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	3301      	adds	r3, #1
 8002864:	f003 030f 	and.w	r3, r3, #15
 8002868:	2b00      	cmp	r3, #0
 800286a:	d11b      	bne.n	80028a4 <writebuffertoflash+0x50>
		if(sectoreraseen==0){
 800286c:	4b3c      	ldr	r3, [pc, #240]	; (8002960 <writebuffertoflash+0x10c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d117      	bne.n	80028a4 <writebuffertoflash+0x50>
		SPIF_EraseSector(&hspif1, (int)floor((pagenumber+1)/16));
 8002874:	4b39      	ldr	r3, [pc, #228]	; (800295c <writebuffertoflash+0x108>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	3301      	adds	r3, #1
 800287a:	2b00      	cmp	r3, #0
 800287c:	da00      	bge.n	8002880 <writebuffertoflash+0x2c>
 800287e:	330f      	adds	r3, #15
 8002880:	111b      	asrs	r3, r3, #4
 8002882:	4618      	mov	r0, r3
 8002884:	f7fd fe4e 	bl	8000524 <__aeabi_i2d>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4610      	mov	r0, r2
 800288e:	4619      	mov	r1, r3
 8002890:	f7fe f962 	bl	8000b58 <__aeabi_d2iz>
 8002894:	4603      	mov	r3, r0
 8002896:	4619      	mov	r1, r3
 8002898:	4832      	ldr	r0, [pc, #200]	; (8002964 <writebuffertoflash+0x110>)
 800289a:	f011 f99e 	bl	8013bda <SPIF_EraseSector>
		sectoreraseen=1;
 800289e:	4b30      	ldr	r3, [pc, #192]	; (8002960 <writebuffertoflash+0x10c>)
 80028a0:	2201      	movs	r2, #1
 80028a2:	601a      	str	r2, [r3, #0]
		}

		  }
	if(bufferlenght+pageoffset<256){
 80028a4:	4b30      	ldr	r3, [pc, #192]	; (8002968 <writebuffertoflash+0x114>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	4413      	add	r3, r2
 80028ac:	2bff      	cmp	r3, #255	; 0xff
 80028ae:	dc11      	bgt.n	80028d4 <writebuffertoflash+0x80>
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, bufferlenght,pageoffset);
 80028b0:	4b2a      	ldr	r3, [pc, #168]	; (800295c <writebuffertoflash+0x108>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4619      	mov	r1, r3
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	4a2b      	ldr	r2, [pc, #172]	; (8002968 <writebuffertoflash+0x114>)
 80028ba:	6812      	ldr	r2, [r2, #0]
 80028bc:	9200      	str	r2, [sp, #0]
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	4828      	ldr	r0, [pc, #160]	; (8002964 <writebuffertoflash+0x110>)
 80028c2:	f011 fa0d 	bl	8013ce0 <SPIF_WritePage>
		pageoffset=pageoffset+bufferlenght;
 80028c6:	4b28      	ldr	r3, [pc, #160]	; (8002968 <writebuffertoflash+0x114>)
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	4413      	add	r3, r2
 80028ce:	4a26      	ldr	r2, [pc, #152]	; (8002968 <writebuffertoflash+0x114>)
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	e03c      	b.n	800294e <writebuffertoflash+0xfa>
	}
	else{
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, 256-pageoffset,pageoffset);
 80028d4:	4b21      	ldr	r3, [pc, #132]	; (800295c <writebuffertoflash+0x108>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4619      	mov	r1, r3
 80028da:	4b23      	ldr	r3, [pc, #140]	; (8002968 <writebuffertoflash+0x114>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80028e2:	461a      	mov	r2, r3
 80028e4:	4b20      	ldr	r3, [pc, #128]	; (8002968 <writebuffertoflash+0x114>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	4613      	mov	r3, r2
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	481d      	ldr	r0, [pc, #116]	; (8002964 <writebuffertoflash+0x110>)
 80028f0:	f011 f9f6 	bl	8013ce0 <SPIF_WritePage>
		HAL_Delay(100);
 80028f4:	2064      	movs	r0, #100	; 0x64
 80028f6:	f003 fd8d 	bl	8006414 <HAL_Delay>
		SPIF_WritePage(&hspif1,pagenumber+1, (uint8_t *)buffer+(256-pageoffset), bufferlenght-(256-pageoffset),0);
 80028fa:	4b18      	ldr	r3, [pc, #96]	; (800295c <writebuffertoflash+0x108>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	3301      	adds	r3, #1
 8002900:	4618      	mov	r0, r3
 8002902:	4b19      	ldr	r3, [pc, #100]	; (8002968 <writebuffertoflash+0x114>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800290a:	461a      	mov	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	1899      	adds	r1, r3, r2
 8002910:	4b15      	ldr	r3, [pc, #84]	; (8002968 <writebuffertoflash+0x114>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	461a      	mov	r2, r3
 800291e:	2300      	movs	r3, #0
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	4613      	mov	r3, r2
 8002924:	460a      	mov	r2, r1
 8002926:	4601      	mov	r1, r0
 8002928:	480e      	ldr	r0, [pc, #56]	; (8002964 <writebuffertoflash+0x110>)
 800292a:	f011 f9d9 	bl	8013ce0 <SPIF_WritePage>
		pagenumber=pagenumber+1;
 800292e:	4b0b      	ldr	r3, [pc, #44]	; (800295c <writebuffertoflash+0x108>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	3301      	adds	r3, #1
 8002934:	4a09      	ldr	r2, [pc, #36]	; (800295c <writebuffertoflash+0x108>)
 8002936:	6013      	str	r3, [r2, #0]
		sectoreraseen=0;
 8002938:	4b09      	ldr	r3, [pc, #36]	; (8002960 <writebuffertoflash+0x10c>)
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
		pageoffset=(bufferlenght-(256-pageoffset));
 800293e:	4b0a      	ldr	r3, [pc, #40]	; (8002968 <writebuffertoflash+0x114>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	4a07      	ldr	r2, [pc, #28]	; (8002968 <writebuffertoflash+0x114>)
 800294c:	6013      	str	r3, [r2, #0]
	}
	storeindex();
 800294e:	f7ff fed5 	bl	80026fc <storeindex>

}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	20000948 	.word	0x20000948
 8002960:	2000094c 	.word	0x2000094c
 8002964:	20000710 	.word	0x20000710
 8002968:	20000944 	.word	0x20000944

0800296c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002970:	bf00      	nop
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af04      	add	r7, sp, #16
 8002982:	4603      	mov	r3, r0
 8002984:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002986:	f04f 33ff 	mov.w	r3, #4294967295
 800298a:	9302      	str	r3, [sp, #8]
 800298c:	2301      	movs	r3, #1
 800298e:	9301      	str	r3, [sp, #4]
 8002990:	1dfb      	adds	r3, r7, #7
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	2301      	movs	r3, #1
 8002996:	2200      	movs	r2, #0
 8002998:	2178      	movs	r1, #120	; 0x78
 800299a:	4803      	ldr	r0, [pc, #12]	; (80029a8 <ssd1306_WriteCommand+0x2c>)
 800299c:	f005 fde0 	bl	8008560 <HAL_I2C_Mem_Write>
}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	20000424 	.word	0x20000424

080029ac <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af04      	add	r7, sp, #16
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	f04f 32ff 	mov.w	r2, #4294967295
 80029be:	9202      	str	r2, [sp, #8]
 80029c0:	9301      	str	r3, [sp, #4]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	2301      	movs	r3, #1
 80029c8:	2240      	movs	r2, #64	; 0x40
 80029ca:	2178      	movs	r1, #120	; 0x78
 80029cc:	4803      	ldr	r0, [pc, #12]	; (80029dc <ssd1306_WriteData+0x30>)
 80029ce:	f005 fdc7 	bl	8008560 <HAL_I2C_Mem_Write>
}
 80029d2:	bf00      	nop
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000424 	.word	0x20000424

080029e0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80029e4:	f7ff ffc2 	bl	800296c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80029e8:	2064      	movs	r0, #100	; 0x64
 80029ea:	f003 fd13 	bl	8006414 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80029ee:	2000      	movs	r0, #0
 80029f0:	f000 fba0 	bl	8003134 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80029f4:	2020      	movs	r0, #32
 80029f6:	f7ff ffc1 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80029fa:	2000      	movs	r0, #0
 80029fc:	f7ff ffbe 	bl	800297c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002a00:	20b0      	movs	r0, #176	; 0xb0
 8002a02:	f7ff ffbb 	bl	800297c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002a06:	20c8      	movs	r0, #200	; 0xc8
 8002a08:	f7ff ffb8 	bl	800297c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	f7ff ffb5 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002a12:	2010      	movs	r0, #16
 8002a14:	f7ff ffb2 	bl	800297c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002a18:	2040      	movs	r0, #64	; 0x40
 8002a1a:	f7ff ffaf 	bl	800297c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002a1e:	20ff      	movs	r0, #255	; 0xff
 8002a20:	f000 fb75 	bl	800310e <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002a24:	20a1      	movs	r0, #161	; 0xa1
 8002a26:	f7ff ffa9 	bl	800297c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002a2a:	20a6      	movs	r0, #166	; 0xa6
 8002a2c:	f7ff ffa6 	bl	800297c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002a30:	20a8      	movs	r0, #168	; 0xa8
 8002a32:	f7ff ffa3 	bl	800297c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002a36:	203f      	movs	r0, #63	; 0x3f
 8002a38:	f7ff ffa0 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002a3c:	20a4      	movs	r0, #164	; 0xa4
 8002a3e:	f7ff ff9d 	bl	800297c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002a42:	20d3      	movs	r0, #211	; 0xd3
 8002a44:	f7ff ff9a 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002a48:	2000      	movs	r0, #0
 8002a4a:	f7ff ff97 	bl	800297c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002a4e:	20d5      	movs	r0, #213	; 0xd5
 8002a50:	f7ff ff94 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002a54:	20f0      	movs	r0, #240	; 0xf0
 8002a56:	f7ff ff91 	bl	800297c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002a5a:	20d9      	movs	r0, #217	; 0xd9
 8002a5c:	f7ff ff8e 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002a60:	2022      	movs	r0, #34	; 0x22
 8002a62:	f7ff ff8b 	bl	800297c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002a66:	20da      	movs	r0, #218	; 0xda
 8002a68:	f7ff ff88 	bl	800297c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002a6c:	2012      	movs	r0, #18
 8002a6e:	f7ff ff85 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002a72:	20db      	movs	r0, #219	; 0xdb
 8002a74:	f7ff ff82 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002a78:	2020      	movs	r0, #32
 8002a7a:	f7ff ff7f 	bl	800297c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002a7e:	208d      	movs	r0, #141	; 0x8d
 8002a80:	f7ff ff7c 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002a84:	2014      	movs	r0, #20
 8002a86:	f7ff ff79 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	f000 fb52 	bl	8003134 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002a90:	2000      	movs	r0, #0
 8002a92:	f000 f80f 	bl	8002ab4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002a96:	f000 f825 	bl	8002ae4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002a9a:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <ssd1306_Init+0xd0>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002aa0:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <ssd1306_Init+0xd0>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002aa6:	4b02      	ldr	r3, [pc, #8]	; (8002ab0 <ssd1306_Init+0xd0>)
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	711a      	strb	r2, [r3, #4]
}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	200010b8 	.word	0x200010b8

08002ab4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002abe:	79fb      	ldrb	r3, [r7, #7]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <ssd1306_Fill+0x14>
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	e000      	b.n	8002aca <ssd1306_Fill+0x16>
 8002ac8:	23ff      	movs	r3, #255	; 0xff
 8002aca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ace:	4619      	mov	r1, r3
 8002ad0:	4803      	ldr	r0, [pc, #12]	; (8002ae0 <ssd1306_Fill+0x2c>)
 8002ad2:	f013 fe92 	bl	80167fa <memset>
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000cb8 	.word	0x20000cb8

08002ae4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002aea:	2300      	movs	r3, #0
 8002aec:	71fb      	strb	r3, [r7, #7]
 8002aee:	e016      	b.n	8002b1e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002af0:	79fb      	ldrb	r3, [r7, #7]
 8002af2:	3b50      	subs	r3, #80	; 0x50
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff ff40 	bl	800297c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002afc:	2000      	movs	r0, #0
 8002afe:	f7ff ff3d 	bl	800297c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002b02:	2010      	movs	r0, #16
 8002b04:	f7ff ff3a 	bl	800297c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	01db      	lsls	r3, r3, #7
 8002b0c:	4a08      	ldr	r2, [pc, #32]	; (8002b30 <ssd1306_UpdateScreen+0x4c>)
 8002b0e:	4413      	add	r3, r2
 8002b10:	2180      	movs	r1, #128	; 0x80
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff ff4a 	bl	80029ac <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	71fb      	strb	r3, [r7, #7]
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	2b07      	cmp	r3, #7
 8002b22:	d9e5      	bls.n	8002af0 <ssd1306_UpdateScreen+0xc>
    }
}
 8002b24:	bf00      	nop
 8002b26:	bf00      	nop
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000cb8 	.word	0x20000cb8

08002b34 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	71fb      	strb	r3, [r7, #7]
 8002b3e:	460b      	mov	r3, r1
 8002b40:	71bb      	strb	r3, [r7, #6]
 8002b42:	4613      	mov	r3, r2
 8002b44:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	db3d      	blt.n	8002bca <ssd1306_DrawPixel+0x96>
 8002b4e:	79bb      	ldrb	r3, [r7, #6]
 8002b50:	2b3f      	cmp	r3, #63	; 0x3f
 8002b52:	d83a      	bhi.n	8002bca <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002b54:	797b      	ldrb	r3, [r7, #5]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d11a      	bne.n	8002b90 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002b5a:	79fa      	ldrb	r2, [r7, #7]
 8002b5c:	79bb      	ldrb	r3, [r7, #6]
 8002b5e:	08db      	lsrs	r3, r3, #3
 8002b60:	b2d8      	uxtb	r0, r3
 8002b62:	4603      	mov	r3, r0
 8002b64:	01db      	lsls	r3, r3, #7
 8002b66:	4413      	add	r3, r2
 8002b68:	4a1b      	ldr	r2, [pc, #108]	; (8002bd8 <ssd1306_DrawPixel+0xa4>)
 8002b6a:	5cd3      	ldrb	r3, [r2, r3]
 8002b6c:	b25a      	sxtb	r2, r3
 8002b6e:	79bb      	ldrb	r3, [r7, #6]
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	2101      	movs	r1, #1
 8002b76:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7a:	b25b      	sxtb	r3, r3
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	b259      	sxtb	r1, r3
 8002b80:	79fa      	ldrb	r2, [r7, #7]
 8002b82:	4603      	mov	r3, r0
 8002b84:	01db      	lsls	r3, r3, #7
 8002b86:	4413      	add	r3, r2
 8002b88:	b2c9      	uxtb	r1, r1
 8002b8a:	4a13      	ldr	r2, [pc, #76]	; (8002bd8 <ssd1306_DrawPixel+0xa4>)
 8002b8c:	54d1      	strb	r1, [r2, r3]
 8002b8e:	e01d      	b.n	8002bcc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002b90:	79fa      	ldrb	r2, [r7, #7]
 8002b92:	79bb      	ldrb	r3, [r7, #6]
 8002b94:	08db      	lsrs	r3, r3, #3
 8002b96:	b2d8      	uxtb	r0, r3
 8002b98:	4603      	mov	r3, r0
 8002b9a:	01db      	lsls	r3, r3, #7
 8002b9c:	4413      	add	r3, r2
 8002b9e:	4a0e      	ldr	r2, [pc, #56]	; (8002bd8 <ssd1306_DrawPixel+0xa4>)
 8002ba0:	5cd3      	ldrb	r3, [r2, r3]
 8002ba2:	b25a      	sxtb	r2, r3
 8002ba4:	79bb      	ldrb	r3, [r7, #6]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	2101      	movs	r1, #1
 8002bac:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb0:	b25b      	sxtb	r3, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	b25b      	sxtb	r3, r3
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	b259      	sxtb	r1, r3
 8002bba:	79fa      	ldrb	r2, [r7, #7]
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	01db      	lsls	r3, r3, #7
 8002bc0:	4413      	add	r3, r2
 8002bc2:	b2c9      	uxtb	r1, r1
 8002bc4:	4a04      	ldr	r2, [pc, #16]	; (8002bd8 <ssd1306_DrawPixel+0xa4>)
 8002bc6:	54d1      	strb	r1, [r2, r3]
 8002bc8:	e000      	b.n	8002bcc <ssd1306_DrawPixel+0x98>
        return;
 8002bca:	bf00      	nop
    }
}
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	20000cb8 	.word	0x20000cb8

08002bdc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002bdc:	b590      	push	{r4, r7, lr}
 8002bde:	b089      	sub	sp, #36	; 0x24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4604      	mov	r4, r0
 8002be4:	1d38      	adds	r0, r7, #4
 8002be6:	e880 0006 	stmia.w	r0, {r1, r2}
 8002bea:	461a      	mov	r2, r3
 8002bec:	4623      	mov	r3, r4
 8002bee:	73fb      	strb	r3, [r7, #15]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	2b1f      	cmp	r3, #31
 8002bf8:	d902      	bls.n	8002c00 <ssd1306_WriteChar+0x24>
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	2b7e      	cmp	r3, #126	; 0x7e
 8002bfe:	d901      	bls.n	8002c04 <ssd1306_WriteChar+0x28>
        return 0;
 8002c00:	2300      	movs	r3, #0
 8002c02:	e06d      	b.n	8002ce0 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002c04:	4b38      	ldr	r3, [pc, #224]	; (8002ce8 <ssd1306_WriteChar+0x10c>)
 8002c06:	881b      	ldrh	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	793b      	ldrb	r3, [r7, #4]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	2b80      	cmp	r3, #128	; 0x80
 8002c10:	dc06      	bgt.n	8002c20 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002c12:	4b35      	ldr	r3, [pc, #212]	; (8002ce8 <ssd1306_WriteChar+0x10c>)
 8002c14:	885b      	ldrh	r3, [r3, #2]
 8002c16:	461a      	mov	r2, r3
 8002c18:	797b      	ldrb	r3, [r7, #5]
 8002c1a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002c1c:	2b40      	cmp	r3, #64	; 0x40
 8002c1e:	dd01      	ble.n	8002c24 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002c20:	2300      	movs	r3, #0
 8002c22:	e05d      	b.n	8002ce0 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002c24:	2300      	movs	r3, #0
 8002c26:	61fb      	str	r3, [r7, #28]
 8002c28:	e04c      	b.n	8002cc4 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
 8002c2e:	3b20      	subs	r3, #32
 8002c30:	7979      	ldrb	r1, [r7, #5]
 8002c32:	fb01 f303 	mul.w	r3, r1, r3
 8002c36:	4619      	mov	r1, r3
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	440b      	add	r3, r1
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	4413      	add	r3, r2
 8002c40:	881b      	ldrh	r3, [r3, #0]
 8002c42:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002c44:	2300      	movs	r3, #0
 8002c46:	61bb      	str	r3, [r7, #24]
 8002c48:	e034      	b.n	8002cb4 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d012      	beq.n	8002c80 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002c5a:	4b23      	ldr	r3, [pc, #140]	; (8002ce8 <ssd1306_WriteChar+0x10c>)
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	4413      	add	r3, r2
 8002c66:	b2d8      	uxtb	r0, r3
 8002c68:	4b1f      	ldr	r3, [pc, #124]	; (8002ce8 <ssd1306_WriteChar+0x10c>)
 8002c6a:	885b      	ldrh	r3, [r3, #2]
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	4413      	add	r3, r2
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	7bba      	ldrb	r2, [r7, #14]
 8002c78:	4619      	mov	r1, r3
 8002c7a:	f7ff ff5b 	bl	8002b34 <ssd1306_DrawPixel>
 8002c7e:	e016      	b.n	8002cae <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002c80:	4b19      	ldr	r3, [pc, #100]	; (8002ce8 <ssd1306_WriteChar+0x10c>)
 8002c82:	881b      	ldrh	r3, [r3, #0]
 8002c84:	b2da      	uxtb	r2, r3
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	4413      	add	r3, r2
 8002c8c:	b2d8      	uxtb	r0, r3
 8002c8e:	4b16      	ldr	r3, [pc, #88]	; (8002ce8 <ssd1306_WriteChar+0x10c>)
 8002c90:	885b      	ldrh	r3, [r3, #2]
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	4413      	add	r3, r2
 8002c9a:	b2d9      	uxtb	r1, r3
 8002c9c:	7bbb      	ldrb	r3, [r7, #14]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	bf0c      	ite	eq
 8002ca2:	2301      	moveq	r3, #1
 8002ca4:	2300      	movne	r3, #0
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	461a      	mov	r2, r3
 8002caa:	f7ff ff43 	bl	8002b34 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	61bb      	str	r3, [r7, #24]
 8002cb4:	793b      	ldrb	r3, [r7, #4]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d3c5      	bcc.n	8002c4a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	61fb      	str	r3, [r7, #28]
 8002cc4:	797b      	ldrb	r3, [r7, #5]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d3ad      	bcc.n	8002c2a <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002cce:	4b06      	ldr	r3, [pc, #24]	; (8002ce8 <ssd1306_WriteChar+0x10c>)
 8002cd0:	881a      	ldrh	r2, [r3, #0]
 8002cd2:	793b      	ldrb	r3, [r7, #4]
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	4413      	add	r3, r2
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <ssd1306_WriteChar+0x10c>)
 8002cdc:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3724      	adds	r7, #36	; 0x24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd90      	pop	{r4, r7, pc}
 8002ce8:	200010b8 	.word	0x200010b8

08002cec <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	1d38      	adds	r0, r7, #4
 8002cf6:	e880 0006 	stmia.w	r0, {r1, r2}
 8002cfa:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002cfc:	e012      	b.n	8002d24 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	7818      	ldrb	r0, [r3, #0]
 8002d02:	78fb      	ldrb	r3, [r7, #3]
 8002d04:	1d3a      	adds	r2, r7, #4
 8002d06:	ca06      	ldmia	r2, {r1, r2}
 8002d08:	f7ff ff68 	bl	8002bdc <ssd1306_WriteChar>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	461a      	mov	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d002      	beq.n	8002d1e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	e008      	b.n	8002d30 <ssd1306_WriteString+0x44>
        }
        str++;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	3301      	adds	r3, #1
 8002d22:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1e8      	bne.n	8002cfe <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	781b      	ldrb	r3, [r3, #0]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	4603      	mov	r3, r0
 8002d40:	460a      	mov	r2, r1
 8002d42:	71fb      	strb	r3, [r7, #7]
 8002d44:	4613      	mov	r3, r2
 8002d46:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002d48:	79fb      	ldrb	r3, [r7, #7]
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <ssd1306_SetCursor+0x2c>)
 8002d4e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002d50:	79bb      	ldrb	r3, [r7, #6]
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	4b03      	ldr	r3, [pc, #12]	; (8002d64 <ssd1306_SetCursor+0x2c>)
 8002d56:	805a      	strh	r2, [r3, #2]
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	200010b8 	.word	0x200010b8

08002d68 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002d68:	b590      	push	{r4, r7, lr}
 8002d6a:	b089      	sub	sp, #36	; 0x24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4604      	mov	r4, r0
 8002d70:	4608      	mov	r0, r1
 8002d72:	4611      	mov	r1, r2
 8002d74:	461a      	mov	r2, r3
 8002d76:	4623      	mov	r3, r4
 8002d78:	71fb      	strb	r3, [r7, #7]
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	71bb      	strb	r3, [r7, #6]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	717b      	strb	r3, [r7, #5]
 8002d82:	4613      	mov	r3, r2
 8002d84:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002d86:	797a      	ldrb	r2, [r7, #5]
 8002d88:	79fb      	ldrb	r3, [r7, #7]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	bfb8      	it	lt
 8002d90:	425b      	neglt	r3, r3
 8002d92:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002d94:	793a      	ldrb	r2, [r7, #4]
 8002d96:	79bb      	ldrb	r3, [r7, #6]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	bfb8      	it	lt
 8002d9e:	425b      	neglt	r3, r3
 8002da0:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002da2:	79fa      	ldrb	r2, [r7, #7]
 8002da4:	797b      	ldrb	r3, [r7, #5]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d201      	bcs.n	8002dae <ssd1306_Line+0x46>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e001      	b.n	8002db2 <ssd1306_Line+0x4a>
 8002dae:	f04f 33ff 	mov.w	r3, #4294967295
 8002db2:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002db4:	79ba      	ldrb	r2, [r7, #6]
 8002db6:	793b      	ldrb	r3, [r7, #4]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d201      	bcs.n	8002dc0 <ssd1306_Line+0x58>
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e001      	b.n	8002dc4 <ssd1306_Line+0x5c>
 8002dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc4:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002dce:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002dd2:	7939      	ldrb	r1, [r7, #4]
 8002dd4:	797b      	ldrb	r3, [r7, #5]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff feac 	bl	8002b34 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002ddc:	e024      	b.n	8002e28 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002dde:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002de2:	79b9      	ldrb	r1, [r7, #6]
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fea4 	bl	8002b34 <ssd1306_DrawPixel>
        error2 = error * 2;
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	425b      	negs	r3, r3
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	dd08      	ble.n	8002e0e <ssd1306_Line+0xa6>
            error -= deltaY;
 8002dfc:	69fa      	ldr	r2, [r7, #28]
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	b2da      	uxtb	r2, r3
 8002e08:	79fb      	ldrb	r3, [r7, #7]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	da08      	bge.n	8002e28 <ssd1306_Line+0xc0>
            error += deltaX;
 8002e16:	69fa      	ldr	r2, [r7, #28]
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	79bb      	ldrb	r3, [r7, #6]
 8002e24:	4413      	add	r3, r2
 8002e26:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002e28:	79fa      	ldrb	r2, [r7, #7]
 8002e2a:	797b      	ldrb	r3, [r7, #5]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d1d6      	bne.n	8002dde <ssd1306_Line+0x76>
 8002e30:	79ba      	ldrb	r2, [r7, #6]
 8002e32:	793b      	ldrb	r3, [r7, #4]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d1d2      	bne.n	8002dde <ssd1306_Line+0x76>
        }
    }
    return;
 8002e38:	bf00      	nop
}
 8002e3a:	3724      	adds	r7, #36	; 0x24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd90      	pop	{r4, r7, pc}

08002e40 <ssd1306_DrawCircle>:
    ssd1306_Line(x,y,xp2,yp2,color);
    return;
}

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8002e40:	b590      	push	{r4, r7, lr}
 8002e42:	b087      	sub	sp, #28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4604      	mov	r4, r0
 8002e48:	4608      	mov	r0, r1
 8002e4a:	4611      	mov	r1, r2
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4623      	mov	r3, r4
 8002e50:	71fb      	strb	r3, [r7, #7]
 8002e52:	4603      	mov	r3, r0
 8002e54:	71bb      	strb	r3, [r7, #6]
 8002e56:	460b      	mov	r3, r1
 8002e58:	717b      	strb	r3, [r7, #5]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8002e5e:	797b      	ldrb	r3, [r7, #5]
 8002e60:	425b      	negs	r3, r3
 8002e62:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 8002e64:	2300      	movs	r3, #0
 8002e66:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 8002e68:	797b      	ldrb	r3, [r7, #5]
 8002e6a:	f1c3 0301 	rsb	r3, r3, #1
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8002e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	db65      	blt.n	8002f46 <ssd1306_DrawCircle+0x106>
 8002e7a:	79bb      	ldrb	r3, [r7, #6]
 8002e7c:	2b3f      	cmp	r3, #63	; 0x3f
 8002e7e:	d862      	bhi.n	8002f46 <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	79fa      	ldrb	r2, [r7, #7]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	b2d8      	uxtb	r0, r3
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	b2da      	uxtb	r2, r3
 8002e8e:	79bb      	ldrb	r3, [r7, #6]
 8002e90:	4413      	add	r3, r2
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	793a      	ldrb	r2, [r7, #4]
 8002e96:	4619      	mov	r1, r3
 8002e98:	f7ff fe4c 	bl	8002b34 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	79fb      	ldrb	r3, [r7, #7]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	b2d8      	uxtb	r0, r3
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	79bb      	ldrb	r3, [r7, #6]
 8002eac:	4413      	add	r3, r2
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	793a      	ldrb	r2, [r7, #4]
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	f7ff fe3e 	bl	8002b34 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	b2da      	uxtb	r2, r3
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	b2d8      	uxtb	r0, r3
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	79ba      	ldrb	r2, [r7, #6]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	793a      	ldrb	r2, [r7, #4]
 8002ece:	4619      	mov	r1, r3
 8002ed0:	f7ff fe30 	bl	8002b34 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	79fa      	ldrb	r2, [r7, #7]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	b2d8      	uxtb	r0, r3
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	79ba      	ldrb	r2, [r7, #6]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	793a      	ldrb	r2, [r7, #4]
 8002eea:	4619      	mov	r1, r3
 8002eec:	f7ff fe22 	bl	8002b34 <ssd1306_DrawPixel>
        e2 = err;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	dc13      	bgt.n	8002f24 <ssd1306_DrawCircle+0xe4>
            y++;
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	3301      	adds	r3, #1
 8002f00:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	3301      	adds	r3, #1
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	425b      	negs	r3, r3
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d105      	bne.n	8002f24 <ssd1306_DrawCircle+0xe4>
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	dc01      	bgt.n	8002f24 <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	dd08      	ble.n	8002f3e <ssd1306_DrawCircle+0xfe>
            x++;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	3301      	adds	r3, #1
 8002f30:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	3301      	adds	r3, #1
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	dd9d      	ble.n	8002e80 <ssd1306_DrawCircle+0x40>

    return;
 8002f44:	e000      	b.n	8002f48 <ssd1306_DrawCircle+0x108>
        return;
 8002f46:	bf00      	nop
}
 8002f48:	371c      	adds	r7, #28
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd90      	pop	{r4, r7, pc}

08002f4e <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002f4e:	b590      	push	{r4, r7, lr}
 8002f50:	b085      	sub	sp, #20
 8002f52:	af02      	add	r7, sp, #8
 8002f54:	4604      	mov	r4, r0
 8002f56:	4608      	mov	r0, r1
 8002f58:	4611      	mov	r1, r2
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	4623      	mov	r3, r4
 8002f5e:	71fb      	strb	r3, [r7, #7]
 8002f60:	4603      	mov	r3, r0
 8002f62:	71bb      	strb	r3, [r7, #6]
 8002f64:	460b      	mov	r3, r1
 8002f66:	717b      	strb	r3, [r7, #5]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002f6c:	79bc      	ldrb	r4, [r7, #6]
 8002f6e:	797a      	ldrb	r2, [r7, #5]
 8002f70:	79b9      	ldrb	r1, [r7, #6]
 8002f72:	79f8      	ldrb	r0, [r7, #7]
 8002f74:	7e3b      	ldrb	r3, [r7, #24]
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	4623      	mov	r3, r4
 8002f7a:	f7ff fef5 	bl	8002d68 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002f7e:	793c      	ldrb	r4, [r7, #4]
 8002f80:	797a      	ldrb	r2, [r7, #5]
 8002f82:	79b9      	ldrb	r1, [r7, #6]
 8002f84:	7978      	ldrb	r0, [r7, #5]
 8002f86:	7e3b      	ldrb	r3, [r7, #24]
 8002f88:	9300      	str	r3, [sp, #0]
 8002f8a:	4623      	mov	r3, r4
 8002f8c:	f7ff feec 	bl	8002d68 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002f90:	793c      	ldrb	r4, [r7, #4]
 8002f92:	79fa      	ldrb	r2, [r7, #7]
 8002f94:	7939      	ldrb	r1, [r7, #4]
 8002f96:	7978      	ldrb	r0, [r7, #5]
 8002f98:	7e3b      	ldrb	r3, [r7, #24]
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	4623      	mov	r3, r4
 8002f9e:	f7ff fee3 	bl	8002d68 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002fa2:	79bc      	ldrb	r4, [r7, #6]
 8002fa4:	79fa      	ldrb	r2, [r7, #7]
 8002fa6:	7939      	ldrb	r1, [r7, #4]
 8002fa8:	79f8      	ldrb	r0, [r7, #7]
 8002faa:	7e3b      	ldrb	r3, [r7, #24]
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	4623      	mov	r3, r4
 8002fb0:	f7ff feda 	bl	8002d68 <ssd1306_Line>

    return;
 8002fb4:	bf00      	nop
}
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd90      	pop	{r4, r7, pc}

08002fbc <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002fbc:	b590      	push	{r4, r7, lr}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	4608      	mov	r0, r1
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	461a      	mov	r2, r3
 8002fca:	4623      	mov	r3, r4
 8002fcc:	71fb      	strb	r3, [r7, #7]
 8002fce:	4603      	mov	r3, r0
 8002fd0:	71bb      	strb	r3, [r7, #6]
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	717b      	strb	r3, [r7, #5]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002fda:	79fa      	ldrb	r2, [r7, #7]
 8002fdc:	797b      	ldrb	r3, [r7, #5]
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	bf28      	it	cs
 8002fe2:	4613      	movcs	r3, r2
 8002fe4:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002fe6:	797a      	ldrb	r2, [r7, #5]
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	4293      	cmp	r3, r2
 8002fec:	bf38      	it	cc
 8002fee:	4613      	movcc	r3, r2
 8002ff0:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002ff2:	79ba      	ldrb	r2, [r7, #6]
 8002ff4:	793b      	ldrb	r3, [r7, #4]
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	bf28      	it	cs
 8002ffa:	4613      	movcs	r3, r2
 8002ffc:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002ffe:	793a      	ldrb	r2, [r7, #4]
 8003000:	79bb      	ldrb	r3, [r7, #6]
 8003002:	4293      	cmp	r3, r2
 8003004:	bf38      	it	cc
 8003006:	4613      	movcc	r3, r2
 8003008:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800300a:	7afb      	ldrb	r3, [r7, #11]
 800300c:	73fb      	strb	r3, [r7, #15]
 800300e:	e017      	b.n	8003040 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8003010:	7b7b      	ldrb	r3, [r7, #13]
 8003012:	73bb      	strb	r3, [r7, #14]
 8003014:	e009      	b.n	800302a <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8003016:	f897 2020 	ldrb.w	r2, [r7, #32]
 800301a:	7bf9      	ldrb	r1, [r7, #15]
 800301c:	7bbb      	ldrb	r3, [r7, #14]
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff fd88 	bl	8002b34 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8003024:	7bbb      	ldrb	r3, [r7, #14]
 8003026:	3301      	adds	r3, #1
 8003028:	73bb      	strb	r3, [r7, #14]
 800302a:	7bba      	ldrb	r2, [r7, #14]
 800302c:	7b3b      	ldrb	r3, [r7, #12]
 800302e:	429a      	cmp	r2, r3
 8003030:	d803      	bhi.n	800303a <ssd1306_FillRectangle+0x7e>
 8003032:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003036:	2b00      	cmp	r3, #0
 8003038:	daed      	bge.n	8003016 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	3301      	adds	r3, #1
 800303e:	73fb      	strb	r3, [r7, #15]
 8003040:	7bfa      	ldrb	r2, [r7, #15]
 8003042:	7abb      	ldrb	r3, [r7, #10]
 8003044:	429a      	cmp	r2, r3
 8003046:	d803      	bhi.n	8003050 <ssd1306_FillRectangle+0x94>
 8003048:	7bfb      	ldrb	r3, [r7, #15]
 800304a:	2b3f      	cmp	r3, #63	; 0x3f
 800304c:	d9e0      	bls.n	8003010 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 800304e:	bf00      	nop
 8003050:	bf00      	nop
}
 8003052:	3714      	adds	r7, #20
 8003054:	46bd      	mov	sp, r7
 8003056:	bd90      	pop	{r4, r7, pc}

08003058 <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	603a      	str	r2, [r7, #0]
 8003060:	461a      	mov	r2, r3
 8003062:	4603      	mov	r3, r0
 8003064:	71fb      	strb	r3, [r7, #7]
 8003066:	460b      	mov	r3, r1
 8003068:	71bb      	strb	r3, [r7, #6]
 800306a:	4613      	mov	r3, r2
 800306c:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800306e:	797b      	ldrb	r3, [r7, #5]
 8003070:	3307      	adds	r3, #7
 8003072:	2b00      	cmp	r3, #0
 8003074:	da00      	bge.n	8003078 <ssd1306_DrawBitmap+0x20>
 8003076:	3307      	adds	r3, #7
 8003078:	10db      	asrs	r3, r3, #3
 800307a:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 800307c:	2300      	movs	r3, #0
 800307e:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003084:	2b00      	cmp	r3, #0
 8003086:	db3e      	blt.n	8003106 <ssd1306_DrawBitmap+0xae>
 8003088:	79bb      	ldrb	r3, [r7, #6]
 800308a:	2b3f      	cmp	r3, #63	; 0x3f
 800308c:	d83b      	bhi.n	8003106 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 800308e:	2300      	movs	r3, #0
 8003090:	73bb      	strb	r3, [r7, #14]
 8003092:	e033      	b.n	80030fc <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8003094:	2300      	movs	r3, #0
 8003096:	737b      	strb	r3, [r7, #13]
 8003098:	e026      	b.n	80030e8 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 800309a:	7b7b      	ldrb	r3, [r7, #13]
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80030a4:	7bfb      	ldrb	r3, [r7, #15]
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	73fb      	strb	r3, [r7, #15]
 80030aa:	e00d      	b.n	80030c8 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80030ac:	7bbb      	ldrb	r3, [r7, #14]
 80030ae:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80030b2:	fb02 f303 	mul.w	r3, r2, r3
 80030b6:	7b7a      	ldrb	r2, [r7, #13]
 80030b8:	08d2      	lsrs	r2, r2, #3
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	4413      	add	r3, r2
 80030be:	461a      	mov	r2, r3
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	4413      	add	r3, r2
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80030c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	da08      	bge.n	80030e2 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 80030d0:	79fa      	ldrb	r2, [r7, #7]
 80030d2:	7b7b      	ldrb	r3, [r7, #13]
 80030d4:	4413      	add	r3, r2
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	7f3a      	ldrb	r2, [r7, #28]
 80030da:	79b9      	ldrb	r1, [r7, #6]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff fd29 	bl	8002b34 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80030e2:	7b7b      	ldrb	r3, [r7, #13]
 80030e4:	3301      	adds	r3, #1
 80030e6:	737b      	strb	r3, [r7, #13]
 80030e8:	7b7a      	ldrb	r2, [r7, #13]
 80030ea:	797b      	ldrb	r3, [r7, #5]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d3d4      	bcc.n	800309a <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 80030f0:	7bbb      	ldrb	r3, [r7, #14]
 80030f2:	3301      	adds	r3, #1
 80030f4:	73bb      	strb	r3, [r7, #14]
 80030f6:	79bb      	ldrb	r3, [r7, #6]
 80030f8:	3301      	adds	r3, #1
 80030fa:	71bb      	strb	r3, [r7, #6]
 80030fc:	7bba      	ldrb	r2, [r7, #14]
 80030fe:	7e3b      	ldrb	r3, [r7, #24]
 8003100:	429a      	cmp	r2, r3
 8003102:	d3c7      	bcc.n	8003094 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8003104:	e000      	b.n	8003108 <ssd1306_DrawBitmap+0xb0>
        return;
 8003106:	bf00      	nop
}
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 800310e:	b580      	push	{r7, lr}
 8003110:	b084      	sub	sp, #16
 8003112:	af00      	add	r7, sp, #0
 8003114:	4603      	mov	r3, r0
 8003116:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003118:	2381      	movs	r3, #129	; 0x81
 800311a:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800311c:	7bfb      	ldrb	r3, [r7, #15]
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff fc2c 	bl	800297c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003124:	79fb      	ldrb	r3, [r7, #7]
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff fc28 	bl	800297c <ssd1306_WriteCommand>
}
 800312c:	bf00      	nop
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d005      	beq.n	8003150 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003144:	23af      	movs	r3, #175	; 0xaf
 8003146:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003148:	4b08      	ldr	r3, [pc, #32]	; (800316c <ssd1306_SetDisplayOn+0x38>)
 800314a:	2201      	movs	r2, #1
 800314c:	715a      	strb	r2, [r3, #5]
 800314e:	e004      	b.n	800315a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003150:	23ae      	movs	r3, #174	; 0xae
 8003152:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003154:	4b05      	ldr	r3, [pc, #20]	; (800316c <ssd1306_SetDisplayOn+0x38>)
 8003156:	2200      	movs	r2, #0
 8003158:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800315a:	7bfb      	ldrb	r3, [r7, #15]
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff fc0d 	bl	800297c <ssd1306_WriteCommand>
}
 8003162:	bf00      	nop
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	200010b8 	.word	0x200010b8

08003170 <batterygauge>:



}

void batterygauge(float vbat,int x, int y,int currentsquare){
 8003170:	b590      	push	{r4, r7, lr}
 8003172:	b087      	sub	sp, #28
 8003174:	af02      	add	r7, sp, #8
 8003176:	ed87 0a03 	vstr	s0, [r7, #12]
 800317a:	60b8      	str	r0, [r7, #8]
 800317c:	6079      	str	r1, [r7, #4]
 800317e:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	b2db      	uxtb	r3, r3
 8003184:	330f      	adds	r3, #15
 8003186:	b2d8      	uxtb	r0, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	b2db      	uxtb	r3, r3
 800318c:	3301      	adds	r3, #1
 800318e:	b2d9      	uxtb	r1, r3
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	b2db      	uxtb	r3, r3
 8003194:	330f      	adds	r3, #15
 8003196:	b2da      	uxtb	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	b2db      	uxtb	r3, r3
 800319c:	3305      	adds	r3, #5
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2401      	movs	r4, #1
 80031a2:	9400      	str	r4, [sp, #0]
 80031a4:	f7ff fde0 	bl	8002d68 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	3310      	adds	r3, #16
 80031ae:	b2d8      	uxtb	r0, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	3301      	adds	r3, #1
 80031b6:	b2d9      	uxtb	r1, r3
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	3310      	adds	r3, #16
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	3305      	adds	r3, #5
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2401      	movs	r4, #1
 80031ca:	9400      	str	r4, [sp, #0]
 80031cc:	f7ff fdcc 	bl	8002d68 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	b2d8      	uxtb	r0, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	b2d9      	uxtb	r1, r3
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	330e      	adds	r3, #14
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	3306      	adds	r3, #6
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	2401      	movs	r4, #1
 80031ea:	9400      	str	r4, [sp, #0]
 80031ec:	f7ff feaf 	bl	8002f4e <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f7fd f9a9 	bl	8000548 <__aeabi_f2d>
 80031f6:	a396      	add	r3, pc, #600	; (adr r3, 8003450 <batterygauge+0x2e0>)
 80031f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fc:	f7fd fc78 	bl	8000af0 <__aeabi_dcmple>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d02a      	beq.n	800325c <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	b2db      	uxtb	r3, r3
 800320a:	3302      	adds	r3, #2
 800320c:	b2d8      	uxtb	r0, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	b2db      	uxtb	r3, r3
 8003212:	3302      	adds	r3, #2
 8003214:	b2d9      	uxtb	r1, r3
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	b2db      	uxtb	r3, r3
 800321a:	3303      	adds	r3, #3
 800321c:	b2da      	uxtb	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3304      	adds	r3, #4
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2401      	movs	r4, #1
 8003228:	9400      	str	r4, [sp, #0]
 800322a:	f7ff fe90 	bl	8002f4e <ssd1306_DrawRectangle>
		if(currentsquare==1){
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d113      	bne.n	800325c <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	b2db      	uxtb	r3, r3
 8003238:	3302      	adds	r3, #2
 800323a:	b2d8      	uxtb	r0, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	b2db      	uxtb	r3, r3
 8003240:	3302      	adds	r3, #2
 8003242:	b2d9      	uxtb	r1, r3
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	b2db      	uxtb	r3, r3
 8003248:	3303      	adds	r3, #3
 800324a:	b2da      	uxtb	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	b2db      	uxtb	r3, r3
 8003250:	3304      	adds	r3, #4
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2401      	movs	r4, #1
 8003256:	9400      	str	r4, [sp, #0]
 8003258:	f7ff fe79 	bl	8002f4e <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	f7fd f973 	bl	8000548 <__aeabi_f2d>
 8003262:	a37b      	add	r3, pc, #492	; (adr r3, 8003450 <batterygauge+0x2e0>)
 8003264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003268:	f7fd fc56 	bl	8000b18 <__aeabi_dcmpgt>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d035      	beq.n	80032de <batterygauge+0x16e>
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f7fd f968 	bl	8000548 <__aeabi_f2d>
 8003278:	a377      	add	r3, pc, #476	; (adr r3, 8003458 <batterygauge+0x2e8>)
 800327a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327e:	f7fd fc37 	bl	8000af0 <__aeabi_dcmple>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d02a      	beq.n	80032de <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	b2db      	uxtb	r3, r3
 800328c:	3302      	adds	r3, #2
 800328e:	b2d8      	uxtb	r0, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	b2db      	uxtb	r3, r3
 8003294:	3302      	adds	r3, #2
 8003296:	b2d9      	uxtb	r1, r3
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	b2db      	uxtb	r3, r3
 800329c:	3303      	adds	r3, #3
 800329e:	b2da      	uxtb	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	3304      	adds	r3, #4
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2401      	movs	r4, #1
 80032aa:	9400      	str	r4, [sp, #0]
 80032ac:	f7ff fe4f 	bl	8002f4e <ssd1306_DrawRectangle>
		if(currentsquare==1){
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d113      	bne.n	80032de <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	3305      	adds	r3, #5
 80032bc:	b2d8      	uxtb	r0, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	3302      	adds	r3, #2
 80032c4:	b2d9      	uxtb	r1, r3
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	3306      	adds	r3, #6
 80032cc:	b2da      	uxtb	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	3304      	adds	r3, #4
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2401      	movs	r4, #1
 80032d8:	9400      	str	r4, [sp, #0]
 80032da:	f7ff fe38 	bl	8002f4e <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f7fd f932 	bl	8000548 <__aeabi_f2d>
 80032e4:	a35c      	add	r3, pc, #368	; (adr r3, 8003458 <batterygauge+0x2e8>)
 80032e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ea:	f7fd fc15 	bl	8000b18 <__aeabi_dcmpgt>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d049      	beq.n	8003388 <batterygauge+0x218>
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f7fd f927 	bl	8000548 <__aeabi_f2d>
 80032fa:	a359      	add	r3, pc, #356	; (adr r3, 8003460 <batterygauge+0x2f0>)
 80032fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003300:	f7fd fbf6 	bl	8000af0 <__aeabi_dcmple>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d03e      	beq.n	8003388 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	3302      	adds	r3, #2
 8003310:	b2d8      	uxtb	r0, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	b2db      	uxtb	r3, r3
 8003316:	3302      	adds	r3, #2
 8003318:	b2d9      	uxtb	r1, r3
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	b2db      	uxtb	r3, r3
 800331e:	3303      	adds	r3, #3
 8003320:	b2da      	uxtb	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	b2db      	uxtb	r3, r3
 8003326:	3304      	adds	r3, #4
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2401      	movs	r4, #1
 800332c:	9400      	str	r4, [sp, #0]
 800332e:	f7ff fe0e 	bl	8002f4e <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	3305      	adds	r3, #5
 8003338:	b2d8      	uxtb	r0, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	3302      	adds	r3, #2
 8003340:	b2d9      	uxtb	r1, r3
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	3306      	adds	r3, #6
 8003348:	b2da      	uxtb	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	b2db      	uxtb	r3, r3
 800334e:	3304      	adds	r3, #4
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2401      	movs	r4, #1
 8003354:	9400      	str	r4, [sp, #0]
 8003356:	f7ff fdfa 	bl	8002f4e <ssd1306_DrawRectangle>

		if(currentsquare==1){
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d113      	bne.n	8003388 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	b2db      	uxtb	r3, r3
 8003364:	3308      	adds	r3, #8
 8003366:	b2d8      	uxtb	r0, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	b2db      	uxtb	r3, r3
 800336c:	3302      	adds	r3, #2
 800336e:	b2d9      	uxtb	r1, r3
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	b2db      	uxtb	r3, r3
 8003374:	3309      	adds	r3, #9
 8003376:	b2da      	uxtb	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	b2db      	uxtb	r3, r3
 800337c:	3304      	adds	r3, #4
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2401      	movs	r4, #1
 8003382:	9400      	str	r4, [sp, #0]
 8003384:	f7ff fde3 	bl	8002f4e <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f7fd f8dd 	bl	8000548 <__aeabi_f2d>
 800338e:	a334      	add	r3, pc, #208	; (adr r3, 8003460 <batterygauge+0x2f0>)
 8003390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003394:	f7fd fbc0 	bl	8000b18 <__aeabi_dcmpgt>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d100      	bne.n	80033a0 <batterygauge+0x230>
	}




}
 800339e:	e052      	b.n	8003446 <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	3302      	adds	r3, #2
 80033a6:	b2d8      	uxtb	r0, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	3302      	adds	r3, #2
 80033ae:	b2d9      	uxtb	r1, r3
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	3303      	adds	r3, #3
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	3304      	adds	r3, #4
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2401      	movs	r4, #1
 80033c2:	9400      	str	r4, [sp, #0]
 80033c4:	f7ff fdc3 	bl	8002f4e <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	3305      	adds	r3, #5
 80033ce:	b2d8      	uxtb	r0, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	3302      	adds	r3, #2
 80033d6:	b2d9      	uxtb	r1, r3
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	3306      	adds	r3, #6
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	3304      	adds	r3, #4
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2401      	movs	r4, #1
 80033ea:	9400      	str	r4, [sp, #0]
 80033ec:	f7ff fdaf 	bl	8002f4e <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	3308      	adds	r3, #8
 80033f6:	b2d8      	uxtb	r0, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	3302      	adds	r3, #2
 80033fe:	b2d9      	uxtb	r1, r3
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	3309      	adds	r3, #9
 8003406:	b2da      	uxtb	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	b2db      	uxtb	r3, r3
 800340c:	3304      	adds	r3, #4
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2401      	movs	r4, #1
 8003412:	9400      	str	r4, [sp, #0]
 8003414:	f7ff fd9b 	bl	8002f4e <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d113      	bne.n	8003446 <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	b2db      	uxtb	r3, r3
 8003422:	330b      	adds	r3, #11
 8003424:	b2d8      	uxtb	r0, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	3302      	adds	r3, #2
 800342c:	b2d9      	uxtb	r1, r3
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	330c      	adds	r3, #12
 8003434:	b2da      	uxtb	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	b2db      	uxtb	r3, r3
 800343a:	3304      	adds	r3, #4
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2401      	movs	r4, #1
 8003440:	9400      	str	r4, [sp, #0]
 8003442:	f7ff fd84 	bl	8002f4e <ssd1306_DrawRectangle>
}
 8003446:	bf00      	nop
 8003448:	3714      	adds	r7, #20
 800344a:	46bd      	mov	sp, r7
 800344c:	bd90      	pop	{r4, r7, pc}
 800344e:	bf00      	nop
 8003450:	9999999a 	.word	0x9999999a
 8003454:	400d9999 	.word	0x400d9999
 8003458:	33333333 	.word	0x33333333
 800345c:	400f3333 	.word	0x400f3333
 8003460:	66666666 	.word	0x66666666
 8003464:	40106666 	.word	0x40106666

08003468 <percentage>:

void percentage(float percent){
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af02      	add	r7, sp, #8
 800346e:	ed87 0a01 	vstr	s0, [r7, #4]
	ssd1306_FillRectangle(32, 40, floor(0.64*percent+32), 56, White);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f7fd f868 	bl	8000548 <__aeabi_f2d>
 8003478:	a329      	add	r3, pc, #164	; (adr r3, 8003520 <percentage+0xb8>)
 800347a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347e:	f7fd f8bb 	bl	80005f8 <__aeabi_dmul>
 8003482:	4602      	mov	r2, r0
 8003484:	460b      	mov	r3, r1
 8003486:	4610      	mov	r0, r2
 8003488:	4619      	mov	r1, r3
 800348a:	f04f 0200 	mov.w	r2, #0
 800348e:	4b20      	ldr	r3, [pc, #128]	; (8003510 <percentage+0xa8>)
 8003490:	f7fc fefc 	bl	800028c <__adddf3>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	ec43 2b17 	vmov	d7, r2, r3
 800349c:	eeb0 0a47 	vmov.f32	s0, s14
 80034a0:	eef0 0a67 	vmov.f32	s1, s15
 80034a4:	f016 f85c 	bl	8019560 <floor>
 80034a8:	ec53 2b10 	vmov	r2, r3, d0
 80034ac:	4610      	mov	r0, r2
 80034ae:	4619      	mov	r1, r3
 80034b0:	f7fd fb7a 	bl	8000ba8 <__aeabi_d2uiz>
 80034b4:	4603      	mov	r3, r0
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	2301      	movs	r3, #1
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	2338      	movs	r3, #56	; 0x38
 80034be:	2128      	movs	r1, #40	; 0x28
 80034c0:	2020      	movs	r0, #32
 80034c2:	f7ff fd7b 	bl	8002fbc <ssd1306_FillRectangle>
	ssd1306_DrawRectangle(32, 40, 95, 56, White);
 80034c6:	2301      	movs	r3, #1
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	2338      	movs	r3, #56	; 0x38
 80034cc:	225f      	movs	r2, #95	; 0x5f
 80034ce:	2128      	movs	r1, #40	; 0x28
 80034d0:	2020      	movs	r0, #32
 80034d2:	f7ff fd3c 	bl	8002f4e <ssd1306_DrawRectangle>
	snprintf((char  *)bufferscreen,20,"%0.2f %%",(float) percent);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7fd f836 	bl	8000548 <__aeabi_f2d>
 80034dc:	4602      	mov	r2, r0
 80034de:	460b      	mov	r3, r1
 80034e0:	e9cd 2300 	strd	r2, r3, [sp]
 80034e4:	4a0b      	ldr	r2, [pc, #44]	; (8003514 <percentage+0xac>)
 80034e6:	2114      	movs	r1, #20
 80034e8:	480b      	ldr	r0, [pc, #44]	; (8003518 <percentage+0xb0>)
 80034ea:	f013 f8ef 	bl	80166cc <sniprintf>
	ssd1306_SetCursor(45,44);
 80034ee:	212c      	movs	r1, #44	; 0x2c
 80034f0:	202d      	movs	r0, #45	; 0x2d
 80034f2:	f7ff fc21 	bl	8002d38 <ssd1306_SetCursor>
	ssd1306_WriteString((char  *)bufferscreen,Font_6x8,White);
 80034f6:	4a09      	ldr	r2, [pc, #36]	; (800351c <percentage+0xb4>)
 80034f8:	2301      	movs	r3, #1
 80034fa:	ca06      	ldmia	r2, {r1, r2}
 80034fc:	4806      	ldr	r0, [pc, #24]	; (8003518 <percentage+0xb0>)
 80034fe:	f7ff fbf5 	bl	8002cec <ssd1306_WriteString>


}
 8003502:	bf00      	nop
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	f3af 8000 	nop.w
 8003510:	40400000 	.word	0x40400000
 8003514:	0801ae88 	.word	0x0801ae88
 8003518:	20000968 	.word	0x20000968
 800351c:	2000000c 	.word	0x2000000c
 8003520:	47ae147b 	.word	0x47ae147b
 8003524:	3fe47ae1 	.word	0x3fe47ae1

08003528 <scrollText>:


uint16_t scrollText(uint8_t *text,FontDef Font,uint8_t x,uint8_t y,uint8_t widthonscreen,uint16_t offset) {
 8003528:	b580      	push	{r7, lr}
 800352a:	b088      	sub	sp, #32
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	1d38      	adds	r0, r7, #4
 8003532:	e880 0006 	stmia.w	r0, {r1, r2}
 8003536:	70fb      	strb	r3, [r7, #3]
    uint8_t text_len = strlen((char *)text);
 8003538:	68f8      	ldr	r0, [r7, #12]
 800353a:	f7fc fe99 	bl	8000270 <strlen>
 800353e:	4603      	mov	r3, r0
 8003540:	77bb      	strb	r3, [r7, #30]
    uint16_t text_width = text_len * Font.FontWidth;
 8003542:	7fbb      	ldrb	r3, [r7, #30]
 8003544:	b29a      	uxth	r2, r3
 8003546:	793b      	ldrb	r3, [r7, #4]
 8003548:	b29b      	uxth	r3, r3
 800354a:	fb12 f303 	smulbb	r3, r2, r3
 800354e:	83bb      	strh	r3, [r7, #28]

        for (uint8_t i = x; i < widthonscreen; x++) {
 8003550:	78fb      	ldrb	r3, [r7, #3]
 8003552:	76fb      	strb	r3, [r7, #27]
 8003554:	e016      	b.n	8003584 <scrollText+0x5c>
            for (uint8_t j = y; y < Font.FontHeight; y++) {
 8003556:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800355a:	74fb      	strb	r3, [r7, #19]
 800355c:	e00a      	b.n	8003574 <scrollText+0x4c>
                ssd1306_DrawPixel(i, j, Black);
 800355e:	7cf9      	ldrb	r1, [r7, #19]
 8003560:	7efb      	ldrb	r3, [r7, #27]
 8003562:	2200      	movs	r2, #0
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff fae5 	bl	8002b34 <ssd1306_DrawPixel>
            for (uint8_t j = y; y < Font.FontHeight; y++) {
 800356a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800356e:	3301      	adds	r3, #1
 8003570:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003574:	797b      	ldrb	r3, [r7, #5]
 8003576:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800357a:	429a      	cmp	r2, r3
 800357c:	d3ef      	bcc.n	800355e <scrollText+0x36>
        for (uint8_t i = x; i < widthonscreen; x++) {
 800357e:	78fb      	ldrb	r3, [r7, #3]
 8003580:	3301      	adds	r3, #1
 8003582:	70fb      	strb	r3, [r7, #3]
 8003584:	7efa      	ldrb	r2, [r7, #27]
 8003586:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800358a:	429a      	cmp	r2, r3
 800358c:	d3e3      	bcc.n	8003556 <scrollText+0x2e>
            }
        }



        for (uint8_t i = 0; i < text_len; i++) {
 800358e:	2300      	movs	r3, #0
 8003590:	77fb      	strb	r3, [r7, #31]
 8003592:	e02a      	b.n	80035ea <scrollText+0xc2>
            int32_t char_x = x+widthonscreen + (i * Font.FontWidth) - offset;
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800359a:	441a      	add	r2, r3
 800359c:	7ffb      	ldrb	r3, [r7, #31]
 800359e:	7939      	ldrb	r1, [r7, #4]
 80035a0:	fb01 f303 	mul.w	r3, r1, r3
 80035a4:	441a      	add	r2, r3
 80035a6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	617b      	str	r3, [r7, #20]

            if (char_x >= x && char_x < x+widthonscreen) {
 80035ac:	78fb      	ldrb	r3, [r7, #3]
 80035ae:	697a      	ldr	r2, [r7, #20]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	db17      	blt.n	80035e4 <scrollText+0xbc>
 80035b4:	78fa      	ldrb	r2, [r7, #3]
 80035b6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80035ba:	4413      	add	r3, r2
 80035bc:	697a      	ldr	r2, [r7, #20]
 80035be:	429a      	cmp	r2, r3
 80035c0:	da10      	bge.n	80035e4 <scrollText+0xbc>
                ssd1306_SetCursor(char_x, y);
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80035ca:	4611      	mov	r1, r2
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff fbb3 	bl	8002d38 <ssd1306_SetCursor>
                ssd1306_WriteChar(text[i], Font, White);
 80035d2:	7ffb      	ldrb	r3, [r7, #31]
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	4413      	add	r3, r2
 80035d8:	7818      	ldrb	r0, [r3, #0]
 80035da:	2301      	movs	r3, #1
 80035dc:	1d3a      	adds	r2, r7, #4
 80035de:	ca06      	ldmia	r2, {r1, r2}
 80035e0:	f7ff fafc 	bl	8002bdc <ssd1306_WriteChar>
        for (uint8_t i = 0; i < text_len; i++) {
 80035e4:	7ffb      	ldrb	r3, [r7, #31]
 80035e6:	3301      	adds	r3, #1
 80035e8:	77fb      	strb	r3, [r7, #31]
 80035ea:	7ffa      	ldrb	r2, [r7, #31]
 80035ec:	7fbb      	ldrb	r3, [r7, #30]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d3d0      	bcc.n	8003594 <scrollText+0x6c>
        }
        }
        return text_width;
 80035f2:	8bbb      	ldrh	r3, [r7, #28]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3720      	adds	r7, #32
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	0000      	movs	r0, r0
	...

08003600 <statemachine>:





void statemachine(void){
 8003600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003602:	ed2d 8b02 	vpush	{d8}
 8003606:	b08b      	sub	sp, #44	; 0x2c
 8003608:	af04      	add	r7, sp, #16
	switch(state){
 800360a:	4bb7      	ldr	r3, [pc, #732]	; (80038e8 <statemachine+0x2e8>)
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	2b08      	cmp	r3, #8
 8003610:	f201 8781 	bhi.w	8005516 <statemachine+0x1f16>
 8003614:	a201      	add	r2, pc, #4	; (adr r2, 800361c <statemachine+0x1c>)
 8003616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800361a:	bf00      	nop
 800361c:	08003641 	.word	0x08003641
 8003620:	08003a3b 	.word	0x08003a3b
 8003624:	08003ea3 	.word	0x08003ea3
 8003628:	08004515 	.word	0x08004515
 800362c:	080045ff 	.word	0x080045ff
 8003630:	08004869 	.word	0x08004869
 8003634:	08004e23 	.word	0x08004e23
 8003638:	08005325 	.word	0x08005325
 800363c:	080053db 	.word	0x080053db
	 case STATE_SPEED:
				 ssd1306_Fill(Black);
 8003640:	2000      	movs	r0, #0
 8003642:	f7ff fa37 	bl	8002ab4 <ssd1306_Fill>
				 ssd1306_SetCursor(32, 32);
 8003646:	2120      	movs	r1, #32
 8003648:	2020      	movs	r0, #32
 800364a:	f7ff fb75 	bl	8002d38 <ssd1306_SetCursor>
				 nmea_parse(&myData, DataBuffer);
 800364e:	49a7      	ldr	r1, [pc, #668]	; (80038ec <statemachine+0x2ec>)
 8003650:	48a7      	ldr	r0, [pc, #668]	; (80038f0 <statemachine+0x2f0>)
 8003652:	f7fe fd47 	bl	80020e4 <nmea_parse>
				 if(myData.speed>=vitmax){
 8003656:	4ba6      	ldr	r3, [pc, #664]	; (80038f0 <statemachine+0x2f0>)
 8003658:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800365c:	4ba5      	ldr	r3, [pc, #660]	; (80038f4 <statemachine+0x2f4>)
 800365e:	edd3 7a00 	vldr	s15, [r3]
 8003662:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800366a:	db03      	blt.n	8003674 <statemachine+0x74>
									 vitmax=myData.speed;
 800366c:	4ba0      	ldr	r3, [pc, #640]	; (80038f0 <statemachine+0x2f0>)
 800366e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003670:	4aa0      	ldr	r2, [pc, #640]	; (80038f4 <statemachine+0x2f4>)
 8003672:	6013      	str	r3, [r2, #0]
								 }
								 float pace=0;
 8003674:	f04f 0300 	mov.w	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
								 float sec=0;
 800367a:	f04f 0300 	mov.w	r3, #0
 800367e:	613b      	str	r3, [r7, #16]
								 if (myData.speed!=0){
 8003680:	4b9b      	ldr	r3, [pc, #620]	; (80038f0 <statemachine+0x2f0>)
 8003682:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003686:	eef5 7a40 	vcmp.f32	s15, #0.0
 800368a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368e:	d032      	beq.n	80036f6 <statemachine+0xf6>
									 pace=1000/(60*myData.speed);
 8003690:	4b97      	ldr	r3, [pc, #604]	; (80038f0 <statemachine+0x2f0>)
 8003692:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003696:	ed9f 7a98 	vldr	s14, [pc, #608]	; 80038f8 <statemachine+0x2f8>
 800369a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800369e:	eddf 6a97 	vldr	s13, [pc, #604]	; 80038fc <statemachine+0x2fc>
 80036a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036a6:	edc7 7a05 	vstr	s15, [r7, #20]
									 sec=(pace-floor(pace))*60;
 80036aa:	6978      	ldr	r0, [r7, #20]
 80036ac:	f7fc ff4c 	bl	8000548 <__aeabi_f2d>
 80036b0:	4604      	mov	r4, r0
 80036b2:	460d      	mov	r5, r1
 80036b4:	6978      	ldr	r0, [r7, #20]
 80036b6:	f7fc ff47 	bl	8000548 <__aeabi_f2d>
 80036ba:	4602      	mov	r2, r0
 80036bc:	460b      	mov	r3, r1
 80036be:	ec43 2b10 	vmov	d0, r2, r3
 80036c2:	f015 ff4d 	bl	8019560 <floor>
 80036c6:	ec53 2b10 	vmov	r2, r3, d0
 80036ca:	4620      	mov	r0, r4
 80036cc:	4629      	mov	r1, r5
 80036ce:	f7fc fddb 	bl	8000288 <__aeabi_dsub>
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	4610      	mov	r0, r2
 80036d8:	4619      	mov	r1, r3
 80036da:	f04f 0200 	mov.w	r2, #0
 80036de:	4b88      	ldr	r3, [pc, #544]	; (8003900 <statemachine+0x300>)
 80036e0:	f7fc ff8a 	bl	80005f8 <__aeabi_dmul>
 80036e4:	4602      	mov	r2, r0
 80036e6:	460b      	mov	r3, r1
 80036e8:	4610      	mov	r0, r2
 80036ea:	4619      	mov	r1, r3
 80036ec:	f7fd fa7c 	bl	8000be8 <__aeabi_d2f>
 80036f0:	4603      	mov	r3, r0
 80036f2:	613b      	str	r3, [r7, #16]
 80036f4:	e001      	b.n	80036fa <statemachine+0xfa>
								 }
								 else {
									 pace=9999;
 80036f6:	4b83      	ldr	r3, [pc, #524]	; (8003904 <statemachine+0x304>)
 80036f8:	617b      	str	r3, [r7, #20]
								 }


				  switch(spdstate){
 80036fa:	4b83      	ldr	r3, [pc, #524]	; (8003908 <statemachine+0x308>)
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	2b02      	cmp	r3, #2
 8003700:	f000 8114 	beq.w	800392c <statemachine+0x32c>
 8003704:	2b02      	cmp	r3, #2
 8003706:	f300 8151 	bgt.w	80039ac <statemachine+0x3ac>
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <statemachine+0x116>
 800370e:	2b01      	cmp	r3, #1
 8003710:	f000 8082 	beq.w	8003818 <statemachine+0x218>
 8003714:	e14a      	b.n	80039ac <statemachine+0x3ac>


				 case STATE_SUMMARY:

						snprintf((char *)bufferscreen,15, "MaxV=%.1f",vitmax*3.6);
 8003716:	4b77      	ldr	r3, [pc, #476]	; (80038f4 <statemachine+0x2f4>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f7fc ff14 	bl	8000548 <__aeabi_f2d>
 8003720:	a36d      	add	r3, pc, #436	; (adr r3, 80038d8 <statemachine+0x2d8>)
 8003722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003726:	f7fc ff67 	bl	80005f8 <__aeabi_dmul>
 800372a:	4602      	mov	r2, r0
 800372c:	460b      	mov	r3, r1
 800372e:	e9cd 2300 	strd	r2, r3, [sp]
 8003732:	4a76      	ldr	r2, [pc, #472]	; (800390c <statemachine+0x30c>)
 8003734:	210f      	movs	r1, #15
 8003736:	4876      	ldr	r0, [pc, #472]	; (8003910 <statemachine+0x310>)
 8003738:	f012 ffc8 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 32);
 800373c:	2120      	movs	r1, #32
 800373e:	2020      	movs	r0, #32
 8003740:	f7ff fafa 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003744:	4a73      	ldr	r2, [pc, #460]	; (8003914 <statemachine+0x314>)
 8003746:	2301      	movs	r3, #1
 8003748:	ca06      	ldmia	r2, {r1, r2}
 800374a:	4871      	ldr	r0, [pc, #452]	; (8003910 <statemachine+0x310>)
 800374c:	f7ff face 	bl	8002cec <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "V=%0.1f",(myData.speed)*3.6);
 8003750:	4b67      	ldr	r3, [pc, #412]	; (80038f0 <statemachine+0x2f0>)
 8003752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003754:	4618      	mov	r0, r3
 8003756:	f7fc fef7 	bl	8000548 <__aeabi_f2d>
 800375a:	a35f      	add	r3, pc, #380	; (adr r3, 80038d8 <statemachine+0x2d8>)
 800375c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003760:	f7fc ff4a 	bl	80005f8 <__aeabi_dmul>
 8003764:	4602      	mov	r2, r0
 8003766:	460b      	mov	r3, r1
 8003768:	e9cd 2300 	strd	r2, r3, [sp]
 800376c:	4a6a      	ldr	r2, [pc, #424]	; (8003918 <statemachine+0x318>)
 800376e:	210f      	movs	r1, #15
 8003770:	4867      	ldr	r0, [pc, #412]	; (8003910 <statemachine+0x310>)
 8003772:	f012 ffab 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 42);
 8003776:	212a      	movs	r1, #42	; 0x2a
 8003778:	2020      	movs	r0, #32
 800377a:	f7ff fadd 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800377e:	4a65      	ldr	r2, [pc, #404]	; (8003914 <statemachine+0x314>)
 8003780:	2301      	movs	r3, #1
 8003782:	ca06      	ldmia	r2, {r1, r2}
 8003784:	4862      	ldr	r0, [pc, #392]	; (8003910 <statemachine+0x310>)
 8003786:	f7ff fab1 	bl	8002cec <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "p=%0.0fmin%0.0f s",floor(pace),floor(sec));
 800378a:	6978      	ldr	r0, [r7, #20]
 800378c:	f7fc fedc 	bl	8000548 <__aeabi_f2d>
 8003790:	4602      	mov	r2, r0
 8003792:	460b      	mov	r3, r1
 8003794:	ec43 2b10 	vmov	d0, r2, r3
 8003798:	f015 fee2 	bl	8019560 <floor>
 800379c:	eeb0 8a40 	vmov.f32	s16, s0
 80037a0:	eef0 8a60 	vmov.f32	s17, s1
 80037a4:	6938      	ldr	r0, [r7, #16]
 80037a6:	f7fc fecf 	bl	8000548 <__aeabi_f2d>
 80037aa:	4602      	mov	r2, r0
 80037ac:	460b      	mov	r3, r1
 80037ae:	ec43 2b10 	vmov	d0, r2, r3
 80037b2:	f015 fed5 	bl	8019560 <floor>
 80037b6:	eeb0 7a40 	vmov.f32	s14, s0
 80037ba:	eef0 7a60 	vmov.f32	s15, s1
 80037be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80037c2:	ed8d 8b00 	vstr	d8, [sp]
 80037c6:	4a55      	ldr	r2, [pc, #340]	; (800391c <statemachine+0x31c>)
 80037c8:	210f      	movs	r1, #15
 80037ca:	4851      	ldr	r0, [pc, #324]	; (8003910 <statemachine+0x310>)
 80037cc:	f012 ff7e 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 52);
 80037d0:	2134      	movs	r1, #52	; 0x34
 80037d2:	2020      	movs	r0, #32
 80037d4:	f7ff fab0 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80037d8:	4a4e      	ldr	r2, [pc, #312]	; (8003914 <statemachine+0x314>)
 80037da:	2301      	movs	r3, #1
 80037dc:	ca06      	ldmia	r2, {r1, r2}
 80037de:	484c      	ldr	r0, [pc, #304]	; (8003910 <statemachine+0x310>)
 80037e0:	f7ff fa84 	bl	8002cec <ssd1306_WriteString>



					 if(BTN_B>=1){
 80037e4:	4b4e      	ldr	r3, [pc, #312]	; (8003920 <statemachine+0x320>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	dd08      	ble.n	80037fe <statemachine+0x1fe>
								spdstate++;
 80037ec:	4b46      	ldr	r3, [pc, #280]	; (8003908 <statemachine+0x308>)
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	3301      	adds	r3, #1
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	4b44      	ldr	r3, [pc, #272]	; (8003908 <statemachine+0x308>)
 80037f6:	701a      	strb	r2, [r3, #0]
								BTN_B=0;
 80037f8:	4b49      	ldr	r3, [pc, #292]	; (8003920 <statemachine+0x320>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	601a      	str	r2, [r3, #0]
					 					 				  	}
					 if(BTN_B_LONG>=1){
 80037fe:	4b49      	ldr	r3, [pc, #292]	; (8003924 <statemachine+0x324>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	f340 80cd 	ble.w	80039a2 <statemachine+0x3a2>
							  vitmax=0;
 8003808:	4b3a      	ldr	r3, [pc, #232]	; (80038f4 <statemachine+0x2f4>)
 800380a:	f04f 0200 	mov.w	r2, #0
 800380e:	601a      	str	r2, [r3, #0]
							BTN_B_LONG=0;
 8003810:	4b44      	ldr	r3, [pc, #272]	; (8003924 <statemachine+0x324>)
 8003812:	2200      	movs	r2, #0
 8003814:	601a      	str	r2, [r3, #0]
						}



					 break;
 8003816:	e0c4      	b.n	80039a2 <statemachine+0x3a2>
				 case STATE_COMPTEUR:


						snprintf((char *)bufferscreen,15, "V=%0.1f",(myData.speed)*3.6);
 8003818:	4b35      	ldr	r3, [pc, #212]	; (80038f0 <statemachine+0x2f0>)
 800381a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381c:	4618      	mov	r0, r3
 800381e:	f7fc fe93 	bl	8000548 <__aeabi_f2d>
 8003822:	a32d      	add	r3, pc, #180	; (adr r3, 80038d8 <statemachine+0x2d8>)
 8003824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003828:	f7fc fee6 	bl	80005f8 <__aeabi_dmul>
 800382c:	4602      	mov	r2, r0
 800382e:	460b      	mov	r3, r1
 8003830:	e9cd 2300 	strd	r2, r3, [sp]
 8003834:	4a38      	ldr	r2, [pc, #224]	; (8003918 <statemachine+0x318>)
 8003836:	210f      	movs	r1, #15
 8003838:	4835      	ldr	r0, [pc, #212]	; (8003910 <statemachine+0x310>)
 800383a:	f012 ff47 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 54);
 800383e:	2136      	movs	r1, #54	; 0x36
 8003840:	2020      	movs	r0, #32
 8003842:	f7ff fa79 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003846:	4a33      	ldr	r2, [pc, #204]	; (8003914 <statemachine+0x314>)
 8003848:	2301      	movs	r3, #1
 800384a:	ca06      	ldmia	r2, {r1, r2}
 800384c:	4830      	ldr	r0, [pc, #192]	; (8003910 <statemachine+0x310>)
 800384e:	f7ff fa4d 	bl	8002cec <ssd1306_WriteString>
						ssd1306_DrawRectangle(32, 38, 95, 53, White);
 8003852:	2301      	movs	r3, #1
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	2335      	movs	r3, #53	; 0x35
 8003858:	225f      	movs	r2, #95	; 0x5f
 800385a:	2126      	movs	r1, #38	; 0x26
 800385c:	2020      	movs	r0, #32
 800385e:	f7ff fb76 	bl	8002f4e <ssd1306_DrawRectangle>
						ssd1306_FillRectangle(32, 38,(int) floor(32+(myData.speed*0.63)), 53, White);
 8003862:	4b23      	ldr	r3, [pc, #140]	; (80038f0 <statemachine+0x2f0>)
 8003864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003866:	4618      	mov	r0, r3
 8003868:	f7fc fe6e 	bl	8000548 <__aeabi_f2d>
 800386c:	a31c      	add	r3, pc, #112	; (adr r3, 80038e0 <statemachine+0x2e0>)
 800386e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003872:	f7fc fec1 	bl	80005f8 <__aeabi_dmul>
 8003876:	4602      	mov	r2, r0
 8003878:	460b      	mov	r3, r1
 800387a:	4610      	mov	r0, r2
 800387c:	4619      	mov	r1, r3
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	4b29      	ldr	r3, [pc, #164]	; (8003928 <statemachine+0x328>)
 8003884:	f7fc fd02 	bl	800028c <__adddf3>
 8003888:	4602      	mov	r2, r0
 800388a:	460b      	mov	r3, r1
 800388c:	ec43 2b17 	vmov	d7, r2, r3
 8003890:	eeb0 0a47 	vmov.f32	s0, s14
 8003894:	eef0 0a67 	vmov.f32	s1, s15
 8003898:	f015 fe62 	bl	8019560 <floor>
 800389c:	ec53 2b10 	vmov	r2, r3, d0
 80038a0:	4610      	mov	r0, r2
 80038a2:	4619      	mov	r1, r3
 80038a4:	f7fd f958 	bl	8000b58 <__aeabi_d2iz>
 80038a8:	4603      	mov	r3, r0
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	2301      	movs	r3, #1
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	2335      	movs	r3, #53	; 0x35
 80038b2:	2126      	movs	r1, #38	; 0x26
 80038b4:	2020      	movs	r0, #32
 80038b6:	f7ff fb81 	bl	8002fbc <ssd1306_FillRectangle>



					 if(BTN_B>=1){
 80038ba:	4b19      	ldr	r3, [pc, #100]	; (8003920 <statemachine+0x320>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	dd71      	ble.n	80039a6 <statemachine+0x3a6>
							spdstate++;
 80038c2:	4b11      	ldr	r3, [pc, #68]	; (8003908 <statemachine+0x308>)
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	3301      	adds	r3, #1
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	4b0f      	ldr	r3, [pc, #60]	; (8003908 <statemachine+0x308>)
 80038cc:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 80038ce:	4b14      	ldr	r3, [pc, #80]	; (8003920 <statemachine+0x320>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	601a      	str	r2, [r3, #0]
					 				  	}
					 break;
 80038d4:	e067      	b.n	80039a6 <statemachine+0x3a6>
 80038d6:	bf00      	nop
 80038d8:	cccccccd 	.word	0xcccccccd
 80038dc:	400ccccc 	.word	0x400ccccc
 80038e0:	c28f5c29 	.word	0xc28f5c29
 80038e4:	3fe428f5 	.word	0x3fe428f5
 80038e8:	20000478 	.word	0x20000478
 80038ec:	200004c4 	.word	0x200004c4
 80038f0:	200006c8 	.word	0x200006c8
 80038f4:	20000ae0 	.word	0x20000ae0
 80038f8:	42700000 	.word	0x42700000
 80038fc:	447a0000 	.word	0x447a0000
 8003900:	404e0000 	.word	0x404e0000
 8003904:	461c3c00 	.word	0x461c3c00
 8003908:	2000047a 	.word	0x2000047a
 800390c:	0801ae94 	.word	0x0801ae94
 8003910:	20000968 	.word	0x20000968
 8003914:	2000000c 	.word	0x2000000c
 8003918:	0801aea0 	.word	0x0801aea0
 800391c:	0801aea8 	.word	0x0801aea8
 8003920:	2000070c 	.word	0x2000070c
 8003924:	20000b4c 	.word	0x20000b4c
 8003928:	40400000 	.word	0x40400000
				 case STATE_GRAPH:


						ssd1306_SetCursor(32, 32);
 800392c:	2120      	movs	r1, #32
 800392e:	2020      	movs	r0, #32
 8003930:	f7ff fa02 	bl	8002d38 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "%0.1f",(myData.speed)*3.6);
 8003934:	4b7a      	ldr	r3, [pc, #488]	; (8003b20 <statemachine+0x520>)
 8003936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003938:	4618      	mov	r0, r3
 800393a:	f7fc fe05 	bl	8000548 <__aeabi_f2d>
 800393e:	a376      	add	r3, pc, #472	; (adr r3, 8003b18 <statemachine+0x518>)
 8003940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003944:	f7fc fe58 	bl	80005f8 <__aeabi_dmul>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	e9cd 2300 	strd	r2, r3, [sp]
 8003950:	4a74      	ldr	r2, [pc, #464]	; (8003b24 <statemachine+0x524>)
 8003952:	210f      	movs	r1, #15
 8003954:	4874      	ldr	r0, [pc, #464]	; (8003b28 <statemachine+0x528>)
 8003956:	f012 feb9 	bl	80166cc <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_11x18, White);
 800395a:	4a74      	ldr	r2, [pc, #464]	; (8003b2c <statemachine+0x52c>)
 800395c:	2301      	movs	r3, #1
 800395e:	ca06      	ldmia	r2, {r1, r2}
 8003960:	4871      	ldr	r0, [pc, #452]	; (8003b28 <statemachine+0x528>)
 8003962:	f7ff f9c3 	bl	8002cec <ssd1306_WriteString>
						batterygauge(vbat,35, 54,1);
 8003966:	4b72      	ldr	r3, [pc, #456]	; (8003b30 <statemachine+0x530>)
 8003968:	edd3 7a00 	vldr	s15, [r3]
 800396c:	2201      	movs	r2, #1
 800396e:	2136      	movs	r1, #54	; 0x36
 8003970:	2023      	movs	r0, #35	; 0x23
 8003972:	eeb0 0a67 	vmov.f32	s0, s15
 8003976:	f7ff fbfb 	bl	8003170 <batterygauge>

					 if(BTN_B>=1){
 800397a:	4b6e      	ldr	r3, [pc, #440]	; (8003b34 <statemachine+0x534>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2b00      	cmp	r3, #0
 8003980:	dd13      	ble.n	80039aa <statemachine+0x3aa>
							spdstate--;
 8003982:	4b6d      	ldr	r3, [pc, #436]	; (8003b38 <statemachine+0x538>)
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	3b01      	subs	r3, #1
 8003988:	b2da      	uxtb	r2, r3
 800398a:	4b6b      	ldr	r3, [pc, #428]	; (8003b38 <statemachine+0x538>)
 800398c:	701a      	strb	r2, [r3, #0]
							spdstate--;
 800398e:	4b6a      	ldr	r3, [pc, #424]	; (8003b38 <statemachine+0x538>)
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	3b01      	subs	r3, #1
 8003994:	b2da      	uxtb	r2, r3
 8003996:	4b68      	ldr	r3, [pc, #416]	; (8003b38 <statemachine+0x538>)
 8003998:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 800399a:	4b66      	ldr	r3, [pc, #408]	; (8003b34 <statemachine+0x534>)
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]


					 					 				  	}
					 break;
 80039a0:	e003      	b.n	80039aa <statemachine+0x3aa>
					 break;
 80039a2:	bf00      	nop
 80039a4:	e002      	b.n	80039ac <statemachine+0x3ac>
					 break;
 80039a6:	bf00      	nop
 80039a8:	e000      	b.n	80039ac <statemachine+0x3ac>
					 break;
 80039aa:	bf00      	nop


				 }
				 	if(BTN_A>=1){
 80039ac:	4b63      	ldr	r3, [pc, #396]	; (8003b3c <statemachine+0x53c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	dd0b      	ble.n	80039cc <statemachine+0x3cc>
				 					state++;
 80039b4:	4b62      	ldr	r3, [pc, #392]	; (8003b40 <statemachine+0x540>)
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	3301      	adds	r3, #1
 80039ba:	b2da      	uxtb	r2, r3
 80039bc:	4b60      	ldr	r3, [pc, #384]	; (8003b40 <statemachine+0x540>)
 80039be:	701a      	strb	r2, [r3, #0]
				 					BTN_A=0;
 80039c0:	4b5e      	ldr	r3, [pc, #376]	; (8003b3c <statemachine+0x53c>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
				 					BTN_B=0;
 80039c6:	4b5b      	ldr	r3, [pc, #364]	; (8003b34 <statemachine+0x534>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
				  	}
				 	 if(BTN_A_LONG>=1){
 80039cc:	4b5d      	ldr	r3, [pc, #372]	; (8003b44 <statemachine+0x544>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f341 858e 	ble.w	80054f2 <statemachine+0x1ef2>
				 						 				 									state++;
 80039d6:	4b5a      	ldr	r3, [pc, #360]	; (8003b40 <statemachine+0x540>)
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	3301      	adds	r3, #1
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	4b58      	ldr	r3, [pc, #352]	; (8003b40 <statemachine+0x540>)
 80039e0:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 80039e2:	4b57      	ldr	r3, [pc, #348]	; (8003b40 <statemachine+0x540>)
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	3301      	adds	r3, #1
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	4b55      	ldr	r3, [pc, #340]	; (8003b40 <statemachine+0x540>)
 80039ec:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 80039ee:	4b54      	ldr	r3, [pc, #336]	; (8003b40 <statemachine+0x540>)
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	3301      	adds	r3, #1
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	4b52      	ldr	r3, [pc, #328]	; (8003b40 <statemachine+0x540>)
 80039f8:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 80039fa:	4b51      	ldr	r3, [pc, #324]	; (8003b40 <statemachine+0x540>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	3301      	adds	r3, #1
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	4b4f      	ldr	r3, [pc, #316]	; (8003b40 <statemachine+0x540>)
 8003a04:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 8003a06:	4b4e      	ldr	r3, [pc, #312]	; (8003b40 <statemachine+0x540>)
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	4b4c      	ldr	r3, [pc, #304]	; (8003b40 <statemachine+0x540>)
 8003a10:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 8003a12:	4b4b      	ldr	r3, [pc, #300]	; (8003b40 <statemachine+0x540>)
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	3301      	adds	r3, #1
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	4b49      	ldr	r3, [pc, #292]	; (8003b40 <statemachine+0x540>)
 8003a1c:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 8003a1e:	4b48      	ldr	r3, [pc, #288]	; (8003b40 <statemachine+0x540>)
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	3301      	adds	r3, #1
 8003a24:	b2da      	uxtb	r2, r3
 8003a26:	4b46      	ldr	r3, [pc, #280]	; (8003b40 <statemachine+0x540>)
 8003a28:	701a      	strb	r2, [r3, #0]
				 						 				 									  			 	BTN_A_LONG=0;
 8003a2a:	4b46      	ldr	r3, [pc, #280]	; (8003b44 <statemachine+0x544>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]
				 						 				 									  			 	BTN_B=0;
 8003a30:	4b40      	ldr	r3, [pc, #256]	; (8003b34 <statemachine+0x534>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	601a      	str	r2, [r3, #0]
				 						 				 									  	}
				  break;
 8003a36:	f001 bd5c 	b.w	80054f2 <statemachine+0x1ef2>


	case STATE_POS:
			  ssd1306_Fill(Black);
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	f7ff f83a 	bl	8002ab4 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 8003a40:	4941      	ldr	r1, [pc, #260]	; (8003b48 <statemachine+0x548>)
 8003a42:	4837      	ldr	r0, [pc, #220]	; (8003b20 <statemachine+0x520>)
 8003a44:	f7fe fb4e 	bl	80020e4 <nmea_parse>
			  switch(posstate){
 8003a48:	4b40      	ldr	r3, [pc, #256]	; (8003b4c <statemachine+0x54c>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	f200 8202 	bhi.w	8003e56 <statemachine+0x856>
 8003a52:	a201      	add	r2, pc, #4	; (adr r2, 8003a58 <statemachine+0x458>)
 8003a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a58:	08003a69 	.word	0x08003a69
 8003a5c:	08003b61 	.word	0x08003b61
 8003a60:	08003c1f 	.word	0x08003c1f
 8003a64:	08003cdd 	.word	0x08003cdd

			  case STATE_SUMMARY1:

						ssd1306_SetCursor(32, 32);
 8003a68:	2120      	movs	r1, #32
 8003a6a:	2020      	movs	r0, #32
 8003a6c:	f7ff f964 	bl	8002d38 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8003a70:	4a37      	ldr	r2, [pc, #220]	; (8003b50 <statemachine+0x550>)
 8003a72:	210f      	movs	r1, #15
 8003a74:	482c      	ldr	r0, [pc, #176]	; (8003b28 <statemachine+0x528>)
 8003a76:	f012 fe29 	bl	80166cc <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003a7a:	4a36      	ldr	r2, [pc, #216]	; (8003b54 <statemachine+0x554>)
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	ca06      	ldmia	r2, {r1, r2}
 8003a80:	4829      	ldr	r0, [pc, #164]	; (8003b28 <statemachine+0x528>)
 8003a82:	f7ff f933 	bl	8002cec <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.latitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003a86:	4b26      	ldr	r3, [pc, #152]	; (8003b20 <statemachine+0x520>)
 8003a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8c:	e9cd 2300 	strd	r2, r3, [sp]
 8003a90:	4a31      	ldr	r2, [pc, #196]	; (8003b58 <statemachine+0x558>)
 8003a92:	210f      	movs	r1, #15
 8003a94:	4824      	ldr	r0, [pc, #144]	; (8003b28 <statemachine+0x528>)
 8003a96:	f012 fe19 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 40);
 8003a9a:	2128      	movs	r1, #40	; 0x28
 8003a9c:	2020      	movs	r0, #32
 8003a9e:	f7ff f94b 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003aa2:	4a2c      	ldr	r2, [pc, #176]	; (8003b54 <statemachine+0x554>)
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	ca06      	ldmia	r2, {r1, r2}
 8003aa8:	481f      	ldr	r0, [pc, #124]	; (8003b28 <statemachine+0x528>)
 8003aaa:	f7ff f91f 	bl	8002cec <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Longitude:");
 8003aae:	4a2b      	ldr	r2, [pc, #172]	; (8003b5c <statemachine+0x55c>)
 8003ab0:	210f      	movs	r1, #15
 8003ab2:	481d      	ldr	r0, [pc, #116]	; (8003b28 <statemachine+0x528>)
 8003ab4:	f012 fe0a 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 48);
 8003ab8:	2130      	movs	r1, #48	; 0x30
 8003aba:	2020      	movs	r0, #32
 8003abc:	f7ff f93c 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ac0:	4a24      	ldr	r2, [pc, #144]	; (8003b54 <statemachine+0x554>)
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	ca06      	ldmia	r2, {r1, r2}
 8003ac6:	4818      	ldr	r0, [pc, #96]	; (8003b28 <statemachine+0x528>)
 8003ac8:	f7ff f910 	bl	8002cec <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.longitude);
 8003acc:	4b14      	ldr	r3, [pc, #80]	; (8003b20 <statemachine+0x520>)
 8003ace:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003ad2:	e9cd 2300 	strd	r2, r3, [sp]
 8003ad6:	4a20      	ldr	r2, [pc, #128]	; (8003b58 <statemachine+0x558>)
 8003ad8:	210f      	movs	r1, #15
 8003ada:	4813      	ldr	r0, [pc, #76]	; (8003b28 <statemachine+0x528>)
 8003adc:	f012 fdf6 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 56);
 8003ae0:	2138      	movs	r1, #56	; 0x38
 8003ae2:	2020      	movs	r0, #32
 8003ae4:	f7ff f928 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ae8:	4a1a      	ldr	r2, [pc, #104]	; (8003b54 <statemachine+0x554>)
 8003aea:	2301      	movs	r3, #1
 8003aec:	ca06      	ldmia	r2, {r1, r2}
 8003aee:	480e      	ldr	r0, [pc, #56]	; (8003b28 <statemachine+0x528>)
 8003af0:	f7ff f8fc 	bl	8002cec <ssd1306_WriteString>
				  if(BTN_B>=1){
 8003af4:	4b0f      	ldr	r3, [pc, #60]	; (8003b34 <statemachine+0x534>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f340 817e 	ble.w	8003dfa <statemachine+0x7fa>
					  posstate++;
 8003afe:	4b13      	ldr	r3, [pc, #76]	; (8003b4c <statemachine+0x54c>)
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	3301      	adds	r3, #1
 8003b04:	b2da      	uxtb	r2, r3
 8003b06:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <statemachine+0x54c>)
 8003b08:	701a      	strb	r2, [r3, #0]
					  BTN_B=0;
 8003b0a:	4b0a      	ldr	r3, [pc, #40]	; (8003b34 <statemachine+0x534>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]





				  break;
 8003b10:	e173      	b.n	8003dfa <statemachine+0x7fa>
 8003b12:	bf00      	nop
 8003b14:	f3af 8000 	nop.w
 8003b18:	cccccccd 	.word	0xcccccccd
 8003b1c:	400ccccc 	.word	0x400ccccc
 8003b20:	200006c8 	.word	0x200006c8
 8003b24:	0801aebc 	.word	0x0801aebc
 8003b28:	20000968 	.word	0x20000968
 8003b2c:	2000001c 	.word	0x2000001c
 8003b30:	20000740 	.word	0x20000740
 8003b34:	2000070c 	.word	0x2000070c
 8003b38:	2000047a 	.word	0x2000047a
 8003b3c:	20000708 	.word	0x20000708
 8003b40:	20000478 	.word	0x20000478
 8003b44:	20000b50 	.word	0x20000b50
 8003b48:	200004c4 	.word	0x200004c4
 8003b4c:	2000047b 	.word	0x2000047b
 8003b50:	0801aec4 	.word	0x0801aec4
 8003b54:	2000000c 	.word	0x2000000c
 8003b58:	0801aed0 	.word	0x0801aed0
 8003b5c:	0801aed8 	.word	0x0801aed8
			  case STATE_LAT:
						ssd1306_SetCursor(32, 32);
 8003b60:	2120      	movs	r1, #32
 8003b62:	2020      	movs	r0, #32
 8003b64:	f7ff f8e8 	bl	8002d38 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "LatSide:");
 8003b68:	4aa9      	ldr	r2, [pc, #676]	; (8003e10 <statemachine+0x810>)
 8003b6a:	210f      	movs	r1, #15
 8003b6c:	48a9      	ldr	r0, [pc, #676]	; (8003e14 <statemachine+0x814>)
 8003b6e:	f012 fdad 	bl	80166cc <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b72:	4aa9      	ldr	r2, [pc, #676]	; (8003e18 <statemachine+0x818>)
 8003b74:	2301      	movs	r3, #1
 8003b76:	ca06      	ldmia	r2, {r1, r2}
 8003b78:	48a6      	ldr	r0, [pc, #664]	; (8003e14 <statemachine+0x814>)
 8003b7a:	f7ff f8b7 	bl	8002cec <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%c",myData.latSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003b7e:	4ba7      	ldr	r3, [pc, #668]	; (8003e1c <statemachine+0x81c>)
 8003b80:	7a1b      	ldrb	r3, [r3, #8]
 8003b82:	4aa7      	ldr	r2, [pc, #668]	; (8003e20 <statemachine+0x820>)
 8003b84:	210f      	movs	r1, #15
 8003b86:	48a3      	ldr	r0, [pc, #652]	; (8003e14 <statemachine+0x814>)
 8003b88:	f012 fda0 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 40);
 8003b8c:	2128      	movs	r1, #40	; 0x28
 8003b8e:	2020      	movs	r0, #32
 8003b90:	f7ff f8d2 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b94:	4aa0      	ldr	r2, [pc, #640]	; (8003e18 <statemachine+0x818>)
 8003b96:	2301      	movs	r3, #1
 8003b98:	ca06      	ldmia	r2, {r1, r2}
 8003b9a:	489e      	ldr	r0, [pc, #632]	; (8003e14 <statemachine+0x814>)
 8003b9c:	f7ff f8a6 	bl	8002cec <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8003ba0:	4aa0      	ldr	r2, [pc, #640]	; (8003e24 <statemachine+0x824>)
 8003ba2:	210f      	movs	r1, #15
 8003ba4:	489b      	ldr	r0, [pc, #620]	; (8003e14 <statemachine+0x814>)
 8003ba6:	f012 fd91 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 48);
 8003baa:	2130      	movs	r1, #48	; 0x30
 8003bac:	2020      	movs	r0, #32
 8003bae:	f7ff f8c3 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003bb2:	4a99      	ldr	r2, [pc, #612]	; (8003e18 <statemachine+0x818>)
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	ca06      	ldmia	r2, {r1, r2}
 8003bb8:	4896      	ldr	r0, [pc, #600]	; (8003e14 <statemachine+0x814>)
 8003bba:	f7ff f897 	bl	8002cec <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.latitude);
 8003bbe:	4b97      	ldr	r3, [pc, #604]	; (8003e1c <statemachine+0x81c>)
 8003bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc4:	e9cd 2300 	strd	r2, r3, [sp]
 8003bc8:	4a97      	ldr	r2, [pc, #604]	; (8003e28 <statemachine+0x828>)
 8003bca:	210f      	movs	r1, #15
 8003bcc:	4891      	ldr	r0, [pc, #580]	; (8003e14 <statemachine+0x814>)
 8003bce:	f012 fd7d 	bl	80166cc <sniprintf>
						ssd1306_SetCursor(32, 56);
 8003bd2:	2138      	movs	r1, #56	; 0x38
 8003bd4:	2020      	movs	r0, #32
 8003bd6:	f7ff f8af 	bl	8002d38 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003bda:	4a8f      	ldr	r2, [pc, #572]	; (8003e18 <statemachine+0x818>)
 8003bdc:	2301      	movs	r3, #1
 8003bde:	ca06      	ldmia	r2, {r1, r2}
 8003be0:	488c      	ldr	r0, [pc, #560]	; (8003e14 <statemachine+0x814>)
 8003be2:	f7ff f883 	bl	8002cec <ssd1306_WriteString>


				  if(BTN_B>=1){
 8003be6:	4b91      	ldr	r3, [pc, #580]	; (8003e2c <statemachine+0x82c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	dd08      	ble.n	8003c00 <statemachine+0x600>
				  					  posstate++;
 8003bee:	4b90      	ldr	r3, [pc, #576]	; (8003e30 <statemachine+0x830>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	b2da      	uxtb	r2, r3
 8003bf6:	4b8e      	ldr	r3, [pc, #568]	; (8003e30 <statemachine+0x830>)
 8003bf8:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 8003bfa:	4b8c      	ldr	r3, [pc, #560]	; (8003e2c <statemachine+0x82c>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003c00:	4b8c      	ldr	r3, [pc, #560]	; (8003e34 <statemachine+0x834>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f340 80fa 	ble.w	8003dfe <statemachine+0x7fe>
									  posstate--;
 8003c0a:	4b89      	ldr	r3, [pc, #548]	; (8003e30 <statemachine+0x830>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	b2da      	uxtb	r2, r3
 8003c12:	4b87      	ldr	r3, [pc, #540]	; (8003e30 <statemachine+0x830>)
 8003c14:	701a      	strb	r2, [r3, #0]
									BTN_B_LONG=0;
 8003c16:	4b87      	ldr	r3, [pc, #540]	; (8003e34 <statemachine+0x834>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	601a      	str	r2, [r3, #0]
								}



				  break;
 8003c1c:	e0ef      	b.n	8003dfe <statemachine+0x7fe>
			  case STATE_LONG:

					ssd1306_SetCursor(32, 32);
 8003c1e:	2120      	movs	r1, #32
 8003c20:	2020      	movs	r0, #32
 8003c22:	f7ff f889 	bl	8002d38 <ssd1306_SetCursor>
					snprintf((char *)bufferscreen,15, "LonSide:");
 8003c26:	4a84      	ldr	r2, [pc, #528]	; (8003e38 <statemachine+0x838>)
 8003c28:	210f      	movs	r1, #15
 8003c2a:	487a      	ldr	r0, [pc, #488]	; (8003e14 <statemachine+0x814>)
 8003c2c:	f012 fd4e 	bl	80166cc <sniprintf>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c30:	4a79      	ldr	r2, [pc, #484]	; (8003e18 <statemachine+0x818>)
 8003c32:	2301      	movs	r3, #1
 8003c34:	ca06      	ldmia	r2, {r1, r2}
 8003c36:	4877      	ldr	r0, [pc, #476]	; (8003e14 <statemachine+0x814>)
 8003c38:	f7ff f858 	bl	8002cec <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "%c",myData.lonSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003c3c:	4b77      	ldr	r3, [pc, #476]	; (8003e1c <statemachine+0x81c>)
 8003c3e:	7e1b      	ldrb	r3, [r3, #24]
 8003c40:	4a77      	ldr	r2, [pc, #476]	; (8003e20 <statemachine+0x820>)
 8003c42:	210f      	movs	r1, #15
 8003c44:	4873      	ldr	r0, [pc, #460]	; (8003e14 <statemachine+0x814>)
 8003c46:	f012 fd41 	bl	80166cc <sniprintf>
					ssd1306_SetCursor(32, 40);
 8003c4a:	2128      	movs	r1, #40	; 0x28
 8003c4c:	2020      	movs	r0, #32
 8003c4e:	f7ff f873 	bl	8002d38 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c52:	4a71      	ldr	r2, [pc, #452]	; (8003e18 <statemachine+0x818>)
 8003c54:	2301      	movs	r3, #1
 8003c56:	ca06      	ldmia	r2, {r1, r2}
 8003c58:	486e      	ldr	r0, [pc, #440]	; (8003e14 <statemachine+0x814>)
 8003c5a:	f7ff f847 	bl	8002cec <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "Longitude:");
 8003c5e:	4a77      	ldr	r2, [pc, #476]	; (8003e3c <statemachine+0x83c>)
 8003c60:	210f      	movs	r1, #15
 8003c62:	486c      	ldr	r0, [pc, #432]	; (8003e14 <statemachine+0x814>)
 8003c64:	f012 fd32 	bl	80166cc <sniprintf>
					ssd1306_SetCursor(32, 48);
 8003c68:	2130      	movs	r1, #48	; 0x30
 8003c6a:	2020      	movs	r0, #32
 8003c6c:	f7ff f864 	bl	8002d38 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c70:	4a69      	ldr	r2, [pc, #420]	; (8003e18 <statemachine+0x818>)
 8003c72:	2301      	movs	r3, #1
 8003c74:	ca06      	ldmia	r2, {r1, r2}
 8003c76:	4867      	ldr	r0, [pc, #412]	; (8003e14 <statemachine+0x814>)
 8003c78:	f7ff f838 	bl	8002cec <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "%0.7f",myData.longitude);
 8003c7c:	4b67      	ldr	r3, [pc, #412]	; (8003e1c <statemachine+0x81c>)
 8003c7e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003c82:	e9cd 2300 	strd	r2, r3, [sp]
 8003c86:	4a68      	ldr	r2, [pc, #416]	; (8003e28 <statemachine+0x828>)
 8003c88:	210f      	movs	r1, #15
 8003c8a:	4862      	ldr	r0, [pc, #392]	; (8003e14 <statemachine+0x814>)
 8003c8c:	f012 fd1e 	bl	80166cc <sniprintf>
					ssd1306_SetCursor(32, 56);
 8003c90:	2138      	movs	r1, #56	; 0x38
 8003c92:	2020      	movs	r0, #32
 8003c94:	f7ff f850 	bl	8002d38 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c98:	4a5f      	ldr	r2, [pc, #380]	; (8003e18 <statemachine+0x818>)
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	ca06      	ldmia	r2, {r1, r2}
 8003c9e:	485d      	ldr	r0, [pc, #372]	; (8003e14 <statemachine+0x814>)
 8003ca0:	f7ff f824 	bl	8002cec <ssd1306_WriteString>

				  if(BTN_B>=1){
 8003ca4:	4b61      	ldr	r3, [pc, #388]	; (8003e2c <statemachine+0x82c>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	dd08      	ble.n	8003cbe <statemachine+0x6be>
				  					  posstate++;
 8003cac:	4b60      	ldr	r3, [pc, #384]	; (8003e30 <statemachine+0x830>)
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	4b5e      	ldr	r3, [pc, #376]	; (8003e30 <statemachine+0x830>)
 8003cb6:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 8003cb8:	4b5c      	ldr	r3, [pc, #368]	; (8003e2c <statemachine+0x82c>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003cbe:	4b5d      	ldr	r3, [pc, #372]	; (8003e34 <statemachine+0x834>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f340 809d 	ble.w	8003e02 <statemachine+0x802>
									  posstate--;
 8003cc8:	4b59      	ldr	r3, [pc, #356]	; (8003e30 <statemachine+0x830>)
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	4b57      	ldr	r3, [pc, #348]	; (8003e30 <statemachine+0x830>)
 8003cd2:	701a      	strb	r2, [r3, #0]
									BTN_B_LONG=0;
 8003cd4:	4b57      	ldr	r3, [pc, #348]	; (8003e34 <statemachine+0x834>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	601a      	str	r2, [r3, #0]
								}

				  break;
 8003cda:	e092      	b.n	8003e02 <statemachine+0x802>
			  case STATE_ALT:


				  						ssd1306_SetCursor(32, 32);
 8003cdc:	2120      	movs	r1, #32
 8003cde:	2020      	movs	r0, #32
 8003ce0:	f7ff f82a 	bl	8002d38 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "altitude:");
 8003ce4:	4a56      	ldr	r2, [pc, #344]	; (8003e40 <statemachine+0x840>)
 8003ce6:	210f      	movs	r1, #15
 8003ce8:	484a      	ldr	r0, [pc, #296]	; (8003e14 <statemachine+0x814>)
 8003cea:	f012 fcef 	bl	80166cc <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003cee:	4a4a      	ldr	r2, [pc, #296]	; (8003e18 <statemachine+0x818>)
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	ca06      	ldmia	r2, {r1, r2}
 8003cf4:	4847      	ldr	r0, [pc, #284]	; (8003e14 <statemachine+0x814>)
 8003cf6:	f7fe fff9 	bl	8002cec <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1f m",myData.altitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003cfa:	4b48      	ldr	r3, [pc, #288]	; (8003e1c <statemachine+0x81c>)
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fc fc22 	bl	8000548 <__aeabi_f2d>
 8003d04:	4602      	mov	r2, r0
 8003d06:	460b      	mov	r3, r1
 8003d08:	e9cd 2300 	strd	r2, r3, [sp]
 8003d0c:	4a4d      	ldr	r2, [pc, #308]	; (8003e44 <statemachine+0x844>)
 8003d0e:	210f      	movs	r1, #15
 8003d10:	4840      	ldr	r0, [pc, #256]	; (8003e14 <statemachine+0x814>)
 8003d12:	f012 fcdb 	bl	80166cc <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003d16:	2128      	movs	r1, #40	; 0x28
 8003d18:	2020      	movs	r0, #32
 8003d1a:	f7ff f80d 	bl	8002d38 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d1e:	4a3e      	ldr	r2, [pc, #248]	; (8003e18 <statemachine+0x818>)
 8003d20:	2301      	movs	r3, #1
 8003d22:	ca06      	ldmia	r2, {r1, r2}
 8003d24:	483b      	ldr	r0, [pc, #236]	; (8003e14 <statemachine+0x814>)
 8003d26:	f7fe ffe1 	bl	8002cec <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "Pressure:");
 8003d2a:	4a47      	ldr	r2, [pc, #284]	; (8003e48 <statemachine+0x848>)
 8003d2c:	210f      	movs	r1, #15
 8003d2e:	4839      	ldr	r0, [pc, #228]	; (8003e14 <statemachine+0x814>)
 8003d30:	f012 fccc 	bl	80166cc <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8003d34:	2130      	movs	r1, #48	; 0x30
 8003d36:	2020      	movs	r0, #32
 8003d38:	f7fe fffe 	bl	8002d38 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d3c:	4a36      	ldr	r2, [pc, #216]	; (8003e18 <statemachine+0x818>)
 8003d3e:	2301      	movs	r3, #1
 8003d40:	ca06      	ldmia	r2, {r1, r2}
 8003d42:	4834      	ldr	r0, [pc, #208]	; (8003e14 <statemachine+0x814>)
 8003d44:	f7fe ffd2 	bl	8002cec <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1fhpa",1000*expf((-0.0001148)*(myData.altitude)));
 8003d48:	4b34      	ldr	r3, [pc, #208]	; (8003e1c <statemachine+0x81c>)
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7fc fbfb 	bl	8000548 <__aeabi_f2d>
 8003d52:	a32d      	add	r3, pc, #180	; (adr r3, 8003e08 <statemachine+0x808>)
 8003d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d58:	f7fc fc4e 	bl	80005f8 <__aeabi_dmul>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4610      	mov	r0, r2
 8003d62:	4619      	mov	r1, r3
 8003d64:	f7fc ff40 	bl	8000be8 <__aeabi_d2f>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	ee00 3a10 	vmov	s0, r3
 8003d6e:	f015 fb5b 	bl	8019428 <expf>
 8003d72:	eef0 7a40 	vmov.f32	s15, s0
 8003d76:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003e4c <statemachine+0x84c>
 8003d7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d7e:	ee17 0a90 	vmov	r0, s15
 8003d82:	f7fc fbe1 	bl	8000548 <__aeabi_f2d>
 8003d86:	4602      	mov	r2, r0
 8003d88:	460b      	mov	r3, r1
 8003d8a:	e9cd 2300 	strd	r2, r3, [sp]
 8003d8e:	4a30      	ldr	r2, [pc, #192]	; (8003e50 <statemachine+0x850>)
 8003d90:	210f      	movs	r1, #15
 8003d92:	4820      	ldr	r0, [pc, #128]	; (8003e14 <statemachine+0x814>)
 8003d94:	f012 fc9a 	bl	80166cc <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8003d98:	2138      	movs	r1, #56	; 0x38
 8003d9a:	2020      	movs	r0, #32
 8003d9c:	f7fe ffcc 	bl	8002d38 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003da0:	4a1d      	ldr	r2, [pc, #116]	; (8003e18 <statemachine+0x818>)
 8003da2:	2301      	movs	r3, #1
 8003da4:	ca06      	ldmia	r2, {r1, r2}
 8003da6:	481b      	ldr	r0, [pc, #108]	; (8003e14 <statemachine+0x814>)
 8003da8:	f7fe ffa0 	bl	8002cec <ssd1306_WriteString>

				  if(BTN_B>=1){
 8003dac:	4b1f      	ldr	r3, [pc, #124]	; (8003e2c <statemachine+0x82c>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	dd14      	ble.n	8003dde <statemachine+0x7de>
				  					posstate--;
 8003db4:	4b1e      	ldr	r3, [pc, #120]	; (8003e30 <statemachine+0x830>)
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	3b01      	subs	r3, #1
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	4b1c      	ldr	r3, [pc, #112]	; (8003e30 <statemachine+0x830>)
 8003dbe:	701a      	strb	r2, [r3, #0]
				  					posstate--;
 8003dc0:	4b1b      	ldr	r3, [pc, #108]	; (8003e30 <statemachine+0x830>)
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b2da      	uxtb	r2, r3
 8003dc8:	4b19      	ldr	r3, [pc, #100]	; (8003e30 <statemachine+0x830>)
 8003dca:	701a      	strb	r2, [r3, #0]
				  					posstate--;
 8003dcc:	4b18      	ldr	r3, [pc, #96]	; (8003e30 <statemachine+0x830>)
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	4b16      	ldr	r3, [pc, #88]	; (8003e30 <statemachine+0x830>)
 8003dd6:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8003dd8:	4b14      	ldr	r3, [pc, #80]	; (8003e2c <statemachine+0x82c>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003dde:	4b15      	ldr	r3, [pc, #84]	; (8003e34 <statemachine+0x834>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	dd36      	ble.n	8003e54 <statemachine+0x854>
					  posstate--;
 8003de6:	4b12      	ldr	r3, [pc, #72]	; (8003e30 <statemachine+0x830>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	4b10      	ldr	r3, [pc, #64]	; (8003e30 <statemachine+0x830>)
 8003df0:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 8003df2:	4b10      	ldr	r3, [pc, #64]	; (8003e34 <statemachine+0x834>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]
				}
				  break;
 8003df8:	e02c      	b.n	8003e54 <statemachine+0x854>
				  break;
 8003dfa:	bf00      	nop
 8003dfc:	e02b      	b.n	8003e56 <statemachine+0x856>
				  break;
 8003dfe:	bf00      	nop
 8003e00:	e029      	b.n	8003e56 <statemachine+0x856>
				  break;
 8003e02:	bf00      	nop
 8003e04:	e027      	b.n	8003e56 <statemachine+0x856>
 8003e06:	bf00      	nop
 8003e08:	fb798882 	.word	0xfb798882
 8003e0c:	bf1e1818 	.word	0xbf1e1818
 8003e10:	0801aee4 	.word	0x0801aee4
 8003e14:	20000968 	.word	0x20000968
 8003e18:	2000000c 	.word	0x2000000c
 8003e1c:	200006c8 	.word	0x200006c8
 8003e20:	0801aef0 	.word	0x0801aef0
 8003e24:	0801aec4 	.word	0x0801aec4
 8003e28:	0801aed0 	.word	0x0801aed0
 8003e2c:	2000070c 	.word	0x2000070c
 8003e30:	2000047b 	.word	0x2000047b
 8003e34:	20000b4c 	.word	0x20000b4c
 8003e38:	0801aef4 	.word	0x0801aef4
 8003e3c:	0801aed8 	.word	0x0801aed8
 8003e40:	0801af00 	.word	0x0801af00
 8003e44:	0801af0c 	.word	0x0801af0c
 8003e48:	0801af14 	.word	0x0801af14
 8003e4c:	447a0000 	.word	0x447a0000
 8003e50:	0801af20 	.word	0x0801af20
				  break;
 8003e54:	bf00      	nop
			  }

					if(BTN_A>=1){
 8003e56:	4b5d      	ldr	r3, [pc, #372]	; (8003fcc <statemachine+0x9cc>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	dd0b      	ble.n	8003e76 <statemachine+0x876>
							state++;
 8003e5e:	4b5c      	ldr	r3, [pc, #368]	; (8003fd0 <statemachine+0x9d0>)
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	3301      	adds	r3, #1
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	4b5a      	ldr	r3, [pc, #360]	; (8003fd0 <statemachine+0x9d0>)
 8003e68:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 8003e6a:	4b58      	ldr	r3, [pc, #352]	; (8003fcc <statemachine+0x9cc>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 8003e70:	4b58      	ldr	r3, [pc, #352]	; (8003fd4 <statemachine+0x9d4>)
 8003e72:	2200      	movs	r2, #0
 8003e74:	601a      	str	r2, [r3, #0]


						}
					if(BTN_A_LONG>=1){
 8003e76:	4b58      	ldr	r3, [pc, #352]	; (8003fd8 <statemachine+0x9d8>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f341 833b 	ble.w	80054f6 <statemachine+0x1ef6>
									 									 									  			 	state--;
 8003e80:	4b53      	ldr	r3, [pc, #332]	; (8003fd0 <statemachine+0x9d0>)
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b2da      	uxtb	r2, r3
 8003e88:	4b51      	ldr	r3, [pc, #324]	; (8003fd0 <statemachine+0x9d0>)
 8003e8a:	701a      	strb	r2, [r3, #0]
									 									 									  			 	BTN_A=0;
 8003e8c:	4b4f      	ldr	r3, [pc, #316]	; (8003fcc <statemachine+0x9cc>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_B=0;
 8003e92:	4b50      	ldr	r3, [pc, #320]	; (8003fd4 <statemachine+0x9d4>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_A_LONG=0;
 8003e98:	4b4f      	ldr	r3, [pc, #316]	; (8003fd8 <statemachine+0x9d8>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	601a      	str	r2, [r3, #0]
									 									 									  	}
			  break;
 8003e9e:	f001 bb2a 	b.w	80054f6 <statemachine+0x1ef6>

		  case STATE_HEURE:
			  ssd1306_Fill(Black);
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	f7fe fe06 	bl	8002ab4 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 8003ea8:	494c      	ldr	r1, [pc, #304]	; (8003fdc <statemachine+0x9dc>)
 8003eaa:	484d      	ldr	r0, [pc, #308]	; (8003fe0 <statemachine+0x9e0>)
 8003eac:	f7fe f91a 	bl	80020e4 <nmea_parse>
			  if(settimeen==0){
 8003eb0:	4b4c      	ldr	r3, [pc, #304]	; (8003fe4 <statemachine+0x9e4>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d141      	bne.n	8003f3c <statemachine+0x93c>

							settimeen=1;
 8003eb8:	4b4a      	ldr	r3, [pc, #296]	; (8003fe4 <statemachine+0x9e4>)
 8003eba:	2201      	movs	r2, #1
 8003ebc:	601a      	str	r2, [r3, #0]
							HR=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8003ebe:	4b48      	ldr	r3, [pc, #288]	; (8003fe0 <statemachine+0x9e0>)
 8003ec0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003ec4:	f003 030f 	and.w	r3, r3, #15
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	461a      	mov	r2, r3
 8003ecc:	0092      	lsls	r2, r2, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	b2da      	uxtb	r2, r3
 8003ed4:	4b42      	ldr	r3, [pc, #264]	; (8003fe0 <statemachine+0x9e0>)
 8003ed6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003eda:	f003 030f 	and.w	r3, r3, #15
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	4413      	add	r3, r2
 8003ee2:	b2da      	uxtb	r2, r3
 8003ee4:	4b40      	ldr	r3, [pc, #256]	; (8003fe8 <statemachine+0x9e8>)
 8003ee6:	701a      	strb	r2, [r3, #0]
							MINUTE=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 8003ee8:	4b3d      	ldr	r3, [pc, #244]	; (8003fe0 <statemachine+0x9e0>)
 8003eea:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	0092      	lsls	r2, r2, #2
 8003ef8:	4413      	add	r3, r2
 8003efa:	005b      	lsls	r3, r3, #1
 8003efc:	b2da      	uxtb	r2, r3
 8003efe:	4b38      	ldr	r3, [pc, #224]	; (8003fe0 <statemachine+0x9e0>)
 8003f00:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003f04:	f003 030f 	and.w	r3, r3, #15
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	4413      	add	r3, r2
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	4b37      	ldr	r3, [pc, #220]	; (8003fec <statemachine+0x9ec>)
 8003f10:	701a      	strb	r2, [r3, #0]
							SEC=(myData.lastMeasure[4]&0x0f)*10+(myData.lastMeasure[5]&0x0f);
 8003f12:	4b33      	ldr	r3, [pc, #204]	; (8003fe0 <statemachine+0x9e0>)
 8003f14:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f18:	f003 030f 	and.w	r3, r3, #15
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	0092      	lsls	r2, r2, #2
 8003f22:	4413      	add	r3, r2
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	b2da      	uxtb	r2, r3
 8003f28:	4b2d      	ldr	r3, [pc, #180]	; (8003fe0 <statemachine+0x9e0>)
 8003f2a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	4413      	add	r3, r2
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	4b2d      	ldr	r3, [pc, #180]	; (8003ff0 <statemachine+0x9f0>)
 8003f3a:	701a      	strb	r2, [r3, #0]


					  }


				  ssd1306_SetCursor(32, 32);
 8003f3c:	2120      	movs	r1, #32
 8003f3e:	2020      	movs	r0, #32
 8003f40:	f7fe fefa 	bl	8002d38 <ssd1306_SetCursor>
				  ssd1306_WriteString("hr GMT:", Font_6x8, White);
 8003f44:	4a2b      	ldr	r2, [pc, #172]	; (8003ff4 <statemachine+0x9f4>)
 8003f46:	2301      	movs	r3, #1
 8003f48:	ca06      	ldmia	r2, {r1, r2}
 8003f4a:	482b      	ldr	r0, [pc, #172]	; (8003ff8 <statemachine+0x9f8>)
 8003f4c:	f7fe fece 	bl	8002cec <ssd1306_WriteString>




				  switch(hrstate){
 8003f50:	4b2a      	ldr	r3, [pc, #168]	; (8003ffc <statemachine+0x9fc>)
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d002      	beq.n	8003f5e <statemachine+0x95e>
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d059      	beq.n	8004010 <statemachine+0xa10>
 8003f5c:	e295      	b.n	800448a <statemachine+0xe8a>
				  case STATE_DIGIT:
					 ssd1306_SetCursor(32, 42);
 8003f5e:	212a      	movs	r1, #42	; 0x2a
 8003f60:	2020      	movs	r0, #32
 8003f62:	f7fe fee9 	bl	8002d38 <ssd1306_SetCursor>
					 snprintf((char *)bufferscreen,15, "%02d:%02d",HR,MINUTE);
 8003f66:	4b20      	ldr	r3, [pc, #128]	; (8003fe8 <statemachine+0x9e8>)
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	4b1f      	ldr	r3, [pc, #124]	; (8003fec <statemachine+0x9ec>)
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	4613      	mov	r3, r2
 8003f74:	4a22      	ldr	r2, [pc, #136]	; (8004000 <statemachine+0xa00>)
 8003f76:	210f      	movs	r1, #15
 8003f78:	4822      	ldr	r0, [pc, #136]	; (8004004 <statemachine+0xa04>)
 8003f7a:	f012 fba7 	bl	80166cc <sniprintf>
					ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003f7e:	4a22      	ldr	r2, [pc, #136]	; (8004008 <statemachine+0xa08>)
 8003f80:	2301      	movs	r3, #1
 8003f82:	ca06      	ldmia	r2, {r1, r2}
 8003f84:	481f      	ldr	r0, [pc, #124]	; (8004004 <statemachine+0xa04>)
 8003f86:	f7fe feb1 	bl	8002cec <ssd1306_WriteString>
					ssd1306_SetCursor(32, 50);
 8003f8a:	2132      	movs	r1, #50	; 0x32
 8003f8c:	2020      	movs	r0, #32
 8003f8e:	f7fe fed3 	bl	8002d38 <ssd1306_SetCursor>
					snprintf((char *)bufferscreen,15, "%02d sec",SEC);
 8003f92:	4b17      	ldr	r3, [pc, #92]	; (8003ff0 <statemachine+0x9f0>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	4a1d      	ldr	r2, [pc, #116]	; (800400c <statemachine+0xa0c>)
 8003f98:	210f      	movs	r1, #15
 8003f9a:	481a      	ldr	r0, [pc, #104]	; (8004004 <statemachine+0xa04>)
 8003f9c:	f012 fb96 	bl	80166cc <sniprintf>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003fa0:	4a14      	ldr	r2, [pc, #80]	; (8003ff4 <statemachine+0x9f4>)
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	ca06      	ldmia	r2, {r1, r2}
 8003fa6:	4817      	ldr	r0, [pc, #92]	; (8004004 <statemachine+0xa04>)
 8003fa8:	f7fe fea0 	bl	8002cec <ssd1306_WriteString>
					if(BTN_B>=1){
 8003fac:	4b09      	ldr	r3, [pc, #36]	; (8003fd4 <statemachine+0x9d4>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f340 8267 	ble.w	8004484 <statemachine+0xe84>
												hrstate++;
 8003fb6:	4b11      	ldr	r3, [pc, #68]	; (8003ffc <statemachine+0x9fc>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	4b0f      	ldr	r3, [pc, #60]	; (8003ffc <statemachine+0x9fc>)
 8003fc0:	701a      	strb	r2, [r3, #0]
												BTN_B=0;
 8003fc2:	4b04      	ldr	r3, [pc, #16]	; (8003fd4 <statemachine+0x9d4>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]
											}




					  break;
 8003fc8:	e25c      	b.n	8004484 <statemachine+0xe84>
 8003fca:	bf00      	nop
 8003fcc:	20000708 	.word	0x20000708
 8003fd0:	20000478 	.word	0x20000478
 8003fd4:	2000070c 	.word	0x2000070c
 8003fd8:	20000b50 	.word	0x20000b50
 8003fdc:	200004c4 	.word	0x200004c4
 8003fe0:	200006c8 	.word	0x200006c8
 8003fe4:	20000b38 	.word	0x20000b38
 8003fe8:	20000b35 	.word	0x20000b35
 8003fec:	20000b36 	.word	0x20000b36
 8003ff0:	20000b34 	.word	0x20000b34
 8003ff4:	2000000c 	.word	0x2000000c
 8003ff8:	0801af2c 	.word	0x0801af2c
 8003ffc:	20000479 	.word	0x20000479
 8004000:	0801af34 	.word	0x0801af34
 8004004:	20000968 	.word	0x20000968
 8004008:	20000014 	.word	0x20000014
 800400c:	0801af40 	.word	0x0801af40
				  case STATE_OLD:
					  if(HR>12){
 8004010:	4b91      	ldr	r3, [pc, #580]	; (8004258 <statemachine+0xc58>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	2b0c      	cmp	r3, #12
 8004016:	d905      	bls.n	8004024 <statemachine+0xa24>
						  HR=HR-12;
 8004018:	4b8f      	ldr	r3, [pc, #572]	; (8004258 <statemachine+0xc58>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	3b0c      	subs	r3, #12
 800401e:	b2da      	uxtb	r2, r3
 8004020:	4b8d      	ldr	r3, [pc, #564]	; (8004258 <statemachine+0xc58>)
 8004022:	701a      	strb	r2, [r3, #0]
					  }
					  ssd1306_DrawCircle(64, 48, 12, White);
 8004024:	2301      	movs	r3, #1
 8004026:	220c      	movs	r2, #12
 8004028:	2130      	movs	r1, #48	; 0x30
 800402a:	2040      	movs	r0, #64	; 0x40
 800402c:	f7fe ff08 	bl	8002e40 <ssd1306_DrawCircle>
					  ssd1306_Line(64,48,64+floor(6*cos((3-HR)*M_PI/6)),48-floor(6*sin((3-HR)*M_PI/6)),White);
 8004030:	4b89      	ldr	r3, [pc, #548]	; (8004258 <statemachine+0xc58>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	f1c3 0303 	rsb	r3, r3, #3
 8004038:	4618      	mov	r0, r3
 800403a:	f7fc fa73 	bl	8000524 <__aeabi_i2d>
 800403e:	a384      	add	r3, pc, #528	; (adr r3, 8004250 <statemachine+0xc50>)
 8004040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004044:	f7fc fad8 	bl	80005f8 <__aeabi_dmul>
 8004048:	4602      	mov	r2, r0
 800404a:	460b      	mov	r3, r1
 800404c:	4610      	mov	r0, r2
 800404e:	4619      	mov	r1, r3
 8004050:	f04f 0200 	mov.w	r2, #0
 8004054:	4b81      	ldr	r3, [pc, #516]	; (800425c <statemachine+0xc5c>)
 8004056:	f7fc fbf9 	bl	800084c <__aeabi_ddiv>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	ec43 2b17 	vmov	d7, r2, r3
 8004062:	eeb0 0a47 	vmov.f32	s0, s14
 8004066:	eef0 0a67 	vmov.f32	s1, s15
 800406a:	f015 f931 	bl	80192d0 <cos>
 800406e:	ec51 0b10 	vmov	r0, r1, d0
 8004072:	f04f 0200 	mov.w	r2, #0
 8004076:	4b79      	ldr	r3, [pc, #484]	; (800425c <statemachine+0xc5c>)
 8004078:	f7fc fabe 	bl	80005f8 <__aeabi_dmul>
 800407c:	4602      	mov	r2, r0
 800407e:	460b      	mov	r3, r1
 8004080:	ec43 2b17 	vmov	d7, r2, r3
 8004084:	eeb0 0a47 	vmov.f32	s0, s14
 8004088:	eef0 0a67 	vmov.f32	s1, s15
 800408c:	f015 fa68 	bl	8019560 <floor>
 8004090:	ec51 0b10 	vmov	r0, r1, d0
 8004094:	f04f 0200 	mov.w	r2, #0
 8004098:	4b71      	ldr	r3, [pc, #452]	; (8004260 <statemachine+0xc60>)
 800409a:	f7fc f8f7 	bl	800028c <__adddf3>
 800409e:	4602      	mov	r2, r0
 80040a0:	460b      	mov	r3, r1
 80040a2:	4610      	mov	r0, r2
 80040a4:	4619      	mov	r1, r3
 80040a6:	f7fc fd7f 	bl	8000ba8 <__aeabi_d2uiz>
 80040aa:	4603      	mov	r3, r0
 80040ac:	b2dc      	uxtb	r4, r3
 80040ae:	4b6a      	ldr	r3, [pc, #424]	; (8004258 <statemachine+0xc58>)
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	f1c3 0303 	rsb	r3, r3, #3
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fc fa34 	bl	8000524 <__aeabi_i2d>
 80040bc:	a364      	add	r3, pc, #400	; (adr r3, 8004250 <statemachine+0xc50>)
 80040be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c2:	f7fc fa99 	bl	80005f8 <__aeabi_dmul>
 80040c6:	4602      	mov	r2, r0
 80040c8:	460b      	mov	r3, r1
 80040ca:	4610      	mov	r0, r2
 80040cc:	4619      	mov	r1, r3
 80040ce:	f04f 0200 	mov.w	r2, #0
 80040d2:	4b62      	ldr	r3, [pc, #392]	; (800425c <statemachine+0xc5c>)
 80040d4:	f7fc fbba 	bl	800084c <__aeabi_ddiv>
 80040d8:	4602      	mov	r2, r0
 80040da:	460b      	mov	r3, r1
 80040dc:	ec43 2b17 	vmov	d7, r2, r3
 80040e0:	eeb0 0a47 	vmov.f32	s0, s14
 80040e4:	eef0 0a67 	vmov.f32	s1, s15
 80040e8:	f015 f946 	bl	8019378 <sin>
 80040ec:	ec51 0b10 	vmov	r0, r1, d0
 80040f0:	f04f 0200 	mov.w	r2, #0
 80040f4:	4b59      	ldr	r3, [pc, #356]	; (800425c <statemachine+0xc5c>)
 80040f6:	f7fc fa7f 	bl	80005f8 <__aeabi_dmul>
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	ec43 2b17 	vmov	d7, r2, r3
 8004102:	eeb0 0a47 	vmov.f32	s0, s14
 8004106:	eef0 0a67 	vmov.f32	s1, s15
 800410a:	f015 fa29 	bl	8019560 <floor>
 800410e:	ec53 2b10 	vmov	r2, r3, d0
 8004112:	f04f 0000 	mov.w	r0, #0
 8004116:	4953      	ldr	r1, [pc, #332]	; (8004264 <statemachine+0xc64>)
 8004118:	f7fc f8b6 	bl	8000288 <__aeabi_dsub>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	4610      	mov	r0, r2
 8004122:	4619      	mov	r1, r3
 8004124:	f7fc fd40 	bl	8000ba8 <__aeabi_d2uiz>
 8004128:	4603      	mov	r3, r0
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2201      	movs	r2, #1
 800412e:	9200      	str	r2, [sp, #0]
 8004130:	4622      	mov	r2, r4
 8004132:	2130      	movs	r1, #48	; 0x30
 8004134:	2040      	movs	r0, #64	; 0x40
 8004136:	f7fe fe17 	bl	8002d68 <ssd1306_Line>
					  ssd1306_Line(64,48,64+floor(12*cos((15-MINUTE)*M_PI/30)),48-floor(12*sin((15-MINUTE)*M_PI/30)),White);
 800413a:	4b4b      	ldr	r3, [pc, #300]	; (8004268 <statemachine+0xc68>)
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	f1c3 030f 	rsb	r3, r3, #15
 8004142:	4618      	mov	r0, r3
 8004144:	f7fc f9ee 	bl	8000524 <__aeabi_i2d>
 8004148:	a341      	add	r3, pc, #260	; (adr r3, 8004250 <statemachine+0xc50>)
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	f7fc fa53 	bl	80005f8 <__aeabi_dmul>
 8004152:	4602      	mov	r2, r0
 8004154:	460b      	mov	r3, r1
 8004156:	4610      	mov	r0, r2
 8004158:	4619      	mov	r1, r3
 800415a:	f04f 0200 	mov.w	r2, #0
 800415e:	4b43      	ldr	r3, [pc, #268]	; (800426c <statemachine+0xc6c>)
 8004160:	f7fc fb74 	bl	800084c <__aeabi_ddiv>
 8004164:	4602      	mov	r2, r0
 8004166:	460b      	mov	r3, r1
 8004168:	ec43 2b17 	vmov	d7, r2, r3
 800416c:	eeb0 0a47 	vmov.f32	s0, s14
 8004170:	eef0 0a67 	vmov.f32	s1, s15
 8004174:	f015 f8ac 	bl	80192d0 <cos>
 8004178:	ec51 0b10 	vmov	r0, r1, d0
 800417c:	f04f 0200 	mov.w	r2, #0
 8004180:	4b3b      	ldr	r3, [pc, #236]	; (8004270 <statemachine+0xc70>)
 8004182:	f7fc fa39 	bl	80005f8 <__aeabi_dmul>
 8004186:	4602      	mov	r2, r0
 8004188:	460b      	mov	r3, r1
 800418a:	ec43 2b17 	vmov	d7, r2, r3
 800418e:	eeb0 0a47 	vmov.f32	s0, s14
 8004192:	eef0 0a67 	vmov.f32	s1, s15
 8004196:	f015 f9e3 	bl	8019560 <floor>
 800419a:	ec51 0b10 	vmov	r0, r1, d0
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	4b2f      	ldr	r3, [pc, #188]	; (8004260 <statemachine+0xc60>)
 80041a4:	f7fc f872 	bl	800028c <__adddf3>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4610      	mov	r0, r2
 80041ae:	4619      	mov	r1, r3
 80041b0:	f7fc fcfa 	bl	8000ba8 <__aeabi_d2uiz>
 80041b4:	4603      	mov	r3, r0
 80041b6:	b2dc      	uxtb	r4, r3
 80041b8:	4b2b      	ldr	r3, [pc, #172]	; (8004268 <statemachine+0xc68>)
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	f1c3 030f 	rsb	r3, r3, #15
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7fc f9af 	bl	8000524 <__aeabi_i2d>
 80041c6:	a322      	add	r3, pc, #136	; (adr r3, 8004250 <statemachine+0xc50>)
 80041c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041cc:	f7fc fa14 	bl	80005f8 <__aeabi_dmul>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4610      	mov	r0, r2
 80041d6:	4619      	mov	r1, r3
 80041d8:	f04f 0200 	mov.w	r2, #0
 80041dc:	4b23      	ldr	r3, [pc, #140]	; (800426c <statemachine+0xc6c>)
 80041de:	f7fc fb35 	bl	800084c <__aeabi_ddiv>
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	ec43 2b17 	vmov	d7, r2, r3
 80041ea:	eeb0 0a47 	vmov.f32	s0, s14
 80041ee:	eef0 0a67 	vmov.f32	s1, s15
 80041f2:	f015 f8c1 	bl	8019378 <sin>
 80041f6:	ec51 0b10 	vmov	r0, r1, d0
 80041fa:	f04f 0200 	mov.w	r2, #0
 80041fe:	4b1c      	ldr	r3, [pc, #112]	; (8004270 <statemachine+0xc70>)
 8004200:	f7fc f9fa 	bl	80005f8 <__aeabi_dmul>
 8004204:	4602      	mov	r2, r0
 8004206:	460b      	mov	r3, r1
 8004208:	ec43 2b17 	vmov	d7, r2, r3
 800420c:	eeb0 0a47 	vmov.f32	s0, s14
 8004210:	eef0 0a67 	vmov.f32	s1, s15
 8004214:	f015 f9a4 	bl	8019560 <floor>
 8004218:	ec53 2b10 	vmov	r2, r3, d0
 800421c:	f04f 0000 	mov.w	r0, #0
 8004220:	4910      	ldr	r1, [pc, #64]	; (8004264 <statemachine+0xc64>)
 8004222:	f7fc f831 	bl	8000288 <__aeabi_dsub>
 8004226:	4602      	mov	r2, r0
 8004228:	460b      	mov	r3, r1
 800422a:	4610      	mov	r0, r2
 800422c:	4619      	mov	r1, r3
 800422e:	f7fc fcbb 	bl	8000ba8 <__aeabi_d2uiz>
 8004232:	4603      	mov	r3, r0
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2201      	movs	r2, #1
 8004238:	9200      	str	r2, [sp, #0]
 800423a:	4622      	mov	r2, r4
 800423c:	2130      	movs	r1, #48	; 0x30
 800423e:	2040      	movs	r0, #64	; 0x40
 8004240:	f7fe fd92 	bl	8002d68 <ssd1306_Line>
					  for(int i=0;i<=12;i++){
 8004244:	2300      	movs	r3, #0
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	e10a      	b.n	8004460 <statemachine+0xe60>
 800424a:	bf00      	nop
 800424c:	f3af 8000 	nop.w
 8004250:	54442d18 	.word	0x54442d18
 8004254:	400921fb 	.word	0x400921fb
 8004258:	20000b35 	.word	0x20000b35
 800425c:	40180000 	.word	0x40180000
 8004260:	40500000 	.word	0x40500000
 8004264:	40480000 	.word	0x40480000
 8004268:	20000b36 	.word	0x20000b36
 800426c:	403e0000 	.word	0x403e0000
 8004270:	40280000 	.word	0x40280000
						  ssd1306_Line(64+floor(10*cos((i)*M_PI/6)),48+floor(10*sin((i)*M_PI/6)),64+floor(12*cos((i)*M_PI/6)),48+floor(12*sin((i)*M_PI/6)),White);
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f7fc f955 	bl	8000524 <__aeabi_i2d>
 800427a:	a399      	add	r3, pc, #612	; (adr r3, 80044e0 <statemachine+0xee0>)
 800427c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004280:	f7fc f9ba 	bl	80005f8 <__aeabi_dmul>
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	4610      	mov	r0, r2
 800428a:	4619      	mov	r1, r3
 800428c:	f04f 0200 	mov.w	r2, #0
 8004290:	4b95      	ldr	r3, [pc, #596]	; (80044e8 <statemachine+0xee8>)
 8004292:	f7fc fadb 	bl	800084c <__aeabi_ddiv>
 8004296:	4602      	mov	r2, r0
 8004298:	460b      	mov	r3, r1
 800429a:	ec43 2b17 	vmov	d7, r2, r3
 800429e:	eeb0 0a47 	vmov.f32	s0, s14
 80042a2:	eef0 0a67 	vmov.f32	s1, s15
 80042a6:	f015 f813 	bl	80192d0 <cos>
 80042aa:	ec51 0b10 	vmov	r0, r1, d0
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	4b8e      	ldr	r3, [pc, #568]	; (80044ec <statemachine+0xeec>)
 80042b4:	f7fc f9a0 	bl	80005f8 <__aeabi_dmul>
 80042b8:	4602      	mov	r2, r0
 80042ba:	460b      	mov	r3, r1
 80042bc:	ec43 2b17 	vmov	d7, r2, r3
 80042c0:	eeb0 0a47 	vmov.f32	s0, s14
 80042c4:	eef0 0a67 	vmov.f32	s1, s15
 80042c8:	f015 f94a 	bl	8019560 <floor>
 80042cc:	ec51 0b10 	vmov	r0, r1, d0
 80042d0:	f04f 0200 	mov.w	r2, #0
 80042d4:	4b86      	ldr	r3, [pc, #536]	; (80044f0 <statemachine+0xef0>)
 80042d6:	f7fb ffd9 	bl	800028c <__adddf3>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	4610      	mov	r0, r2
 80042e0:	4619      	mov	r1, r3
 80042e2:	f7fc fc61 	bl	8000ba8 <__aeabi_d2uiz>
 80042e6:	4603      	mov	r3, r0
 80042e8:	b2dc      	uxtb	r4, r3
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f7fc f91a 	bl	8000524 <__aeabi_i2d>
 80042f0:	a37b      	add	r3, pc, #492	; (adr r3, 80044e0 <statemachine+0xee0>)
 80042f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f6:	f7fc f97f 	bl	80005f8 <__aeabi_dmul>
 80042fa:	4602      	mov	r2, r0
 80042fc:	460b      	mov	r3, r1
 80042fe:	4610      	mov	r0, r2
 8004300:	4619      	mov	r1, r3
 8004302:	f04f 0200 	mov.w	r2, #0
 8004306:	4b78      	ldr	r3, [pc, #480]	; (80044e8 <statemachine+0xee8>)
 8004308:	f7fc faa0 	bl	800084c <__aeabi_ddiv>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	ec43 2b17 	vmov	d7, r2, r3
 8004314:	eeb0 0a47 	vmov.f32	s0, s14
 8004318:	eef0 0a67 	vmov.f32	s1, s15
 800431c:	f015 f82c 	bl	8019378 <sin>
 8004320:	ec51 0b10 	vmov	r0, r1, d0
 8004324:	f04f 0200 	mov.w	r2, #0
 8004328:	4b70      	ldr	r3, [pc, #448]	; (80044ec <statemachine+0xeec>)
 800432a:	f7fc f965 	bl	80005f8 <__aeabi_dmul>
 800432e:	4602      	mov	r2, r0
 8004330:	460b      	mov	r3, r1
 8004332:	ec43 2b17 	vmov	d7, r2, r3
 8004336:	eeb0 0a47 	vmov.f32	s0, s14
 800433a:	eef0 0a67 	vmov.f32	s1, s15
 800433e:	f015 f90f 	bl	8019560 <floor>
 8004342:	ec51 0b10 	vmov	r0, r1, d0
 8004346:	f04f 0200 	mov.w	r2, #0
 800434a:	4b6a      	ldr	r3, [pc, #424]	; (80044f4 <statemachine+0xef4>)
 800434c:	f7fb ff9e 	bl	800028c <__adddf3>
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4610      	mov	r0, r2
 8004356:	4619      	mov	r1, r3
 8004358:	f7fc fc26 	bl	8000ba8 <__aeabi_d2uiz>
 800435c:	4603      	mov	r3, r0
 800435e:	b2dd      	uxtb	r5, r3
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f7fc f8df 	bl	8000524 <__aeabi_i2d>
 8004366:	a35e      	add	r3, pc, #376	; (adr r3, 80044e0 <statemachine+0xee0>)
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	f7fc f944 	bl	80005f8 <__aeabi_dmul>
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	4610      	mov	r0, r2
 8004376:	4619      	mov	r1, r3
 8004378:	f04f 0200 	mov.w	r2, #0
 800437c:	4b5a      	ldr	r3, [pc, #360]	; (80044e8 <statemachine+0xee8>)
 800437e:	f7fc fa65 	bl	800084c <__aeabi_ddiv>
 8004382:	4602      	mov	r2, r0
 8004384:	460b      	mov	r3, r1
 8004386:	ec43 2b17 	vmov	d7, r2, r3
 800438a:	eeb0 0a47 	vmov.f32	s0, s14
 800438e:	eef0 0a67 	vmov.f32	s1, s15
 8004392:	f014 ff9d 	bl	80192d0 <cos>
 8004396:	ec51 0b10 	vmov	r0, r1, d0
 800439a:	f04f 0200 	mov.w	r2, #0
 800439e:	4b56      	ldr	r3, [pc, #344]	; (80044f8 <statemachine+0xef8>)
 80043a0:	f7fc f92a 	bl	80005f8 <__aeabi_dmul>
 80043a4:	4602      	mov	r2, r0
 80043a6:	460b      	mov	r3, r1
 80043a8:	ec43 2b17 	vmov	d7, r2, r3
 80043ac:	eeb0 0a47 	vmov.f32	s0, s14
 80043b0:	eef0 0a67 	vmov.f32	s1, s15
 80043b4:	f015 f8d4 	bl	8019560 <floor>
 80043b8:	ec51 0b10 	vmov	r0, r1, d0
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	4b4b      	ldr	r3, [pc, #300]	; (80044f0 <statemachine+0xef0>)
 80043c2:	f7fb ff63 	bl	800028c <__adddf3>
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4610      	mov	r0, r2
 80043cc:	4619      	mov	r1, r3
 80043ce:	f7fc fbeb 	bl	8000ba8 <__aeabi_d2uiz>
 80043d2:	4603      	mov	r3, r0
 80043d4:	b2de      	uxtb	r6, r3
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f7fc f8a4 	bl	8000524 <__aeabi_i2d>
 80043dc:	a340      	add	r3, pc, #256	; (adr r3, 80044e0 <statemachine+0xee0>)
 80043de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e2:	f7fc f909 	bl	80005f8 <__aeabi_dmul>
 80043e6:	4602      	mov	r2, r0
 80043e8:	460b      	mov	r3, r1
 80043ea:	4610      	mov	r0, r2
 80043ec:	4619      	mov	r1, r3
 80043ee:	f04f 0200 	mov.w	r2, #0
 80043f2:	4b3d      	ldr	r3, [pc, #244]	; (80044e8 <statemachine+0xee8>)
 80043f4:	f7fc fa2a 	bl	800084c <__aeabi_ddiv>
 80043f8:	4602      	mov	r2, r0
 80043fa:	460b      	mov	r3, r1
 80043fc:	ec43 2b17 	vmov	d7, r2, r3
 8004400:	eeb0 0a47 	vmov.f32	s0, s14
 8004404:	eef0 0a67 	vmov.f32	s1, s15
 8004408:	f014 ffb6 	bl	8019378 <sin>
 800440c:	ec51 0b10 	vmov	r0, r1, d0
 8004410:	f04f 0200 	mov.w	r2, #0
 8004414:	4b38      	ldr	r3, [pc, #224]	; (80044f8 <statemachine+0xef8>)
 8004416:	f7fc f8ef 	bl	80005f8 <__aeabi_dmul>
 800441a:	4602      	mov	r2, r0
 800441c:	460b      	mov	r3, r1
 800441e:	ec43 2b17 	vmov	d7, r2, r3
 8004422:	eeb0 0a47 	vmov.f32	s0, s14
 8004426:	eef0 0a67 	vmov.f32	s1, s15
 800442a:	f015 f899 	bl	8019560 <floor>
 800442e:	ec51 0b10 	vmov	r0, r1, d0
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	4b2f      	ldr	r3, [pc, #188]	; (80044f4 <statemachine+0xef4>)
 8004438:	f7fb ff28 	bl	800028c <__adddf3>
 800443c:	4602      	mov	r2, r0
 800443e:	460b      	mov	r3, r1
 8004440:	4610      	mov	r0, r2
 8004442:	4619      	mov	r1, r3
 8004444:	f7fc fbb0 	bl	8000ba8 <__aeabi_d2uiz>
 8004448:	4603      	mov	r3, r0
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2201      	movs	r2, #1
 800444e:	9200      	str	r2, [sp, #0]
 8004450:	4632      	mov	r2, r6
 8004452:	4629      	mov	r1, r5
 8004454:	4620      	mov	r0, r4
 8004456:	f7fe fc87 	bl	8002d68 <ssd1306_Line>
					  for(int i=0;i<=12;i++){
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	3301      	adds	r3, #1
 800445e:	60fb      	str	r3, [r7, #12]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2b0c      	cmp	r3, #12
 8004464:	f77f af06 	ble.w	8004274 <statemachine+0xc74>
					  }
					  if(BTN_B>=1){
 8004468:	4b24      	ldr	r3, [pc, #144]	; (80044fc <statemachine+0xefc>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	dd0b      	ble.n	8004488 <statemachine+0xe88>
					  	hrstate--;
 8004470:	4b23      	ldr	r3, [pc, #140]	; (8004500 <statemachine+0xf00>)
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	3b01      	subs	r3, #1
 8004476:	b2da      	uxtb	r2, r3
 8004478:	4b21      	ldr	r3, [pc, #132]	; (8004500 <statemachine+0xf00>)
 800447a:	701a      	strb	r2, [r3, #0]
					  	BTN_B=0;
 800447c:	4b1f      	ldr	r3, [pc, #124]	; (80044fc <statemachine+0xefc>)
 800447e:	2200      	movs	r2, #0
 8004480:	601a      	str	r2, [r3, #0]
					  }


					  break;
 8004482:	e001      	b.n	8004488 <statemachine+0xe88>
					  break;
 8004484:	bf00      	nop
 8004486:	e000      	b.n	800448a <statemachine+0xe8a>
					  break;
 8004488:	bf00      	nop

				  }

				  if(BTN_A>=1){
 800448a:	4b1e      	ldr	r3, [pc, #120]	; (8004504 <statemachine+0xf04>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	dd0e      	ble.n	80044b0 <statemachine+0xeb0>
			  		state++;
 8004492:	4b1d      	ldr	r3, [pc, #116]	; (8004508 <statemachine+0xf08>)
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	3301      	adds	r3, #1
 8004498:	b2da      	uxtb	r2, r3
 800449a:	4b1b      	ldr	r3, [pc, #108]	; (8004508 <statemachine+0xf08>)
 800449c:	701a      	strb	r2, [r3, #0]
			  		BTN_A=0;
 800449e:	4b19      	ldr	r3, [pc, #100]	; (8004504 <statemachine+0xf04>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	601a      	str	r2, [r3, #0]
			  		BTN_B=0;
 80044a4:	4b15      	ldr	r3, [pc, #84]	; (80044fc <statemachine+0xefc>)
 80044a6:	2200      	movs	r2, #0
 80044a8:	601a      	str	r2, [r3, #0]
			  		settimeen=0;
 80044aa:	4b18      	ldr	r3, [pc, #96]	; (800450c <statemachine+0xf0c>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]
			  		}
				  if(BTN_A_LONG>=1){
 80044b0:	4b17      	ldr	r3, [pc, #92]	; (8004510 <statemachine+0xf10>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f341 8020 	ble.w	80054fa <statemachine+0x1efa>
				  									 									 									  			 	state--;
 80044ba:	4b13      	ldr	r3, [pc, #76]	; (8004508 <statemachine+0xf08>)
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	3b01      	subs	r3, #1
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	4b11      	ldr	r3, [pc, #68]	; (8004508 <statemachine+0xf08>)
 80044c4:	701a      	strb	r2, [r3, #0]
				  									 									 									  			 	BTN_A=0;
 80044c6:	4b0f      	ldr	r3, [pc, #60]	; (8004504 <statemachine+0xf04>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]
				  									 									 									  			 	BTN_B=0;
 80044cc:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <statemachine+0xefc>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	601a      	str	r2, [r3, #0]
				  									 									 									  			 	BTN_A_LONG=0;
 80044d2:	4b0f      	ldr	r3, [pc, #60]	; (8004510 <statemachine+0xf10>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]





			  break;
 80044d8:	f001 b80f 	b.w	80054fa <statemachine+0x1efa>
 80044dc:	f3af 8000 	nop.w
 80044e0:	54442d18 	.word	0x54442d18
 80044e4:	400921fb 	.word	0x400921fb
 80044e8:	40180000 	.word	0x40180000
 80044ec:	40240000 	.word	0x40240000
 80044f0:	40500000 	.word	0x40500000
 80044f4:	40480000 	.word	0x40480000
 80044f8:	40280000 	.word	0x40280000
 80044fc:	2000070c 	.word	0x2000070c
 8004500:	20000479 	.word	0x20000479
 8004504:	20000708 	.word	0x20000708
 8004508:	20000478 	.word	0x20000478
 800450c:	20000b38 	.word	0x20000b38
 8004510:	20000b50 	.word	0x20000b50
		  case STATE_INFO:
			  ssd1306_Fill(Black);
 8004514:	2000      	movs	r0, #0
 8004516:	f7fe facd 	bl	8002ab4 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 800451a:	497a      	ldr	r1, [pc, #488]	; (8004704 <statemachine+0x1104>)
 800451c:	487a      	ldr	r0, [pc, #488]	; (8004708 <statemachine+0x1108>)
 800451e:	f7fd fde1 	bl	80020e4 <nmea_parse>
			snprintf((char *)bufferscreen,15, "hdop=%.1f",myData.hdop);//sert a	connaitre la qualite du fix si proche de 1 voir infrieur alors le fix est tres bon
 8004522:	4b79      	ldr	r3, [pc, #484]	; (8004708 <statemachine+0x1108>)
 8004524:	6a1b      	ldr	r3, [r3, #32]
 8004526:	4618      	mov	r0, r3
 8004528:	f7fc f80e 	bl	8000548 <__aeabi_f2d>
 800452c:	4602      	mov	r2, r0
 800452e:	460b      	mov	r3, r1
 8004530:	e9cd 2300 	strd	r2, r3, [sp]
 8004534:	4a75      	ldr	r2, [pc, #468]	; (800470c <statemachine+0x110c>)
 8004536:	210f      	movs	r1, #15
 8004538:	4875      	ldr	r0, [pc, #468]	; (8004710 <statemachine+0x1110>)
 800453a:	f012 f8c7 	bl	80166cc <sniprintf>
			ssd1306_SetCursor(32, 32);
 800453e:	2120      	movs	r1, #32
 8004540:	2020      	movs	r0, #32
 8004542:	f7fe fbf9 	bl	8002d38 <ssd1306_SetCursor>
			ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8004546:	4a73      	ldr	r2, [pc, #460]	; (8004714 <statemachine+0x1114>)
 8004548:	2301      	movs	r3, #1
 800454a:	ca06      	ldmia	r2, {r1, r2}
 800454c:	4870      	ldr	r0, [pc, #448]	; (8004710 <statemachine+0x1110>)
 800454e:	f7fe fbcd 	bl	8002cec <ssd1306_WriteString>
			snprintf((char *)bufferscreen,20, "v=%0.2fV",vbat);
 8004552:	4b71      	ldr	r3, [pc, #452]	; (8004718 <statemachine+0x1118>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4618      	mov	r0, r3
 8004558:	f7fb fff6 	bl	8000548 <__aeabi_f2d>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	e9cd 2300 	strd	r2, r3, [sp]
 8004564:	4a6d      	ldr	r2, [pc, #436]	; (800471c <statemachine+0x111c>)
 8004566:	2114      	movs	r1, #20
 8004568:	4869      	ldr	r0, [pc, #420]	; (8004710 <statemachine+0x1110>)
 800456a:	f012 f8af 	bl	80166cc <sniprintf>
			ssd1306_SetCursor(32, 42);
 800456e:	212a      	movs	r1, #42	; 0x2a
 8004570:	2020      	movs	r0, #32
 8004572:	f7fe fbe1 	bl	8002d38 <ssd1306_SetCursor>
			ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8004576:	4a67      	ldr	r2, [pc, #412]	; (8004714 <statemachine+0x1114>)
 8004578:	2301      	movs	r3, #1
 800457a:	ca06      	ldmia	r2, {r1, r2}
 800457c:	4864      	ldr	r0, [pc, #400]	; (8004710 <statemachine+0x1110>)
 800457e:	f7fe fbb5 	bl	8002cec <ssd1306_WriteString>
			ssd1306_SetCursor(32, 50);
 8004582:	2132      	movs	r1, #50	; 0x32
 8004584:	2020      	movs	r0, #32
 8004586:	f7fe fbd7 	bl	8002d38 <ssd1306_SetCursor>
			snprintf((char *)bufferscreen,15,  "T=%0.2fC",temp);
 800458a:	4b65      	ldr	r3, [pc, #404]	; (8004720 <statemachine+0x1120>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4618      	mov	r0, r3
 8004590:	f7fb ffda 	bl	8000548 <__aeabi_f2d>
 8004594:	4602      	mov	r2, r0
 8004596:	460b      	mov	r3, r1
 8004598:	e9cd 2300 	strd	r2, r3, [sp]
 800459c:	4a61      	ldr	r2, [pc, #388]	; (8004724 <statemachine+0x1124>)
 800459e:	210f      	movs	r1, #15
 80045a0:	485b      	ldr	r0, [pc, #364]	; (8004710 <statemachine+0x1110>)
 80045a2:	f012 f893 	bl	80166cc <sniprintf>
			ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80045a6:	4a5b      	ldr	r2, [pc, #364]	; (8004714 <statemachine+0x1114>)
 80045a8:	2301      	movs	r3, #1
 80045aa:	ca06      	ldmia	r2, {r1, r2}
 80045ac:	4858      	ldr	r0, [pc, #352]	; (8004710 <statemachine+0x1110>)
 80045ae:	f7fe fb9d 	bl	8002cec <ssd1306_WriteString>

			  if(BTN_A>=1){
 80045b2:	4b5d      	ldr	r3, [pc, #372]	; (8004728 <statemachine+0x1128>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	dd0b      	ble.n	80045d2 <statemachine+0xfd2>
			  		state++;
 80045ba:	4b5c      	ldr	r3, [pc, #368]	; (800472c <statemachine+0x112c>)
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	3301      	adds	r3, #1
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	4b5a      	ldr	r3, [pc, #360]	; (800472c <statemachine+0x112c>)
 80045c4:	701a      	strb	r2, [r3, #0]
			  		BTN_A=0;
 80045c6:	4b58      	ldr	r3, [pc, #352]	; (8004728 <statemachine+0x1128>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	601a      	str	r2, [r3, #0]
			  		BTN_B=0;
 80045cc:	4b58      	ldr	r3, [pc, #352]	; (8004730 <statemachine+0x1130>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	601a      	str	r2, [r3, #0]
			  		}
			  if(BTN_A_LONG>=1){
 80045d2:	4b58      	ldr	r3, [pc, #352]	; (8004734 <statemachine+0x1134>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f340 8791 	ble.w	80054fe <statemachine+0x1efe>
			  				 									 									  			 	state--;
 80045dc:	4b53      	ldr	r3, [pc, #332]	; (800472c <statemachine+0x112c>)
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	3b01      	subs	r3, #1
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	4b51      	ldr	r3, [pc, #324]	; (800472c <statemachine+0x112c>)
 80045e6:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 80045e8:	4b4f      	ldr	r3, [pc, #316]	; (8004728 <statemachine+0x1128>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 80045ee:	4b50      	ldr	r3, [pc, #320]	; (8004730 <statemachine+0x1130>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 80045f4:	4b4f      	ldr	r3, [pc, #316]	; (8004734 <statemachine+0x1134>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 80045fa:	f000 bf80 	b.w	80054fe <statemachine+0x1efe>

		  case STATE_CHRONOMETER:

			  ssd1306_Fill(Black);
 80045fe:	2000      	movs	r0, #0
 8004600:	f7fe fa58 	bl	8002ab4 <ssd1306_Fill>
			  ssd1306_SetCursor(32, 32);
 8004604:	2120      	movs	r1, #32
 8004606:	2020      	movs	r0, #32
 8004608:	f7fe fb96 	bl	8002d38 <ssd1306_SetCursor>
			  ssd1306_WriteString("chrono", Font_6x8, White);
 800460c:	4a41      	ldr	r2, [pc, #260]	; (8004714 <statemachine+0x1114>)
 800460e:	2301      	movs	r3, #1
 8004610:	ca06      	ldmia	r2, {r1, r2}
 8004612:	4849      	ldr	r0, [pc, #292]	; (8004738 <statemachine+0x1138>)
 8004614:	f7fe fb6a 	bl	8002cec <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 40);
 8004618:	2128      	movs	r1, #40	; 0x28
 800461a:	2020      	movs	r0, #32
 800461c:	f7fe fb8c 	bl	8002d38 <ssd1306_SetCursor>

			  switch(chronostate){
 8004620:	4b46      	ldr	r3, [pc, #280]	; (800473c <statemachine+0x113c>)
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	2b02      	cmp	r3, #2
 8004626:	d03c      	beq.n	80046a2 <statemachine+0x10a2>
 8004628:	2b02      	cmp	r3, #2
 800462a:	f300 8098 	bgt.w	800475e <statemachine+0x115e>
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <statemachine+0x1038>
 8004632:	2b01      	cmp	r3, #1
 8004634:	d01d      	beq.n	8004672 <statemachine+0x1072>
 8004636:	e092      	b.n	800475e <statemachine+0x115e>
			  case STATE_RESET:
				  min=0;
 8004638:	4b41      	ldr	r3, [pc, #260]	; (8004740 <statemachine+0x1140>)
 800463a:	f04f 0200 	mov.w	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
				  seconde=0;
 8004640:	4b40      	ldr	r3, [pc, #256]	; (8004744 <statemachine+0x1144>)
 8004642:	f04f 0200 	mov.w	r2, #0
 8004646:	601a      	str	r2, [r3, #0]
				  calctime=0;
 8004648:	4b3f      	ldr	r3, [pc, #252]	; (8004748 <statemachine+0x1148>)
 800464a:	2200      	movs	r2, #0
 800464c:	601a      	str	r2, [r3, #0]

				  	 if(BTN_B>=1){
 800464e:	4b38      	ldr	r3, [pc, #224]	; (8004730 <statemachine+0x1130>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	dd51      	ble.n	80046fa <statemachine+0x10fa>
				  		chronostate++;
 8004656:	4b39      	ldr	r3, [pc, #228]	; (800473c <statemachine+0x113c>)
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	3301      	adds	r3, #1
 800465c:	b2da      	uxtb	r2, r3
 800465e:	4b37      	ldr	r3, [pc, #220]	; (800473c <statemachine+0x113c>)
 8004660:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 8004662:	4b33      	ldr	r3, [pc, #204]	; (8004730 <statemachine+0x1130>)
 8004664:	2200      	movs	r2, #0
 8004666:	601a      	str	r2, [r3, #0]
				  		starttime=uwTick;
 8004668:	4b38      	ldr	r3, [pc, #224]	; (800474c <statemachine+0x114c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a38      	ldr	r2, [pc, #224]	; (8004750 <statemachine+0x1150>)
 800466e:	6013      	str	r3, [r2, #0]

				  }


				  break;
 8004670:	e043      	b.n	80046fa <statemachine+0x10fa>
			  case STATE_RUN:
				  calctime=uwTick-starttime+timehandler;
 8004672:	4b36      	ldr	r3, [pc, #216]	; (800474c <statemachine+0x114c>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	4b36      	ldr	r3, [pc, #216]	; (8004750 <statemachine+0x1150>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	1ad2      	subs	r2, r2, r3
 800467c:	4b35      	ldr	r3, [pc, #212]	; (8004754 <statemachine+0x1154>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4413      	add	r3, r2
 8004682:	4a31      	ldr	r2, [pc, #196]	; (8004748 <statemachine+0x1148>)
 8004684:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8004686:	4b2a      	ldr	r3, [pc, #168]	; (8004730 <statemachine+0x1130>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2b00      	cmp	r3, #0
 800468c:	dd37      	ble.n	80046fe <statemachine+0x10fe>
				  		chronostate++;
 800468e:	4b2b      	ldr	r3, [pc, #172]	; (800473c <statemachine+0x113c>)
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	3301      	adds	r3, #1
 8004694:	b2da      	uxtb	r2, r3
 8004696:	4b29      	ldr	r3, [pc, #164]	; (800473c <statemachine+0x113c>)
 8004698:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 800469a:	4b25      	ldr	r3, [pc, #148]	; (8004730 <statemachine+0x1130>)
 800469c:	2200      	movs	r2, #0
 800469e:	601a      	str	r2, [r3, #0]
			  }


				  break;
 80046a0:	e02d      	b.n	80046fe <statemachine+0x10fe>
			  case STATE_PAUSE:
				  timehandler=calctime;
 80046a2:	4b29      	ldr	r3, [pc, #164]	; (8004748 <statemachine+0x1148>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a2b      	ldr	r2, [pc, #172]	; (8004754 <statemachine+0x1154>)
 80046a8:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 80046aa:	4b21      	ldr	r3, [pc, #132]	; (8004730 <statemachine+0x1130>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	dd0c      	ble.n	80046cc <statemachine+0x10cc>
				  			chronostate--;
 80046b2:	4b22      	ldr	r3, [pc, #136]	; (800473c <statemachine+0x113c>)
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	3b01      	subs	r3, #1
 80046b8:	b2da      	uxtb	r2, r3
 80046ba:	4b20      	ldr	r3, [pc, #128]	; (800473c <statemachine+0x113c>)
 80046bc:	701a      	strb	r2, [r3, #0]
				  			BTN_B=0;
 80046be:	4b1c      	ldr	r3, [pc, #112]	; (8004730 <statemachine+0x1130>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]
				  			starttime=uwTick;
 80046c4:	4b21      	ldr	r3, [pc, #132]	; (800474c <statemachine+0x114c>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a21      	ldr	r2, [pc, #132]	; (8004750 <statemachine+0x1150>)
 80046ca:	6013      	str	r3, [r2, #0]

			 }
				  if(BTN_B_LONG>=1){
 80046cc:	4b22      	ldr	r3, [pc, #136]	; (8004758 <statemachine+0x1158>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	dd43      	ble.n	800475c <statemachine+0x115c>
				  				  	chronostate--;
 80046d4:	4b19      	ldr	r3, [pc, #100]	; (800473c <statemachine+0x113c>)
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	3b01      	subs	r3, #1
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	4b17      	ldr	r3, [pc, #92]	; (800473c <statemachine+0x113c>)
 80046de:	701a      	strb	r2, [r3, #0]
				  				  	chronostate--;
 80046e0:	4b16      	ldr	r3, [pc, #88]	; (800473c <statemachine+0x113c>)
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	4b14      	ldr	r3, [pc, #80]	; (800473c <statemachine+0x113c>)
 80046ea:	701a      	strb	r2, [r3, #0]
				  				  	BTN_B_LONG=0;
 80046ec:	4b1a      	ldr	r3, [pc, #104]	; (8004758 <statemachine+0x1158>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	601a      	str	r2, [r3, #0]
				  				  	timehandler=0;
 80046f2:	4b18      	ldr	r3, [pc, #96]	; (8004754 <statemachine+0x1154>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
				  			 }


				  break;
 80046f8:	e030      	b.n	800475c <statemachine+0x115c>
				  break;
 80046fa:	bf00      	nop
 80046fc:	e02f      	b.n	800475e <statemachine+0x115e>
				  break;
 80046fe:	bf00      	nop
 8004700:	e02d      	b.n	800475e <statemachine+0x115e>
 8004702:	bf00      	nop
 8004704:	200004c4 	.word	0x200004c4
 8004708:	200006c8 	.word	0x200006c8
 800470c:	0801af4c 	.word	0x0801af4c
 8004710:	20000968 	.word	0x20000968
 8004714:	2000000c 	.word	0x2000000c
 8004718:	20000740 	.word	0x20000740
 800471c:	0801af58 	.word	0x0801af58
 8004720:	20000738 	.word	0x20000738
 8004724:	0801af64 	.word	0x0801af64
 8004728:	20000708 	.word	0x20000708
 800472c:	20000478 	.word	0x20000478
 8004730:	2000070c 	.word	0x2000070c
 8004734:	20000b50 	.word	0x20000b50
 8004738:	0801af70 	.word	0x0801af70
 800473c:	2000047c 	.word	0x2000047c
 8004740:	20000ae8 	.word	0x20000ae8
 8004744:	20000ae4 	.word	0x20000ae4
 8004748:	20000af0 	.word	0x20000af0
 800474c:	2000136c 	.word	0x2000136c
 8004750:	20000aec 	.word	0x20000aec
 8004754:	20000af4 	.word	0x20000af4
 8004758:	20000b4c 	.word	0x20000b4c
				  break;
 800475c:	bf00      	nop
			  }

			  min=floor((float) calctime/60000);
 800475e:	4ba4      	ldr	r3, [pc, #656]	; (80049f0 <statemachine+0x13f0>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800476a:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 80049f4 <statemachine+0x13f4>
 800476e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004772:	ee16 0a90 	vmov	r0, s13
 8004776:	f7fb fee7 	bl	8000548 <__aeabi_f2d>
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	ec43 2b10 	vmov	d0, r2, r3
 8004782:	f014 feed 	bl	8019560 <floor>
 8004786:	ec53 2b10 	vmov	r2, r3, d0
 800478a:	4610      	mov	r0, r2
 800478c:	4619      	mov	r1, r3
 800478e:	f7fc fa2b 	bl	8000be8 <__aeabi_d2f>
 8004792:	4603      	mov	r3, r0
 8004794:	4a98      	ldr	r2, [pc, #608]	; (80049f8 <statemachine+0x13f8>)
 8004796:	6013      	str	r3, [r2, #0]
			  seconde=(float) ((calctime-(min*60000))/1000);
 8004798:	4b95      	ldr	r3, [pc, #596]	; (80049f0 <statemachine+0x13f0>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	ee07 3a90 	vmov	s15, r3
 80047a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047a4:	4b94      	ldr	r3, [pc, #592]	; (80049f8 <statemachine+0x13f8>)
 80047a6:	edd3 7a00 	vldr	s15, [r3]
 80047aa:	eddf 6a92 	vldr	s13, [pc, #584]	; 80049f4 <statemachine+0x13f4>
 80047ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80047b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80047b6:	eddf 6a91 	vldr	s13, [pc, #580]	; 80049fc <statemachine+0x13fc>
 80047ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047be:	4b90      	ldr	r3, [pc, #576]	; (8004a00 <statemachine+0x1400>)
 80047c0:	edc3 7a00 	vstr	s15, [r3]
			  snprintf((char *)bufferscreen,15, "%0.0fmin",min);
 80047c4:	4b8c      	ldr	r3, [pc, #560]	; (80049f8 <statemachine+0x13f8>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7fb febd 	bl	8000548 <__aeabi_f2d>
 80047ce:	4602      	mov	r2, r0
 80047d0:	460b      	mov	r3, r1
 80047d2:	e9cd 2300 	strd	r2, r3, [sp]
 80047d6:	4a8b      	ldr	r2, [pc, #556]	; (8004a04 <statemachine+0x1404>)
 80047d8:	210f      	movs	r1, #15
 80047da:	488b      	ldr	r0, [pc, #556]	; (8004a08 <statemachine+0x1408>)
 80047dc:	f011 ff76 	bl	80166cc <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80047e0:	4a8a      	ldr	r2, [pc, #552]	; (8004a0c <statemachine+0x140c>)
 80047e2:	2301      	movs	r3, #1
 80047e4:	ca06      	ldmia	r2, {r1, r2}
 80047e6:	4888      	ldr	r0, [pc, #544]	; (8004a08 <statemachine+0x1408>)
 80047e8:	f7fe fa80 	bl	8002cec <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 50);
 80047ec:	2132      	movs	r1, #50	; 0x32
 80047ee:	2020      	movs	r0, #32
 80047f0:	f7fe faa2 	bl	8002d38 <ssd1306_SetCursor>
			  snprintf((char *)bufferscreen,15, "%0.3fs",seconde);
 80047f4:	4b82      	ldr	r3, [pc, #520]	; (8004a00 <statemachine+0x1400>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7fb fea5 	bl	8000548 <__aeabi_f2d>
 80047fe:	4602      	mov	r2, r0
 8004800:	460b      	mov	r3, r1
 8004802:	e9cd 2300 	strd	r2, r3, [sp]
 8004806:	4a82      	ldr	r2, [pc, #520]	; (8004a10 <statemachine+0x1410>)
 8004808:	210f      	movs	r1, #15
 800480a:	487f      	ldr	r0, [pc, #508]	; (8004a08 <statemachine+0x1408>)
 800480c:	f011 ff5e 	bl	80166cc <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004810:	4a7e      	ldr	r2, [pc, #504]	; (8004a0c <statemachine+0x140c>)
 8004812:	2301      	movs	r3, #1
 8004814:	ca06      	ldmia	r2, {r1, r2}
 8004816:	487c      	ldr	r0, [pc, #496]	; (8004a08 <statemachine+0x1408>)
 8004818:	f7fe fa68 	bl	8002cec <ssd1306_WriteString>


			  if(BTN_A>=1){
 800481c:	4b7d      	ldr	r3, [pc, #500]	; (8004a14 <statemachine+0x1414>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	dd0b      	ble.n	800483c <statemachine+0x123c>
			 	state++;
 8004824:	4b7c      	ldr	r3, [pc, #496]	; (8004a18 <statemachine+0x1418>)
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	3301      	adds	r3, #1
 800482a:	b2da      	uxtb	r2, r3
 800482c:	4b7a      	ldr	r3, [pc, #488]	; (8004a18 <statemachine+0x1418>)
 800482e:	701a      	strb	r2, [r3, #0]
			 	BTN_A=0;
 8004830:	4b78      	ldr	r3, [pc, #480]	; (8004a14 <statemachine+0x1414>)
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]
			 	BTN_B=0;
 8004836:	4b79      	ldr	r3, [pc, #484]	; (8004a1c <statemachine+0x141c>)
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]


	}
			  if(BTN_A_LONG>=1){
 800483c:	4b78      	ldr	r3, [pc, #480]	; (8004a20 <statemachine+0x1420>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	f340 865e 	ble.w	8005502 <statemachine+0x1f02>
			  				 									 									  			 	state--;
 8004846:	4b74      	ldr	r3, [pc, #464]	; (8004a18 <statemachine+0x1418>)
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	3b01      	subs	r3, #1
 800484c:	b2da      	uxtb	r2, r3
 800484e:	4b72      	ldr	r3, [pc, #456]	; (8004a18 <statemachine+0x1418>)
 8004850:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 8004852:	4b70      	ldr	r3, [pc, #448]	; (8004a14 <statemachine+0x1414>)
 8004854:	2200      	movs	r2, #0
 8004856:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 8004858:	4b70      	ldr	r3, [pc, #448]	; (8004a1c <statemachine+0x141c>)
 800485a:	2200      	movs	r2, #0
 800485c:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 800485e:	4b70      	ldr	r3, [pc, #448]	; (8004a20 <statemachine+0x1420>)
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 8004864:	f000 be4d 	b.w	8005502 <statemachine+0x1f02>


			  case STATE_BALISE:
				  ssd1306_Fill(Black);
 8004868:	2000      	movs	r0, #0
 800486a:	f7fe f923 	bl	8002ab4 <ssd1306_Fill>

				  if(settimeen==0){
 800486e:	4b6d      	ldr	r3, [pc, #436]	; (8004a24 <statemachine+0x1424>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d145      	bne.n	8004902 <statemachine+0x1302>

					  if(myData.fix==1){
 8004876:	4b6c      	ldr	r3, [pc, #432]	; (8004a28 <statemachine+0x1428>)
 8004878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487a:	2b01      	cmp	r3, #1
 800487c:	d141      	bne.n	8004902 <statemachine+0x1302>
						settimeen=1;
 800487e:	4b69      	ldr	r3, [pc, #420]	; (8004a24 <statemachine+0x1424>)
 8004880:	2201      	movs	r2, #1
 8004882:	601a      	str	r2, [r3, #0]
						HR=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8004884:	4b68      	ldr	r3, [pc, #416]	; (8004a28 <statemachine+0x1428>)
 8004886:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800488a:	f003 030f 	and.w	r3, r3, #15
 800488e:	b2db      	uxtb	r3, r3
 8004890:	461a      	mov	r2, r3
 8004892:	0092      	lsls	r2, r2, #2
 8004894:	4413      	add	r3, r2
 8004896:	005b      	lsls	r3, r3, #1
 8004898:	b2da      	uxtb	r2, r3
 800489a:	4b63      	ldr	r3, [pc, #396]	; (8004a28 <statemachine+0x1428>)
 800489c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80048a0:	f003 030f 	and.w	r3, r3, #15
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	4413      	add	r3, r2
 80048a8:	b2da      	uxtb	r2, r3
 80048aa:	4b60      	ldr	r3, [pc, #384]	; (8004a2c <statemachine+0x142c>)
 80048ac:	701a      	strb	r2, [r3, #0]
						MINUTE=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 80048ae:	4b5e      	ldr	r3, [pc, #376]	; (8004a28 <statemachine+0x1428>)
 80048b0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80048b4:	f003 030f 	and.w	r3, r3, #15
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	461a      	mov	r2, r3
 80048bc:	0092      	lsls	r2, r2, #2
 80048be:	4413      	add	r3, r2
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	b2da      	uxtb	r2, r3
 80048c4:	4b58      	ldr	r3, [pc, #352]	; (8004a28 <statemachine+0x1428>)
 80048c6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80048ca:	f003 030f 	and.w	r3, r3, #15
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	4413      	add	r3, r2
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	4b56      	ldr	r3, [pc, #344]	; (8004a30 <statemachine+0x1430>)
 80048d6:	701a      	strb	r2, [r3, #0]
						SEC=(myData.lastMeasure[4]&0x0f)*10+(myData.lastMeasure[5]&0x0f);
 80048d8:	4b53      	ldr	r3, [pc, #332]	; (8004a28 <statemachine+0x1428>)
 80048da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80048de:	f003 030f 	and.w	r3, r3, #15
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	461a      	mov	r2, r3
 80048e6:	0092      	lsls	r2, r2, #2
 80048e8:	4413      	add	r3, r2
 80048ea:	005b      	lsls	r3, r3, #1
 80048ec:	b2da      	uxtb	r2, r3
 80048ee:	4b4e      	ldr	r3, [pc, #312]	; (8004a28 <statemachine+0x1428>)
 80048f0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80048f4:	f003 030f 	and.w	r3, r3, #15
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	4413      	add	r3, r2
 80048fc:	b2da      	uxtb	r2, r3
 80048fe:	4b4d      	ldr	r3, [pc, #308]	; (8004a34 <statemachine+0x1434>)
 8004900:	701a      	strb	r2, [r3, #0]





				  switch(balisestate){
 8004902:	4b4d      	ldr	r3, [pc, #308]	; (8004a38 <statemachine+0x1438>)
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	2b02      	cmp	r3, #2
 8004908:	f000 8236 	beq.w	8004d78 <statemachine+0x1778>
 800490c:	2b02      	cmp	r3, #2
 800490e:	f300 85fa 	bgt.w	8005506 <statemachine+0x1f06>
 8004912:	2b00      	cmp	r3, #0
 8004914:	d004      	beq.n	8004920 <statemachine+0x1320>
 8004916:	2b01      	cmp	r3, #1
 8004918:	f000 809e 	beq.w	8004a58 <statemachine+0x1458>
					  				 									 									  	}

				  }


				  break;
 800491c:	f000 bdf3 	b.w	8005506 <statemachine+0x1f06>
					  ssd1306_SetCursor(32,32);
 8004920:	2120      	movs	r1, #32
 8004922:	2020      	movs	r0, #32
 8004924:	f7fe fa08 	bl	8002d38 <ssd1306_SetCursor>
					  ssd1306_WriteString("Tracker",Font_6x8,White);
 8004928:	4a44      	ldr	r2, [pc, #272]	; (8004a3c <statemachine+0x143c>)
 800492a:	2301      	movs	r3, #1
 800492c:	ca06      	ldmia	r2, {r1, r2}
 800492e:	4844      	ldr	r0, [pc, #272]	; (8004a40 <statemachine+0x1440>)
 8004930:	f7fe f9dc 	bl	8002cec <ssd1306_WriteString>
					  snprintf((char *)bufferscreen,50, "off=%d",pageoffset);
 8004934:	4b43      	ldr	r3, [pc, #268]	; (8004a44 <statemachine+0x1444>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a43      	ldr	r2, [pc, #268]	; (8004a48 <statemachine+0x1448>)
 800493a:	2132      	movs	r1, #50	; 0x32
 800493c:	4832      	ldr	r0, [pc, #200]	; (8004a08 <statemachine+0x1408>)
 800493e:	f011 fec5 	bl	80166cc <sniprintf>
					  ssd1306_SetCursor(32,40);
 8004942:	2128      	movs	r1, #40	; 0x28
 8004944:	2020      	movs	r0, #32
 8004946:	f7fe f9f7 	bl	8002d38 <ssd1306_SetCursor>
					  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800494a:	4a3c      	ldr	r2, [pc, #240]	; (8004a3c <statemachine+0x143c>)
 800494c:	2301      	movs	r3, #1
 800494e:	ca06      	ldmia	r2, {r1, r2}
 8004950:	482d      	ldr	r0, [pc, #180]	; (8004a08 <statemachine+0x1408>)
 8004952:	f7fe f9cb 	bl	8002cec <ssd1306_WriteString>
					  snprintf((char *)bufferscreen,50, "page=%d",pagenumber);
 8004956:	4b3d      	ldr	r3, [pc, #244]	; (8004a4c <statemachine+0x144c>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a3d      	ldr	r2, [pc, #244]	; (8004a50 <statemachine+0x1450>)
 800495c:	2132      	movs	r1, #50	; 0x32
 800495e:	482a      	ldr	r0, [pc, #168]	; (8004a08 <statemachine+0x1408>)
 8004960:	f011 feb4 	bl	80166cc <sniprintf>
					  ssd1306_SetCursor(32,48);
 8004964:	2130      	movs	r1, #48	; 0x30
 8004966:	2020      	movs	r0, #32
 8004968:	f7fe f9e6 	bl	8002d38 <ssd1306_SetCursor>
					  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800496c:	4a33      	ldr	r2, [pc, #204]	; (8004a3c <statemachine+0x143c>)
 800496e:	2301      	movs	r3, #1
 8004970:	ca06      	ldmia	r2, {r1, r2}
 8004972:	4825      	ldr	r0, [pc, #148]	; (8004a08 <statemachine+0x1408>)
 8004974:	f7fe f9ba 	bl	8002cec <ssd1306_WriteString>
					  if(BTN_B>=1){
 8004978:	4b28      	ldr	r3, [pc, #160]	; (8004a1c <statemachine+0x141c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	dd0e      	ble.n	800499e <statemachine+0x139e>
						balisestate++;
 8004980:	4b2d      	ldr	r3, [pc, #180]	; (8004a38 <statemachine+0x1438>)
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	3301      	adds	r3, #1
 8004986:	b2da      	uxtb	r2, r3
 8004988:	4b2b      	ldr	r3, [pc, #172]	; (8004a38 <statemachine+0x1438>)
 800498a:	701a      	strb	r2, [r3, #0]
						BTN_B=0;
 800498c:	4b23      	ldr	r3, [pc, #140]	; (8004a1c <statemachine+0x141c>)
 800498e:	2200      	movs	r2, #0
 8004990:	601a      	str	r2, [r3, #0]
						BTN_A=0;
 8004992:	4b20      	ldr	r3, [pc, #128]	; (8004a14 <statemachine+0x1414>)
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
						HAL_TIM_Base_Start_IT(&htim7);
 8004998:	482e      	ldr	r0, [pc, #184]	; (8004a54 <statemachine+0x1454>)
 800499a:	f008 fa91 	bl	800cec0 <HAL_TIM_Base_Start_IT>
					  if(BTN_A>=1){
 800499e:	4b1d      	ldr	r3, [pc, #116]	; (8004a14 <statemachine+0x1414>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	dd0e      	ble.n	80049c4 <statemachine+0x13c4>
					  				  			 	state++;
 80049a6:	4b1c      	ldr	r3, [pc, #112]	; (8004a18 <statemachine+0x1418>)
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	3301      	adds	r3, #1
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	4b1a      	ldr	r3, [pc, #104]	; (8004a18 <statemachine+0x1418>)
 80049b0:	701a      	strb	r2, [r3, #0]
					  				  			 	BTN_A=0;
 80049b2:	4b18      	ldr	r3, [pc, #96]	; (8004a14 <statemachine+0x1414>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	601a      	str	r2, [r3, #0]
					  				  			 	BTN_B=0;
 80049b8:	4b18      	ldr	r3, [pc, #96]	; (8004a1c <statemachine+0x141c>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]
					  				  			 	settimeen=0;
 80049be:	4b19      	ldr	r3, [pc, #100]	; (8004a24 <statemachine+0x1424>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	601a      	str	r2, [r3, #0]
					  if(BTN_A_LONG>=1){
 80049c4:	4b16      	ldr	r3, [pc, #88]	; (8004a20 <statemachine+0x1420>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f340 8226 	ble.w	8004e1a <statemachine+0x181a>
					  				 									 									  			 	state--;
 80049ce:	4b12      	ldr	r3, [pc, #72]	; (8004a18 <statemachine+0x1418>)
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b2da      	uxtb	r2, r3
 80049d6:	4b10      	ldr	r3, [pc, #64]	; (8004a18 <statemachine+0x1418>)
 80049d8:	701a      	strb	r2, [r3, #0]
					  				 									 									  			 	BTN_A=0;
 80049da:	4b0e      	ldr	r3, [pc, #56]	; (8004a14 <statemachine+0x1414>)
 80049dc:	2200      	movs	r2, #0
 80049de:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_B=0;
 80049e0:	4b0e      	ldr	r3, [pc, #56]	; (8004a1c <statemachine+0x141c>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_A_LONG=0;
 80049e6:	4b0e      	ldr	r3, [pc, #56]	; (8004a20 <statemachine+0x1420>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]
					  break;
 80049ec:	e215      	b.n	8004e1a <statemachine+0x181a>
 80049ee:	bf00      	nop
 80049f0:	20000af0 	.word	0x20000af0
 80049f4:	476a6000 	.word	0x476a6000
 80049f8:	20000ae8 	.word	0x20000ae8
 80049fc:	447a0000 	.word	0x447a0000
 8004a00:	20000ae4 	.word	0x20000ae4
 8004a04:	0801af78 	.word	0x0801af78
 8004a08:	20000968 	.word	0x20000968
 8004a0c:	20000014 	.word	0x20000014
 8004a10:	0801af84 	.word	0x0801af84
 8004a14:	20000708 	.word	0x20000708
 8004a18:	20000478 	.word	0x20000478
 8004a1c:	2000070c 	.word	0x2000070c
 8004a20:	20000b50 	.word	0x20000b50
 8004a24:	20000b38 	.word	0x20000b38
 8004a28:	200006c8 	.word	0x200006c8
 8004a2c:	20000b35 	.word	0x20000b35
 8004a30:	20000b36 	.word	0x20000b36
 8004a34:	20000b34 	.word	0x20000b34
 8004a38:	2000047e 	.word	0x2000047e
 8004a3c:	2000000c 	.word	0x2000000c
 8004a40:	0801af8c 	.word	0x0801af8c
 8004a44:	20000944 	.word	0x20000944
 8004a48:	0801af94 	.word	0x0801af94
 8004a4c:	20000948 	.word	0x20000948
 8004a50:	0801af9c 	.word	0x0801af9c
 8004a54:	20001164 	.word	0x20001164
					  erasetime=HAL_GetTick();
 8004a58:	f001 fcd0 	bl	80063fc <HAL_GetTick>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	461a      	mov	r2, r3
 8004a60:	4bab      	ldr	r3, [pc, #684]	; (8004d10 <statemachine+0x1710>)
 8004a62:	601a      	str	r2, [r3, #0]
					  if(pagenumber+1>=MAX_WRITE_PAGE){
 8004a64:	4bab      	ldr	r3, [pc, #684]	; (8004d14 <statemachine+0x1714>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f246 32fd 	movw	r2, #25597	; 0x63fd
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	dd05      	ble.n	8004a7c <statemachine+0x147c>
						  HAL_TIM_Base_Stop_IT(&htim7);
 8004a70:	48a9      	ldr	r0, [pc, #676]	; (8004d18 <statemachine+0x1718>)
 8004a72:	f008 fa79 	bl	800cf68 <HAL_TIM_Base_Stop_IT>
						  balisestate=2;
 8004a76:	4ba9      	ldr	r3, [pc, #676]	; (8004d1c <statemachine+0x171c>)
 8004a78:	2202      	movs	r2, #2
 8004a7a:	701a      	strb	r2, [r3, #0]
					  if(enablewrite==1){
 8004a7c:	4ba8      	ldr	r3, [pc, #672]	; (8004d20 <statemachine+0x1720>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	f040 80b0 	bne.w	8004be6 <statemachine+0x15e6>
						  oldlat=myData.latitude;
 8004a86:	4ba7      	ldr	r3, [pc, #668]	; (8004d24 <statemachine+0x1724>)
 8004a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8c:	49a6      	ldr	r1, [pc, #664]	; (8004d28 <statemachine+0x1728>)
 8004a8e:	e9c1 2300 	strd	r2, r3, [r1]
						  oldlong=myData.longitude;
 8004a92:	4ba4      	ldr	r3, [pc, #656]	; (8004d24 <statemachine+0x1724>)
 8004a94:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004a98:	49a4      	ldr	r1, [pc, #656]	; (8004d2c <statemachine+0x172c>)
 8004a9a:	e9c1 2300 	strd	r2, r3, [r1]
						  nmea_parse(&myData, DataBuffer);
 8004a9e:	49a4      	ldr	r1, [pc, #656]	; (8004d30 <statemachine+0x1730>)
 8004aa0:	48a0      	ldr	r0, [pc, #640]	; (8004d24 <statemachine+0x1724>)
 8004aa2:	f7fd fb1f 	bl	80020e4 <nmea_parse>
						  if(distancecalc(oldlat, myData.latitude,oldlong, myData.longitude) > 139.0){//correspond  500kmh pendant 1sec
 8004aa6:	4ba0      	ldr	r3, [pc, #640]	; (8004d28 <statemachine+0x1728>)
 8004aa8:	ed93 7b00 	vldr	d7, [r3]
 8004aac:	4b9d      	ldr	r3, [pc, #628]	; (8004d24 <statemachine+0x1724>)
 8004aae:	ed93 6b00 	vldr	d6, [r3]
 8004ab2:	4b9e      	ldr	r3, [pc, #632]	; (8004d2c <statemachine+0x172c>)
 8004ab4:	ed93 5b00 	vldr	d5, [r3]
 8004ab8:	4b9a      	ldr	r3, [pc, #616]	; (8004d24 <statemachine+0x1724>)
 8004aba:	ed93 4b04 	vldr	d4, [r3, #16]
 8004abe:	eeb0 3a44 	vmov.f32	s6, s8
 8004ac2:	eef0 3a64 	vmov.f32	s7, s9
 8004ac6:	eeb0 2a45 	vmov.f32	s4, s10
 8004aca:	eef0 2a65 	vmov.f32	s5, s11
 8004ace:	eeb0 1a46 	vmov.f32	s2, s12
 8004ad2:	eef0 1a66 	vmov.f32	s3, s13
 8004ad6:	eeb0 0a47 	vmov.f32	s0, s14
 8004ada:	eef0 0a67 	vmov.f32	s1, s15
 8004ade:	f7fd fbb3 	bl	8002248 <distancecalc>
 8004ae2:	ec51 0b10 	vmov	r0, r1, d0
 8004ae6:	a388      	add	r3, pc, #544	; (adr r3, 8004d08 <statemachine+0x1708>)
 8004ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aec:	f7fc f814 	bl	8000b18 <__aeabi_dcmpgt>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d02b      	beq.n	8004b4e <statemachine+0x154e>
							  myData.latitude=oldlat;
 8004af6:	4b8c      	ldr	r3, [pc, #560]	; (8004d28 <statemachine+0x1728>)
 8004af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afc:	4989      	ldr	r1, [pc, #548]	; (8004d24 <statemachine+0x1724>)
 8004afe:	e9c1 2300 	strd	r2, r3, [r1]
							  myData.longitude=oldlong;
 8004b02:	4b8a      	ldr	r3, [pc, #552]	; (8004d2c <statemachine+0x172c>)
 8004b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b08:	4986      	ldr	r1, [pc, #536]	; (8004d24 <statemachine+0x1724>)
 8004b0a:	e9c1 2304 	strd	r2, r3, [r1, #16]
							  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,myData.hdop);
 8004b0e:	4b89      	ldr	r3, [pc, #548]	; (8004d34 <statemachine+0x1734>)
 8004b10:	edd3 7a00 	vldr	s15, [r3]
 8004b14:	4b88      	ldr	r3, [pc, #544]	; (8004d38 <statemachine+0x1738>)
 8004b16:	ed93 7a00 	vldr	s14, [r3]
 8004b1a:	4b82      	ldr	r3, [pc, #520]	; (8004d24 <statemachine+0x1724>)
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1e:	4a81      	ldr	r2, [pc, #516]	; (8004d24 <statemachine+0x1724>)
 8004b20:	edd2 6a08 	vldr	s13, [r2, #32]
 8004b24:	eeb0 1a66 	vmov.f32	s2, s13
 8004b28:	461a      	mov	r2, r3
 8004b2a:	497e      	ldr	r1, [pc, #504]	; (8004d24 <statemachine+0x1724>)
 8004b2c:	eef0 0a47 	vmov.f32	s1, s14
 8004b30:	eeb0 0a67 	vmov.f32	s0, s15
 8004b34:	4881      	ldr	r0, [pc, #516]	; (8004d3c <statemachine+0x173c>)
 8004b36:	f7fd fd57 	bl	80025e8 <csvframe>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	4a80      	ldr	r2, [pc, #512]	; (8004d40 <statemachine+0x1740>)
 8004b3e:	6013      	str	r3, [r2, #0]
							  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 8004b40:	4b7f      	ldr	r3, [pc, #508]	; (8004d40 <statemachine+0x1740>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4619      	mov	r1, r3
 8004b46:	487d      	ldr	r0, [pc, #500]	; (8004d3c <statemachine+0x173c>)
 8004b48:	f7fd fe84 	bl	8002854 <writebuffertoflash>
 8004b4c:	e048      	b.n	8004be0 <statemachine+0x15e0>
							  distanceparcouru=distanceparcouru + distancecalc(oldlat, myData.latitude,oldlong, myData.longitude);
 8004b4e:	4b76      	ldr	r3, [pc, #472]	; (8004d28 <statemachine+0x1728>)
 8004b50:	ed93 7b00 	vldr	d7, [r3]
 8004b54:	4b73      	ldr	r3, [pc, #460]	; (8004d24 <statemachine+0x1724>)
 8004b56:	ed93 6b00 	vldr	d6, [r3]
 8004b5a:	4b74      	ldr	r3, [pc, #464]	; (8004d2c <statemachine+0x172c>)
 8004b5c:	ed93 5b00 	vldr	d5, [r3]
 8004b60:	4b70      	ldr	r3, [pc, #448]	; (8004d24 <statemachine+0x1724>)
 8004b62:	ed93 4b04 	vldr	d4, [r3, #16]
 8004b66:	eeb0 3a44 	vmov.f32	s6, s8
 8004b6a:	eef0 3a64 	vmov.f32	s7, s9
 8004b6e:	eeb0 2a45 	vmov.f32	s4, s10
 8004b72:	eef0 2a65 	vmov.f32	s5, s11
 8004b76:	eeb0 1a46 	vmov.f32	s2, s12
 8004b7a:	eef0 1a66 	vmov.f32	s3, s13
 8004b7e:	eeb0 0a47 	vmov.f32	s0, s14
 8004b82:	eef0 0a67 	vmov.f32	s1, s15
 8004b86:	f7fd fb5f 	bl	8002248 <distancecalc>
 8004b8a:	ec51 0b10 	vmov	r0, r1, d0
 8004b8e:	4b6d      	ldr	r3, [pc, #436]	; (8004d44 <statemachine+0x1744>)
 8004b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b94:	f7fb fb7a 	bl	800028c <__adddf3>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	4969      	ldr	r1, [pc, #420]	; (8004d44 <statemachine+0x1744>)
 8004b9e:	e9c1 2300 	strd	r2, r3, [r1]
							  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,myData.hdop);
 8004ba2:	4b64      	ldr	r3, [pc, #400]	; (8004d34 <statemachine+0x1734>)
 8004ba4:	edd3 7a00 	vldr	s15, [r3]
 8004ba8:	4b63      	ldr	r3, [pc, #396]	; (8004d38 <statemachine+0x1738>)
 8004baa:	ed93 7a00 	vldr	s14, [r3]
 8004bae:	4b5d      	ldr	r3, [pc, #372]	; (8004d24 <statemachine+0x1724>)
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	4a5c      	ldr	r2, [pc, #368]	; (8004d24 <statemachine+0x1724>)
 8004bb4:	edd2 6a08 	vldr	s13, [r2, #32]
 8004bb8:	eeb0 1a66 	vmov.f32	s2, s13
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	4959      	ldr	r1, [pc, #356]	; (8004d24 <statemachine+0x1724>)
 8004bc0:	eef0 0a47 	vmov.f32	s1, s14
 8004bc4:	eeb0 0a67 	vmov.f32	s0, s15
 8004bc8:	485c      	ldr	r0, [pc, #368]	; (8004d3c <statemachine+0x173c>)
 8004bca:	f7fd fd0d 	bl	80025e8 <csvframe>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	4a5b      	ldr	r2, [pc, #364]	; (8004d40 <statemachine+0x1740>)
 8004bd2:	6013      	str	r3, [r2, #0]
							  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 8004bd4:	4b5a      	ldr	r3, [pc, #360]	; (8004d40 <statemachine+0x1740>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4619      	mov	r1, r3
 8004bda:	4858      	ldr	r0, [pc, #352]	; (8004d3c <statemachine+0x173c>)
 8004bdc:	f7fd fe3a 	bl	8002854 <writebuffertoflash>
						  enablewrite=0;
 8004be0:	4b4f      	ldr	r3, [pc, #316]	; (8004d20 <statemachine+0x1720>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]
					  if(doubledonnee==0){
 8004be6:	4b58      	ldr	r3, [pc, #352]	; (8004d48 <statemachine+0x1748>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d111      	bne.n	8004c12 <statemachine+0x1612>
					 	ssd1306_SetCursor(32,32);
 8004bee:	2120      	movs	r1, #32
 8004bf0:	2020      	movs	r0, #32
 8004bf2:	f7fe f8a1 	bl	8002d38 <ssd1306_SetCursor>
					 	snprintf((char *)bufferscreen,50,"p=%d",pagenumber);
 8004bf6:	4b47      	ldr	r3, [pc, #284]	; (8004d14 <statemachine+0x1714>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a54      	ldr	r2, [pc, #336]	; (8004d4c <statemachine+0x174c>)
 8004bfc:	2132      	movs	r1, #50	; 0x32
 8004bfe:	4854      	ldr	r0, [pc, #336]	; (8004d50 <statemachine+0x1750>)
 8004c00:	f011 fd64 	bl	80166cc <sniprintf>
					 	ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004c04:	4a53      	ldr	r2, [pc, #332]	; (8004d54 <statemachine+0x1754>)
 8004c06:	2301      	movs	r3, #1
 8004c08:	ca06      	ldmia	r2, {r1, r2}
 8004c0a:	4851      	ldr	r0, [pc, #324]	; (8004d50 <statemachine+0x1750>)
 8004c0c:	f7fe f86e 	bl	8002cec <ssd1306_WriteString>
 8004c10:	e013      	b.n	8004c3a <statemachine+0x163a>
					 	ssd1306_SetCursor(32,32);
 8004c12:	2120      	movs	r1, #32
 8004c14:	2020      	movs	r0, #32
 8004c16:	f7fe f88f 	bl	8002d38 <ssd1306_SetCursor>
					 	snprintf((char  *)bufferscreen,50,"d=%0.1lfm",distanceparcouru);
 8004c1a:	4b4a      	ldr	r3, [pc, #296]	; (8004d44 <statemachine+0x1744>)
 8004c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c20:	e9cd 2300 	strd	r2, r3, [sp]
 8004c24:	4a4c      	ldr	r2, [pc, #304]	; (8004d58 <statemachine+0x1758>)
 8004c26:	2132      	movs	r1, #50	; 0x32
 8004c28:	4849      	ldr	r0, [pc, #292]	; (8004d50 <statemachine+0x1750>)
 8004c2a:	f011 fd4f 	bl	80166cc <sniprintf>
					 	ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004c2e:	4a49      	ldr	r2, [pc, #292]	; (8004d54 <statemachine+0x1754>)
 8004c30:	2301      	movs	r3, #1
 8004c32:	ca06      	ldmia	r2, {r1, r2}
 8004c34:	4846      	ldr	r0, [pc, #280]	; (8004d50 <statemachine+0x1750>)
 8004c36:	f7fe f859 	bl	8002cec <ssd1306_WriteString>
					 	ssd1306_SetCursor(32,42);
 8004c3a:	212a      	movs	r1, #42	; 0x2a
 8004c3c:	2020      	movs	r0, #32
 8004c3e:	f7fe f87b 	bl	8002d38 <ssd1306_SetCursor>
					 	snprintf((char  *)bufferscreen,50, "sat=%d",myData.satelliteCount);
 8004c42:	4b38      	ldr	r3, [pc, #224]	; (8004d24 <statemachine+0x1724>)
 8004c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c46:	4a45      	ldr	r2, [pc, #276]	; (8004d5c <statemachine+0x175c>)
 8004c48:	2132      	movs	r1, #50	; 0x32
 8004c4a:	4841      	ldr	r0, [pc, #260]	; (8004d50 <statemachine+0x1750>)
 8004c4c:	f011 fd3e 	bl	80166cc <sniprintf>
					 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8004c50:	4a43      	ldr	r2, [pc, #268]	; (8004d60 <statemachine+0x1760>)
 8004c52:	2301      	movs	r3, #1
 8004c54:	ca06      	ldmia	r2, {r1, r2}
 8004c56:	483e      	ldr	r0, [pc, #248]	; (8004d50 <statemachine+0x1750>)
 8004c58:	f7fe f848 	bl	8002cec <ssd1306_WriteString>
					 	batterygauge(vbat,34, 50,1);
 8004c5c:	4b36      	ldr	r3, [pc, #216]	; (8004d38 <statemachine+0x1738>)
 8004c5e:	edd3 7a00 	vldr	s15, [r3]
 8004c62:	2201      	movs	r2, #1
 8004c64:	2132      	movs	r1, #50	; 0x32
 8004c66:	2022      	movs	r0, #34	; 0x22
 8004c68:	eeb0 0a67 	vmov.f32	s0, s15
 8004c6c:	f7fe fa80 	bl	8003170 <batterygauge>
					 	ssd1306_SetCursor(60,50);
 8004c70:	2132      	movs	r1, #50	; 0x32
 8004c72:	203c      	movs	r0, #60	; 0x3c
 8004c74:	f7fe f860 	bl	8002d38 <ssd1306_SetCursor>
					 	snprintf((char  *)bufferscreen,50, "%0.2fV",vbat);
 8004c78:	4b2f      	ldr	r3, [pc, #188]	; (8004d38 <statemachine+0x1738>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7fb fc63 	bl	8000548 <__aeabi_f2d>
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	e9cd 2300 	strd	r2, r3, [sp]
 8004c8a:	4a36      	ldr	r2, [pc, #216]	; (8004d64 <statemachine+0x1764>)
 8004c8c:	2132      	movs	r1, #50	; 0x32
 8004c8e:	4830      	ldr	r0, [pc, #192]	; (8004d50 <statemachine+0x1750>)
 8004c90:	f011 fd1c 	bl	80166cc <sniprintf>
					 	if(cptdoubledonnee==3){
 8004c94:	4b34      	ldr	r3, [pc, #208]	; (8004d68 <statemachine+0x1768>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b03      	cmp	r3, #3
 8004c9a:	d108      	bne.n	8004cae <statemachine+0x16ae>
					 	  		doubledonnee=1-doubledonnee;
 8004c9c:	4b2a      	ldr	r3, [pc, #168]	; (8004d48 <statemachine+0x1748>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f1c3 0301 	rsb	r3, r3, #1
 8004ca4:	4a28      	ldr	r2, [pc, #160]	; (8004d48 <statemachine+0x1748>)
 8004ca6:	6013      	str	r3, [r2, #0]
					 	  		cptdoubledonnee=0;
 8004ca8:	4b2f      	ldr	r3, [pc, #188]	; (8004d68 <statemachine+0x1768>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	601a      	str	r2, [r3, #0]
					 	erasetime=HAL_GetTick()-erasetime;
 8004cae:	f001 fba5 	bl	80063fc <HAL_GetTick>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	4a16      	ldr	r2, [pc, #88]	; (8004d10 <statemachine+0x1710>)
 8004cb6:	6812      	ldr	r2, [r2, #0]
 8004cb8:	1a9b      	subs	r3, r3, r2
 8004cba:	461a      	mov	r2, r3
 8004cbc:	4b14      	ldr	r3, [pc, #80]	; (8004d10 <statemachine+0x1710>)
 8004cbe:	601a      	str	r2, [r3, #0]
					  if(BTN_B>=1){
 8004cc0:	4b2a      	ldr	r3, [pc, #168]	; (8004d6c <statemachine+0x176c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	dd0e      	ble.n	8004ce6 <statemachine+0x16e6>
					  						  balisestate--;
 8004cc8:	4b14      	ldr	r3, [pc, #80]	; (8004d1c <statemachine+0x171c>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	4b12      	ldr	r3, [pc, #72]	; (8004d1c <statemachine+0x171c>)
 8004cd2:	701a      	strb	r2, [r3, #0]
					  						  BTN_B=0;
 8004cd4:	4b25      	ldr	r3, [pc, #148]	; (8004d6c <statemachine+0x176c>)
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	601a      	str	r2, [r3, #0]
					  						  BTN_A=0;
 8004cda:	4b25      	ldr	r3, [pc, #148]	; (8004d70 <statemachine+0x1770>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]
					  						  HAL_TIM_Base_Stop_IT(&htim7);
 8004ce0:	480d      	ldr	r0, [pc, #52]	; (8004d18 <statemachine+0x1718>)
 8004ce2:	f008 f941 	bl	800cf68 <HAL_TIM_Base_Stop_IT>
					  if(BTN_B_LONG>=1){
 8004ce6:	4b23      	ldr	r3, [pc, #140]	; (8004d74 <statemachine+0x1774>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	f340 8097 	ble.w	8004e1e <statemachine+0x181e>
						distanceparcouru=0;
 8004cf0:	4914      	ldr	r1, [pc, #80]	; (8004d44 <statemachine+0x1744>)
 8004cf2:	f04f 0200 	mov.w	r2, #0
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	e9c1 2300 	strd	r2, r3, [r1]
					  	BTN_B_LONG=0;
 8004cfe:	4b1d      	ldr	r3, [pc, #116]	; (8004d74 <statemachine+0x1774>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	601a      	str	r2, [r3, #0]
					  break;
 8004d04:	e08b      	b.n	8004e1e <statemachine+0x181e>
 8004d06:	bf00      	nop
 8004d08:	00000000 	.word	0x00000000
 8004d0c:	40616000 	.word	0x40616000
 8004d10:	20000afc 	.word	0x20000afc
 8004d14:	20000948 	.word	0x20000948
 8004d18:	20001164 	.word	0x20001164
 8004d1c:	2000047e 	.word	0x2000047e
 8004d20:	20000b30 	.word	0x20000b30
 8004d24:	200006c8 	.word	0x200006c8
 8004d28:	20000b20 	.word	0x20000b20
 8004d2c:	20000b28 	.word	0x20000b28
 8004d30:	200004c4 	.word	0x200004c4
 8004d34:	20000738 	.word	0x20000738
 8004d38:	20000740 	.word	0x20000740
 8004d3c:	20000744 	.word	0x20000744
 8004d40:	20000af8 	.word	0x20000af8
 8004d44:	20000b18 	.word	0x20000b18
 8004d48:	20000b0c 	.word	0x20000b0c
 8004d4c:	0801afa4 	.word	0x0801afa4
 8004d50:	20000968 	.word	0x20000968
 8004d54:	20000014 	.word	0x20000014
 8004d58:	0801afac 	.word	0x0801afac
 8004d5c:	0801afb8 	.word	0x0801afb8
 8004d60:	2000000c 	.word	0x2000000c
 8004d64:	0801afc0 	.word	0x0801afc0
 8004d68:	20000b10 	.word	0x20000b10
 8004d6c:	2000070c 	.word	0x2000070c
 8004d70:	20000708 	.word	0x20000708
 8004d74:	20000b4c 	.word	0x20000b4c
					  ssd1306_SetCursor(32,32);
 8004d78:	2120      	movs	r1, #32
 8004d7a:	2020      	movs	r0, #32
 8004d7c:	f7fd ffdc 	bl	8002d38 <ssd1306_SetCursor>
					  ssd1306_WriteString("fin de",Font_6x8,White);
 8004d80:	4aa0      	ldr	r2, [pc, #640]	; (8005004 <statemachine+0x1a04>)
 8004d82:	2301      	movs	r3, #1
 8004d84:	ca06      	ldmia	r2, {r1, r2}
 8004d86:	48a0      	ldr	r0, [pc, #640]	; (8005008 <statemachine+0x1a08>)
 8004d88:	f7fd ffb0 	bl	8002cec <ssd1306_WriteString>
					  ssd1306_SetCursor(32,40);
 8004d8c:	2128      	movs	r1, #40	; 0x28
 8004d8e:	2020      	movs	r0, #32
 8004d90:	f7fd ffd2 	bl	8002d38 <ssd1306_SetCursor>
					  ssd1306_WriteString("memoire",Font_6x8,White);
 8004d94:	4a9b      	ldr	r2, [pc, #620]	; (8005004 <statemachine+0x1a04>)
 8004d96:	2301      	movs	r3, #1
 8004d98:	ca06      	ldmia	r2, {r1, r2}
 8004d9a:	489c      	ldr	r0, [pc, #624]	; (800500c <statemachine+0x1a0c>)
 8004d9c:	f7fd ffa6 	bl	8002cec <ssd1306_WriteString>
					  ssd1306_SetCursor(32,48);
 8004da0:	2130      	movs	r1, #48	; 0x30
 8004da2:	2020      	movs	r0, #32
 8004da4:	f7fd ffc8 	bl	8002d38 <ssd1306_SetCursor>
					  snprintf((char *)bufferscreen,50,"%d,%d",pageoffset,pagenumber);
 8004da8:	4b99      	ldr	r3, [pc, #612]	; (8005010 <statemachine+0x1a10>)
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	4b99      	ldr	r3, [pc, #612]	; (8005014 <statemachine+0x1a14>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	4613      	mov	r3, r2
 8004db4:	4a98      	ldr	r2, [pc, #608]	; (8005018 <statemachine+0x1a18>)
 8004db6:	2132      	movs	r1, #50	; 0x32
 8004db8:	4898      	ldr	r0, [pc, #608]	; (800501c <statemachine+0x1a1c>)
 8004dba:	f011 fc87 	bl	80166cc <sniprintf>
					  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8004dbe:	4a91      	ldr	r2, [pc, #580]	; (8005004 <statemachine+0x1a04>)
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	ca06      	ldmia	r2, {r1, r2}
 8004dc4:	4895      	ldr	r0, [pc, #596]	; (800501c <statemachine+0x1a1c>)
 8004dc6:	f7fd ff91 	bl	8002cec <ssd1306_WriteString>
					  if(BTN_A>=1){
 8004dca:	4b95      	ldr	r3, [pc, #596]	; (8005020 <statemachine+0x1a20>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	dd0e      	ble.n	8004df0 <statemachine+0x17f0>
					  				  			 	state++;
 8004dd2:	4b94      	ldr	r3, [pc, #592]	; (8005024 <statemachine+0x1a24>)
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	4b92      	ldr	r3, [pc, #584]	; (8005024 <statemachine+0x1a24>)
 8004ddc:	701a      	strb	r2, [r3, #0]
					  				  			 	BTN_A=0;
 8004dde:	4b90      	ldr	r3, [pc, #576]	; (8005020 <statemachine+0x1a20>)
 8004de0:	2200      	movs	r2, #0
 8004de2:	601a      	str	r2, [r3, #0]
					  				  			 	BTN_B=0;
 8004de4:	4b90      	ldr	r3, [pc, #576]	; (8005028 <statemachine+0x1a28>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	601a      	str	r2, [r3, #0]
					  				  			settimeen=0;
 8004dea:	4b90      	ldr	r3, [pc, #576]	; (800502c <statemachine+0x1a2c>)
 8004dec:	2200      	movs	r2, #0
 8004dee:	601a      	str	r2, [r3, #0]
					  if(BTN_A_LONG>=1){
 8004df0:	4b8f      	ldr	r3, [pc, #572]	; (8005030 <statemachine+0x1a30>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f340 8386 	ble.w	8005506 <statemachine+0x1f06>
					  				 									 									  			 	state--;
 8004dfa:	4b8a      	ldr	r3, [pc, #552]	; (8005024 <statemachine+0x1a24>)
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	4b88      	ldr	r3, [pc, #544]	; (8005024 <statemachine+0x1a24>)
 8004e04:	701a      	strb	r2, [r3, #0]
					  				 									 									  			 	BTN_A=0;
 8004e06:	4b86      	ldr	r3, [pc, #536]	; (8005020 <statemachine+0x1a20>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_B=0;
 8004e0c:	4b86      	ldr	r3, [pc, #536]	; (8005028 <statemachine+0x1a28>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_A_LONG=0;
 8004e12:	4b87      	ldr	r3, [pc, #540]	; (8005030 <statemachine+0x1a30>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	601a      	str	r2, [r3, #0]
				  break;
 8004e18:	e375      	b.n	8005506 <statemachine+0x1f06>
					  break;
 8004e1a:	bf00      	nop
 8004e1c:	e373      	b.n	8005506 <statemachine+0x1f06>
					  break;
 8004e1e:	bf00      	nop
				  break;
 8004e20:	e371      	b.n	8005506 <statemachine+0x1f06>


			  case STATE_USB:
				  ssd1306_Fill(Black);
 8004e22:	2000      	movs	r0, #0
 8004e24:	f7fd fe46 	bl	8002ab4 <ssd1306_Fill>
				  ssd1306_SetCursor(32,32);
 8004e28:	2120      	movs	r1, #32
 8004e2a:	2020      	movs	r0, #32
 8004e2c:	f7fd ff84 	bl	8002d38 <ssd1306_SetCursor>
				  ssd1306_WriteString("usb",Font_6x8,White);
 8004e30:	4a74      	ldr	r2, [pc, #464]	; (8005004 <statemachine+0x1a04>)
 8004e32:	2301      	movs	r3, #1
 8004e34:	ca06      	ldmia	r2, {r1, r2}
 8004e36:	487f      	ldr	r0, [pc, #508]	; (8005034 <statemachine+0x1a34>)
 8004e38:	f7fd ff58 	bl	8002cec <ssd1306_WriteString>
				  switch(usbstate){
 8004e3c:	4b7e      	ldr	r3, [pc, #504]	; (8005038 <statemachine+0x1a38>)
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	f000 8161 	beq.w	8005108 <statemachine+0x1b08>
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	f300 835f 	bgt.w	800550a <statemachine+0x1f0a>
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <statemachine+0x1856>
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d042      	beq.n	8004eda <statemachine+0x18da>
				 									 									  			 	BTN_B=0;
				 									 									  			 	BTN_A_LONG=0;
				 									 									  	}
				 					 break;
				 				  }
				  break;
 8004e54:	e359      	b.n	800550a <statemachine+0x1f0a>
				 					  ssd1306_SetCursor(32,40);
 8004e56:	2128      	movs	r1, #40	; 0x28
 8004e58:	2020      	movs	r0, #32
 8004e5a:	f7fd ff6d 	bl	8002d38 <ssd1306_SetCursor>
				 					  ssd1306_WriteString("do nothing",Font_6x8,White);
 8004e5e:	4a69      	ldr	r2, [pc, #420]	; (8005004 <statemachine+0x1a04>)
 8004e60:	2301      	movs	r3, #1
 8004e62:	ca06      	ldmia	r2, {r1, r2}
 8004e64:	4875      	ldr	r0, [pc, #468]	; (800503c <statemachine+0x1a3c>)
 8004e66:	f7fd ff41 	bl	8002cec <ssd1306_WriteString>
				 					  usbtransmiten=0;
 8004e6a:	4b75      	ldr	r3, [pc, #468]	; (8005040 <statemachine+0x1a40>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	601a      	str	r2, [r3, #0]
				 					  if(BTN_B>=1){
 8004e70:	4b6d      	ldr	r3, [pc, #436]	; (8005028 <statemachine+0x1a28>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	dd0b      	ble.n	8004e90 <statemachine+0x1890>
				 						  usbstate++;
 8004e78:	4b6f      	ldr	r3, [pc, #444]	; (8005038 <statemachine+0x1a38>)
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	b2da      	uxtb	r2, r3
 8004e80:	4b6d      	ldr	r3, [pc, #436]	; (8005038 <statemachine+0x1a38>)
 8004e82:	701a      	strb	r2, [r3, #0]
				 						  BTN_B=0;
 8004e84:	4b68      	ldr	r3, [pc, #416]	; (8005028 <statemachine+0x1a28>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	601a      	str	r2, [r3, #0]
				 						  BTN_A=0;
 8004e8a:	4b65      	ldr	r3, [pc, #404]	; (8005020 <statemachine+0x1a20>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 8004e90:	4b63      	ldr	r3, [pc, #396]	; (8005020 <statemachine+0x1a20>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	dd0b      	ble.n	8004eb0 <statemachine+0x18b0>
				 						 state++;
 8004e98:	4b62      	ldr	r3, [pc, #392]	; (8005024 <statemachine+0x1a24>)
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	4b60      	ldr	r3, [pc, #384]	; (8005024 <statemachine+0x1a24>)
 8004ea2:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 8004ea4:	4b5e      	ldr	r3, [pc, #376]	; (8005020 <statemachine+0x1a20>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 8004eaa:	4b5f      	ldr	r3, [pc, #380]	; (8005028 <statemachine+0x1a28>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
				 					if(BTN_A_LONG>=1){
 8004eb0:	4b5f      	ldr	r3, [pc, #380]	; (8005030 <statemachine+0x1a30>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f340 8207 	ble.w	80052c8 <statemachine+0x1cc8>
				 									 									 									  			 	state--;
 8004eba:	4b5a      	ldr	r3, [pc, #360]	; (8005024 <statemachine+0x1a24>)
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b2da      	uxtb	r2, r3
 8004ec2:	4b58      	ldr	r3, [pc, #352]	; (8005024 <statemachine+0x1a24>)
 8004ec4:	701a      	strb	r2, [r3, #0]
				 									 									 									  			 	BTN_A=0;
 8004ec6:	4b56      	ldr	r3, [pc, #344]	; (8005020 <statemachine+0x1a20>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]
				 									 									 									  			 	BTN_B=0;
 8004ecc:	4b56      	ldr	r3, [pc, #344]	; (8005028 <statemachine+0x1a28>)
 8004ece:	2200      	movs	r2, #0
 8004ed0:	601a      	str	r2, [r3, #0]
				 									 									 									  			 	BTN_A_LONG=0;
 8004ed2:	4b57      	ldr	r3, [pc, #348]	; (8005030 <statemachine+0x1a30>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	601a      	str	r2, [r3, #0]
				 					  break;
 8004ed8:	e1f6      	b.n	80052c8 <statemachine+0x1cc8>
				 					 ssd1306_SetCursor(32,40);
 8004eda:	2128      	movs	r1, #40	; 0x28
 8004edc:	2020      	movs	r0, #32
 8004ede:	f7fd ff2b 	bl	8002d38 <ssd1306_SetCursor>
				 					ssd1306_WriteString("Push A",Font_6x8,White);
 8004ee2:	4a48      	ldr	r2, [pc, #288]	; (8005004 <statemachine+0x1a04>)
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	ca06      	ldmia	r2, {r1, r2}
 8004ee8:	4856      	ldr	r0, [pc, #344]	; (8005044 <statemachine+0x1a44>)
 8004eea:	f7fd feff 	bl	8002cec <ssd1306_WriteString>
				 					ssd1306_SetCursor(32,48);
 8004eee:	2130      	movs	r1, #48	; 0x30
 8004ef0:	2020      	movs	r0, #32
 8004ef2:	f7fd ff21 	bl	8002d38 <ssd1306_SetCursor>
				 					ssd1306_WriteString("to erase",Font_6x8,White);
 8004ef6:	4a43      	ldr	r2, [pc, #268]	; (8005004 <statemachine+0x1a04>)
 8004ef8:	2301      	movs	r3, #1
 8004efa:	ca06      	ldmia	r2, {r1, r2}
 8004efc:	4852      	ldr	r0, [pc, #328]	; (8005048 <statemachine+0x1a48>)
 8004efe:	f7fd fef5 	bl	8002cec <ssd1306_WriteString>
				 					if(erasedisplay==1){
 8004f02:	4b52      	ldr	r3, [pc, #328]	; (800504c <statemachine+0x1a4c>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d137      	bne.n	8004f7a <statemachine+0x197a>
					 					 ssd1306_Fill(Black);
 8004f0a:	2000      	movs	r0, #0
 8004f0c:	f7fd fdd2 	bl	8002ab4 <ssd1306_Fill>
					 					 ssd1306_SetCursor(32,32);
 8004f10:	2120      	movs	r1, #32
 8004f12:	2020      	movs	r0, #32
 8004f14:	f7fd ff10 	bl	8002d38 <ssd1306_SetCursor>
					 					ssd1306_WriteString("usb",Font_6x8,White);
 8004f18:	4a3a      	ldr	r2, [pc, #232]	; (8005004 <statemachine+0x1a04>)
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	ca06      	ldmia	r2, {r1, r2}
 8004f1e:	4845      	ldr	r0, [pc, #276]	; (8005034 <statemachine+0x1a34>)
 8004f20:	f7fd fee4 	bl	8002cec <ssd1306_WriteString>
					 					ssd1306_SetCursor(32,40);
 8004f24:	2128      	movs	r1, #40	; 0x28
 8004f26:	2020      	movs	r0, #32
 8004f28:	f7fd ff06 	bl	8002d38 <ssd1306_SetCursor>
					 					ssd1306_WriteString("FIN",Font_7x10,White);
 8004f2c:	4a48      	ldr	r2, [pc, #288]	; (8005050 <statemachine+0x1a50>)
 8004f2e:	2301      	movs	r3, #1
 8004f30:	ca06      	ldmia	r2, {r1, r2}
 8004f32:	4848      	ldr	r0, [pc, #288]	; (8005054 <statemachine+0x1a54>)
 8004f34:	f7fd feda 	bl	8002cec <ssd1306_WriteString>
					 					ssd1306_SetCursor(32,56);
 8004f38:	2138      	movs	r1, #56	; 0x38
 8004f3a:	2020      	movs	r0, #32
 8004f3c:	f7fd fefc 	bl	8002d38 <ssd1306_SetCursor>
				 						snprintf((char  *)bufferscreen,50,"t=%0.2f",(float)erasetime/1000);
 8004f40:	4b45      	ldr	r3, [pc, #276]	; (8005058 <statemachine+0x1a58>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	ee07 3a90 	vmov	s15, r3
 8004f48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f4c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800505c <statemachine+0x1a5c>
 8004f50:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004f54:	ee16 0a90 	vmov	r0, s13
 8004f58:	f7fb faf6 	bl	8000548 <__aeabi_f2d>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	e9cd 2300 	strd	r2, r3, [sp]
 8004f64:	4a3e      	ldr	r2, [pc, #248]	; (8005060 <statemachine+0x1a60>)
 8004f66:	2132      	movs	r1, #50	; 0x32
 8004f68:	482c      	ldr	r0, [pc, #176]	; (800501c <statemachine+0x1a1c>)
 8004f6a:	f011 fbaf 	bl	80166cc <sniprintf>
				 						ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8004f6e:	4a25      	ldr	r2, [pc, #148]	; (8005004 <statemachine+0x1a04>)
 8004f70:	2301      	movs	r3, #1
 8004f72:	ca06      	ldmia	r2, {r1, r2}
 8004f74:	4829      	ldr	r0, [pc, #164]	; (800501c <statemachine+0x1a1c>)
 8004f76:	f7fd feb9 	bl	8002cec <ssd1306_WriteString>
				 					if(BTN_A>=1){
 8004f7a:	4b29      	ldr	r3, [pc, #164]	; (8005020 <statemachine+0x1a20>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f340 80b0 	ble.w	80050e4 <statemachine+0x1ae4>
				 						erasetime=HAL_GetTick();
 8004f84:	f001 fa3a 	bl	80063fc <HAL_GetTick>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	4b32      	ldr	r3, [pc, #200]	; (8005058 <statemachine+0x1a58>)
 8004f8e:	601a      	str	r2, [r3, #0]
				 						for(int i=0;i<=(int)floor((pagenumber)/16);i++){
 8004f90:	2300      	movs	r3, #0
 8004f92:	60bb      	str	r3, [r7, #8]
 8004f94:	e073      	b.n	800507e <statemachine+0x1a7e>
				 							ssd1306_Fill(Black);
 8004f96:	2000      	movs	r0, #0
 8004f98:	f7fd fd8c 	bl	8002ab4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,32);
 8004f9c:	2120      	movs	r1, #32
 8004f9e:	2020      	movs	r0, #32
 8004fa0:	f7fd feca 	bl	8002d38 <ssd1306_SetCursor>
				 							ssd1306_WriteString("usb",Font_6x8,White);
 8004fa4:	4a17      	ldr	r2, [pc, #92]	; (8005004 <statemachine+0x1a04>)
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	ca06      	ldmia	r2, {r1, r2}
 8004faa:	4822      	ldr	r0, [pc, #136]	; (8005034 <statemachine+0x1a34>)
 8004fac:	f7fd fe9e 	bl	8002cec <ssd1306_WriteString>
				 							SPIF_EraseSector(&hspif1,i);
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	482b      	ldr	r0, [pc, #172]	; (8005064 <statemachine+0x1a64>)
 8004fb6:	f00e fe10 	bl	8013bda <SPIF_EraseSector>
				 							if(i>=1){
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	dd55      	ble.n	800506c <statemachine+0x1a6c>
				 							percentage((float) (i*100)/((int)floor((pagenumber)/16)));
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	2264      	movs	r2, #100	; 0x64
 8004fc4:	fb02 f303 	mul.w	r3, r2, r3
 8004fc8:	ee07 3a90 	vmov	s15, r3
 8004fcc:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8004fd0:	4b10      	ldr	r3, [pc, #64]	; (8005014 <statemachine+0x1a14>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	da00      	bge.n	8004fda <statemachine+0x19da>
 8004fd8:	330f      	adds	r3, #15
 8004fda:	111b      	asrs	r3, r3, #4
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f7fb faa1 	bl	8000524 <__aeabi_i2d>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	4610      	mov	r0, r2
 8004fe8:	4619      	mov	r1, r3
 8004fea:	f7fb fdb5 	bl	8000b58 <__aeabi_d2iz>
 8004fee:	ee07 0a90 	vmov	s15, r0
 8004ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ff6:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8004ffa:	eeb0 0a47 	vmov.f32	s0, s14
 8004ffe:	f7fe fa33 	bl	8003468 <percentage>
 8005002:	e037      	b.n	8005074 <statemachine+0x1a74>
 8005004:	2000000c 	.word	0x2000000c
 8005008:	0801afc8 	.word	0x0801afc8
 800500c:	0801afd0 	.word	0x0801afd0
 8005010:	20000944 	.word	0x20000944
 8005014:	20000948 	.word	0x20000948
 8005018:	0801afd8 	.word	0x0801afd8
 800501c:	20000968 	.word	0x20000968
 8005020:	20000708 	.word	0x20000708
 8005024:	20000478 	.word	0x20000478
 8005028:	2000070c 	.word	0x2000070c
 800502c:	20000b38 	.word	0x20000b38
 8005030:	20000b50 	.word	0x20000b50
 8005034:	0801afe0 	.word	0x0801afe0
 8005038:	2000047d 	.word	0x2000047d
 800503c:	0801afe4 	.word	0x0801afe4
 8005040:	20000b04 	.word	0x20000b04
 8005044:	0801aff0 	.word	0x0801aff0
 8005048:	0801aff8 	.word	0x0801aff8
 800504c:	20000b00 	.word	0x20000b00
 8005050:	20000014 	.word	0x20000014
 8005054:	0801b004 	.word	0x0801b004
 8005058:	20000afc 	.word	0x20000afc
 800505c:	447a0000 	.word	0x447a0000
 8005060:	0801b008 	.word	0x0801b008
 8005064:	20000710 	.word	0x20000710
 8005068:	00000000 	.word	0x00000000
				 								percentage((float) 0);
 800506c:	ed1f 0a02 	vldr	s0, [pc, #-8]	; 8005068 <statemachine+0x1a68>
 8005070:	f7fe f9fa 	bl	8003468 <percentage>
				 							ssd1306_UpdateScreen();
 8005074:	f7fd fd36 	bl	8002ae4 <ssd1306_UpdateScreen>
				 						for(int i=0;i<=(int)floor((pagenumber)/16);i++){
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	3301      	adds	r3, #1
 800507c:	60bb      	str	r3, [r7, #8]
 800507e:	4b95      	ldr	r3, [pc, #596]	; (80052d4 <statemachine+0x1cd4>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	da00      	bge.n	8005088 <statemachine+0x1a88>
 8005086:	330f      	adds	r3, #15
 8005088:	111b      	asrs	r3, r3, #4
 800508a:	4618      	mov	r0, r3
 800508c:	f7fb fa4a 	bl	8000524 <__aeabi_i2d>
 8005090:	4602      	mov	r2, r0
 8005092:	460b      	mov	r3, r1
 8005094:	4610      	mov	r0, r2
 8005096:	4619      	mov	r1, r3
 8005098:	f7fb fd5e 	bl	8000b58 <__aeabi_d2iz>
 800509c:	4602      	mov	r2, r0
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	4293      	cmp	r3, r2
 80050a2:	f77f af78 	ble.w	8004f96 <statemachine+0x1996>
				 						SPIF_EraseSector(&hspif1, (int)floor((MAX_WRITE_PAGE+1)/16));
 80050a6:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 80050aa:	488b      	ldr	r0, [pc, #556]	; (80052d8 <statemachine+0x1cd8>)
 80050ac:	f00e fd95 	bl	8013bda <SPIF_EraseSector>
				 						erasetime=HAL_GetTick()-erasetime;
 80050b0:	f001 f9a4 	bl	80063fc <HAL_GetTick>
 80050b4:	4603      	mov	r3, r0
 80050b6:	4a89      	ldr	r2, [pc, #548]	; (80052dc <statemachine+0x1cdc>)
 80050b8:	6812      	ldr	r2, [r2, #0]
 80050ba:	1a9b      	subs	r3, r3, r2
 80050bc:	461a      	mov	r2, r3
 80050be:	4b87      	ldr	r3, [pc, #540]	; (80052dc <statemachine+0x1cdc>)
 80050c0:	601a      	str	r2, [r3, #0]
				 						erasedisplay=1;
 80050c2:	4b87      	ldr	r3, [pc, #540]	; (80052e0 <statemachine+0x1ce0>)
 80050c4:	2201      	movs	r2, #1
 80050c6:	601a      	str	r2, [r3, #0]
				 						pageoffset=0;
 80050c8:	4b86      	ldr	r3, [pc, #536]	; (80052e4 <statemachine+0x1ce4>)
 80050ca:	2200      	movs	r2, #0
 80050cc:	601a      	str	r2, [r3, #0]
				 						pagenumber=0;
 80050ce:	4b81      	ldr	r3, [pc, #516]	; (80052d4 <statemachine+0x1cd4>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
				 						storeindex();
 80050d4:	f7fd fb12 	bl	80026fc <storeindex>
				 						BTN_A=0;
 80050d8:	4b83      	ldr	r3, [pc, #524]	; (80052e8 <statemachine+0x1ce8>)
 80050da:	2200      	movs	r2, #0
 80050dc:	601a      	str	r2, [r3, #0]
				 						BTN_B=0;
 80050de:	4b83      	ldr	r3, [pc, #524]	; (80052ec <statemachine+0x1cec>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	601a      	str	r2, [r3, #0]
				 					if(BTN_B>=1){
 80050e4:	4b81      	ldr	r3, [pc, #516]	; (80052ec <statemachine+0x1cec>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	f340 80ef 	ble.w	80052cc <statemachine+0x1ccc>
					 						usbstate++;
 80050ee:	4b80      	ldr	r3, [pc, #512]	; (80052f0 <statemachine+0x1cf0>)
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	3301      	adds	r3, #1
 80050f4:	b2da      	uxtb	r2, r3
 80050f6:	4b7e      	ldr	r3, [pc, #504]	; (80052f0 <statemachine+0x1cf0>)
 80050f8:	701a      	strb	r2, [r3, #0]
					 						  BTN_B=0;
 80050fa:	4b7c      	ldr	r3, [pc, #496]	; (80052ec <statemachine+0x1cec>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	601a      	str	r2, [r3, #0]
					 						  BTN_A=0;
 8005100:	4b79      	ldr	r3, [pc, #484]	; (80052e8 <statemachine+0x1ce8>)
 8005102:	2200      	movs	r2, #0
 8005104:	601a      	str	r2, [r3, #0]
				 			  break;
 8005106:	e0e1      	b.n	80052cc <statemachine+0x1ccc>
				 					ssd1306_Fill(Black);
 8005108:	2000      	movs	r0, #0
 800510a:	f7fd fcd3 	bl	8002ab4 <ssd1306_Fill>
				 					ssd1306_SetCursor(32,40);
 800510e:	2128      	movs	r1, #40	; 0x28
 8005110:	2020      	movs	r0, #32
 8005112:	f7fd fe11 	bl	8002d38 <ssd1306_SetCursor>
				 					ssd1306_WriteString("write",Font_6x8,White);
 8005116:	4a77      	ldr	r2, [pc, #476]	; (80052f4 <statemachine+0x1cf4>)
 8005118:	2301      	movs	r3, #1
 800511a:	ca06      	ldmia	r2, {r1, r2}
 800511c:	4876      	ldr	r0, [pc, #472]	; (80052f8 <statemachine+0x1cf8>)
 800511e:	f7fd fde5 	bl	8002cec <ssd1306_WriteString>
				 					if(pagenumber>0){
 8005122:	4b6c      	ldr	r3, [pc, #432]	; (80052d4 <statemachine+0x1cd4>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	dd7d      	ble.n	8005226 <statemachine+0x1c26>
				 					int i=0;
 800512a:	2300      	movs	r3, #0
 800512c:	607b      	str	r3, [r7, #4]
				 					if(usbtransmiten==0){
 800512e:	4b73      	ldr	r3, [pc, #460]	; (80052fc <statemachine+0x1cfc>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d165      	bne.n	8005202 <statemachine+0x1c02>
				 						while(i<pagenumber){
 8005136:	e036      	b.n	80051a6 <statemachine+0x1ba6>
				 							ssd1306_Fill(Black);
 8005138:	2000      	movs	r0, #0
 800513a:	f7fd fcbb 	bl	8002ab4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,32);
 800513e:	2120      	movs	r1, #32
 8005140:	2020      	movs	r0, #32
 8005142:	f7fd fdf9 	bl	8002d38 <ssd1306_SetCursor>
				 							ssd1306_WriteString("write",Font_6x8,White);
 8005146:	4a6b      	ldr	r2, [pc, #428]	; (80052f4 <statemachine+0x1cf4>)
 8005148:	2301      	movs	r3, #1
 800514a:	ca06      	ldmia	r2, {r1, r2}
 800514c:	486a      	ldr	r0, [pc, #424]	; (80052f8 <statemachine+0x1cf8>)
 800514e:	f7fd fdcd 	bl	8002cec <ssd1306_WriteString>
				 							SPIF_ReadPage(&hspif1,i, (uint8_t  *)flashread, 256, 0);
 8005152:	6879      	ldr	r1, [r7, #4]
 8005154:	2300      	movs	r3, #0
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	f44f 7380 	mov.w	r3, #256	; 0x100
 800515c:	4a68      	ldr	r2, [pc, #416]	; (8005300 <statemachine+0x1d00>)
 800515e:	485e      	ldr	r0, [pc, #376]	; (80052d8 <statemachine+0x1cd8>)
 8005160:	f00e fddc 	bl	8013d1c <SPIF_ReadPage>
				 							CDC_Transmit_FS((char  * )flashread,256);
 8005164:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005168:	4865      	ldr	r0, [pc, #404]	; (8005300 <statemachine+0x1d00>)
 800516a:	f00e fed7 	bl	8013f1c <CDC_Transmit_FS>
				 							percentage((float) (i*100)/pagenumber);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2264      	movs	r2, #100	; 0x64
 8005172:	fb02 f303 	mul.w	r3, r2, r3
 8005176:	ee07 3a90 	vmov	s15, r3
 800517a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800517e:	4b55      	ldr	r3, [pc, #340]	; (80052d4 <statemachine+0x1cd4>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	ee07 3a90 	vmov	s15, r3
 8005186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800518a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800518e:	eeb0 0a66 	vmov.f32	s0, s13
 8005192:	f7fe f969 	bl	8003468 <percentage>
				 							ssd1306_UpdateScreen();
 8005196:	f7fd fca5 	bl	8002ae4 <ssd1306_UpdateScreen>
				 							HAL_Delay(125);
 800519a:	207d      	movs	r0, #125	; 0x7d
 800519c:	f001 f93a 	bl	8006414 <HAL_Delay>
				 							i++;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	3301      	adds	r3, #1
 80051a4:	607b      	str	r3, [r7, #4]
				 						while(i<pagenumber){
 80051a6:	4b4b      	ldr	r3, [pc, #300]	; (80052d4 <statemachine+0x1cd4>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	dbc3      	blt.n	8005138 <statemachine+0x1b38>
				 						SPIF_ReadPage(&hspif1,pagenumber, (uint8_t   *)flashread, pageoffset, 0);
 80051b0:	4b48      	ldr	r3, [pc, #288]	; (80052d4 <statemachine+0x1cd4>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4619      	mov	r1, r3
 80051b6:	4b4b      	ldr	r3, [pc, #300]	; (80052e4 <statemachine+0x1ce4>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	461a      	mov	r2, r3
 80051bc:	2300      	movs	r3, #0
 80051be:	9300      	str	r3, [sp, #0]
 80051c0:	4613      	mov	r3, r2
 80051c2:	4a4f      	ldr	r2, [pc, #316]	; (8005300 <statemachine+0x1d00>)
 80051c4:	4844      	ldr	r0, [pc, #272]	; (80052d8 <statemachine+0x1cd8>)
 80051c6:	f00e fda9 	bl	8013d1c <SPIF_ReadPage>
				 						CDC_Transmit_FS((uint8_t   * )flashread,pageoffset);
 80051ca:	4b46      	ldr	r3, [pc, #280]	; (80052e4 <statemachine+0x1ce4>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	4619      	mov	r1, r3
 80051d2:	484b      	ldr	r0, [pc, #300]	; (8005300 <statemachine+0x1d00>)
 80051d4:	f00e fea2 	bl	8013f1c <CDC_Transmit_FS>
				 						HAL_Delay(125);
 80051d8:	207d      	movs	r0, #125	; 0x7d
 80051da:	f001 f91b 	bl	8006414 <HAL_Delay>
				 						int taillefin=0;
 80051de:	2300      	movs	r3, #0
 80051e0:	603b      	str	r3, [r7, #0]
										taillefin = snprintf((char  *)usbbuffer,64,"findetrame\n\r");
 80051e2:	4a48      	ldr	r2, [pc, #288]	; (8005304 <statemachine+0x1d04>)
 80051e4:	2140      	movs	r1, #64	; 0x40
 80051e6:	4848      	ldr	r0, [pc, #288]	; (8005308 <statemachine+0x1d08>)
 80051e8:	f011 fa70 	bl	80166cc <sniprintf>
 80051ec:	6038      	str	r0, [r7, #0]
				 						CDC_Transmit_FS((char  *)usbbuffer,taillefin);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	4619      	mov	r1, r3
 80051f4:	4844      	ldr	r0, [pc, #272]	; (8005308 <statemachine+0x1d08>)
 80051f6:	f00e fe91 	bl	8013f1c <CDC_Transmit_FS>
				 						usbtransmiten=1;
 80051fa:	4b40      	ldr	r3, [pc, #256]	; (80052fc <statemachine+0x1cfc>)
 80051fc:	2201      	movs	r2, #1
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	e003      	b.n	800520a <statemachine+0x1c0a>
				 						usbpercent=1;
 8005202:	4b42      	ldr	r3, [pc, #264]	; (800530c <statemachine+0x1d0c>)
 8005204:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005208:	601a      	str	r2, [r3, #0]
				 					ssd1306_Fill(Black);
 800520a:	2000      	movs	r0, #0
 800520c:	f7fd fc52 	bl	8002ab4 <ssd1306_Fill>
				 					ssd1306_SetCursor(32,45);
 8005210:	212d      	movs	r1, #45	; 0x2d
 8005212:	2020      	movs	r0, #32
 8005214:	f7fd fd90 	bl	8002d38 <ssd1306_SetCursor>
				 					ssd1306_WriteString("finish",Font_7x10,White);
 8005218:	4a3d      	ldr	r2, [pc, #244]	; (8005310 <statemachine+0x1d10>)
 800521a:	2301      	movs	r3, #1
 800521c:	ca06      	ldmia	r2, {r1, r2}
 800521e:	483d      	ldr	r0, [pc, #244]	; (8005314 <statemachine+0x1d14>)
 8005220:	f7fd fd64 	bl	8002cec <ssd1306_WriteString>
 8005224:	e016      	b.n	8005254 <statemachine+0x1c54>
				 							ssd1306_Fill(Black);
 8005226:	2000      	movs	r0, #0
 8005228:	f7fd fc44 	bl	8002ab4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,40);
 800522c:	2128      	movs	r1, #40	; 0x28
 800522e:	2020      	movs	r0, #32
 8005230:	f7fd fd82 	bl	8002d38 <ssd1306_SetCursor>
				 							ssd1306_WriteString("write",Font_6x8,White);
 8005234:	4a2f      	ldr	r2, [pc, #188]	; (80052f4 <statemachine+0x1cf4>)
 8005236:	2301      	movs	r3, #1
 8005238:	ca06      	ldmia	r2, {r1, r2}
 800523a:	482f      	ldr	r0, [pc, #188]	; (80052f8 <statemachine+0x1cf8>)
 800523c:	f7fd fd56 	bl	8002cec <ssd1306_WriteString>
				 							ssd1306_SetCursor(32,48);
 8005240:	2130      	movs	r1, #48	; 0x30
 8005242:	2020      	movs	r0, #32
 8005244:	f7fd fd78 	bl	8002d38 <ssd1306_SetCursor>
				 							ssd1306_WriteString("nothing",Font_6x8,White);
 8005248:	4a2a      	ldr	r2, [pc, #168]	; (80052f4 <statemachine+0x1cf4>)
 800524a:	2301      	movs	r3, #1
 800524c:	ca06      	ldmia	r2, {r1, r2}
 800524e:	4832      	ldr	r0, [pc, #200]	; (8005318 <statemachine+0x1d18>)
 8005250:	f7fd fd4c 	bl	8002cec <ssd1306_WriteString>
				 					if(BTN_B>=1){
 8005254:	4b25      	ldr	r3, [pc, #148]	; (80052ec <statemachine+0x1cec>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	dd11      	ble.n	8005280 <statemachine+0x1c80>
				 									 						usbstate--;
 800525c:	4b24      	ldr	r3, [pc, #144]	; (80052f0 <statemachine+0x1cf0>)
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	3b01      	subs	r3, #1
 8005262:	b2da      	uxtb	r2, r3
 8005264:	4b22      	ldr	r3, [pc, #136]	; (80052f0 <statemachine+0x1cf0>)
 8005266:	701a      	strb	r2, [r3, #0]
				 									 						usbstate--;
 8005268:	4b21      	ldr	r3, [pc, #132]	; (80052f0 <statemachine+0x1cf0>)
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	3b01      	subs	r3, #1
 800526e:	b2da      	uxtb	r2, r3
 8005270:	4b1f      	ldr	r3, [pc, #124]	; (80052f0 <statemachine+0x1cf0>)
 8005272:	701a      	strb	r2, [r3, #0]
				 									 						  BTN_B=0;
 8005274:	4b1d      	ldr	r3, [pc, #116]	; (80052ec <statemachine+0x1cec>)
 8005276:	2200      	movs	r2, #0
 8005278:	601a      	str	r2, [r3, #0]
				 									 						  BTN_A=0;
 800527a:	4b1b      	ldr	r3, [pc, #108]	; (80052e8 <statemachine+0x1ce8>)
 800527c:	2200      	movs	r2, #0
 800527e:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 8005280:	4b19      	ldr	r3, [pc, #100]	; (80052e8 <statemachine+0x1ce8>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b00      	cmp	r3, #0
 8005286:	dd0b      	ble.n	80052a0 <statemachine+0x1ca0>
				 									  			 	state++;
 8005288:	4b24      	ldr	r3, [pc, #144]	; (800531c <statemachine+0x1d1c>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	3301      	adds	r3, #1
 800528e:	b2da      	uxtb	r2, r3
 8005290:	4b22      	ldr	r3, [pc, #136]	; (800531c <statemachine+0x1d1c>)
 8005292:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 8005294:	4b14      	ldr	r3, [pc, #80]	; (80052e8 <statemachine+0x1ce8>)
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 800529a:	4b14      	ldr	r3, [pc, #80]	; (80052ec <statemachine+0x1cec>)
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]
				 					if(BTN_A_LONG>=1){
 80052a0:	4b1f      	ldr	r3, [pc, #124]	; (8005320 <statemachine+0x1d20>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	dd13      	ble.n	80052d0 <statemachine+0x1cd0>
				 									 									  			 	state--;
 80052a8:	4b1c      	ldr	r3, [pc, #112]	; (800531c <statemachine+0x1d1c>)
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	3b01      	subs	r3, #1
 80052ae:	b2da      	uxtb	r2, r3
 80052b0:	4b1a      	ldr	r3, [pc, #104]	; (800531c <statemachine+0x1d1c>)
 80052b2:	701a      	strb	r2, [r3, #0]
				 									 									  			 	BTN_A=0;
 80052b4:	4b0c      	ldr	r3, [pc, #48]	; (80052e8 <statemachine+0x1ce8>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	601a      	str	r2, [r3, #0]
				 									 									  			 	BTN_B=0;
 80052ba:	4b0c      	ldr	r3, [pc, #48]	; (80052ec <statemachine+0x1cec>)
 80052bc:	2200      	movs	r2, #0
 80052be:	601a      	str	r2, [r3, #0]
				 									 									  			 	BTN_A_LONG=0;
 80052c0:	4b17      	ldr	r3, [pc, #92]	; (8005320 <statemachine+0x1d20>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	601a      	str	r2, [r3, #0]
				 					 break;
 80052c6:	e003      	b.n	80052d0 <statemachine+0x1cd0>
				 					  break;
 80052c8:	bf00      	nop
 80052ca:	e11e      	b.n	800550a <statemachine+0x1f0a>
				 			  break;
 80052cc:	bf00      	nop
 80052ce:	e11c      	b.n	800550a <statemachine+0x1f0a>
				 					 break;
 80052d0:	bf00      	nop
				  break;
 80052d2:	e11a      	b.n	800550a <statemachine+0x1f0a>
 80052d4:	20000948 	.word	0x20000948
 80052d8:	20000710 	.word	0x20000710
 80052dc:	20000afc 	.word	0x20000afc
 80052e0:	20000b00 	.word	0x20000b00
 80052e4:	20000944 	.word	0x20000944
 80052e8:	20000708 	.word	0x20000708
 80052ec:	2000070c 	.word	0x2000070c
 80052f0:	2000047d 	.word	0x2000047d
 80052f4:	2000000c 	.word	0x2000000c
 80052f8:	0801b010 	.word	0x0801b010
 80052fc:	20000b04 	.word	0x20000b04
 8005300:	20000844 	.word	0x20000844
 8005304:	0801b018 	.word	0x0801b018
 8005308:	20000a9c 	.word	0x20000a9c
 800530c:	20000b08 	.word	0x20000b08
 8005310:	20000014 	.word	0x20000014
 8005314:	0801b028 	.word	0x0801b028
 8005318:	0801b030 	.word	0x0801b030
 800531c:	20000478 	.word	0x20000478
 8005320:	20000b50 	.word	0x20000b50



				  case STATE_MONITOR:
					  ssd1306_Fill(Black);
 8005324:	2000      	movs	r0, #0
 8005326:	f7fd fbc5 	bl	8002ab4 <ssd1306_Fill>
					  ssd1306_SetCursor(32,32);
 800532a:	2120      	movs	r1, #32
 800532c:	2020      	movs	r0, #32
 800532e:	f7fd fd03 	bl	8002d38 <ssd1306_SetCursor>
					  ssd1306_WriteString("gputemp",Font_6x8,White);
 8005332:	4a7c      	ldr	r2, [pc, #496]	; (8005524 <statemachine+0x1f24>)
 8005334:	2301      	movs	r3, #1
 8005336:	ca06      	ldmia	r2, {r1, r2}
 8005338:	487b      	ldr	r0, [pc, #492]	; (8005528 <statemachine+0x1f28>)
 800533a:	f7fd fcd7 	bl	8002cec <ssd1306_WriteString>

					  usbbuffer[60]='$';
 800533e:	4b7b      	ldr	r3, [pc, #492]	; (800552c <statemachine+0x1f2c>)
 8005340:	2224      	movs	r2, #36	; 0x24
 8005342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					  getgpu((uint8_t  *)usbbuffer);
 8005346:	4879      	ldr	r0, [pc, #484]	; (800552c <statemachine+0x1f2c>)
 8005348:	f000 ff6c 	bl	8006224 <getgpu>
					  ssd1306_SetCursor(32,40);
 800534c:	2128      	movs	r1, #40	; 0x28
 800534e:	2020      	movs	r0, #32
 8005350:	f7fd fcf2 	bl	8002d38 <ssd1306_SetCursor>
					  snprintf((char  *)bufferscreen,50,"T=%d*C",gputemp);
 8005354:	4b76      	ldr	r3, [pc, #472]	; (8005530 <statemachine+0x1f30>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a76      	ldr	r2, [pc, #472]	; (8005534 <statemachine+0x1f34>)
 800535a:	2132      	movs	r1, #50	; 0x32
 800535c:	4876      	ldr	r0, [pc, #472]	; (8005538 <statemachine+0x1f38>)
 800535e:	f011 f9b5 	bl	80166cc <sniprintf>
					  ssd1306_WriteString((char  *)bufferscreen,Font_7x10,White);
 8005362:	4a76      	ldr	r2, [pc, #472]	; (800553c <statemachine+0x1f3c>)
 8005364:	2301      	movs	r3, #1
 8005366:	ca06      	ldmia	r2, {r1, r2}
 8005368:	4873      	ldr	r0, [pc, #460]	; (8005538 <statemachine+0x1f38>)
 800536a:	f7fd fcbf 	bl	8002cec <ssd1306_WriteString>
					  ssd1306_SetCursor(32,50);
 800536e:	2132      	movs	r1, #50	; 0x32
 8005370:	2020      	movs	r0, #32
 8005372:	f7fd fce1 	bl	8002d38 <ssd1306_SetCursor>
					  snprintf((char  *)bufferscreen,50,"p=%dW",(int) gpupower);
 8005376:	4b72      	ldr	r3, [pc, #456]	; (8005540 <statemachine+0x1f40>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a72      	ldr	r2, [pc, #456]	; (8005544 <statemachine+0x1f44>)
 800537c:	2132      	movs	r1, #50	; 0x32
 800537e:	486e      	ldr	r0, [pc, #440]	; (8005538 <statemachine+0x1f38>)
 8005380:	f011 f9a4 	bl	80166cc <sniprintf>
					  ssd1306_WriteString((char  *)bufferscreen,Font_7x10,White);
 8005384:	4a6d      	ldr	r2, [pc, #436]	; (800553c <statemachine+0x1f3c>)
 8005386:	2301      	movs	r3, #1
 8005388:	ca06      	ldmia	r2, {r1, r2}
 800538a:	486b      	ldr	r0, [pc, #428]	; (8005538 <statemachine+0x1f38>)
 800538c:	f7fd fcae 	bl	8002cec <ssd1306_WriteString>
					  //scrolltextmax=scrollText(longbufferscreen,Font_7x10,32,40,63,offsetforscroltext);




					  if(BTN_A>=1){
 8005390:	4b6d      	ldr	r3, [pc, #436]	; (8005548 <statemachine+0x1f48>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	dd0b      	ble.n	80053b0 <statemachine+0x1db0>
					 				 									  			 	state++;
 8005398:	4b6c      	ldr	r3, [pc, #432]	; (800554c <statemachine+0x1f4c>)
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	3301      	adds	r3, #1
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	4b6a      	ldr	r3, [pc, #424]	; (800554c <statemachine+0x1f4c>)
 80053a2:	701a      	strb	r2, [r3, #0]
					 				 									  			 	BTN_A=0;
 80053a4:	4b68      	ldr	r3, [pc, #416]	; (8005548 <statemachine+0x1f48>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	601a      	str	r2, [r3, #0]
					 				 									  			 	BTN_B=0;
 80053aa:	4b69      	ldr	r3, [pc, #420]	; (8005550 <statemachine+0x1f50>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	601a      	str	r2, [r3, #0]
					 				 									  	}
					 				 					if(BTN_A_LONG>=1){
 80053b0:	4b68      	ldr	r3, [pc, #416]	; (8005554 <statemachine+0x1f54>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f340 80aa 	ble.w	800550e <statemachine+0x1f0e>
					 				 									 									  			 	state--;
 80053ba:	4b64      	ldr	r3, [pc, #400]	; (800554c <statemachine+0x1f4c>)
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	3b01      	subs	r3, #1
 80053c0:	b2da      	uxtb	r2, r3
 80053c2:	4b62      	ldr	r3, [pc, #392]	; (800554c <statemachine+0x1f4c>)
 80053c4:	701a      	strb	r2, [r3, #0]
					 				 									 									  			 	BTN_A=0;
 80053c6:	4b60      	ldr	r3, [pc, #384]	; (8005548 <statemachine+0x1f48>)
 80053c8:	2200      	movs	r2, #0
 80053ca:	601a      	str	r2, [r3, #0]
					 				 									 									  			 	BTN_B=0;
 80053cc:	4b60      	ldr	r3, [pc, #384]	; (8005550 <statemachine+0x1f50>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]
					 				 									 									  			 	BTN_A_LONG=0;
 80053d2:	4b60      	ldr	r3, [pc, #384]	; (8005554 <statemachine+0x1f54>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	601a      	str	r2, [r3, #0]
					 				 									 									  	}


					  break;
 80053d8:	e099      	b.n	800550e <statemachine+0x1f0e>




				  case STATE_TEST:
					  ssd1306_Fill(Black);
 80053da:	2000      	movs	r0, #0
 80053dc:	f7fd fb6a 	bl	8002ab4 <ssd1306_Fill>
					  ssd1306_SetCursor(32,32);
 80053e0:	2120      	movs	r1, #32
 80053e2:	2020      	movs	r0, #32
 80053e4:	f7fd fca8 	bl	8002d38 <ssd1306_SetCursor>
					  ssd1306_WriteString("test",Font_6x8,White);
 80053e8:	4a4e      	ldr	r2, [pc, #312]	; (8005524 <statemachine+0x1f24>)
 80053ea:	2301      	movs	r3, #1
 80053ec:	ca06      	ldmia	r2, {r1, r2}
 80053ee:	485a      	ldr	r0, [pc, #360]	; (8005558 <statemachine+0x1f58>)
 80053f0:	f7fd fc7c 	bl	8002cec <ssd1306_WriteString>
					  memcpy((char  *)longbufferscreen,"ceci est un text plutot long, qui ne s'arrette toujours pas et pourtant il s'affiche complet",sizeof("ceci est un text plutot long, qui ne s'arrette toujours pas et pourtant il s'affiche complet"));
 80053f4:	225d      	movs	r2, #93	; 0x5d
 80053f6:	4959      	ldr	r1, [pc, #356]	; (800555c <statemachine+0x1f5c>)
 80053f8:	4859      	ldr	r0, [pc, #356]	; (8005560 <statemachine+0x1f60>)
 80053fa:	f011 fb1a 	bl	8016a32 <memcpy>
					  scrolltextmax=scrollText(longbufferscreen,Font_7x10,32,40,32,offsetforscroltext);
 80053fe:	4b59      	ldr	r3, [pc, #356]	; (8005564 <statemachine+0x1f64>)
 8005400:	881b      	ldrh	r3, [r3, #0]
 8005402:	4a4e      	ldr	r2, [pc, #312]	; (800553c <statemachine+0x1f3c>)
 8005404:	9302      	str	r3, [sp, #8]
 8005406:	2320      	movs	r3, #32
 8005408:	9301      	str	r3, [sp, #4]
 800540a:	2328      	movs	r3, #40	; 0x28
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	2320      	movs	r3, #32
 8005410:	ca06      	ldmia	r2, {r1, r2}
 8005412:	4853      	ldr	r0, [pc, #332]	; (8005560 <statemachine+0x1f60>)
 8005414:	f7fe f888 	bl	8003528 <scrollText>
 8005418:	4603      	mov	r3, r0
 800541a:	461a      	mov	r2, r3
 800541c:	4b52      	ldr	r3, [pc, #328]	; (8005568 <statemachine+0x1f68>)
 800541e:	801a      	strh	r2, [r3, #0]
					  ssd1306_SetCursor(32,55);
 8005420:	2137      	movs	r1, #55	; 0x37
 8005422:	2020      	movs	r0, #32
 8005424:	f7fd fc88 	bl	8002d38 <ssd1306_SetCursor>
					  snprintf((char *)bufferscreen,50,"%d",offsetforscroltext);
 8005428:	4b4e      	ldr	r3, [pc, #312]	; (8005564 <statemachine+0x1f64>)
 800542a:	881b      	ldrh	r3, [r3, #0]
 800542c:	4a4f      	ldr	r2, [pc, #316]	; (800556c <statemachine+0x1f6c>)
 800542e:	2132      	movs	r1, #50	; 0x32
 8005430:	4841      	ldr	r0, [pc, #260]	; (8005538 <statemachine+0x1f38>)
 8005432:	f011 f94b 	bl	80166cc <sniprintf>
					  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8005436:	4a3b      	ldr	r2, [pc, #236]	; (8005524 <statemachine+0x1f24>)
 8005438:	2301      	movs	r3, #1
 800543a:	ca06      	ldmia	r2, {r1, r2}
 800543c:	483e      	ldr	r0, [pc, #248]	; (8005538 <statemachine+0x1f38>)
 800543e:	f7fd fc55 	bl	8002cec <ssd1306_WriteString>


					  if(offsetforscroltext>=scrolltextmax+16){
 8005442:	4b49      	ldr	r3, [pc, #292]	; (8005568 <statemachine+0x1f68>)
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	330f      	adds	r3, #15
 8005448:	4a46      	ldr	r2, [pc, #280]	; (8005564 <statemachine+0x1f64>)
 800544a:	8812      	ldrh	r2, [r2, #0]
 800544c:	4293      	cmp	r3, r2
 800544e:	da02      	bge.n	8005456 <statemachine+0x1e56>
					  	  offsetforscroltext=0;
 8005450:	4b44      	ldr	r3, [pc, #272]	; (8005564 <statemachine+0x1f64>)
 8005452:	2200      	movs	r2, #0
 8005454:	801a      	strh	r2, [r3, #0]





					  if(BTN_A>=1){
 8005456:	4b3c      	ldr	r3, [pc, #240]	; (8005548 <statemachine+0x1f48>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	dd35      	ble.n	80054ca <statemachine+0x1eca>
					 				 									state--;
 800545e:	4b3b      	ldr	r3, [pc, #236]	; (800554c <statemachine+0x1f4c>)
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	3b01      	subs	r3, #1
 8005464:	b2da      	uxtb	r2, r3
 8005466:	4b39      	ldr	r3, [pc, #228]	; (800554c <statemachine+0x1f4c>)
 8005468:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 800546a:	4b38      	ldr	r3, [pc, #224]	; (800554c <statemachine+0x1f4c>)
 800546c:	781b      	ldrb	r3, [r3, #0]
 800546e:	3b01      	subs	r3, #1
 8005470:	b2da      	uxtb	r2, r3
 8005472:	4b36      	ldr	r3, [pc, #216]	; (800554c <statemachine+0x1f4c>)
 8005474:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 8005476:	4b35      	ldr	r3, [pc, #212]	; (800554c <statemachine+0x1f4c>)
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	3b01      	subs	r3, #1
 800547c:	b2da      	uxtb	r2, r3
 800547e:	4b33      	ldr	r3, [pc, #204]	; (800554c <statemachine+0x1f4c>)
 8005480:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 8005482:	4b32      	ldr	r3, [pc, #200]	; (800554c <statemachine+0x1f4c>)
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	3b01      	subs	r3, #1
 8005488:	b2da      	uxtb	r2, r3
 800548a:	4b30      	ldr	r3, [pc, #192]	; (800554c <statemachine+0x1f4c>)
 800548c:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 800548e:	4b2f      	ldr	r3, [pc, #188]	; (800554c <statemachine+0x1f4c>)
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	3b01      	subs	r3, #1
 8005494:	b2da      	uxtb	r2, r3
 8005496:	4b2d      	ldr	r3, [pc, #180]	; (800554c <statemachine+0x1f4c>)
 8005498:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 800549a:	4b2c      	ldr	r3, [pc, #176]	; (800554c <statemachine+0x1f4c>)
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	3b01      	subs	r3, #1
 80054a0:	b2da      	uxtb	r2, r3
 80054a2:	4b2a      	ldr	r3, [pc, #168]	; (800554c <statemachine+0x1f4c>)
 80054a4:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 80054a6:	4b29      	ldr	r3, [pc, #164]	; (800554c <statemachine+0x1f4c>)
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	3b01      	subs	r3, #1
 80054ac:	b2da      	uxtb	r2, r3
 80054ae:	4b27      	ldr	r3, [pc, #156]	; (800554c <statemachine+0x1f4c>)
 80054b0:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 80054b2:	4b26      	ldr	r3, [pc, #152]	; (800554c <statemachine+0x1f4c>)
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	3b01      	subs	r3, #1
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	4b24      	ldr	r3, [pc, #144]	; (800554c <statemachine+0x1f4c>)
 80054bc:	701a      	strb	r2, [r3, #0]
					 				 									  			 	BTN_A=0;
 80054be:	4b22      	ldr	r3, [pc, #136]	; (8005548 <statemachine+0x1f48>)
 80054c0:	2200      	movs	r2, #0
 80054c2:	601a      	str	r2, [r3, #0]
					 				 									  			 	BTN_B=0;
 80054c4:	4b22      	ldr	r3, [pc, #136]	; (8005550 <statemachine+0x1f50>)
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]
					 				 									  	}
					  if(BTN_A_LONG>=1){
 80054ca:	4b22      	ldr	r3, [pc, #136]	; (8005554 <statemachine+0x1f54>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	dd1f      	ble.n	8005512 <statemachine+0x1f12>
					  				 									 									  			 	state--;
 80054d2:	4b1e      	ldr	r3, [pc, #120]	; (800554c <statemachine+0x1f4c>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	3b01      	subs	r3, #1
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	4b1c      	ldr	r3, [pc, #112]	; (800554c <statemachine+0x1f4c>)
 80054dc:	701a      	strb	r2, [r3, #0]
					  				 									 									  			 	BTN_A=0;
 80054de:	4b1a      	ldr	r3, [pc, #104]	; (8005548 <statemachine+0x1f48>)
 80054e0:	2200      	movs	r2, #0
 80054e2:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_B=0;
 80054e4:	4b1a      	ldr	r3, [pc, #104]	; (8005550 <statemachine+0x1f50>)
 80054e6:	2200      	movs	r2, #0
 80054e8:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_A_LONG=0;
 80054ea:	4b1a      	ldr	r3, [pc, #104]	; (8005554 <statemachine+0x1f54>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	601a      	str	r2, [r3, #0]
					  				 									 									  	}



					  break;
 80054f0:	e00f      	b.n	8005512 <statemachine+0x1f12>
				  break;
 80054f2:	bf00      	nop
 80054f4:	e00e      	b.n	8005514 <statemachine+0x1f14>
			  break;
 80054f6:	bf00      	nop
 80054f8:	e00c      	b.n	8005514 <statemachine+0x1f14>
			  break;
 80054fa:	bf00      	nop
 80054fc:	e00a      	b.n	8005514 <statemachine+0x1f14>
			  break;
 80054fe:	bf00      	nop
 8005500:	e008      	b.n	8005514 <statemachine+0x1f14>
			  break;
 8005502:	bf00      	nop
 8005504:	e006      	b.n	8005514 <statemachine+0x1f14>
				  break;
 8005506:	bf00      	nop
 8005508:	e004      	b.n	8005514 <statemachine+0x1f14>
				  break;
 800550a:	bf00      	nop
 800550c:	e002      	b.n	8005514 <statemachine+0x1f14>
					  break;
 800550e:	bf00      	nop
 8005510:	e000      	b.n	8005514 <statemachine+0x1f14>
					  break;
 8005512:	bf00      	nop
	}
return ;
 8005514:	bf00      	nop
 8005516:	bf00      	nop
}
 8005518:	371c      	adds	r7, #28
 800551a:	46bd      	mov	sp, r7
 800551c:	ecbd 8b02 	vpop	{d8}
 8005520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005522:	bf00      	nop
 8005524:	2000000c 	.word	0x2000000c
 8005528:	0801b038 	.word	0x0801b038
 800552c:	20000a9c 	.word	0x20000a9c
 8005530:	200010c0 	.word	0x200010c0
 8005534:	0801b040 	.word	0x0801b040
 8005538:	20000968 	.word	0x20000968
 800553c:	20000014 	.word	0x20000014
 8005540:	200010c4 	.word	0x200010c4
 8005544:	0801b048 	.word	0x0801b048
 8005548:	20000708 	.word	0x20000708
 800554c:	20000478 	.word	0x20000478
 8005550:	2000070c 	.word	0x2000070c
 8005554:	20000b50 	.word	0x20000b50
 8005558:	0801b050 	.word	0x0801b050
 800555c:	0801b058 	.word	0x0801b058
 8005560:	2000099c 	.word	0x2000099c
 8005564:	20000adc 	.word	0x20000adc
 8005568:	20000ade 	.word	0x20000ade
 800556c:	0801b0b8 	.word	0x0801b0b8

08005570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005576:	4b0f      	ldr	r3, [pc, #60]	; (80055b4 <HAL_MspInit+0x44>)
 8005578:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800557a:	4a0e      	ldr	r2, [pc, #56]	; (80055b4 <HAL_MspInit+0x44>)
 800557c:	f043 0301 	orr.w	r3, r3, #1
 8005580:	6613      	str	r3, [r2, #96]	; 0x60
 8005582:	4b0c      	ldr	r3, [pc, #48]	; (80055b4 <HAL_MspInit+0x44>)
 8005584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	607b      	str	r3, [r7, #4]
 800558c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800558e:	4b09      	ldr	r3, [pc, #36]	; (80055b4 <HAL_MspInit+0x44>)
 8005590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005592:	4a08      	ldr	r2, [pc, #32]	; (80055b4 <HAL_MspInit+0x44>)
 8005594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005598:	6593      	str	r3, [r2, #88]	; 0x58
 800559a:	4b06      	ldr	r3, [pc, #24]	; (80055b4 <HAL_MspInit+0x44>)
 800559c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800559e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	40021000 	.word	0x40021000

080055b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055b8:	b480      	push	{r7}
 80055ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80055bc:	e7fe      	b.n	80055bc <NMI_Handler+0x4>

080055be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055be:	b480      	push	{r7}
 80055c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055c2:	e7fe      	b.n	80055c2 <HardFault_Handler+0x4>

080055c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055c8:	e7fe      	b.n	80055c8 <MemManage_Handler+0x4>

080055ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055ca:	b480      	push	{r7}
 80055cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055ce:	e7fe      	b.n	80055ce <BusFault_Handler+0x4>

080055d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055d0:	b480      	push	{r7}
 80055d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055d4:	e7fe      	b.n	80055d4 <UsageFault_Handler+0x4>

080055d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80055d6:	b480      	push	{r7}
 80055d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80055da:	bf00      	nop
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055e4:	b480      	push	{r7}
 80055e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055e8:	bf00      	nop
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80055f2:	b480      	push	{r7}
 80055f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80055f6:	bf00      	nop
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005604:	f000 fee6 	bl	80063d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005608:	bf00      	nop
 800560a:	bd80      	pop	{r7, pc}

0800560c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8005610:	2002      	movs	r0, #2
 8005612:	f002 fef1 	bl	80083f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005616:	bf00      	nop
 8005618:	bd80      	pop	{r7, pc}
	...

0800561c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005620:	4802      	ldr	r0, [pc, #8]	; (800562c <DMA1_Channel1_IRQHandler+0x10>)
 8005622:	f002 fc64 	bl	8007eee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005626:	bf00      	nop
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	20000388 	.word	0x20000388

08005630 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005634:	4802      	ldr	r0, [pc, #8]	; (8005640 <DMA1_Channel2_IRQHandler+0x10>)
 8005636:	f002 fc5a 	bl	8007eee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800563a:	bf00      	nop
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	20000c28 	.word	0x20000c28

08005644 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005648:	4802      	ldr	r0, [pc, #8]	; (8005654 <DMA1_Channel3_IRQHandler+0x10>)
 800564a:	f002 fc50 	bl	8007eee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800564e:	bf00      	nop
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	20000c70 	.word	0x20000c70

08005658 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800565c:	4802      	ldr	r0, [pc, #8]	; (8005668 <ADC1_IRQHandler+0x10>)
 800565e:	f001 fa9d 	bl	8006b9c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8005662:	bf00      	nop
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	20000324 	.word	0x20000324

0800566c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8005670:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005674:	f002 fec0 	bl	80083f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005678:	bf00      	nop
 800567a:	bd80      	pop	{r7, pc}

0800567c <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8005680:	4803      	ldr	r0, [pc, #12]	; (8005690 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8005682:	f007 fca0 	bl	800cfc6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */
  updatedate();
 8005686:	f000 faab 	bl	8005be0 <updatedate>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800568a:	bf00      	nop
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	200011b0 	.word	0x200011b0

08005694 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005698:	4802      	ldr	r0, [pc, #8]	; (80056a4 <SPI1_IRQHandler+0x10>)
 800569a:	f006 ff1b 	bl	800c4d4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800569e:	bf00      	nop
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	20000bc4 	.word	0x20000bc4

080056a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80056ac:	4805      	ldr	r0, [pc, #20]	; (80056c4 <TIM6_DAC_IRQHandler+0x1c>)
 80056ae:	f007 fc8a 	bl	800cfc6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  offsetforscroltext++;
 80056b2:	4b05      	ldr	r3, [pc, #20]	; (80056c8 <TIM6_DAC_IRQHandler+0x20>)
 80056b4:	881b      	ldrh	r3, [r3, #0]
 80056b6:	3301      	adds	r3, #1
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	4b03      	ldr	r3, [pc, #12]	; (80056c8 <TIM6_DAC_IRQHandler+0x20>)
 80056bc:	801a      	strh	r2, [r3, #0]



  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80056be:	bf00      	nop
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	20001118 	.word	0x20001118
 80056c8:	20000adc 	.word	0x20000adc

080056cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  	cptdoubledonnee+=1;
 80056d0:	4b06      	ldr	r3, [pc, #24]	; (80056ec <TIM7_IRQHandler+0x20>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	3301      	adds	r3, #1
 80056d6:	4a05      	ldr	r2, [pc, #20]	; (80056ec <TIM7_IRQHandler+0x20>)
 80056d8:	6013      	str	r3, [r2, #0]
  	enablewrite=1;
 80056da:	4b05      	ldr	r3, [pc, #20]	; (80056f0 <TIM7_IRQHandler+0x24>)
 80056dc:	2201      	movs	r2, #1
 80056de:	601a      	str	r2, [r3, #0]



  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80056e0:	4804      	ldr	r0, [pc, #16]	; (80056f4 <TIM7_IRQHandler+0x28>)
 80056e2:	f007 fc70 	bl	800cfc6 <HAL_TIM_IRQHandler>




  /* USER CODE END TIM7_IRQn 1 */
}
 80056e6:	bf00      	nop
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	20000b10 	.word	0x20000b10
 80056f0:	20000b30 	.word	0x20000b30
 80056f4:	20001164 	.word	0x20001164

080056f8 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80056fc:	4802      	ldr	r0, [pc, #8]	; (8005708 <USB_IRQHandler+0x10>)
 80056fe:	f003 fc87 	bl	8009010 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8005702:	bf00      	nop
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20002050 	.word	0x20002050

0800570c <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart_rx);
 8005710:	4802      	ldr	r0, [pc, #8]	; (800571c <DMA2_Channel7_IRQHandler+0x10>)
 8005712:	f002 fbec 	bl	8007eee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	2000130c 	.word	0x2000130c

08005720 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8005724:	4802      	ldr	r0, [pc, #8]	; (8005730 <LPUART1_IRQHandler+0x10>)
 8005726:	f008 f963 	bl	800d9f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800572a:	bf00      	nop
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	200011fc 	.word	0x200011fc

08005734 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005734:	b480      	push	{r7}
 8005736:	af00      	add	r7, sp, #0
  return 1;
 8005738:	2301      	movs	r3, #1
}
 800573a:	4618      	mov	r0, r3
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <_kill>:

int _kill(int pid, int sig)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800574e:	f011 f93b 	bl	80169c8 <__errno>
 8005752:	4603      	mov	r3, r0
 8005754:	2216      	movs	r2, #22
 8005756:	601a      	str	r2, [r3, #0]
  return -1;
 8005758:	f04f 33ff 	mov.w	r3, #4294967295
}
 800575c:	4618      	mov	r0, r3
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <_exit>:

void _exit (int status)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800576c:	f04f 31ff 	mov.w	r1, #4294967295
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f7ff ffe7 	bl	8005744 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005776:	e7fe      	b.n	8005776 <_exit+0x12>

08005778 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005784:	2300      	movs	r3, #0
 8005786:	617b      	str	r3, [r7, #20]
 8005788:	e00a      	b.n	80057a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800578a:	f3af 8000 	nop.w
 800578e:	4601      	mov	r1, r0
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	60ba      	str	r2, [r7, #8]
 8005796:	b2ca      	uxtb	r2, r1
 8005798:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	3301      	adds	r3, #1
 800579e:	617b      	str	r3, [r7, #20]
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	dbf0      	blt.n	800578a <_read+0x12>
  }

  return len;
 80057a8:	687b      	ldr	r3, [r7, #4]
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3718      	adds	r7, #24
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b086      	sub	sp, #24
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	60f8      	str	r0, [r7, #12]
 80057ba:	60b9      	str	r1, [r7, #8]
 80057bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057be:	2300      	movs	r3, #0
 80057c0:	617b      	str	r3, [r7, #20]
 80057c2:	e009      	b.n	80057d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	60ba      	str	r2, [r7, #8]
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	3301      	adds	r3, #1
 80057d6:	617b      	str	r3, [r7, #20]
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	429a      	cmp	r2, r3
 80057de:	dbf1      	blt.n	80057c4 <_write+0x12>
  }
  return len;
 80057e0:	687b      	ldr	r3, [r7, #4]
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3718      	adds	r7, #24
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <_close>:

int _close(int file)
{
 80057ea:	b480      	push	{r7}
 80057ec:	b083      	sub	sp, #12
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80057f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005802:	b480      	push	{r7}
 8005804:	b083      	sub	sp, #12
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
 800580a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005812:	605a      	str	r2, [r3, #4]
  return 0;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr

08005822 <_isatty>:

int _isatty(int file)
{
 8005822:	b480      	push	{r7}
 8005824:	b083      	sub	sp, #12
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800582a:	2301      	movs	r3, #1
}
 800582c:	4618      	mov	r0, r3
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3714      	adds	r7, #20
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
	...

08005854 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b086      	sub	sp, #24
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800585c:	4a14      	ldr	r2, [pc, #80]	; (80058b0 <_sbrk+0x5c>)
 800585e:	4b15      	ldr	r3, [pc, #84]	; (80058b4 <_sbrk+0x60>)
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005868:	4b13      	ldr	r3, [pc, #76]	; (80058b8 <_sbrk+0x64>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d102      	bne.n	8005876 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005870:	4b11      	ldr	r3, [pc, #68]	; (80058b8 <_sbrk+0x64>)
 8005872:	4a12      	ldr	r2, [pc, #72]	; (80058bc <_sbrk+0x68>)
 8005874:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005876:	4b10      	ldr	r3, [pc, #64]	; (80058b8 <_sbrk+0x64>)
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4413      	add	r3, r2
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	429a      	cmp	r2, r3
 8005882:	d207      	bcs.n	8005894 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005884:	f011 f8a0 	bl	80169c8 <__errno>
 8005888:	4603      	mov	r3, r0
 800588a:	220c      	movs	r2, #12
 800588c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800588e:	f04f 33ff 	mov.w	r3, #4294967295
 8005892:	e009      	b.n	80058a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005894:	4b08      	ldr	r3, [pc, #32]	; (80058b8 <_sbrk+0x64>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800589a:	4b07      	ldr	r3, [pc, #28]	; (80058b8 <_sbrk+0x64>)
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4413      	add	r3, r2
 80058a2:	4a05      	ldr	r2, [pc, #20]	; (80058b8 <_sbrk+0x64>)
 80058a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80058a6:	68fb      	ldr	r3, [r7, #12]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	20010000 	.word	0x20010000
 80058b4:	00000400 	.word	0x00000400
 80058b8:	200010c8 	.word	0x200010c8
 80058bc:	200026b8 	.word	0x200026b8

080058c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80058c0:	b480      	push	{r7}
 80058c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80058c4:	4b06      	ldr	r3, [pc, #24]	; (80058e0 <SystemInit+0x20>)
 80058c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ca:	4a05      	ldr	r2, [pc, #20]	; (80058e0 <SystemInit+0x20>)
 80058cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80058d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80058d4:	bf00      	nop
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	e000ed00 	.word	0xe000ed00

080058e4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b088      	sub	sp, #32
 80058e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80058ea:	f107 0310 	add.w	r3, r7, #16
 80058ee:	2200      	movs	r2, #0
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	605a      	str	r2, [r3, #4]
 80058f4:	609a      	str	r2, [r3, #8]
 80058f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80058f8:	1d3b      	adds	r3, r7, #4
 80058fa:	2200      	movs	r2, #0
 80058fc:	601a      	str	r2, [r3, #0]
 80058fe:	605a      	str	r2, [r3, #4]
 8005900:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005902:	4b1e      	ldr	r3, [pc, #120]	; (800597c <MX_TIM2_Init+0x98>)
 8005904:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005908:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 400-1;
 800590a:	4b1c      	ldr	r3, [pc, #112]	; (800597c <MX_TIM2_Init+0x98>)
 800590c:	f240 128f 	movw	r2, #399	; 0x18f
 8005910:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005912:	4b1a      	ldr	r3, [pc, #104]	; (800597c <MX_TIM2_Init+0x98>)
 8005914:	2200      	movs	r2, #0
 8005916:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8005918:	4b18      	ldr	r3, [pc, #96]	; (800597c <MX_TIM2_Init+0x98>)
 800591a:	f242 720f 	movw	r2, #9999	; 0x270f
 800591e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005920:	4b16      	ldr	r3, [pc, #88]	; (800597c <MX_TIM2_Init+0x98>)
 8005922:	2200      	movs	r2, #0
 8005924:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005926:	4b15      	ldr	r3, [pc, #84]	; (800597c <MX_TIM2_Init+0x98>)
 8005928:	2200      	movs	r2, #0
 800592a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800592c:	4813      	ldr	r0, [pc, #76]	; (800597c <MX_TIM2_Init+0x98>)
 800592e:	f007 fa23 	bl	800cd78 <HAL_TIM_Base_Init>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d001      	beq.n	800593c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8005938:	f7fc f8b9 	bl	8001aae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800593c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005940:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005942:	f107 0310 	add.w	r3, r7, #16
 8005946:	4619      	mov	r1, r3
 8005948:	480c      	ldr	r0, [pc, #48]	; (800597c <MX_TIM2_Init+0x98>)
 800594a:	f007 fc3e 	bl	800d1ca <HAL_TIM_ConfigClockSource>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8005954:	f7fc f8ab 	bl	8001aae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005958:	2320      	movs	r3, #32
 800595a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800595c:	2300      	movs	r3, #0
 800595e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005960:	1d3b      	adds	r3, r7, #4
 8005962:	4619      	mov	r1, r3
 8005964:	4805      	ldr	r0, [pc, #20]	; (800597c <MX_TIM2_Init+0x98>)
 8005966:	f007 fe29 	bl	800d5bc <HAL_TIMEx_MasterConfigSynchronization>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8005970:	f7fc f89d 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005974:	bf00      	nop
 8005976:	3720      	adds	r7, #32
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	200010cc 	.word	0x200010cc

08005980 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005986:	1d3b      	adds	r3, r7, #4
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	605a      	str	r2, [r3, #4]
 800598e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005990:	4b14      	ldr	r3, [pc, #80]	; (80059e4 <MX_TIM6_Init+0x64>)
 8005992:	4a15      	ldr	r2, [pc, #84]	; (80059e8 <MX_TIM6_Init+0x68>)
 8005994:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1999;
 8005996:	4b13      	ldr	r3, [pc, #76]	; (80059e4 <MX_TIM6_Init+0x64>)
 8005998:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800599c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800599e:	4b11      	ldr	r3, [pc, #68]	; (80059e4 <MX_TIM6_Init+0x64>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 249;
 80059a4:	4b0f      	ldr	r3, [pc, #60]	; (80059e4 <MX_TIM6_Init+0x64>)
 80059a6:	22f9      	movs	r2, #249	; 0xf9
 80059a8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059aa:	4b0e      	ldr	r3, [pc, #56]	; (80059e4 <MX_TIM6_Init+0x64>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80059b0:	480c      	ldr	r0, [pc, #48]	; (80059e4 <MX_TIM6_Init+0x64>)
 80059b2:	f007 f9e1 	bl	800cd78 <HAL_TIM_Base_Init>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d001      	beq.n	80059c0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80059bc:	f7fc f877 	bl	8001aae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059c0:	2300      	movs	r3, #0
 80059c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059c4:	2300      	movs	r3, #0
 80059c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80059c8:	1d3b      	adds	r3, r7, #4
 80059ca:	4619      	mov	r1, r3
 80059cc:	4805      	ldr	r0, [pc, #20]	; (80059e4 <MX_TIM6_Init+0x64>)
 80059ce:	f007 fdf5 	bl	800d5bc <HAL_TIMEx_MasterConfigSynchronization>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d001      	beq.n	80059dc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80059d8:	f7fc f869 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80059dc:	bf00      	nop
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	20001118 	.word	0x20001118
 80059e8:	40001000 	.word	0x40001000

080059ec <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059f2:	1d3b      	adds	r3, r7, #4
 80059f4:	2200      	movs	r2, #0
 80059f6:	601a      	str	r2, [r3, #0]
 80059f8:	605a      	str	r2, [r3, #4]
 80059fa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80059fc:	4b15      	ldr	r3, [pc, #84]	; (8005a54 <MX_TIM7_Init+0x68>)
 80059fe:	4a16      	ldr	r2, [pc, #88]	; (8005a58 <MX_TIM7_Init+0x6c>)
 8005a00:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 20000-1;
 8005a02:	4b14      	ldr	r3, [pc, #80]	; (8005a54 <MX_TIM7_Init+0x68>)
 8005a04:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005a08:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a0a:	4b12      	ldr	r3, [pc, #72]	; (8005a54 <MX_TIM7_Init+0x68>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8005a10:	4b10      	ldr	r3, [pc, #64]	; (8005a54 <MX_TIM7_Init+0x68>)
 8005a12:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005a16:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a18:	4b0e      	ldr	r3, [pc, #56]	; (8005a54 <MX_TIM7_Init+0x68>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005a1e:	480d      	ldr	r0, [pc, #52]	; (8005a54 <MX_TIM7_Init+0x68>)
 8005a20:	f007 f9aa 	bl	800cd78 <HAL_TIM_Base_Init>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8005a2a:	f7fc f840 	bl	8001aae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a32:	2300      	movs	r3, #0
 8005a34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005a36:	1d3b      	adds	r3, r7, #4
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4806      	ldr	r0, [pc, #24]	; (8005a54 <MX_TIM7_Init+0x68>)
 8005a3c:	f007 fdbe 	bl	800d5bc <HAL_TIMEx_MasterConfigSynchronization>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d001      	beq.n	8005a4a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005a46:	f7fc f832 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005a4a:	bf00      	nop
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	20001164 	.word	0x20001164
 8005a58:	40001400 	.word	0x40001400

08005a5c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b088      	sub	sp, #32
 8005a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a62:	f107 0310 	add.w	r3, r7, #16
 8005a66:	2200      	movs	r2, #0
 8005a68:	601a      	str	r2, [r3, #0]
 8005a6a:	605a      	str	r2, [r3, #4]
 8005a6c:	609a      	str	r2, [r3, #8]
 8005a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a70:	1d3b      	adds	r3, r7, #4
 8005a72:	2200      	movs	r2, #0
 8005a74:	601a      	str	r2, [r3, #0]
 8005a76:	605a      	str	r2, [r3, #4]
 8005a78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8005a7a:	4b1f      	ldr	r3, [pc, #124]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005a7c:	4a1f      	ldr	r2, [pc, #124]	; (8005afc <MX_TIM15_Init+0xa0>)
 8005a7e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 39999;
 8005a80:	4b1d      	ldr	r3, [pc, #116]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005a82:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8005a86:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a88:	4b1b      	ldr	r3, [pc, #108]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 8005a8e:	4b1a      	ldr	r3, [pc, #104]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005a90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005a94:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a96:	4b18      	ldr	r3, [pc, #96]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8005a9c:	4b16      	ldr	r3, [pc, #88]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005aa2:	4b15      	ldr	r3, [pc, #84]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005aa8:	4813      	ldr	r0, [pc, #76]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005aaa:	f007 f965 	bl	800cd78 <HAL_TIM_Base_Init>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d001      	beq.n	8005ab8 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8005ab4:	f7fb fffb 	bl	8001aae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005abc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005abe:	f107 0310 	add.w	r3, r7, #16
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	480c      	ldr	r0, [pc, #48]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005ac6:	f007 fb80 	bl	800d1ca <HAL_TIM_ConfigClockSource>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8005ad0:	f7fb ffed 	bl	8001aae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005adc:	1d3b      	adds	r3, r7, #4
 8005ade:	4619      	mov	r1, r3
 8005ae0:	4805      	ldr	r0, [pc, #20]	; (8005af8 <MX_TIM15_Init+0x9c>)
 8005ae2:	f007 fd6b 	bl	800d5bc <HAL_TIMEx_MasterConfigSynchronization>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d001      	beq.n	8005af0 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8005aec:	f7fb ffdf 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8005af0:	bf00      	nop
 8005af2:	3720      	adds	r7, #32
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	200011b0 	.word	0x200011b0
 8005afc:	40014000 	.word	0x40014000

08005b00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b10:	d10c      	bne.n	8005b2c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005b12:	4b2f      	ldr	r3, [pc, #188]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b16:	4a2e      	ldr	r2, [pc, #184]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b18:	f043 0301 	orr.w	r3, r3, #1
 8005b1c:	6593      	str	r3, [r2, #88]	; 0x58
 8005b1e:	4b2c      	ldr	r3, [pc, #176]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	617b      	str	r3, [r7, #20]
 8005b28:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8005b2a:	e04c      	b.n	8005bc6 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM6)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a28      	ldr	r2, [pc, #160]	; (8005bd4 <HAL_TIM_Base_MspInit+0xd4>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d114      	bne.n	8005b60 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005b36:	4b26      	ldr	r3, [pc, #152]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b3a:	4a25      	ldr	r2, [pc, #148]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b3c:	f043 0310 	orr.w	r3, r3, #16
 8005b40:	6593      	str	r3, [r2, #88]	; 0x58
 8005b42:	4b23      	ldr	r3, [pc, #140]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b46:	f003 0310 	and.w	r3, r3, #16
 8005b4a:	613b      	str	r3, [r7, #16]
 8005b4c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 8005b4e:	2200      	movs	r2, #0
 8005b50:	2104      	movs	r1, #4
 8005b52:	2036      	movs	r0, #54	; 0x36
 8005b54:	f001 fffd 	bl	8007b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005b58:	2036      	movs	r0, #54	; 0x36
 8005b5a:	f002 f816 	bl	8007b8a <HAL_NVIC_EnableIRQ>
}
 8005b5e:	e032      	b.n	8005bc6 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM7)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a1c      	ldr	r2, [pc, #112]	; (8005bd8 <HAL_TIM_Base_MspInit+0xd8>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d114      	bne.n	8005b94 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b6a:	4b19      	ldr	r3, [pc, #100]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b6e:	4a18      	ldr	r2, [pc, #96]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b70:	f043 0320 	orr.w	r3, r3, #32
 8005b74:	6593      	str	r3, [r2, #88]	; 0x58
 8005b76:	4b16      	ldr	r3, [pc, #88]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b7a:	f003 0320 	and.w	r3, r3, #32
 8005b7e:	60fb      	str	r3, [r7, #12]
 8005b80:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005b82:	2200      	movs	r2, #0
 8005b84:	2100      	movs	r1, #0
 8005b86:	2037      	movs	r0, #55	; 0x37
 8005b88:	f001 ffe3 	bl	8007b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005b8c:	2037      	movs	r0, #55	; 0x37
 8005b8e:	f001 fffc 	bl	8007b8a <HAL_NVIC_EnableIRQ>
}
 8005b92:	e018      	b.n	8005bc6 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM15)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a10      	ldr	r2, [pc, #64]	; (8005bdc <HAL_TIM_Base_MspInit+0xdc>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d113      	bne.n	8005bc6 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005b9e:	4b0c      	ldr	r3, [pc, #48]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ba2:	4a0b      	ldr	r2, [pc, #44]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ba8:	6613      	str	r3, [r2, #96]	; 0x60
 8005baa:	4b09      	ldr	r3, [pc, #36]	; (8005bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8005bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bb2:	60bb      	str	r3, [r7, #8]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	2100      	movs	r1, #0
 8005bba:	2018      	movs	r0, #24
 8005bbc:	f001 ffc9 	bl	8007b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005bc0:	2018      	movs	r0, #24
 8005bc2:	f001 ffe2 	bl	8007b8a <HAL_NVIC_EnableIRQ>
}
 8005bc6:	bf00      	nop
 8005bc8:	3718      	adds	r7, #24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	40021000 	.word	0x40021000
 8005bd4:	40001000 	.word	0x40001000
 8005bd8:	40001400 	.word	0x40001400
 8005bdc:	40014000 	.word	0x40014000

08005be0 <updatedate>:
  /* USER CODE END TIM15_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void updatedate(void){
 8005be0:	b480      	push	{r7}
 8005be2:	af00      	add	r7, sp, #0

	SEC+=1;
 8005be4:	4b98      	ldr	r3, [pc, #608]	; (8005e48 <updatedate+0x268>)
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	3301      	adds	r3, #1
 8005bea:	b2da      	uxtb	r2, r3
 8005bec:	4b96      	ldr	r3, [pc, #600]	; (8005e48 <updatedate+0x268>)
 8005bee:	701a      	strb	r2, [r3, #0]
	if(SEC>59){
 8005bf0:	4b95      	ldr	r3, [pc, #596]	; (8005e48 <updatedate+0x268>)
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	2b3b      	cmp	r3, #59	; 0x3b
 8005bf6:	d908      	bls.n	8005c0a <updatedate+0x2a>
		SEC=0;
 8005bf8:	4b93      	ldr	r3, [pc, #588]	; (8005e48 <updatedate+0x268>)
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	701a      	strb	r2, [r3, #0]
		MINUTE+=1;
 8005bfe:	4b93      	ldr	r3, [pc, #588]	; (8005e4c <updatedate+0x26c>)
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	3301      	adds	r3, #1
 8005c04:	b2da      	uxtb	r2, r3
 8005c06:	4b91      	ldr	r3, [pc, #580]	; (8005e4c <updatedate+0x26c>)
 8005c08:	701a      	strb	r2, [r3, #0]
	}

	if(MINUTE>59){
 8005c0a:	4b90      	ldr	r3, [pc, #576]	; (8005e4c <updatedate+0x26c>)
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	2b3b      	cmp	r3, #59	; 0x3b
 8005c10:	d908      	bls.n	8005c24 <updatedate+0x44>

		MINUTE=0;
 8005c12:	4b8e      	ldr	r3, [pc, #568]	; (8005e4c <updatedate+0x26c>)
 8005c14:	2200      	movs	r2, #0
 8005c16:	701a      	strb	r2, [r3, #0]
		HR+=1;
 8005c18:	4b8d      	ldr	r3, [pc, #564]	; (8005e50 <updatedate+0x270>)
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	4b8b      	ldr	r3, [pc, #556]	; (8005e50 <updatedate+0x270>)
 8005c22:	701a      	strb	r2, [r3, #0]
	}
	if(HR>=24){
 8005c24:	4b8a      	ldr	r3, [pc, #552]	; (8005e50 <updatedate+0x270>)
 8005c26:	781b      	ldrb	r3, [r3, #0]
 8005c28:	2b17      	cmp	r3, #23
 8005c2a:	d908      	bls.n	8005c3e <updatedate+0x5e>
		HR=0;
 8005c2c:	4b88      	ldr	r3, [pc, #544]	; (8005e50 <updatedate+0x270>)
 8005c2e:	2200      	movs	r2, #0
 8005c30:	701a      	strb	r2, [r3, #0]
		JOURS+=1;
 8005c32:	4b88      	ldr	r3, [pc, #544]	; (8005e54 <updatedate+0x274>)
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	3301      	adds	r3, #1
 8005c38:	b2da      	uxtb	r2, r3
 8005c3a:	4b86      	ldr	r3, [pc, #536]	; (8005e54 <updatedate+0x274>)
 8005c3c:	701a      	strb	r2, [r3, #0]
	}
	switch (mois){
 8005c3e:	4b86      	ldr	r3, [pc, #536]	; (8005e58 <updatedate+0x278>)
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	2b0b      	cmp	r3, #11
 8005c44:	f200 8137 	bhi.w	8005eb6 <updatedate+0x2d6>
 8005c48:	a201      	add	r2, pc, #4	; (adr r2, 8005c50 <updatedate+0x70>)
 8005c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c4e:	bf00      	nop
 8005c50:	08005c81 	.word	0x08005c81
 8005c54:	08005cab 	.word	0x08005cab
 8005c58:	08005cd5 	.word	0x08005cd5
 8005c5c:	08005cff 	.word	0x08005cff
 8005c60:	08005d29 	.word	0x08005d29
 8005c64:	08005d53 	.word	0x08005d53
 8005c68:	08005d7d 	.word	0x08005d7d
 8005c6c:	08005da7 	.word	0x08005da7
 8005c70:	08005dcf 	.word	0x08005dcf
 8005c74:	08005df7 	.word	0x08005df7
 8005c78:	08005e1f 	.word	0x08005e1f
 8005c7c:	08005e61 	.word	0x08005e61

	case JANVIER:
		if(JOURS>31){
 8005c80:	4b74      	ldr	r3, [pc, #464]	; (8005e54 <updatedate+0x274>)
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	2b1f      	cmp	r3, #31
 8005c86:	f240 80ff 	bls.w	8005e88 <updatedate+0x2a8>
			JOURS=1;
 8005c8a:	4b72      	ldr	r3, [pc, #456]	; (8005e54 <updatedate+0x274>)
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	701a      	strb	r2, [r3, #0]
			mois++;
 8005c90:	4b71      	ldr	r3, [pc, #452]	; (8005e58 <updatedate+0x278>)
 8005c92:	781b      	ldrb	r3, [r3, #0]
 8005c94:	3301      	adds	r3, #1
 8005c96:	b2da      	uxtb	r2, r3
 8005c98:	4b6f      	ldr	r3, [pc, #444]	; (8005e58 <updatedate+0x278>)
 8005c9a:	701a      	strb	r2, [r3, #0]
			MOIS++;
 8005c9c:	4b6f      	ldr	r3, [pc, #444]	; (8005e5c <updatedate+0x27c>)
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	b2da      	uxtb	r2, r3
 8005ca4:	4b6d      	ldr	r3, [pc, #436]	; (8005e5c <updatedate+0x27c>)
 8005ca6:	701a      	strb	r2, [r3, #0]
		}

		break;
 8005ca8:	e0ee      	b.n	8005e88 <updatedate+0x2a8>
	case FEVRIER:
		if(JOURS>29){
 8005caa:	4b6a      	ldr	r3, [pc, #424]	; (8005e54 <updatedate+0x274>)
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	2b1d      	cmp	r3, #29
 8005cb0:	f240 80ec 	bls.w	8005e8c <updatedate+0x2ac>
					JOURS=1;
 8005cb4:	4b67      	ldr	r3, [pc, #412]	; (8005e54 <updatedate+0x274>)
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	701a      	strb	r2, [r3, #0]
					mois++;
 8005cba:	4b67      	ldr	r3, [pc, #412]	; (8005e58 <updatedate+0x278>)
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	b2da      	uxtb	r2, r3
 8005cc2:	4b65      	ldr	r3, [pc, #404]	; (8005e58 <updatedate+0x278>)
 8005cc4:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005cc6:	4b65      	ldr	r3, [pc, #404]	; (8005e5c <updatedate+0x27c>)
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	3301      	adds	r3, #1
 8005ccc:	b2da      	uxtb	r2, r3
 8005cce:	4b63      	ldr	r3, [pc, #396]	; (8005e5c <updatedate+0x27c>)
 8005cd0:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005cd2:	e0db      	b.n	8005e8c <updatedate+0x2ac>
	case MARS:
		if(JOURS>31){
 8005cd4:	4b5f      	ldr	r3, [pc, #380]	; (8005e54 <updatedate+0x274>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	2b1f      	cmp	r3, #31
 8005cda:	f240 80d9 	bls.w	8005e90 <updatedate+0x2b0>
					JOURS=1;
 8005cde:	4b5d      	ldr	r3, [pc, #372]	; (8005e54 <updatedate+0x274>)
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	701a      	strb	r2, [r3, #0]
					mois++;
 8005ce4:	4b5c      	ldr	r3, [pc, #368]	; (8005e58 <updatedate+0x278>)
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	3301      	adds	r3, #1
 8005cea:	b2da      	uxtb	r2, r3
 8005cec:	4b5a      	ldr	r3, [pc, #360]	; (8005e58 <updatedate+0x278>)
 8005cee:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005cf0:	4b5a      	ldr	r3, [pc, #360]	; (8005e5c <updatedate+0x27c>)
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	3301      	adds	r3, #1
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	4b58      	ldr	r3, [pc, #352]	; (8005e5c <updatedate+0x27c>)
 8005cfa:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005cfc:	e0c8      	b.n	8005e90 <updatedate+0x2b0>
	case AVRIL:
		if(JOURS>30){
 8005cfe:	4b55      	ldr	r3, [pc, #340]	; (8005e54 <updatedate+0x274>)
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	2b1e      	cmp	r3, #30
 8005d04:	f240 80c6 	bls.w	8005e94 <updatedate+0x2b4>
					JOURS=1;
 8005d08:	4b52      	ldr	r3, [pc, #328]	; (8005e54 <updatedate+0x274>)
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	701a      	strb	r2, [r3, #0]
					mois++;
 8005d0e:	4b52      	ldr	r3, [pc, #328]	; (8005e58 <updatedate+0x278>)
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	3301      	adds	r3, #1
 8005d14:	b2da      	uxtb	r2, r3
 8005d16:	4b50      	ldr	r3, [pc, #320]	; (8005e58 <updatedate+0x278>)
 8005d18:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005d1a:	4b50      	ldr	r3, [pc, #320]	; (8005e5c <updatedate+0x27c>)
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	3301      	adds	r3, #1
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	4b4e      	ldr	r3, [pc, #312]	; (8005e5c <updatedate+0x27c>)
 8005d24:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005d26:	e0b5      	b.n	8005e94 <updatedate+0x2b4>
	case MAI:
		if(JOURS>31){
 8005d28:	4b4a      	ldr	r3, [pc, #296]	; (8005e54 <updatedate+0x274>)
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	2b1f      	cmp	r3, #31
 8005d2e:	f240 80b3 	bls.w	8005e98 <updatedate+0x2b8>
					JOURS=1;
 8005d32:	4b48      	ldr	r3, [pc, #288]	; (8005e54 <updatedate+0x274>)
 8005d34:	2201      	movs	r2, #1
 8005d36:	701a      	strb	r2, [r3, #0]
					mois++;
 8005d38:	4b47      	ldr	r3, [pc, #284]	; (8005e58 <updatedate+0x278>)
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	4b45      	ldr	r3, [pc, #276]	; (8005e58 <updatedate+0x278>)
 8005d42:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005d44:	4b45      	ldr	r3, [pc, #276]	; (8005e5c <updatedate+0x27c>)
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	4b43      	ldr	r3, [pc, #268]	; (8005e5c <updatedate+0x27c>)
 8005d4e:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005d50:	e0a2      	b.n	8005e98 <updatedate+0x2b8>
	case JUIN:
		if(JOURS>30){
 8005d52:	4b40      	ldr	r3, [pc, #256]	; (8005e54 <updatedate+0x274>)
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	2b1e      	cmp	r3, #30
 8005d58:	f240 80a0 	bls.w	8005e9c <updatedate+0x2bc>
					JOURS=1;
 8005d5c:	4b3d      	ldr	r3, [pc, #244]	; (8005e54 <updatedate+0x274>)
 8005d5e:	2201      	movs	r2, #1
 8005d60:	701a      	strb	r2, [r3, #0]
					mois++;
 8005d62:	4b3d      	ldr	r3, [pc, #244]	; (8005e58 <updatedate+0x278>)
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	3301      	adds	r3, #1
 8005d68:	b2da      	uxtb	r2, r3
 8005d6a:	4b3b      	ldr	r3, [pc, #236]	; (8005e58 <updatedate+0x278>)
 8005d6c:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005d6e:	4b3b      	ldr	r3, [pc, #236]	; (8005e5c <updatedate+0x27c>)
 8005d70:	781b      	ldrb	r3, [r3, #0]
 8005d72:	3301      	adds	r3, #1
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	4b39      	ldr	r3, [pc, #228]	; (8005e5c <updatedate+0x27c>)
 8005d78:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005d7a:	e08f      	b.n	8005e9c <updatedate+0x2bc>
	case JUILLET:
		if(JOURS>31){
 8005d7c:	4b35      	ldr	r3, [pc, #212]	; (8005e54 <updatedate+0x274>)
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	2b1f      	cmp	r3, #31
 8005d82:	f240 808d 	bls.w	8005ea0 <updatedate+0x2c0>
					JOURS=1;
 8005d86:	4b33      	ldr	r3, [pc, #204]	; (8005e54 <updatedate+0x274>)
 8005d88:	2201      	movs	r2, #1
 8005d8a:	701a      	strb	r2, [r3, #0]
					mois++;
 8005d8c:	4b32      	ldr	r3, [pc, #200]	; (8005e58 <updatedate+0x278>)
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	3301      	adds	r3, #1
 8005d92:	b2da      	uxtb	r2, r3
 8005d94:	4b30      	ldr	r3, [pc, #192]	; (8005e58 <updatedate+0x278>)
 8005d96:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005d98:	4b30      	ldr	r3, [pc, #192]	; (8005e5c <updatedate+0x27c>)
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	b2da      	uxtb	r2, r3
 8005da0:	4b2e      	ldr	r3, [pc, #184]	; (8005e5c <updatedate+0x27c>)
 8005da2:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005da4:	e07c      	b.n	8005ea0 <updatedate+0x2c0>
	case AOUT:
		if(JOURS>31){
 8005da6:	4b2b      	ldr	r3, [pc, #172]	; (8005e54 <updatedate+0x274>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	2b1f      	cmp	r3, #31
 8005dac:	d97a      	bls.n	8005ea4 <updatedate+0x2c4>
					JOURS=1;
 8005dae:	4b29      	ldr	r3, [pc, #164]	; (8005e54 <updatedate+0x274>)
 8005db0:	2201      	movs	r2, #1
 8005db2:	701a      	strb	r2, [r3, #0]
					mois++;
 8005db4:	4b28      	ldr	r3, [pc, #160]	; (8005e58 <updatedate+0x278>)
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	3301      	adds	r3, #1
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	4b26      	ldr	r3, [pc, #152]	; (8005e58 <updatedate+0x278>)
 8005dbe:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005dc0:	4b26      	ldr	r3, [pc, #152]	; (8005e5c <updatedate+0x27c>)
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	b2da      	uxtb	r2, r3
 8005dc8:	4b24      	ldr	r3, [pc, #144]	; (8005e5c <updatedate+0x27c>)
 8005dca:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005dcc:	e06a      	b.n	8005ea4 <updatedate+0x2c4>
	case SEPTEMBRE:
		if(JOURS>30){
 8005dce:	4b21      	ldr	r3, [pc, #132]	; (8005e54 <updatedate+0x274>)
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	2b1e      	cmp	r3, #30
 8005dd4:	d968      	bls.n	8005ea8 <updatedate+0x2c8>
					JOURS=1;
 8005dd6:	4b1f      	ldr	r3, [pc, #124]	; (8005e54 <updatedate+0x274>)
 8005dd8:	2201      	movs	r2, #1
 8005dda:	701a      	strb	r2, [r3, #0]
					mois++;
 8005ddc:	4b1e      	ldr	r3, [pc, #120]	; (8005e58 <updatedate+0x278>)
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	3301      	adds	r3, #1
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	4b1c      	ldr	r3, [pc, #112]	; (8005e58 <updatedate+0x278>)
 8005de6:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005de8:	4b1c      	ldr	r3, [pc, #112]	; (8005e5c <updatedate+0x27c>)
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	3301      	adds	r3, #1
 8005dee:	b2da      	uxtb	r2, r3
 8005df0:	4b1a      	ldr	r3, [pc, #104]	; (8005e5c <updatedate+0x27c>)
 8005df2:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005df4:	e058      	b.n	8005ea8 <updatedate+0x2c8>
	case OCTOBRE:
		if(JOURS>31){
 8005df6:	4b17      	ldr	r3, [pc, #92]	; (8005e54 <updatedate+0x274>)
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	2b1f      	cmp	r3, #31
 8005dfc:	d956      	bls.n	8005eac <updatedate+0x2cc>
					JOURS=1;
 8005dfe:	4b15      	ldr	r3, [pc, #84]	; (8005e54 <updatedate+0x274>)
 8005e00:	2201      	movs	r2, #1
 8005e02:	701a      	strb	r2, [r3, #0]
					mois++;
 8005e04:	4b14      	ldr	r3, [pc, #80]	; (8005e58 <updatedate+0x278>)
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	b2da      	uxtb	r2, r3
 8005e0c:	4b12      	ldr	r3, [pc, #72]	; (8005e58 <updatedate+0x278>)
 8005e0e:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005e10:	4b12      	ldr	r3, [pc, #72]	; (8005e5c <updatedate+0x27c>)
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	3301      	adds	r3, #1
 8005e16:	b2da      	uxtb	r2, r3
 8005e18:	4b10      	ldr	r3, [pc, #64]	; (8005e5c <updatedate+0x27c>)
 8005e1a:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005e1c:	e046      	b.n	8005eac <updatedate+0x2cc>
	case NOVEMBRE:
		if(JOURS>30){
 8005e1e:	4b0d      	ldr	r3, [pc, #52]	; (8005e54 <updatedate+0x274>)
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	2b1e      	cmp	r3, #30
 8005e24:	d944      	bls.n	8005eb0 <updatedate+0x2d0>
					JOURS=1;
 8005e26:	4b0b      	ldr	r3, [pc, #44]	; (8005e54 <updatedate+0x274>)
 8005e28:	2201      	movs	r2, #1
 8005e2a:	701a      	strb	r2, [r3, #0]
					mois++;
 8005e2c:	4b0a      	ldr	r3, [pc, #40]	; (8005e58 <updatedate+0x278>)
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	3301      	adds	r3, #1
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	4b08      	ldr	r3, [pc, #32]	; (8005e58 <updatedate+0x278>)
 8005e36:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005e38:	4b08      	ldr	r3, [pc, #32]	; (8005e5c <updatedate+0x27c>)
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	4b06      	ldr	r3, [pc, #24]	; (8005e5c <updatedate+0x27c>)
 8005e42:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005e44:	e034      	b.n	8005eb0 <updatedate+0x2d0>
 8005e46:	bf00      	nop
 8005e48:	20000b34 	.word	0x20000b34
 8005e4c:	20000b36 	.word	0x20000b36
 8005e50:	20000b35 	.word	0x20000b35
 8005e54:	20000008 	.word	0x20000008
 8005e58:	20000b37 	.word	0x20000b37
 8005e5c:	20000009 	.word	0x20000009
	case DECEMBRE:
		if(JOURS>31){
 8005e60:	4b1f      	ldr	r3, [pc, #124]	; (8005ee0 <updatedate+0x300>)
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	2b1f      	cmp	r3, #31
 8005e66:	d925      	bls.n	8005eb4 <updatedate+0x2d4>
					JOURS=1;
 8005e68:	4b1d      	ldr	r3, [pc, #116]	; (8005ee0 <updatedate+0x300>)
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	701a      	strb	r2, [r3, #0]
					mois++;
 8005e6e:	4b1d      	ldr	r3, [pc, #116]	; (8005ee4 <updatedate+0x304>)
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	3301      	adds	r3, #1
 8005e74:	b2da      	uxtb	r2, r3
 8005e76:	4b1b      	ldr	r3, [pc, #108]	; (8005ee4 <updatedate+0x304>)
 8005e78:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005e7a:	4b1b      	ldr	r3, [pc, #108]	; (8005ee8 <updatedate+0x308>)
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	b2da      	uxtb	r2, r3
 8005e82:	4b19      	ldr	r3, [pc, #100]	; (8005ee8 <updatedate+0x308>)
 8005e84:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005e86:	e015      	b.n	8005eb4 <updatedate+0x2d4>
		break;
 8005e88:	bf00      	nop
 8005e8a:	e014      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005e8c:	bf00      	nop
 8005e8e:	e012      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005e90:	bf00      	nop
 8005e92:	e010      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005e94:	bf00      	nop
 8005e96:	e00e      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005e98:	bf00      	nop
 8005e9a:	e00c      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005e9c:	bf00      	nop
 8005e9e:	e00a      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005ea0:	bf00      	nop
 8005ea2:	e008      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005ea4:	bf00      	nop
 8005ea6:	e006      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005ea8:	bf00      	nop
 8005eaa:	e004      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005eac:	bf00      	nop
 8005eae:	e002      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005eb0:	bf00      	nop
 8005eb2:	e000      	b.n	8005eb6 <updatedate+0x2d6>
		break;
 8005eb4:	bf00      	nop

	}

	if(MOIS>12){
 8005eb6:	4b0c      	ldr	r3, [pc, #48]	; (8005ee8 <updatedate+0x308>)
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	2b0c      	cmp	r3, #12
 8005ebc:	d90b      	bls.n	8005ed6 <updatedate+0x2f6>
		mois=JANVIER;
 8005ebe:	4b09      	ldr	r3, [pc, #36]	; (8005ee4 <updatedate+0x304>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	701a      	strb	r2, [r3, #0]
		MOIS=1;
 8005ec4:	4b08      	ldr	r3, [pc, #32]	; (8005ee8 <updatedate+0x308>)
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	701a      	strb	r2, [r3, #0]
		ANNEE++;
 8005eca:	4b08      	ldr	r3, [pc, #32]	; (8005eec <updatedate+0x30c>)
 8005ecc:	881b      	ldrh	r3, [r3, #0]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	b29a      	uxth	r2, r3
 8005ed2:	4b06      	ldr	r3, [pc, #24]	; (8005eec <updatedate+0x30c>)
 8005ed4:	801a      	strh	r2, [r3, #0]
	}
}
 8005ed6:	bf00      	nop
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr
 8005ee0:	20000008 	.word	0x20000008
 8005ee4:	20000b37 	.word	0x20000b37
 8005ee8:	20000009 	.word	0x20000009
 8005eec:	2000000a 	.word	0x2000000a

08005ef0 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8005ef4:	4b12      	ldr	r3, [pc, #72]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005ef6:	4a13      	ldr	r2, [pc, #76]	; (8005f44 <MX_LPUART1_UART_Init+0x54>)
 8005ef8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8005efa:	4b11      	ldr	r3, [pc, #68]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005efc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005f00:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005f02:	4b0f      	ldr	r3, [pc, #60]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005f04:	2200      	movs	r2, #0
 8005f06:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005f08:	4b0d      	ldr	r3, [pc, #52]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8005f0e:	4b0c      	ldr	r3, [pc, #48]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005f14:	4b0a      	ldr	r3, [pc, #40]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005f16:	220c      	movs	r2, #12
 8005f18:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f1a:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f20:	4b07      	ldr	r3, [pc, #28]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f26:	4b06      	ldr	r3, [pc, #24]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005f2c:	4804      	ldr	r0, [pc, #16]	; (8005f40 <MX_LPUART1_UART_Init+0x50>)
 8005f2e:	f007 fbc9 	bl	800d6c4 <HAL_UART_Init>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8005f38:	f7fb fdb9 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005f3c:	bf00      	nop
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	200011fc 	.word	0x200011fc
 8005f44:	40008000 	.word	0x40008000

08005f48 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005f4c:	4b14      	ldr	r3, [pc, #80]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f4e:	4a15      	ldr	r2, [pc, #84]	; (8005fa4 <MX_USART1_UART_Init+0x5c>)
 8005f50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005f52:	4b13      	ldr	r3, [pc, #76]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005f58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005f5a:	4b11      	ldr	r3, [pc, #68]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005f60:	4b0f      	ldr	r3, [pc, #60]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005f66:	4b0e      	ldr	r3, [pc, #56]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f68:	2200      	movs	r2, #0
 8005f6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005f6c:	4b0c      	ldr	r3, [pc, #48]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f6e:	220c      	movs	r2, #12
 8005f70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f72:	4b0b      	ldr	r3, [pc, #44]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f78:	4b09      	ldr	r3, [pc, #36]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f7e:	4b08      	ldr	r3, [pc, #32]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f84:	4b06      	ldr	r3, [pc, #24]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f86:	2200      	movs	r2, #0
 8005f88:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005f8a:	4805      	ldr	r0, [pc, #20]	; (8005fa0 <MX_USART1_UART_Init+0x58>)
 8005f8c:	f007 fb9a 	bl	800d6c4 <HAL_UART_Init>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005f96:	f7fb fd8a 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005f9a:	bf00      	nop
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	20001284 	.word	0x20001284
 8005fa4:	40013800 	.word	0x40013800

08005fa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b0a0      	sub	sp, #128	; 0x80
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fb0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	601a      	str	r2, [r3, #0]
 8005fb8:	605a      	str	r2, [r3, #4]
 8005fba:	609a      	str	r2, [r3, #8]
 8005fbc:	60da      	str	r2, [r3, #12]
 8005fbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005fc0:	f107 0318 	add.w	r3, r7, #24
 8005fc4:	2254      	movs	r2, #84	; 0x54
 8005fc6:	2100      	movs	r1, #0
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f010 fc16 	bl	80167fa <memset>
  if(uartHandle->Instance==LPUART1)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a55      	ldr	r2, [pc, #340]	; (8006128 <HAL_UART_MspInit+0x180>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d168      	bne.n	80060aa <HAL_UART_MspInit+0x102>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005fd8:	2320      	movs	r3, #32
 8005fda:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005fe0:	f107 0318 	add.w	r3, r7, #24
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f005 fb15 	bl	800b614 <HAL_RCCEx_PeriphCLKConfig>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d001      	beq.n	8005ff4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005ff0:	f7fb fd5d 	bl	8001aae <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005ff4:	4b4d      	ldr	r3, [pc, #308]	; (800612c <HAL_UART_MspInit+0x184>)
 8005ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ff8:	4a4c      	ldr	r2, [pc, #304]	; (800612c <HAL_UART_MspInit+0x184>)
 8005ffa:	f043 0301 	orr.w	r3, r3, #1
 8005ffe:	65d3      	str	r3, [r2, #92]	; 0x5c
 8006000:	4b4a      	ldr	r3, [pc, #296]	; (800612c <HAL_UART_MspInit+0x184>)
 8006002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	617b      	str	r3, [r7, #20]
 800600a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800600c:	4b47      	ldr	r3, [pc, #284]	; (800612c <HAL_UART_MspInit+0x184>)
 800600e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006010:	4a46      	ldr	r2, [pc, #280]	; (800612c <HAL_UART_MspInit+0x184>)
 8006012:	f043 0301 	orr.w	r3, r3, #1
 8006016:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006018:	4b44      	ldr	r3, [pc, #272]	; (800612c <HAL_UART_MspInit+0x184>)
 800601a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800601c:	f003 0301 	and.w	r3, r3, #1
 8006020:	613b      	str	r3, [r7, #16]
 8006022:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006024:	230c      	movs	r3, #12
 8006026:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006028:	2302      	movs	r3, #2
 800602a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800602c:	2300      	movs	r3, #0
 800602e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006030:	2303      	movs	r3, #3
 8006032:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8006034:	2308      	movs	r3, #8
 8006036:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006038:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800603c:	4619      	mov	r1, r3
 800603e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006042:	f002 f83f 	bl	80080c4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART_RX Init */
    hdma_lpuart_rx.Instance = DMA2_Channel7;
 8006046:	4b3a      	ldr	r3, [pc, #232]	; (8006130 <HAL_UART_MspInit+0x188>)
 8006048:	4a3a      	ldr	r2, [pc, #232]	; (8006134 <HAL_UART_MspInit+0x18c>)
 800604a:	601a      	str	r2, [r3, #0]
    hdma_lpuart_rx.Init.Request = DMA_REQUEST_4;
 800604c:	4b38      	ldr	r3, [pc, #224]	; (8006130 <HAL_UART_MspInit+0x188>)
 800604e:	2204      	movs	r2, #4
 8006050:	605a      	str	r2, [r3, #4]
    hdma_lpuart_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006052:	4b37      	ldr	r3, [pc, #220]	; (8006130 <HAL_UART_MspInit+0x188>)
 8006054:	2200      	movs	r2, #0
 8006056:	609a      	str	r2, [r3, #8]
    hdma_lpuart_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006058:	4b35      	ldr	r3, [pc, #212]	; (8006130 <HAL_UART_MspInit+0x188>)
 800605a:	2200      	movs	r2, #0
 800605c:	60da      	str	r2, [r3, #12]
    hdma_lpuart_rx.Init.MemInc = DMA_MINC_ENABLE;
 800605e:	4b34      	ldr	r3, [pc, #208]	; (8006130 <HAL_UART_MspInit+0x188>)
 8006060:	2280      	movs	r2, #128	; 0x80
 8006062:	611a      	str	r2, [r3, #16]
    hdma_lpuart_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006064:	4b32      	ldr	r3, [pc, #200]	; (8006130 <HAL_UART_MspInit+0x188>)
 8006066:	2200      	movs	r2, #0
 8006068:	615a      	str	r2, [r3, #20]
    hdma_lpuart_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800606a:	4b31      	ldr	r3, [pc, #196]	; (8006130 <HAL_UART_MspInit+0x188>)
 800606c:	2200      	movs	r2, #0
 800606e:	619a      	str	r2, [r3, #24]
    hdma_lpuart_rx.Init.Mode = DMA_NORMAL;
 8006070:	4b2f      	ldr	r3, [pc, #188]	; (8006130 <HAL_UART_MspInit+0x188>)
 8006072:	2200      	movs	r2, #0
 8006074:	61da      	str	r2, [r3, #28]
    hdma_lpuart_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006076:	4b2e      	ldr	r3, [pc, #184]	; (8006130 <HAL_UART_MspInit+0x188>)
 8006078:	2200      	movs	r2, #0
 800607a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart_rx) != HAL_OK)
 800607c:	482c      	ldr	r0, [pc, #176]	; (8006130 <HAL_UART_MspInit+0x188>)
 800607e:	f001 fd9f 	bl	8007bc0 <HAL_DMA_Init>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d001      	beq.n	800608c <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8006088:	f7fb fd11 	bl	8001aae <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart_rx);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a28      	ldr	r2, [pc, #160]	; (8006130 <HAL_UART_MspInit+0x188>)
 8006090:	675a      	str	r2, [r3, #116]	; 0x74
 8006092:	4a27      	ldr	r2, [pc, #156]	; (8006130 <HAL_UART_MspInit+0x188>)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8006098:	2200      	movs	r2, #0
 800609a:	2100      	movs	r1, #0
 800609c:	2046      	movs	r0, #70	; 0x46
 800609e:	f001 fd58 	bl	8007b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80060a2:	2046      	movs	r0, #70	; 0x46
 80060a4:	f001 fd71 	bl	8007b8a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80060a8:	e03a      	b.n	8006120 <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART1)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a22      	ldr	r2, [pc, #136]	; (8006138 <HAL_UART_MspInit+0x190>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d135      	bne.n	8006120 <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80060b4:	2301      	movs	r3, #1
 80060b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80060b8:	2300      	movs	r3, #0
 80060ba:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80060bc:	f107 0318 	add.w	r3, r7, #24
 80060c0:	4618      	mov	r0, r3
 80060c2:	f005 faa7 	bl	800b614 <HAL_RCCEx_PeriphCLKConfig>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d001      	beq.n	80060d0 <HAL_UART_MspInit+0x128>
      Error_Handler();
 80060cc:	f7fb fcef 	bl	8001aae <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80060d0:	4b16      	ldr	r3, [pc, #88]	; (800612c <HAL_UART_MspInit+0x184>)
 80060d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060d4:	4a15      	ldr	r2, [pc, #84]	; (800612c <HAL_UART_MspInit+0x184>)
 80060d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060da:	6613      	str	r3, [r2, #96]	; 0x60
 80060dc:	4b13      	ldr	r3, [pc, #76]	; (800612c <HAL_UART_MspInit+0x184>)
 80060de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060e4:	60fb      	str	r3, [r7, #12]
 80060e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060e8:	4b10      	ldr	r3, [pc, #64]	; (800612c <HAL_UART_MspInit+0x184>)
 80060ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060ec:	4a0f      	ldr	r2, [pc, #60]	; (800612c <HAL_UART_MspInit+0x184>)
 80060ee:	f043 0302 	orr.w	r3, r3, #2
 80060f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80060f4:	4b0d      	ldr	r3, [pc, #52]	; (800612c <HAL_UART_MspInit+0x184>)
 80060f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060f8:	f003 0302 	and.w	r3, r3, #2
 80060fc:	60bb      	str	r3, [r7, #8]
 80060fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006100:	23c0      	movs	r3, #192	; 0xc0
 8006102:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006104:	2302      	movs	r3, #2
 8006106:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006108:	2300      	movs	r3, #0
 800610a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800610c:	2303      	movs	r3, #3
 800610e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006110:	2307      	movs	r3, #7
 8006112:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006114:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006118:	4619      	mov	r1, r3
 800611a:	4808      	ldr	r0, [pc, #32]	; (800613c <HAL_UART_MspInit+0x194>)
 800611c:	f001 ffd2 	bl	80080c4 <HAL_GPIO_Init>
}
 8006120:	bf00      	nop
 8006122:	3780      	adds	r7, #128	; 0x80
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	40008000 	.word	0x40008000
 800612c:	40021000 	.word	0x40021000
 8006130:	2000130c 	.word	0x2000130c
 8006134:	40020480 	.word	0x40020480
 8006138:	40013800 	.word	0x40013800
 800613c:	48000400 	.word	0x48000400

08006140 <HAL_UART_RxCpltCallback>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8006140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
	oldPos = newPos; //keep track of the last position in the buffer
 8006148:	4b30      	ldr	r3, [pc, #192]	; (800620c <HAL_UART_RxCpltCallback+0xcc>)
 800614a:	881a      	ldrh	r2, [r3, #0]
 800614c:	4b30      	ldr	r3, [pc, #192]	; (8006210 <HAL_UART_RxCpltCallback+0xd0>)
 800614e:	801a      	strh	r2, [r3, #0]
			if(oldPos + 64 > DataBuffer_SIZE){ //if the buffer is full, parse it, then reset the buffer
 8006150:	4b2f      	ldr	r3, [pc, #188]	; (8006210 <HAL_UART_RxCpltCallback+0xd0>)
 8006152:	881b      	ldrh	r3, [r3, #0]
 8006154:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8006158:	d922      	bls.n	80061a0 <HAL_UART_RxCpltCallback+0x60>

				uint16_t datatocopy = DataBuffer_SIZE-oldPos;  // find out how much space is left in the main buffer
 800615a:	4b2d      	ldr	r3, [pc, #180]	; (8006210 <HAL_UART_RxCpltCallback+0xd0>)
 800615c:	881b      	ldrh	r3, [r3, #0]
 800615e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8006162:	81fb      	strh	r3, [r7, #14]
				memcpy ((uint8_t *)DataBuffer+oldPos, RxBuffer, datatocopy);  // copy data in that remaining space
 8006164:	4b2a      	ldr	r3, [pc, #168]	; (8006210 <HAL_UART_RxCpltCallback+0xd0>)
 8006166:	881b      	ldrh	r3, [r3, #0]
 8006168:	461a      	mov	r2, r3
 800616a:	4b2a      	ldr	r3, [pc, #168]	; (8006214 <HAL_UART_RxCpltCallback+0xd4>)
 800616c:	4413      	add	r3, r2
 800616e:	89fa      	ldrh	r2, [r7, #14]
 8006170:	4929      	ldr	r1, [pc, #164]	; (8006218 <HAL_UART_RxCpltCallback+0xd8>)
 8006172:	4618      	mov	r0, r3
 8006174:	f010 fc5d 	bl	8016a32 <memcpy>

				oldPos = 0;  // point to the start of the buffer
 8006178:	4b25      	ldr	r3, [pc, #148]	; (8006210 <HAL_UART_RxCpltCallback+0xd0>)
 800617a:	2200      	movs	r2, #0
 800617c:	801a      	strh	r2, [r3, #0]
				memcpy ((uint8_t *)DataBuffer, (uint8_t *)RxBuffer+datatocopy, (64-datatocopy));  // copy the remaining data
 800617e:	89fb      	ldrh	r3, [r7, #14]
 8006180:	4a25      	ldr	r2, [pc, #148]	; (8006218 <HAL_UART_RxCpltCallback+0xd8>)
 8006182:	1899      	adds	r1, r3, r2
 8006184:	89fb      	ldrh	r3, [r7, #14]
 8006186:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800618a:	461a      	mov	r2, r3
 800618c:	4821      	ldr	r0, [pc, #132]	; (8006214 <HAL_UART_RxCpltCallback+0xd4>)
 800618e:	f010 fc50 	bl	8016a32 <memcpy>
				newPos = (64-datatocopy);  // update the position
 8006192:	89fb      	ldrh	r3, [r7, #14]
 8006194:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006198:	b29a      	uxth	r2, r3
 800619a:	4b1c      	ldr	r3, [pc, #112]	; (800620c <HAL_UART_RxCpltCallback+0xcc>)
 800619c:	801a      	strh	r2, [r3, #0]
 800619e:	e01e      	b.n	80061de <HAL_UART_RxCpltCallback+0x9e>
			}
			else{
				memcpy((uint8_t *)DataBuffer+oldPos, RxBuffer, 64); //copy received data to the buffer
 80061a0:	4b1b      	ldr	r3, [pc, #108]	; (8006210 <HAL_UART_RxCpltCallback+0xd0>)
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	461a      	mov	r2, r3
 80061a6:	4b1b      	ldr	r3, [pc, #108]	; (8006214 <HAL_UART_RxCpltCallback+0xd4>)
 80061a8:	441a      	add	r2, r3
 80061aa:	4b1b      	ldr	r3, [pc, #108]	; (8006218 <HAL_UART_RxCpltCallback+0xd8>)
 80061ac:	4610      	mov	r0, r2
 80061ae:	f103 0440 	add.w	r4, r3, #64	; 0x40
 80061b2:	4602      	mov	r2, r0
 80061b4:	4619      	mov	r1, r3
 80061b6:	f8d1 c000 	ldr.w	ip, [r1]
 80061ba:	684e      	ldr	r6, [r1, #4]
 80061bc:	688d      	ldr	r5, [r1, #8]
 80061be:	68c9      	ldr	r1, [r1, #12]
 80061c0:	f8c2 c000 	str.w	ip, [r2]
 80061c4:	6056      	str	r6, [r2, #4]
 80061c6:	6095      	str	r5, [r2, #8]
 80061c8:	60d1      	str	r1, [r2, #12]
 80061ca:	3310      	adds	r3, #16
 80061cc:	3010      	adds	r0, #16
 80061ce:	42a3      	cmp	r3, r4
 80061d0:	d1ef      	bne.n	80061b2 <HAL_UART_RxCpltCallback+0x72>
				newPos = 64+oldPos; //update buffer position
 80061d2:	4b0f      	ldr	r3, [pc, #60]	; (8006210 <HAL_UART_RxCpltCallback+0xd0>)
 80061d4:	881b      	ldrh	r3, [r3, #0]
 80061d6:	3340      	adds	r3, #64	; 0x40
 80061d8:	b29a      	uxth	r2, r3
 80061da:	4b0c      	ldr	r3, [pc, #48]	; (800620c <HAL_UART_RxCpltCallback+0xcc>)
 80061dc:	801a      	strh	r2, [r3, #0]

			}
			HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//on recoit par dma  nouveau 64 caractres
 80061de:	2240      	movs	r2, #64	; 0x40
 80061e0:	490d      	ldr	r1, [pc, #52]	; (8006218 <HAL_UART_RxCpltCallback+0xd8>)
 80061e2:	480e      	ldr	r0, [pc, #56]	; (800621c <HAL_UART_RxCpltCallback+0xdc>)
 80061e4:	f007 fabc 	bl	800d760 <HAL_UART_Receive_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_lpuart_rx, DMA_IT_HT);//on desactive l'interruption afin de ne pas tre interrompu tout le temps
 80061e8:	4b0d      	ldr	r3, [pc, #52]	; (8006220 <HAL_UART_RxCpltCallback+0xe0>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	4b0c      	ldr	r3, [pc, #48]	; (8006220 <HAL_UART_RxCpltCallback+0xe0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 0204 	bic.w	r2, r2, #4
 80061f6:	601a      	str	r2, [r3, #0]

	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//l'appel de cette fonction ractive l'intrruption.
 80061f8:	2240      	movs	r2, #64	; 0x40
 80061fa:	4907      	ldr	r1, [pc, #28]	; (8006218 <HAL_UART_RxCpltCallback+0xd8>)
 80061fc:	4807      	ldr	r0, [pc, #28]	; (800621c <HAL_UART_RxCpltCallback+0xdc>)
 80061fe:	f007 faaf 	bl	800d760 <HAL_UART_Receive_DMA>
}
 8006202:	bf00      	nop
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800620a:	bf00      	nop
 800620c:	20000482 	.word	0x20000482
 8006210:	20000480 	.word	0x20000480
 8006214:	200004c4 	.word	0x200004c4
 8006218:	20000484 	.word	0x20000484
 800621c:	200011fc 	.word	0x200011fc
 8006220:	2000130c 	.word	0x2000130c

08006224 <getgpu>:
uint8_t usbnumbuf2[10];




void getgpu(uint8_t * usbbuffer){
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
	usbbuffer[64]='$';
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	3340      	adds	r3, #64	; 0x40
 8006230:	2224      	movs	r2, #36	; 0x24
 8006232:	701a      	strb	r2, [r3, #0]
	memset(usbnumbuf1,'$',10);
 8006234:	220a      	movs	r2, #10
 8006236:	2124      	movs	r1, #36	; 0x24
 8006238:	4823      	ldr	r0, [pc, #140]	; (80062c8 <getgpu+0xa4>)
 800623a:	f010 fade 	bl	80167fa <memset>
	memset(usbnumbuf2,'$',10);
 800623e:	220a      	movs	r2, #10
 8006240:	2124      	movs	r1, #36	; 0x24
 8006242:	4822      	ldr	r0, [pc, #136]	; (80062cc <getgpu+0xa8>)
 8006244:	f010 fad9 	bl	80167fa <memset>


	int cnt=0;
 8006248:	2300      	movs	r3, #0
 800624a:	60fb      	str	r3, [r7, #12]
	while(usbbuffer[cnt]!='$'){
 800624c:	e00b      	b.n	8006266 <getgpu+0x42>

		usbnumbuf1[cnt]=usbbuffer[cnt];
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	4413      	add	r3, r2
 8006254:	7819      	ldrb	r1, [r3, #0]
 8006256:	4a1c      	ldr	r2, [pc, #112]	; (80062c8 <getgpu+0xa4>)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	4413      	add	r3, r2
 800625c:	460a      	mov	r2, r1
 800625e:	701a      	strb	r2, [r3, #0]
				  cnt++;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	3301      	adds	r3, #1
 8006264:	60fb      	str	r3, [r7, #12]
	while(usbbuffer[cnt]!='$'){
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	4413      	add	r3, r2
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	2b24      	cmp	r3, #36	; 0x24
 8006270:	d1ed      	bne.n	800624e <getgpu+0x2a>
			  }
			  cnt++;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	3301      	adds	r3, #1
 8006276:	60fb      	str	r3, [r7, #12]
			  int cnt1=0;
 8006278:	2300      	movs	r3, #0
 800627a:	60bb      	str	r3, [r7, #8]
			  while(usbbuffer[cnt]!='$'){
 800627c:	e00e      	b.n	800629c <getgpu+0x78>

			  		  usbnumbuf2[cnt1]=usbbuffer[cnt];
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	4413      	add	r3, r2
 8006284:	7819      	ldrb	r1, [r3, #0]
 8006286:	4a11      	ldr	r2, [pc, #68]	; (80062cc <getgpu+0xa8>)
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	4413      	add	r3, r2
 800628c:	460a      	mov	r2, r1
 800628e:	701a      	strb	r2, [r3, #0]
			  		  cnt1++;
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	3301      	adds	r3, #1
 8006294:	60bb      	str	r3, [r7, #8]
			  		  cnt++;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	3301      	adds	r3, #1
 800629a:	60fb      	str	r3, [r7, #12]
			  while(usbbuffer[cnt]!='$'){
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	4413      	add	r3, r2
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	2b24      	cmp	r3, #36	; 0x24
 80062a6:	d1ea      	bne.n	800627e <getgpu+0x5a>
			  	  }

	gputemp=atoi((uint8_t *)usbnumbuf1);
 80062a8:	4807      	ldr	r0, [pc, #28]	; (80062c8 <getgpu+0xa4>)
 80062aa:	f00e fb11 	bl	80148d0 <atoi>
 80062ae:	4603      	mov	r3, r0
 80062b0:	4a07      	ldr	r2, [pc, #28]	; (80062d0 <getgpu+0xac>)
 80062b2:	6013      	str	r3, [r2, #0]
	gpupower=atoi((uint8_t *)usbnumbuf2);
 80062b4:	4805      	ldr	r0, [pc, #20]	; (80062cc <getgpu+0xa8>)
 80062b6:	f00e fb0b 	bl	80148d0 <atoi>
 80062ba:	4603      	mov	r3, r0
 80062bc:	4a05      	ldr	r2, [pc, #20]	; (80062d4 <getgpu+0xb0>)
 80062be:	6013      	str	r3, [r2, #0]


}
 80062c0:	bf00      	nop
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	20001354 	.word	0x20001354
 80062cc:	20001360 	.word	0x20001360
 80062d0:	200010c0 	.word	0x200010c0
 80062d4:	200010c4 	.word	0x200010c4

080062d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80062d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006310 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80062dc:	f7ff faf0 	bl	80058c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80062e0:	480c      	ldr	r0, [pc, #48]	; (8006314 <LoopForever+0x6>)
  ldr r1, =_edata
 80062e2:	490d      	ldr	r1, [pc, #52]	; (8006318 <LoopForever+0xa>)
  ldr r2, =_sidata
 80062e4:	4a0d      	ldr	r2, [pc, #52]	; (800631c <LoopForever+0xe>)
  movs r3, #0
 80062e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80062e8:	e002      	b.n	80062f0 <LoopCopyDataInit>

080062ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80062ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80062ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80062ee:	3304      	adds	r3, #4

080062f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80062f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80062f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80062f4:	d3f9      	bcc.n	80062ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80062f6:	4a0a      	ldr	r2, [pc, #40]	; (8006320 <LoopForever+0x12>)
  ldr r4, =_ebss
 80062f8:	4c0a      	ldr	r4, [pc, #40]	; (8006324 <LoopForever+0x16>)
  movs r3, #0
 80062fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80062fc:	e001      	b.n	8006302 <LoopFillZerobss>

080062fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80062fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006300:	3204      	adds	r2, #4

08006302 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006302:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006304:	d3fb      	bcc.n	80062fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006306:	f010 fb65 	bl	80169d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800630a:	f7fb fab7 	bl	800187c <main>

0800630e <LoopForever>:

LoopForever:
    b LoopForever
 800630e:	e7fe      	b.n	800630e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8006310:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8006314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006318:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 800631c:	0801d380 	.word	0x0801d380
  ldr r2, =_sbss
 8006320:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 8006324:	200026b4 	.word	0x200026b4

08006328 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006328:	e7fe      	b.n	8006328 <CAN1_RX0_IRQHandler>

0800632a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800632a:	b580      	push	{r7, lr}
 800632c:	b082      	sub	sp, #8
 800632e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006330:	2300      	movs	r3, #0
 8006332:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006334:	2003      	movs	r0, #3
 8006336:	f001 fc01 	bl	8007b3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800633a:	200f      	movs	r0, #15
 800633c:	f000 f80e 	bl	800635c <HAL_InitTick>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d002      	beq.n	800634c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	71fb      	strb	r3, [r7, #7]
 800634a:	e001      	b.n	8006350 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800634c:	f7ff f910 	bl	8005570 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006350:	79fb      	ldrb	r3, [r7, #7]
}
 8006352:	4618      	mov	r0, r3
 8006354:	3708      	adds	r7, #8
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
	...

0800635c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006364:	2300      	movs	r3, #0
 8006366:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006368:	4b17      	ldr	r3, [pc, #92]	; (80063c8 <HAL_InitTick+0x6c>)
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d023      	beq.n	80063b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006370:	4b16      	ldr	r3, [pc, #88]	; (80063cc <HAL_InitTick+0x70>)
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	4b14      	ldr	r3, [pc, #80]	; (80063c8 <HAL_InitTick+0x6c>)
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	4619      	mov	r1, r3
 800637a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800637e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006382:	fbb2 f3f3 	udiv	r3, r2, r3
 8006386:	4618      	mov	r0, r3
 8006388:	f001 fc0d 	bl	8007ba6 <HAL_SYSTICK_Config>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d10f      	bne.n	80063b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2b0f      	cmp	r3, #15
 8006396:	d809      	bhi.n	80063ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006398:	2200      	movs	r2, #0
 800639a:	6879      	ldr	r1, [r7, #4]
 800639c:	f04f 30ff 	mov.w	r0, #4294967295
 80063a0:	f001 fbd7 	bl	8007b52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80063a4:	4a0a      	ldr	r2, [pc, #40]	; (80063d0 <HAL_InitTick+0x74>)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6013      	str	r3, [r2, #0]
 80063aa:	e007      	b.n	80063bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	73fb      	strb	r3, [r7, #15]
 80063b0:	e004      	b.n	80063bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	73fb      	strb	r3, [r7, #15]
 80063b6:	e001      	b.n	80063bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80063bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3710      	adds	r7, #16
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	bf00      	nop
 80063c8:	2000002c 	.word	0x2000002c
 80063cc:	20000024 	.word	0x20000024
 80063d0:	20000028 	.word	0x20000028

080063d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80063d4:	b480      	push	{r7}
 80063d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80063d8:	4b06      	ldr	r3, [pc, #24]	; (80063f4 <HAL_IncTick+0x20>)
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	4b06      	ldr	r3, [pc, #24]	; (80063f8 <HAL_IncTick+0x24>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4413      	add	r3, r2
 80063e4:	4a04      	ldr	r2, [pc, #16]	; (80063f8 <HAL_IncTick+0x24>)
 80063e6:	6013      	str	r3, [r2, #0]
}
 80063e8:	bf00      	nop
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	2000002c 	.word	0x2000002c
 80063f8:	2000136c 	.word	0x2000136c

080063fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80063fc:	b480      	push	{r7}
 80063fe:	af00      	add	r7, sp, #0
  return uwTick;
 8006400:	4b03      	ldr	r3, [pc, #12]	; (8006410 <HAL_GetTick+0x14>)
 8006402:	681b      	ldr	r3, [r3, #0]
}
 8006404:	4618      	mov	r0, r3
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	2000136c 	.word	0x2000136c

08006414 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800641c:	f7ff ffee 	bl	80063fc <HAL_GetTick>
 8006420:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800642c:	d005      	beq.n	800643a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800642e:	4b0a      	ldr	r3, [pc, #40]	; (8006458 <HAL_Delay+0x44>)
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	4413      	add	r3, r2
 8006438:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800643a:	bf00      	nop
 800643c:	f7ff ffde 	bl	80063fc <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	68fa      	ldr	r2, [r7, #12]
 8006448:	429a      	cmp	r2, r3
 800644a:	d8f7      	bhi.n	800643c <HAL_Delay+0x28>
  {
  }
}
 800644c:	bf00      	nop
 800644e:	bf00      	nop
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	2000002c 	.word	0x2000002c

0800645c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	431a      	orrs	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	609a      	str	r2, [r3, #8]
}
 8006476:	bf00      	nop
 8006478:	370c      	adds	r7, #12
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr

08006482 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006482:	b480      	push	{r7}
 8006484:	b083      	sub	sp, #12
 8006486:	af00      	add	r7, sp, #0
 8006488:	6078      	str	r0, [r7, #4]
 800648a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	431a      	orrs	r2, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	609a      	str	r2, [r3, #8]
}
 800649c:	bf00      	nop
 800649e:	370c      	adds	r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b087      	sub	sp, #28
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	607a      	str	r2, [r7, #4]
 80064d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	3360      	adds	r3, #96	; 0x60
 80064d6:	461a      	mov	r2, r3
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	4413      	add	r3, r2
 80064de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	4b08      	ldr	r3, [pc, #32]	; (8006508 <LL_ADC_SetOffset+0x44>)
 80064e6:	4013      	ands	r3, r2
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80064ee:	683a      	ldr	r2, [r7, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	4313      	orrs	r3, r2
 80064f4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80064fc:	bf00      	nop
 80064fe:	371c      	adds	r7, #28
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr
 8006508:	03fff000 	.word	0x03fff000

0800650c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	3360      	adds	r3, #96	; 0x60
 800651a:	461a      	mov	r2, r3
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	4413      	add	r3, r2
 8006522:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800652c:	4618      	mov	r0, r3
 800652e:	3714      	adds	r7, #20
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006538:	b480      	push	{r7}
 800653a:	b087      	sub	sp, #28
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3360      	adds	r3, #96	; 0x60
 8006548:	461a      	mov	r2, r3
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	4413      	add	r3, r2
 8006550:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	431a      	orrs	r2, r3
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006562:	bf00      	nop
 8006564:	371c      	adds	r7, #28
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800656e:	b480      	push	{r7}
 8006570:	b083      	sub	sp, #12
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006582:	2301      	movs	r3, #1
 8006584:	e000      	b.n	8006588 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006594:	b480      	push	{r7}
 8006596:	b087      	sub	sp, #28
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	3330      	adds	r3, #48	; 0x30
 80065a4:	461a      	mov	r2, r3
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	0a1b      	lsrs	r3, r3, #8
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	f003 030c 	and.w	r3, r3, #12
 80065b0:	4413      	add	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	f003 031f 	and.w	r3, r3, #31
 80065be:	211f      	movs	r1, #31
 80065c0:	fa01 f303 	lsl.w	r3, r1, r3
 80065c4:	43db      	mvns	r3, r3
 80065c6:	401a      	ands	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	0e9b      	lsrs	r3, r3, #26
 80065cc:	f003 011f 	and.w	r1, r3, #31
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f003 031f 	and.w	r3, r3, #31
 80065d6:	fa01 f303 	lsl.w	r3, r1, r3
 80065da:	431a      	orrs	r2, r3
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80065e0:	bf00      	nop
 80065e2:	371c      	adds	r7, #28
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065f8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006600:	2301      	movs	r3, #1
 8006602:	e000      	b.n	8006606 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006612:	b480      	push	{r7}
 8006614:	b087      	sub	sp, #28
 8006616:	af00      	add	r7, sp, #0
 8006618:	60f8      	str	r0, [r7, #12]
 800661a:	60b9      	str	r1, [r7, #8]
 800661c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	3314      	adds	r3, #20
 8006622:	461a      	mov	r2, r3
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	0e5b      	lsrs	r3, r3, #25
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	f003 0304 	and.w	r3, r3, #4
 800662e:	4413      	add	r3, r2
 8006630:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	0d1b      	lsrs	r3, r3, #20
 800663a:	f003 031f 	and.w	r3, r3, #31
 800663e:	2107      	movs	r1, #7
 8006640:	fa01 f303 	lsl.w	r3, r1, r3
 8006644:	43db      	mvns	r3, r3
 8006646:	401a      	ands	r2, r3
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	0d1b      	lsrs	r3, r3, #20
 800664c:	f003 031f 	and.w	r3, r3, #31
 8006650:	6879      	ldr	r1, [r7, #4]
 8006652:	fa01 f303 	lsl.w	r3, r1, r3
 8006656:	431a      	orrs	r2, r3
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800665c:	bf00      	nop
 800665e:	371c      	adds	r7, #28
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006680:	43db      	mvns	r3, r3
 8006682:	401a      	ands	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f003 0318 	and.w	r3, r3, #24
 800668a:	4908      	ldr	r1, [pc, #32]	; (80066ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800668c:	40d9      	lsrs	r1, r3
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	400b      	ands	r3, r1
 8006692:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006696:	431a      	orrs	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800669e:	bf00      	nop
 80066a0:	3714      	adds	r7, #20
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr
 80066aa:	bf00      	nop
 80066ac:	0007ffff 	.word	0x0007ffff

080066b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b083      	sub	sp, #12
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80066c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	6093      	str	r3, [r2, #8]
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066e8:	d101      	bne.n	80066ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80066ea:	2301      	movs	r3, #1
 80066ec:	e000      	b.n	80066f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b083      	sub	sp, #12
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800670c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006710:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006734:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006738:	d101      	bne.n	800673e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800675c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006760:	f043 0201 	orr.w	r2, r3, #1
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f003 0301 	and.w	r3, r3, #1
 8006784:	2b01      	cmp	r3, #1
 8006786:	d101      	bne.n	800678c <LL_ADC_IsEnabled+0x18>
 8006788:	2301      	movs	r3, #1
 800678a:	e000      	b.n	800678e <LL_ADC_IsEnabled+0x1a>
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr

0800679a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800679a:	b480      	push	{r7}
 800679c:	b083      	sub	sp, #12
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067aa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80067ae:	f043 0204 	orr.w	r2, r3, #4
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80067b6:	bf00      	nop
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr

080067c2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b083      	sub	sp, #12
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	f003 0304 	and.w	r3, r3, #4
 80067d2:	2b04      	cmp	r3, #4
 80067d4:	d101      	bne.n	80067da <LL_ADC_REG_IsConversionOngoing+0x18>
 80067d6:	2301      	movs	r3, #1
 80067d8:	e000      	b.n	80067dc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f003 0308 	and.w	r3, r3, #8
 80067f8:	2b08      	cmp	r3, #8
 80067fa:	d101      	bne.n	8006800 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80067fc:	2301      	movs	r3, #1
 80067fe:	e000      	b.n	8006802 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	370c      	adds	r7, #12
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
	...

08006810 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b088      	sub	sp, #32
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006818:	2300      	movs	r3, #0
 800681a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800681c:	2300      	movs	r3, #0
 800681e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d101      	bne.n	800682a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e126      	b.n	8006a78 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006834:	2b00      	cmp	r3, #0
 8006836:	d109      	bne.n	800684c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7fa fc5f 	bl	80010fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4618      	mov	r0, r3
 8006852:	f7ff ff3f 	bl	80066d4 <LL_ADC_IsDeepPowerDownEnabled>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d004      	beq.n	8006866 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4618      	mov	r0, r3
 8006862:	f7ff ff25 	bl	80066b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4618      	mov	r0, r3
 800686c:	f7ff ff5a 	bl	8006724 <LL_ADC_IsInternalRegulatorEnabled>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d115      	bne.n	80068a2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4618      	mov	r0, r3
 800687c:	f7ff ff3e 	bl	80066fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006880:	4b7f      	ldr	r3, [pc, #508]	; (8006a80 <HAL_ADC_Init+0x270>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	099b      	lsrs	r3, r3, #6
 8006886:	4a7f      	ldr	r2, [pc, #508]	; (8006a84 <HAL_ADC_Init+0x274>)
 8006888:	fba2 2303 	umull	r2, r3, r2, r3
 800688c:	099b      	lsrs	r3, r3, #6
 800688e:	3301      	adds	r3, #1
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006894:	e002      	b.n	800689c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	3b01      	subs	r3, #1
 800689a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1f9      	bne.n	8006896 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7ff ff3c 	bl	8006724 <LL_ADC_IsInternalRegulatorEnabled>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d10d      	bne.n	80068ce <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068b6:	f043 0210 	orr.w	r2, r3, #16
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068c2:	f043 0201 	orr.w	r2, r3, #1
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7ff ff75 	bl	80067c2 <LL_ADC_REG_IsConversionOngoing>
 80068d8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068de:	f003 0310 	and.w	r3, r3, #16
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	f040 80bf 	bne.w	8006a66 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f040 80bb 	bne.w	8006a66 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068f4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80068f8:	f043 0202 	orr.w	r2, r3, #2
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4618      	mov	r0, r3
 8006906:	f7ff ff35 	bl	8006774 <LL_ADC_IsEnabled>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d10b      	bne.n	8006928 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006910:	485d      	ldr	r0, [pc, #372]	; (8006a88 <HAL_ADC_Init+0x278>)
 8006912:	f7ff ff2f 	bl	8006774 <LL_ADC_IsEnabled>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d105      	bne.n	8006928 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	4619      	mov	r1, r3
 8006922:	485a      	ldr	r0, [pc, #360]	; (8006a8c <HAL_ADC_Init+0x27c>)
 8006924:	f7ff fd9a 	bl	800645c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	7e5b      	ldrb	r3, [r3, #25]
 800692c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006932:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006938:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800693e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006946:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006948:	4313      	orrs	r3, r2
 800694a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d106      	bne.n	8006964 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695a:	3b01      	subs	r3, #1
 800695c:	045b      	lsls	r3, r3, #17
 800695e:	69ba      	ldr	r2, [r7, #24]
 8006960:	4313      	orrs	r3, r2
 8006962:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006968:	2b00      	cmp	r3, #0
 800696a:	d009      	beq.n	8006980 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006970:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006978:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800697a:	69ba      	ldr	r2, [r7, #24]
 800697c:	4313      	orrs	r3, r2
 800697e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68da      	ldr	r2, [r3, #12]
 8006986:	4b42      	ldr	r3, [pc, #264]	; (8006a90 <HAL_ADC_Init+0x280>)
 8006988:	4013      	ands	r3, r2
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	6812      	ldr	r2, [r2, #0]
 800698e:	69b9      	ldr	r1, [r7, #24]
 8006990:	430b      	orrs	r3, r1
 8006992:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4618      	mov	r0, r3
 800699a:	f7ff ff25 	bl	80067e8 <LL_ADC_INJ_IsConversionOngoing>
 800699e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d13d      	bne.n	8006a22 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d13a      	bne.n	8006a22 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80069b0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80069b8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80069ba:	4313      	orrs	r3, r2
 80069bc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069c8:	f023 0302 	bic.w	r3, r3, #2
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	6812      	ldr	r2, [r2, #0]
 80069d0:	69b9      	ldr	r1, [r7, #24]
 80069d2:	430b      	orrs	r3, r1
 80069d4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d118      	bne.n	8006a12 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80069ea:	f023 0304 	bic.w	r3, r3, #4
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80069f6:	4311      	orrs	r1, r2
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80069fc:	4311      	orrs	r1, r2
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006a02:	430a      	orrs	r2, r1
 8006a04:	431a      	orrs	r2, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f042 0201 	orr.w	r2, r2, #1
 8006a0e:	611a      	str	r2, [r3, #16]
 8006a10:	e007      	b.n	8006a22 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	691a      	ldr	r2, [r3, #16]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f022 0201 	bic.w	r2, r2, #1
 8006a20:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d10c      	bne.n	8006a44 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a30:	f023 010f 	bic.w	r1, r3, #15
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	1e5a      	subs	r2, r3, #1
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	430a      	orrs	r2, r1
 8006a40:	631a      	str	r2, [r3, #48]	; 0x30
 8006a42:	e007      	b.n	8006a54 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f022 020f 	bic.w	r2, r2, #15
 8006a52:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a58:	f023 0303 	bic.w	r3, r3, #3
 8006a5c:	f043 0201 	orr.w	r2, r3, #1
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	655a      	str	r2, [r3, #84]	; 0x54
 8006a64:	e007      	b.n	8006a76 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a6a:	f043 0210 	orr.w	r2, r3, #16
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006a76:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3720      	adds	r7, #32
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	20000024 	.word	0x20000024
 8006a84:	053e2d63 	.word	0x053e2d63
 8006a88:	50040000 	.word	0x50040000
 8006a8c:	50040300 	.word	0x50040300
 8006a90:	fff0c007 	.word	0xfff0c007

08006a94 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f7ff fe8c 	bl	80067c2 <LL_ADC_REG_IsConversionOngoing>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d167      	bne.n	8006b80 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d101      	bne.n	8006abe <HAL_ADC_Start_DMA+0x2a>
 8006aba:	2302      	movs	r3, #2
 8006abc:	e063      	b.n	8006b86 <HAL_ADC_Start_DMA+0xf2>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 fe1c 	bl	8007704 <ADC_Enable>
 8006acc:	4603      	mov	r3, r0
 8006ace:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006ad0:	7dfb      	ldrb	r3, [r7, #23]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d14f      	bne.n	8006b76 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ada:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006ade:	f023 0301 	bic.w	r3, r3, #1
 8006ae2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d006      	beq.n	8006b04 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006afa:	f023 0206 	bic.w	r2, r3, #6
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	659a      	str	r2, [r3, #88]	; 0x58
 8006b02:	e002      	b.n	8006b0a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b0e:	4a20      	ldr	r2, [pc, #128]	; (8006b90 <HAL_ADC_Start_DMA+0xfc>)
 8006b10:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b16:	4a1f      	ldr	r2, [pc, #124]	; (8006b94 <HAL_ADC_Start_DMA+0x100>)
 8006b18:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b1e:	4a1e      	ldr	r2, [pc, #120]	; (8006b98 <HAL_ADC_Start_DMA+0x104>)
 8006b20:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	221c      	movs	r2, #28
 8006b28:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f042 0210 	orr.w	r2, r2, #16
 8006b40:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68da      	ldr	r2, [r3, #12]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f042 0201 	orr.w	r2, r2, #1
 8006b50:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	3340      	adds	r3, #64	; 0x40
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	68ba      	ldr	r2, [r7, #8]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f001 f8e5 	bl	8007d30 <HAL_DMA_Start_IT>
 8006b66:	4603      	mov	r3, r0
 8006b68:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7ff fe13 	bl	800679a <LL_ADC_REG_StartConversion>
 8006b74:	e006      	b.n	8006b84 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8006b7e:	e001      	b.n	8006b84 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006b80:	2302      	movs	r3, #2
 8006b82:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006b84:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	08007811 	.word	0x08007811
 8006b94:	080078e9 	.word	0x080078e9
 8006b98:	08007905 	.word	0x08007905

08006b9c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b088      	sub	sp, #32
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d017      	beq.n	8006bf2 <HAL_ADC_IRQHandler+0x56>
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f003 0302 	and.w	r3, r3, #2
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d012      	beq.n	8006bf2 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd0:	f003 0310 	and.w	r3, r3, #16
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d105      	bne.n	8006be4 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bdc:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 fecf 	bl	8007988 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2202      	movs	r2, #2
 8006bf0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	f003 0304 	and.w	r3, r3, #4
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d004      	beq.n	8006c06 <HAL_ADC_IRQHandler+0x6a>
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	f003 0304 	and.w	r3, r3, #4
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d109      	bne.n	8006c1a <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d05e      	beq.n	8006cce <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	f003 0308 	and.w	r3, r3, #8
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d059      	beq.n	8006cce <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c1e:	f003 0310 	and.w	r3, r3, #16
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d105      	bne.n	8006c32 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4618      	mov	r0, r3
 8006c38:	f7ff fc99 	bl	800656e <LL_ADC_REG_IsTriggerSourceSWStart>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d03e      	beq.n	8006cc0 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d135      	bne.n	8006cc0 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0308 	and.w	r3, r3, #8
 8006c5e:	2b08      	cmp	r3, #8
 8006c60:	d12e      	bne.n	8006cc0 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7ff fdab 	bl	80067c2 <LL_ADC_REG_IsConversionOngoing>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d11a      	bne.n	8006ca8 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	685a      	ldr	r2, [r3, #4]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f022 020c 	bic.w	r2, r2, #12
 8006c80:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d112      	bne.n	8006cc0 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c9e:	f043 0201 	orr.w	r2, r3, #1
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	655a      	str	r2, [r3, #84]	; 0x54
 8006ca6:	e00b      	b.n	8006cc0 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cac:	f043 0210 	orr.w	r2, r3, #16
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cb8:	f043 0201 	orr.w	r2, r3, #1
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7fa fa91 	bl	80011e8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	220c      	movs	r2, #12
 8006ccc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	f003 0320 	and.w	r3, r3, #32
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d004      	beq.n	8006ce2 <HAL_ADC_IRQHandler+0x146>
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f003 0320 	and.w	r3, r3, #32
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d109      	bne.n	8006cf6 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d072      	beq.n	8006dd2 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d06d      	beq.n	8006dd2 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cfa:	f003 0310 	and.w	r3, r3, #16
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d105      	bne.n	8006d0e <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d06:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7ff fc6a 	bl	80065ec <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006d18:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7ff fc25 	bl	800656e <LL_ADC_REG_IsTriggerSourceSWStart>
 8006d24:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d047      	beq.n	8006dc4 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d007      	beq.n	8006d4e <HAL_ADC_IRQHandler+0x1b2>
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d03f      	beq.n	8006dc4 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d13a      	bne.n	8006dc4 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d58:	2b40      	cmp	r3, #64	; 0x40
 8006d5a:	d133      	bne.n	8006dc4 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d12e      	bne.n	8006dc4 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f7ff fd3c 	bl	80067e8 <LL_ADC_INJ_IsConversionOngoing>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d11a      	bne.n	8006dac <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	685a      	ldr	r2, [r3, #4]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006d84:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d112      	bne.n	8006dc4 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006da2:	f043 0201 	orr.w	r2, r3, #1
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	655a      	str	r2, [r3, #84]	; 0x54
 8006daa:	e00b      	b.n	8006dc4 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006db0:	f043 0210 	orr.w	r2, r3, #16
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dbc:	f043 0201 	orr.w	r2, r3, #1
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 fdb7 	bl	8007938 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2260      	movs	r2, #96	; 0x60
 8006dd0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d011      	beq.n	8006e00 <HAL_ADC_IRQHandler+0x264>
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00c      	beq.n	8006e00 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f890 	bl	8006f18 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2280      	movs	r2, #128	; 0x80
 8006dfe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d012      	beq.n	8006e30 <HAL_ADC_IRQHandler+0x294>
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d00d      	beq.n	8006e30 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e18:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 fd9d 	bl	8007960 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e2e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d012      	beq.n	8006e60 <HAL_ADC_IRQHandler+0x2c4>
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00d      	beq.n	8006e60 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e48:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 fd8f 	bl	8007974 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e5e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	f003 0310 	and.w	r3, r3, #16
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d02a      	beq.n	8006ec0 <HAL_ADC_IRQHandler+0x324>
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f003 0310 	and.w	r3, r3, #16
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d025      	beq.n	8006ec0 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d102      	bne.n	8006e82 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	61fb      	str	r3, [r7, #28]
 8006e80:	e008      	b.n	8006e94 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	f003 0301 	and.w	r3, r3, #1
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d001      	beq.n	8006e94 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8006e90:	2301      	movs	r3, #1
 8006e92:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	d10e      	bne.n	8006eb8 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e9e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eaa:	f043 0202 	orr.w	r2, r3, #2
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f83a 	bl	8006f2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2210      	movs	r2, #16
 8006ebe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d018      	beq.n	8006efc <HAL_ADC_IRQHandler+0x360>
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d013      	beq.n	8006efc <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ed8:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ee4:	f043 0208 	orr.w	r2, r3, #8
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006ef4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fd28 	bl	800794c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006efc:	bf00      	nop
 8006efe:	3720      	adds	r7, #32
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006f0c:	bf00      	nop
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b0b6      	sub	sp, #216	; 0xd8
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006f50:	2300      	movs	r3, #0
 8006f52:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d101      	bne.n	8006f62 <HAL_ADC_ConfigChannel+0x22>
 8006f5e:	2302      	movs	r3, #2
 8006f60:	e3bb      	b.n	80076da <HAL_ADC_ConfigChannel+0x79a>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7ff fc27 	bl	80067c2 <LL_ADC_REG_IsConversionOngoing>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f040 83a0 	bne.w	80076bc <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	2b05      	cmp	r3, #5
 8006f8a:	d824      	bhi.n	8006fd6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	3b02      	subs	r3, #2
 8006f92:	2b03      	cmp	r3, #3
 8006f94:	d81b      	bhi.n	8006fce <HAL_ADC_ConfigChannel+0x8e>
 8006f96:	a201      	add	r2, pc, #4	; (adr r2, 8006f9c <HAL_ADC_ConfigChannel+0x5c>)
 8006f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f9c:	08006fad 	.word	0x08006fad
 8006fa0:	08006fb5 	.word	0x08006fb5
 8006fa4:	08006fbd 	.word	0x08006fbd
 8006fa8:	08006fc5 	.word	0x08006fc5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8006fac:	230c      	movs	r3, #12
 8006fae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006fb2:	e010      	b.n	8006fd6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8006fb4:	2312      	movs	r3, #18
 8006fb6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006fba:	e00c      	b.n	8006fd6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8006fbc:	2318      	movs	r3, #24
 8006fbe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006fc2:	e008      	b.n	8006fd6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8006fc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006fcc:	e003      	b.n	8006fd6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8006fce:	2306      	movs	r3, #6
 8006fd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006fd4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6818      	ldr	r0, [r3, #0]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	461a      	mov	r2, r3
 8006fe0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8006fe4:	f7ff fad6 	bl	8006594 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4618      	mov	r0, r3
 8006fee:	f7ff fbe8 	bl	80067c2 <LL_ADC_REG_IsConversionOngoing>
 8006ff2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f7ff fbf4 	bl	80067e8 <LL_ADC_INJ_IsConversionOngoing>
 8007000:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007004:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007008:	2b00      	cmp	r3, #0
 800700a:	f040 81a4 	bne.w	8007356 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800700e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007012:	2b00      	cmp	r3, #0
 8007014:	f040 819f 	bne.w	8007356 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6818      	ldr	r0, [r3, #0]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	6819      	ldr	r1, [r3, #0]
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	461a      	mov	r2, r3
 8007026:	f7ff faf4 	bl	8006612 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	695a      	ldr	r2, [r3, #20]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	08db      	lsrs	r3, r3, #3
 8007036:	f003 0303 	and.w	r3, r3, #3
 800703a:	005b      	lsls	r3, r3, #1
 800703c:	fa02 f303 	lsl.w	r3, r2, r3
 8007040:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	691b      	ldr	r3, [r3, #16]
 8007048:	2b04      	cmp	r3, #4
 800704a:	d00a      	beq.n	8007062 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6818      	ldr	r0, [r3, #0]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	6919      	ldr	r1, [r3, #16]
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800705c:	f7ff fa32 	bl	80064c4 <LL_ADC_SetOffset>
 8007060:	e179      	b.n	8007356 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2100      	movs	r1, #0
 8007068:	4618      	mov	r0, r3
 800706a:	f7ff fa4f 	bl	800650c <LL_ADC_GetOffsetChannel>
 800706e:	4603      	mov	r3, r0
 8007070:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007074:	2b00      	cmp	r3, #0
 8007076:	d10a      	bne.n	800708e <HAL_ADC_ConfigChannel+0x14e>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2100      	movs	r1, #0
 800707e:	4618      	mov	r0, r3
 8007080:	f7ff fa44 	bl	800650c <LL_ADC_GetOffsetChannel>
 8007084:	4603      	mov	r3, r0
 8007086:	0e9b      	lsrs	r3, r3, #26
 8007088:	f003 021f 	and.w	r2, r3, #31
 800708c:	e01e      	b.n	80070cc <HAL_ADC_ConfigChannel+0x18c>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2100      	movs	r1, #0
 8007094:	4618      	mov	r0, r3
 8007096:	f7ff fa39 	bl	800650c <LL_ADC_GetOffsetChannel>
 800709a:	4603      	mov	r3, r0
 800709c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80070a4:	fa93 f3a3 	rbit	r3, r3
 80070a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80070ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80070b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80070b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d101      	bne.n	80070c0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80070bc:	2320      	movs	r3, #32
 80070be:	e004      	b.n	80070ca <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80070c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80070c4:	fab3 f383 	clz	r3, r3
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d105      	bne.n	80070e4 <HAL_ADC_ConfigChannel+0x1a4>
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	0e9b      	lsrs	r3, r3, #26
 80070de:	f003 031f 	and.w	r3, r3, #31
 80070e2:	e018      	b.n	8007116 <HAL_ADC_ConfigChannel+0x1d6>
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80070f0:	fa93 f3a3 	rbit	r3, r3
 80070f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80070f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80070fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8007100:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d101      	bne.n	800710c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8007108:	2320      	movs	r3, #32
 800710a:	e004      	b.n	8007116 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800710c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007110:	fab3 f383 	clz	r3, r3
 8007114:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007116:	429a      	cmp	r2, r3
 8007118:	d106      	bne.n	8007128 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2200      	movs	r2, #0
 8007120:	2100      	movs	r1, #0
 8007122:	4618      	mov	r0, r3
 8007124:	f7ff fa08 	bl	8006538 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2101      	movs	r1, #1
 800712e:	4618      	mov	r0, r3
 8007130:	f7ff f9ec 	bl	800650c <LL_ADC_GetOffsetChannel>
 8007134:	4603      	mov	r3, r0
 8007136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10a      	bne.n	8007154 <HAL_ADC_ConfigChannel+0x214>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2101      	movs	r1, #1
 8007144:	4618      	mov	r0, r3
 8007146:	f7ff f9e1 	bl	800650c <LL_ADC_GetOffsetChannel>
 800714a:	4603      	mov	r3, r0
 800714c:	0e9b      	lsrs	r3, r3, #26
 800714e:	f003 021f 	and.w	r2, r3, #31
 8007152:	e01e      	b.n	8007192 <HAL_ADC_ConfigChannel+0x252>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2101      	movs	r1, #1
 800715a:	4618      	mov	r0, r3
 800715c:	f7ff f9d6 	bl	800650c <LL_ADC_GetOffsetChannel>
 8007160:	4603      	mov	r3, r0
 8007162:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007166:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800716a:	fa93 f3a3 	rbit	r3, r3
 800716e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8007172:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007176:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800717a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800717e:	2b00      	cmp	r3, #0
 8007180:	d101      	bne.n	8007186 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8007182:	2320      	movs	r3, #32
 8007184:	e004      	b.n	8007190 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8007186:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800718a:	fab3 f383 	clz	r3, r3
 800718e:	b2db      	uxtb	r3, r3
 8007190:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800719a:	2b00      	cmp	r3, #0
 800719c:	d105      	bne.n	80071aa <HAL_ADC_ConfigChannel+0x26a>
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	0e9b      	lsrs	r3, r3, #26
 80071a4:	f003 031f 	and.w	r3, r3, #31
 80071a8:	e018      	b.n	80071dc <HAL_ADC_ConfigChannel+0x29c>
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80071b6:	fa93 f3a3 	rbit	r3, r3
 80071ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80071be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80071c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80071c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d101      	bne.n	80071d2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80071ce:	2320      	movs	r3, #32
 80071d0:	e004      	b.n	80071dc <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80071d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80071d6:	fab3 f383 	clz	r3, r3
 80071da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80071dc:	429a      	cmp	r2, r3
 80071de:	d106      	bne.n	80071ee <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2200      	movs	r2, #0
 80071e6:	2101      	movs	r1, #1
 80071e8:	4618      	mov	r0, r3
 80071ea:	f7ff f9a5 	bl	8006538 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2102      	movs	r1, #2
 80071f4:	4618      	mov	r0, r3
 80071f6:	f7ff f989 	bl	800650c <LL_ADC_GetOffsetChannel>
 80071fa:	4603      	mov	r3, r0
 80071fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007200:	2b00      	cmp	r3, #0
 8007202:	d10a      	bne.n	800721a <HAL_ADC_ConfigChannel+0x2da>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2102      	movs	r1, #2
 800720a:	4618      	mov	r0, r3
 800720c:	f7ff f97e 	bl	800650c <LL_ADC_GetOffsetChannel>
 8007210:	4603      	mov	r3, r0
 8007212:	0e9b      	lsrs	r3, r3, #26
 8007214:	f003 021f 	and.w	r2, r3, #31
 8007218:	e01e      	b.n	8007258 <HAL_ADC_ConfigChannel+0x318>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2102      	movs	r1, #2
 8007220:	4618      	mov	r0, r3
 8007222:	f7ff f973 	bl	800650c <LL_ADC_GetOffsetChannel>
 8007226:	4603      	mov	r3, r0
 8007228:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800722c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007230:	fa93 f3a3 	rbit	r3, r3
 8007234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8007238:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800723c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8007240:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007244:	2b00      	cmp	r3, #0
 8007246:	d101      	bne.n	800724c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8007248:	2320      	movs	r3, #32
 800724a:	e004      	b.n	8007256 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800724c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007250:	fab3 f383 	clz	r3, r3
 8007254:	b2db      	uxtb	r3, r3
 8007256:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007260:	2b00      	cmp	r3, #0
 8007262:	d105      	bne.n	8007270 <HAL_ADC_ConfigChannel+0x330>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	0e9b      	lsrs	r3, r3, #26
 800726a:	f003 031f 	and.w	r3, r3, #31
 800726e:	e014      	b.n	800729a <HAL_ADC_ConfigChannel+0x35a>
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007276:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007278:	fa93 f3a3 	rbit	r3, r3
 800727c:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800727e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007280:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8007284:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007288:	2b00      	cmp	r3, #0
 800728a:	d101      	bne.n	8007290 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800728c:	2320      	movs	r3, #32
 800728e:	e004      	b.n	800729a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8007290:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007294:	fab3 f383 	clz	r3, r3
 8007298:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800729a:	429a      	cmp	r2, r3
 800729c:	d106      	bne.n	80072ac <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2200      	movs	r2, #0
 80072a4:	2102      	movs	r1, #2
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7ff f946 	bl	8006538 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2103      	movs	r1, #3
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7ff f92a 	bl	800650c <LL_ADC_GetOffsetChannel>
 80072b8:	4603      	mov	r3, r0
 80072ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d10a      	bne.n	80072d8 <HAL_ADC_ConfigChannel+0x398>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2103      	movs	r1, #3
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7ff f91f 	bl	800650c <LL_ADC_GetOffsetChannel>
 80072ce:	4603      	mov	r3, r0
 80072d0:	0e9b      	lsrs	r3, r3, #26
 80072d2:	f003 021f 	and.w	r2, r3, #31
 80072d6:	e017      	b.n	8007308 <HAL_ADC_ConfigChannel+0x3c8>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2103      	movs	r1, #3
 80072de:	4618      	mov	r0, r3
 80072e0:	f7ff f914 	bl	800650c <LL_ADC_GetOffsetChannel>
 80072e4:	4603      	mov	r3, r0
 80072e6:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072ea:	fa93 f3a3 	rbit	r3, r3
 80072ee:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80072f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072f2:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80072f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80072fa:	2320      	movs	r3, #32
 80072fc:	e003      	b.n	8007306 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80072fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007300:	fab3 f383 	clz	r3, r3
 8007304:	b2db      	uxtb	r3, r3
 8007306:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007310:	2b00      	cmp	r3, #0
 8007312:	d105      	bne.n	8007320 <HAL_ADC_ConfigChannel+0x3e0>
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	0e9b      	lsrs	r3, r3, #26
 800731a:	f003 031f 	and.w	r3, r3, #31
 800731e:	e011      	b.n	8007344 <HAL_ADC_ConfigChannel+0x404>
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007326:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007328:	fa93 f3a3 	rbit	r3, r3
 800732c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800732e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007330:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8007332:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007334:	2b00      	cmp	r3, #0
 8007336:	d101      	bne.n	800733c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8007338:	2320      	movs	r3, #32
 800733a:	e003      	b.n	8007344 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800733c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800733e:	fab3 f383 	clz	r3, r3
 8007342:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007344:	429a      	cmp	r2, r3
 8007346:	d106      	bne.n	8007356 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2200      	movs	r2, #0
 800734e:	2103      	movs	r1, #3
 8007350:	4618      	mov	r0, r3
 8007352:	f7ff f8f1 	bl	8006538 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4618      	mov	r0, r3
 800735c:	f7ff fa0a 	bl	8006774 <LL_ADC_IsEnabled>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	f040 8140 	bne.w	80075e8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6818      	ldr	r0, [r3, #0]
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	6819      	ldr	r1, [r3, #0]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	461a      	mov	r2, r3
 8007376:	f7ff f977 	bl	8006668 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	4a8f      	ldr	r2, [pc, #572]	; (80075bc <HAL_ADC_ConfigChannel+0x67c>)
 8007380:	4293      	cmp	r3, r2
 8007382:	f040 8131 	bne.w	80075e8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007392:	2b00      	cmp	r3, #0
 8007394:	d10b      	bne.n	80073ae <HAL_ADC_ConfigChannel+0x46e>
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	0e9b      	lsrs	r3, r3, #26
 800739c:	3301      	adds	r3, #1
 800739e:	f003 031f 	and.w	r3, r3, #31
 80073a2:	2b09      	cmp	r3, #9
 80073a4:	bf94      	ite	ls
 80073a6:	2301      	movls	r3, #1
 80073a8:	2300      	movhi	r3, #0
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	e019      	b.n	80073e2 <HAL_ADC_ConfigChannel+0x4a2>
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073b6:	fa93 f3a3 	rbit	r3, r3
 80073ba:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80073bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073be:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80073c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80073c6:	2320      	movs	r3, #32
 80073c8:	e003      	b.n	80073d2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80073ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073cc:	fab3 f383 	clz	r3, r3
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	3301      	adds	r3, #1
 80073d4:	f003 031f 	and.w	r3, r3, #31
 80073d8:	2b09      	cmp	r3, #9
 80073da:	bf94      	ite	ls
 80073dc:	2301      	movls	r3, #1
 80073de:	2300      	movhi	r3, #0
 80073e0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d079      	beq.n	80074da <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d107      	bne.n	8007402 <HAL_ADC_ConfigChannel+0x4c2>
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	0e9b      	lsrs	r3, r3, #26
 80073f8:	3301      	adds	r3, #1
 80073fa:	069b      	lsls	r3, r3, #26
 80073fc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007400:	e015      	b.n	800742e <HAL_ADC_ConfigChannel+0x4ee>
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007408:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800740a:	fa93 f3a3 	rbit	r3, r3
 800740e:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8007410:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007412:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8007414:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800741a:	2320      	movs	r3, #32
 800741c:	e003      	b.n	8007426 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800741e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007420:	fab3 f383 	clz	r3, r3
 8007424:	b2db      	uxtb	r3, r3
 8007426:	3301      	adds	r3, #1
 8007428:	069b      	lsls	r3, r3, #26
 800742a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007436:	2b00      	cmp	r3, #0
 8007438:	d109      	bne.n	800744e <HAL_ADC_ConfigChannel+0x50e>
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	0e9b      	lsrs	r3, r3, #26
 8007440:	3301      	adds	r3, #1
 8007442:	f003 031f 	and.w	r3, r3, #31
 8007446:	2101      	movs	r1, #1
 8007448:	fa01 f303 	lsl.w	r3, r1, r3
 800744c:	e017      	b.n	800747e <HAL_ADC_ConfigChannel+0x53e>
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007456:	fa93 f3a3 	rbit	r3, r3
 800745a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800745c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800745e:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8007460:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007462:	2b00      	cmp	r3, #0
 8007464:	d101      	bne.n	800746a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8007466:	2320      	movs	r3, #32
 8007468:	e003      	b.n	8007472 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800746a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800746c:	fab3 f383 	clz	r3, r3
 8007470:	b2db      	uxtb	r3, r3
 8007472:	3301      	adds	r3, #1
 8007474:	f003 031f 	and.w	r3, r3, #31
 8007478:	2101      	movs	r1, #1
 800747a:	fa01 f303 	lsl.w	r3, r1, r3
 800747e:	ea42 0103 	orr.w	r1, r2, r3
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10a      	bne.n	80074a4 <HAL_ADC_ConfigChannel+0x564>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	0e9b      	lsrs	r3, r3, #26
 8007494:	3301      	adds	r3, #1
 8007496:	f003 021f 	and.w	r2, r3, #31
 800749a:	4613      	mov	r3, r2
 800749c:	005b      	lsls	r3, r3, #1
 800749e:	4413      	add	r3, r2
 80074a0:	051b      	lsls	r3, r3, #20
 80074a2:	e018      	b.n	80074d6 <HAL_ADC_ConfigChannel+0x596>
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ac:	fa93 f3a3 	rbit	r3, r3
 80074b0:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80074b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80074b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d101      	bne.n	80074c0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80074bc:	2320      	movs	r3, #32
 80074be:	e003      	b.n	80074c8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80074c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c2:	fab3 f383 	clz	r3, r3
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	3301      	adds	r3, #1
 80074ca:	f003 021f 	and.w	r2, r3, #31
 80074ce:	4613      	mov	r3, r2
 80074d0:	005b      	lsls	r3, r3, #1
 80074d2:	4413      	add	r3, r2
 80074d4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074d6:	430b      	orrs	r3, r1
 80074d8:	e081      	b.n	80075de <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d107      	bne.n	80074f6 <HAL_ADC_ConfigChannel+0x5b6>
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	0e9b      	lsrs	r3, r3, #26
 80074ec:	3301      	adds	r3, #1
 80074ee:	069b      	lsls	r3, r3, #26
 80074f0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80074f4:	e015      	b.n	8007522 <HAL_ADC_ConfigChannel+0x5e2>
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074fe:	fa93 f3a3 	rbit	r3, r3
 8007502:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8007504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007506:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8007508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800750a:	2b00      	cmp	r3, #0
 800750c:	d101      	bne.n	8007512 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800750e:	2320      	movs	r3, #32
 8007510:	e003      	b.n	800751a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8007512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007514:	fab3 f383 	clz	r3, r3
 8007518:	b2db      	uxtb	r3, r3
 800751a:	3301      	adds	r3, #1
 800751c:	069b      	lsls	r3, r3, #26
 800751e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800752a:	2b00      	cmp	r3, #0
 800752c:	d109      	bne.n	8007542 <HAL_ADC_ConfigChannel+0x602>
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	0e9b      	lsrs	r3, r3, #26
 8007534:	3301      	adds	r3, #1
 8007536:	f003 031f 	and.w	r3, r3, #31
 800753a:	2101      	movs	r1, #1
 800753c:	fa01 f303 	lsl.w	r3, r1, r3
 8007540:	e017      	b.n	8007572 <HAL_ADC_ConfigChannel+0x632>
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007548:	69fb      	ldr	r3, [r7, #28]
 800754a:	fa93 f3a3 	rbit	r3, r3
 800754e:	61bb      	str	r3, [r7, #24]
  return result;
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007554:	6a3b      	ldr	r3, [r7, #32]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d101      	bne.n	800755e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800755a:	2320      	movs	r3, #32
 800755c:	e003      	b.n	8007566 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800755e:	6a3b      	ldr	r3, [r7, #32]
 8007560:	fab3 f383 	clz	r3, r3
 8007564:	b2db      	uxtb	r3, r3
 8007566:	3301      	adds	r3, #1
 8007568:	f003 031f 	and.w	r3, r3, #31
 800756c:	2101      	movs	r1, #1
 800756e:	fa01 f303 	lsl.w	r3, r1, r3
 8007572:	ea42 0103 	orr.w	r1, r2, r3
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800757e:	2b00      	cmp	r3, #0
 8007580:	d10d      	bne.n	800759e <HAL_ADC_ConfigChannel+0x65e>
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	0e9b      	lsrs	r3, r3, #26
 8007588:	3301      	adds	r3, #1
 800758a:	f003 021f 	and.w	r2, r3, #31
 800758e:	4613      	mov	r3, r2
 8007590:	005b      	lsls	r3, r3, #1
 8007592:	4413      	add	r3, r2
 8007594:	3b1e      	subs	r3, #30
 8007596:	051b      	lsls	r3, r3, #20
 8007598:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800759c:	e01e      	b.n	80075dc <HAL_ADC_ConfigChannel+0x69c>
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	fa93 f3a3 	rbit	r3, r3
 80075aa:	60fb      	str	r3, [r7, #12]
  return result;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d104      	bne.n	80075c0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80075b6:	2320      	movs	r3, #32
 80075b8:	e006      	b.n	80075c8 <HAL_ADC_ConfigChannel+0x688>
 80075ba:	bf00      	nop
 80075bc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	fab3 f383 	clz	r3, r3
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	3301      	adds	r3, #1
 80075ca:	f003 021f 	and.w	r2, r3, #31
 80075ce:	4613      	mov	r3, r2
 80075d0:	005b      	lsls	r3, r3, #1
 80075d2:	4413      	add	r3, r2
 80075d4:	3b1e      	subs	r3, #30
 80075d6:	051b      	lsls	r3, r3, #20
 80075d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80075dc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80075de:	683a      	ldr	r2, [r7, #0]
 80075e0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80075e2:	4619      	mov	r1, r3
 80075e4:	f7ff f815 	bl	8006612 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	4b3d      	ldr	r3, [pc, #244]	; (80076e4 <HAL_ADC_ConfigChannel+0x7a4>)
 80075ee:	4013      	ands	r3, r2
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d06c      	beq.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80075f4:	483c      	ldr	r0, [pc, #240]	; (80076e8 <HAL_ADC_ConfigChannel+0x7a8>)
 80075f6:	f7fe ff57 	bl	80064a8 <LL_ADC_GetCommonPathInternalCh>
 80075fa:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a3a      	ldr	r2, [pc, #232]	; (80076ec <HAL_ADC_ConfigChannel+0x7ac>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d127      	bne.n	8007658 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007608:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800760c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d121      	bne.n	8007658 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a35      	ldr	r2, [pc, #212]	; (80076f0 <HAL_ADC_ConfigChannel+0x7b0>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d157      	bne.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800761e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007622:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007626:	4619      	mov	r1, r3
 8007628:	482f      	ldr	r0, [pc, #188]	; (80076e8 <HAL_ADC_ConfigChannel+0x7a8>)
 800762a:	f7fe ff2a 	bl	8006482 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800762e:	4b31      	ldr	r3, [pc, #196]	; (80076f4 <HAL_ADC_ConfigChannel+0x7b4>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	099b      	lsrs	r3, r3, #6
 8007634:	4a30      	ldr	r2, [pc, #192]	; (80076f8 <HAL_ADC_ConfigChannel+0x7b8>)
 8007636:	fba2 2303 	umull	r2, r3, r2, r3
 800763a:	099b      	lsrs	r3, r3, #6
 800763c:	1c5a      	adds	r2, r3, #1
 800763e:	4613      	mov	r3, r2
 8007640:	005b      	lsls	r3, r3, #1
 8007642:	4413      	add	r3, r2
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007648:	e002      	b.n	8007650 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	3b01      	subs	r3, #1
 800764e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1f9      	bne.n	800764a <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007656:	e03a      	b.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a27      	ldr	r2, [pc, #156]	; (80076fc <HAL_ADC_ConfigChannel+0x7bc>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d113      	bne.n	800768a <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007662:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007666:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d10d      	bne.n	800768a <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a1f      	ldr	r2, [pc, #124]	; (80076f0 <HAL_ADC_ConfigChannel+0x7b0>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d12a      	bne.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007678:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800767c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007680:	4619      	mov	r1, r3
 8007682:	4819      	ldr	r0, [pc, #100]	; (80076e8 <HAL_ADC_ConfigChannel+0x7a8>)
 8007684:	f7fe fefd 	bl	8006482 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007688:	e021      	b.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a1c      	ldr	r2, [pc, #112]	; (8007700 <HAL_ADC_ConfigChannel+0x7c0>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d11c      	bne.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007694:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007698:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d116      	bne.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a12      	ldr	r2, [pc, #72]	; (80076f0 <HAL_ADC_ConfigChannel+0x7b0>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d111      	bne.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80076aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80076ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80076b2:	4619      	mov	r1, r3
 80076b4:	480c      	ldr	r0, [pc, #48]	; (80076e8 <HAL_ADC_ConfigChannel+0x7a8>)
 80076b6:	f7fe fee4 	bl	8006482 <LL_ADC_SetCommonPathInternalCh>
 80076ba:	e008      	b.n	80076ce <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076c0:	f043 0220 	orr.w	r2, r3, #32
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80076d6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80076da:	4618      	mov	r0, r3
 80076dc:	37d8      	adds	r7, #216	; 0xd8
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
 80076e2:	bf00      	nop
 80076e4:	80080000 	.word	0x80080000
 80076e8:	50040300 	.word	0x50040300
 80076ec:	c7520000 	.word	0xc7520000
 80076f0:	50040000 	.word	0x50040000
 80076f4:	20000024 	.word	0x20000024
 80076f8:	053e2d63 	.word	0x053e2d63
 80076fc:	cb840000 	.word	0xcb840000
 8007700:	80000001 	.word	0x80000001

08007704 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800770c:	2300      	movs	r3, #0
 800770e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4618      	mov	r0, r3
 8007716:	f7ff f82d 	bl	8006774 <LL_ADC_IsEnabled>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d169      	bne.n	80077f4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	689a      	ldr	r2, [r3, #8]
 8007726:	4b36      	ldr	r3, [pc, #216]	; (8007800 <ADC_Enable+0xfc>)
 8007728:	4013      	ands	r3, r2
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00d      	beq.n	800774a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007732:	f043 0210 	orr.w	r2, r3, #16
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800773e:	f043 0201 	orr.w	r2, r3, #1
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e055      	b.n	80077f6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4618      	mov	r0, r3
 8007750:	f7fe fffc 	bl	800674c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007754:	482b      	ldr	r0, [pc, #172]	; (8007804 <ADC_Enable+0x100>)
 8007756:	f7fe fea7 	bl	80064a8 <LL_ADC_GetCommonPathInternalCh>
 800775a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800775c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007760:	2b00      	cmp	r3, #0
 8007762:	d013      	beq.n	800778c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007764:	4b28      	ldr	r3, [pc, #160]	; (8007808 <ADC_Enable+0x104>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	099b      	lsrs	r3, r3, #6
 800776a:	4a28      	ldr	r2, [pc, #160]	; (800780c <ADC_Enable+0x108>)
 800776c:	fba2 2303 	umull	r2, r3, r2, r3
 8007770:	099b      	lsrs	r3, r3, #6
 8007772:	1c5a      	adds	r2, r3, #1
 8007774:	4613      	mov	r3, r2
 8007776:	005b      	lsls	r3, r3, #1
 8007778:	4413      	add	r3, r2
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800777e:	e002      	b.n	8007786 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	3b01      	subs	r3, #1
 8007784:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d1f9      	bne.n	8007780 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800778c:	f7fe fe36 	bl	80063fc <HAL_GetTick>
 8007790:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007792:	e028      	b.n	80077e6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4618      	mov	r0, r3
 800779a:	f7fe ffeb 	bl	8006774 <LL_ADC_IsEnabled>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d104      	bne.n	80077ae <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4618      	mov	r0, r3
 80077aa:	f7fe ffcf 	bl	800674c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80077ae:	f7fe fe25 	bl	80063fc <HAL_GetTick>
 80077b2:	4602      	mov	r2, r0
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	2b02      	cmp	r3, #2
 80077ba:	d914      	bls.n	80077e6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0301 	and.w	r3, r3, #1
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	d00d      	beq.n	80077e6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ce:	f043 0210 	orr.w	r2, r3, #16
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077da:	f043 0201 	orr.w	r2, r3, #1
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e007      	b.n	80077f6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0301 	and.w	r3, r3, #1
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d1cf      	bne.n	8007794 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	8000003f 	.word	0x8000003f
 8007804:	50040300 	.word	0x50040300
 8007808:	20000024 	.word	0x20000024
 800780c:	053e2d63 	.word	0x053e2d63

08007810 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b084      	sub	sp, #16
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800781c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007822:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007826:	2b00      	cmp	r3, #0
 8007828:	d14b      	bne.n	80078c2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800782e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0308 	and.w	r3, r3, #8
 8007840:	2b00      	cmp	r3, #0
 8007842:	d021      	beq.n	8007888 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4618      	mov	r0, r3
 800784a:	f7fe fe90 	bl	800656e <LL_ADC_REG_IsTriggerSourceSWStart>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d032      	beq.n	80078ba <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d12b      	bne.n	80078ba <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007866:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007872:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007876:	2b00      	cmp	r3, #0
 8007878:	d11f      	bne.n	80078ba <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800787e:	f043 0201 	orr.w	r2, r3, #1
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	655a      	str	r2, [r3, #84]	; 0x54
 8007886:	e018      	b.n	80078ba <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d111      	bne.n	80078ba <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800789a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d105      	bne.n	80078ba <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078b2:	f043 0201 	orr.w	r2, r3, #1
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80078ba:	68f8      	ldr	r0, [r7, #12]
 80078bc:	f7f9 fc94 	bl	80011e8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80078c0:	e00e      	b.n	80078e0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078c6:	f003 0310 	and.w	r3, r3, #16
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d003      	beq.n	80078d6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f7ff fb2c 	bl	8006f2c <HAL_ADC_ErrorCallback>
}
 80078d4:	e004      	b.n	80078e0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	4798      	blx	r3
}
 80078e0:	bf00      	nop
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f7ff fb04 	bl	8006f04 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80078fc:	bf00      	nop
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007910:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007916:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007922:	f043 0204 	orr.w	r2, r3, #4
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f7ff fafe 	bl	8006f2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007930:	bf00      	nop
 8007932:	3710      	adds	r7, #16
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007940:	bf00      	nop
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8007954:	bf00      	nop
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007968:	bf00      	nop
 800796a:	370c      	adds	r7, #12
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8007974:	b480      	push	{r7}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800797c:	bf00      	nop
 800797e:	370c      	adds	r7, #12
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007988:	b480      	push	{r7}
 800798a:	b083      	sub	sp, #12
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007990:	bf00      	nop
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr

0800799c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f003 0307 	and.w	r3, r3, #7
 80079aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80079ac:	4b0c      	ldr	r3, [pc, #48]	; (80079e0 <__NVIC_SetPriorityGrouping+0x44>)
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80079b2:	68ba      	ldr	r2, [r7, #8]
 80079b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80079b8:	4013      	ands	r3, r2
 80079ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80079c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80079c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80079cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80079ce:	4a04      	ldr	r2, [pc, #16]	; (80079e0 <__NVIC_SetPriorityGrouping+0x44>)
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	60d3      	str	r3, [r2, #12]
}
 80079d4:	bf00      	nop
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr
 80079e0:	e000ed00 	.word	0xe000ed00

080079e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80079e4:	b480      	push	{r7}
 80079e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80079e8:	4b04      	ldr	r3, [pc, #16]	; (80079fc <__NVIC_GetPriorityGrouping+0x18>)
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	0a1b      	lsrs	r3, r3, #8
 80079ee:	f003 0307 	and.w	r3, r3, #7
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	e000ed00 	.word	0xe000ed00

08007a00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	4603      	mov	r3, r0
 8007a08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	db0b      	blt.n	8007a2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a12:	79fb      	ldrb	r3, [r7, #7]
 8007a14:	f003 021f 	and.w	r2, r3, #31
 8007a18:	4907      	ldr	r1, [pc, #28]	; (8007a38 <__NVIC_EnableIRQ+0x38>)
 8007a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a1e:	095b      	lsrs	r3, r3, #5
 8007a20:	2001      	movs	r0, #1
 8007a22:	fa00 f202 	lsl.w	r2, r0, r2
 8007a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007a2a:	bf00      	nop
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	e000e100 	.word	0xe000e100

08007a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b083      	sub	sp, #12
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	4603      	mov	r3, r0
 8007a44:	6039      	str	r1, [r7, #0]
 8007a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	db0a      	blt.n	8007a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	b2da      	uxtb	r2, r3
 8007a54:	490c      	ldr	r1, [pc, #48]	; (8007a88 <__NVIC_SetPriority+0x4c>)
 8007a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a5a:	0112      	lsls	r2, r2, #4
 8007a5c:	b2d2      	uxtb	r2, r2
 8007a5e:	440b      	add	r3, r1
 8007a60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007a64:	e00a      	b.n	8007a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	b2da      	uxtb	r2, r3
 8007a6a:	4908      	ldr	r1, [pc, #32]	; (8007a8c <__NVIC_SetPriority+0x50>)
 8007a6c:	79fb      	ldrb	r3, [r7, #7]
 8007a6e:	f003 030f 	and.w	r3, r3, #15
 8007a72:	3b04      	subs	r3, #4
 8007a74:	0112      	lsls	r2, r2, #4
 8007a76:	b2d2      	uxtb	r2, r2
 8007a78:	440b      	add	r3, r1
 8007a7a:	761a      	strb	r2, [r3, #24]
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	e000e100 	.word	0xe000e100
 8007a8c:	e000ed00 	.word	0xe000ed00

08007a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b089      	sub	sp, #36	; 0x24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	60f8      	str	r0, [r7, #12]
 8007a98:	60b9      	str	r1, [r7, #8]
 8007a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f003 0307 	and.w	r3, r3, #7
 8007aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	f1c3 0307 	rsb	r3, r3, #7
 8007aaa:	2b04      	cmp	r3, #4
 8007aac:	bf28      	it	cs
 8007aae:	2304      	movcs	r3, #4
 8007ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	3304      	adds	r3, #4
 8007ab6:	2b06      	cmp	r3, #6
 8007ab8:	d902      	bls.n	8007ac0 <NVIC_EncodePriority+0x30>
 8007aba:	69fb      	ldr	r3, [r7, #28]
 8007abc:	3b03      	subs	r3, #3
 8007abe:	e000      	b.n	8007ac2 <NVIC_EncodePriority+0x32>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	fa02 f303 	lsl.w	r3, r2, r3
 8007ace:	43da      	mvns	r2, r3
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	401a      	ands	r2, r3
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	fa01 f303 	lsl.w	r3, r1, r3
 8007ae2:	43d9      	mvns	r1, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ae8:	4313      	orrs	r3, r2
         );
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3724      	adds	r7, #36	; 0x24
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
	...

08007af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	3b01      	subs	r3, #1
 8007b04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007b08:	d301      	bcc.n	8007b0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e00f      	b.n	8007b2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007b0e:	4a0a      	ldr	r2, [pc, #40]	; (8007b38 <SysTick_Config+0x40>)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	3b01      	subs	r3, #1
 8007b14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007b16:	210f      	movs	r1, #15
 8007b18:	f04f 30ff 	mov.w	r0, #4294967295
 8007b1c:	f7ff ff8e 	bl	8007a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007b20:	4b05      	ldr	r3, [pc, #20]	; (8007b38 <SysTick_Config+0x40>)
 8007b22:	2200      	movs	r2, #0
 8007b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007b26:	4b04      	ldr	r3, [pc, #16]	; (8007b38 <SysTick_Config+0x40>)
 8007b28:	2207      	movs	r2, #7
 8007b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3708      	adds	r7, #8
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	e000e010 	.word	0xe000e010

08007b3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b082      	sub	sp, #8
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f7ff ff29 	bl	800799c <__NVIC_SetPriorityGrouping>
}
 8007b4a:	bf00      	nop
 8007b4c:	3708      	adds	r7, #8
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}

08007b52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b52:	b580      	push	{r7, lr}
 8007b54:	b086      	sub	sp, #24
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	4603      	mov	r3, r0
 8007b5a:	60b9      	str	r1, [r7, #8]
 8007b5c:	607a      	str	r2, [r7, #4]
 8007b5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007b60:	2300      	movs	r3, #0
 8007b62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007b64:	f7ff ff3e 	bl	80079e4 <__NVIC_GetPriorityGrouping>
 8007b68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	68b9      	ldr	r1, [r7, #8]
 8007b6e:	6978      	ldr	r0, [r7, #20]
 8007b70:	f7ff ff8e 	bl	8007a90 <NVIC_EncodePriority>
 8007b74:	4602      	mov	r2, r0
 8007b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b7a:	4611      	mov	r1, r2
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f7ff ff5d 	bl	8007a3c <__NVIC_SetPriority>
}
 8007b82:	bf00      	nop
 8007b84:	3718      	adds	r7, #24
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b082      	sub	sp, #8
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	4603      	mov	r3, r0
 8007b92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff ff31 	bl	8007a00 <__NVIC_EnableIRQ>
}
 8007b9e:	bf00      	nop
 8007ba0:	3708      	adds	r7, #8
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}

08007ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b082      	sub	sp, #8
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f7ff ffa2 	bl	8007af8 <SysTick_Config>
 8007bb4:	4603      	mov	r3, r0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3708      	adds	r7, #8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
	...

08007bc0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d101      	bne.n	8007bd2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e098      	b.n	8007d04 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	4b4d      	ldr	r3, [pc, #308]	; (8007d10 <HAL_DMA_Init+0x150>)
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d80f      	bhi.n	8007bfe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	461a      	mov	r2, r3
 8007be4:	4b4b      	ldr	r3, [pc, #300]	; (8007d14 <HAL_DMA_Init+0x154>)
 8007be6:	4413      	add	r3, r2
 8007be8:	4a4b      	ldr	r2, [pc, #300]	; (8007d18 <HAL_DMA_Init+0x158>)
 8007bea:	fba2 2303 	umull	r2, r3, r2, r3
 8007bee:	091b      	lsrs	r3, r3, #4
 8007bf0:	009a      	lsls	r2, r3, #2
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a48      	ldr	r2, [pc, #288]	; (8007d1c <HAL_DMA_Init+0x15c>)
 8007bfa:	641a      	str	r2, [r3, #64]	; 0x40
 8007bfc:	e00e      	b.n	8007c1c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	461a      	mov	r2, r3
 8007c04:	4b46      	ldr	r3, [pc, #280]	; (8007d20 <HAL_DMA_Init+0x160>)
 8007c06:	4413      	add	r3, r2
 8007c08:	4a43      	ldr	r2, [pc, #268]	; (8007d18 <HAL_DMA_Init+0x158>)
 8007c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c0e:	091b      	lsrs	r3, r3, #4
 8007c10:	009a      	lsls	r2, r3, #2
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a42      	ldr	r2, [pc, #264]	; (8007d24 <HAL_DMA_Init+0x164>)
 8007c1a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2202      	movs	r2, #2
 8007c20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c36:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007c40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a1b      	ldr	r3, [r3, #32]
 8007c5e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	68fa      	ldr	r2, [r7, #12]
 8007c6c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c76:	d039      	beq.n	8007cec <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c7c:	4a27      	ldr	r2, [pc, #156]	; (8007d1c <HAL_DMA_Init+0x15c>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d11a      	bne.n	8007cb8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007c82:	4b29      	ldr	r3, [pc, #164]	; (8007d28 <HAL_DMA_Init+0x168>)
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c8a:	f003 031c 	and.w	r3, r3, #28
 8007c8e:	210f      	movs	r1, #15
 8007c90:	fa01 f303 	lsl.w	r3, r1, r3
 8007c94:	43db      	mvns	r3, r3
 8007c96:	4924      	ldr	r1, [pc, #144]	; (8007d28 <HAL_DMA_Init+0x168>)
 8007c98:	4013      	ands	r3, r2
 8007c9a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007c9c:	4b22      	ldr	r3, [pc, #136]	; (8007d28 <HAL_DMA_Init+0x168>)
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6859      	ldr	r1, [r3, #4]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ca8:	f003 031c 	and.w	r3, r3, #28
 8007cac:	fa01 f303 	lsl.w	r3, r1, r3
 8007cb0:	491d      	ldr	r1, [pc, #116]	; (8007d28 <HAL_DMA_Init+0x168>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	600b      	str	r3, [r1, #0]
 8007cb6:	e019      	b.n	8007cec <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007cb8:	4b1c      	ldr	r3, [pc, #112]	; (8007d2c <HAL_DMA_Init+0x16c>)
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cc0:	f003 031c 	and.w	r3, r3, #28
 8007cc4:	210f      	movs	r1, #15
 8007cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007cca:	43db      	mvns	r3, r3
 8007ccc:	4917      	ldr	r1, [pc, #92]	; (8007d2c <HAL_DMA_Init+0x16c>)
 8007cce:	4013      	ands	r3, r2
 8007cd0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007cd2:	4b16      	ldr	r3, [pc, #88]	; (8007d2c <HAL_DMA_Init+0x16c>)
 8007cd4:	681a      	ldr	r2, [r3, #0]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6859      	ldr	r1, [r3, #4]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cde:	f003 031c 	and.w	r3, r3, #28
 8007ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce6:	4911      	ldr	r1, [pc, #68]	; (8007d2c <HAL_DMA_Init+0x16c>)
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007d02:	2300      	movs	r3, #0
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3714      	adds	r7, #20
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr
 8007d10:	40020407 	.word	0x40020407
 8007d14:	bffdfff8 	.word	0xbffdfff8
 8007d18:	cccccccd 	.word	0xcccccccd
 8007d1c:	40020000 	.word	0x40020000
 8007d20:	bffdfbf8 	.word	0xbffdfbf8
 8007d24:	40020400 	.word	0x40020400
 8007d28:	400200a8 	.word	0x400200a8
 8007d2c:	400204a8 	.word	0x400204a8

08007d30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b086      	sub	sp, #24
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	607a      	str	r2, [r7, #4]
 8007d3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d101      	bne.n	8007d50 <HAL_DMA_Start_IT+0x20>
 8007d4c:	2302      	movs	r3, #2
 8007d4e:	e04b      	b.n	8007de8 <HAL_DMA_Start_IT+0xb8>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d13a      	bne.n	8007dda <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2202      	movs	r2, #2
 8007d68:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f022 0201 	bic.w	r2, r2, #1
 8007d80:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	68b9      	ldr	r1, [r7, #8]
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f000 f96b 	bl	8008064 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d008      	beq.n	8007da8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f042 020e 	orr.w	r2, r2, #14
 8007da4:	601a      	str	r2, [r3, #0]
 8007da6:	e00f      	b.n	8007dc8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f022 0204 	bic.w	r2, r2, #4
 8007db6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f042 020a 	orr.w	r2, r2, #10
 8007dc6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f042 0201 	orr.w	r2, r2, #1
 8007dd6:	601a      	str	r2, [r3, #0]
 8007dd8:	e005      	b.n	8007de6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007de2:	2302      	movs	r3, #2
 8007de4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007de6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3718      	adds	r7, #24
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007df0:	b480      	push	{r7}
 8007df2:	b085      	sub	sp, #20
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d008      	beq.n	8007e1a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2204      	movs	r2, #4
 8007e0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e022      	b.n	8007e60 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f022 020e 	bic.w	r2, r2, #14
 8007e28:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f022 0201 	bic.w	r2, r2, #1
 8007e38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e3e:	f003 021c 	and.w	r2, r3, #28
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e46:	2101      	movs	r1, #1
 8007e48:	fa01 f202 	lsl.w	r2, r1, r2
 8007e4c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2201      	movs	r2, #1
 8007e52:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8007e5e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3714      	adds	r7, #20
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e74:	2300      	movs	r3, #0
 8007e76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	d005      	beq.n	8007e90 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2204      	movs	r2, #4
 8007e88:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	73fb      	strb	r3, [r7, #15]
 8007e8e:	e029      	b.n	8007ee4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f022 020e 	bic.w	r2, r2, #14
 8007e9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f022 0201 	bic.w	r2, r2, #1
 8007eae:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eb4:	f003 021c 	and.w	r2, r3, #28
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ebc:	2101      	movs	r1, #1
 8007ebe:	fa01 f202 	lsl.w	r2, r1, r2
 8007ec2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d003      	beq.n	8007ee4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	4798      	blx	r3
    }
  }
  return status;
 8007ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3710      	adds	r7, #16
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}

08007eee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007eee:	b580      	push	{r7, lr}
 8007ef0:	b084      	sub	sp, #16
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f0a:	f003 031c 	and.w	r3, r3, #28
 8007f0e:	2204      	movs	r2, #4
 8007f10:	409a      	lsls	r2, r3
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	4013      	ands	r3, r2
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d026      	beq.n	8007f68 <HAL_DMA_IRQHandler+0x7a>
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	f003 0304 	and.w	r3, r3, #4
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d021      	beq.n	8007f68 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0320 	and.w	r3, r3, #32
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d107      	bne.n	8007f42 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f022 0204 	bic.w	r2, r2, #4
 8007f40:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f46:	f003 021c 	and.w	r2, r3, #28
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4e:	2104      	movs	r1, #4
 8007f50:	fa01 f202 	lsl.w	r2, r1, r2
 8007f54:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d071      	beq.n	8008042 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007f66:	e06c      	b.n	8008042 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f6c:	f003 031c 	and.w	r3, r3, #28
 8007f70:	2202      	movs	r2, #2
 8007f72:	409a      	lsls	r2, r3
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	4013      	ands	r3, r2
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d02e      	beq.n	8007fda <HAL_DMA_IRQHandler+0xec>
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	f003 0302 	and.w	r3, r3, #2
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d029      	beq.n	8007fda <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0320 	and.w	r3, r3, #32
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d10b      	bne.n	8007fac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f022 020a 	bic.w	r2, r2, #10
 8007fa2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fb0:	f003 021c 	and.w	r2, r3, #28
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb8:	2102      	movs	r1, #2
 8007fba:	fa01 f202 	lsl.w	r2, r1, r2
 8007fbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d038      	beq.n	8008042 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007fd8:	e033      	b.n	8008042 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fde:	f003 031c 	and.w	r3, r3, #28
 8007fe2:	2208      	movs	r2, #8
 8007fe4:	409a      	lsls	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	4013      	ands	r3, r2
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d02a      	beq.n	8008044 <HAL_DMA_IRQHandler+0x156>
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	f003 0308 	and.w	r3, r3, #8
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d025      	beq.n	8008044 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f022 020e 	bic.w	r2, r2, #14
 8008006:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800800c:	f003 021c 	and.w	r2, r3, #28
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008014:	2101      	movs	r1, #1
 8008016:	fa01 f202 	lsl.w	r2, r1, r2
 800801a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2201      	movs	r2, #1
 8008020:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2201      	movs	r2, #1
 8008026:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008036:	2b00      	cmp	r3, #0
 8008038:	d004      	beq.n	8008044 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008042:	bf00      	nop
 8008044:	bf00      	nop
}
 8008046:	3710      	adds	r7, #16
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8008058:	4618      	mov	r0, r3
 800805a:	370c      	adds	r7, #12
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr

08008064 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	607a      	str	r2, [r7, #4]
 8008070:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008076:	f003 021c 	and.w	r2, r3, #28
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807e:	2101      	movs	r1, #1
 8008080:	fa01 f202 	lsl.w	r2, r1, r2
 8008084:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	683a      	ldr	r2, [r7, #0]
 800808c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	2b10      	cmp	r3, #16
 8008094:	d108      	bne.n	80080a8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80080a6:	e007      	b.n	80080b8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	68ba      	ldr	r2, [r7, #8]
 80080ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	60da      	str	r2, [r3, #12]
}
 80080b8:	bf00      	nop
 80080ba:	3714      	adds	r7, #20
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b087      	sub	sp, #28
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80080ce:	2300      	movs	r3, #0
 80080d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80080d2:	e148      	b.n	8008366 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	2101      	movs	r1, #1
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	fa01 f303 	lsl.w	r3, r1, r3
 80080e0:	4013      	ands	r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f000 813a 	beq.w	8008360 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	f003 0303 	and.w	r3, r3, #3
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d005      	beq.n	8008104 <HAL_GPIO_Init+0x40>
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	f003 0303 	and.w	r3, r3, #3
 8008100:	2b02      	cmp	r3, #2
 8008102:	d130      	bne.n	8008166 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	005b      	lsls	r3, r3, #1
 800810e:	2203      	movs	r2, #3
 8008110:	fa02 f303 	lsl.w	r3, r2, r3
 8008114:	43db      	mvns	r3, r3
 8008116:	693a      	ldr	r2, [r7, #16]
 8008118:	4013      	ands	r3, r2
 800811a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	68da      	ldr	r2, [r3, #12]
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	005b      	lsls	r3, r3, #1
 8008124:	fa02 f303 	lsl.w	r3, r2, r3
 8008128:	693a      	ldr	r2, [r7, #16]
 800812a:	4313      	orrs	r3, r2
 800812c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800813a:	2201      	movs	r2, #1
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	fa02 f303 	lsl.w	r3, r2, r3
 8008142:	43db      	mvns	r3, r3
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	4013      	ands	r3, r2
 8008148:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	091b      	lsrs	r3, r3, #4
 8008150:	f003 0201 	and.w	r2, r3, #1
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	fa02 f303 	lsl.w	r3, r2, r3
 800815a:	693a      	ldr	r2, [r7, #16]
 800815c:	4313      	orrs	r3, r2
 800815e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	693a      	ldr	r2, [r7, #16]
 8008164:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	f003 0303 	and.w	r3, r3, #3
 800816e:	2b03      	cmp	r3, #3
 8008170:	d017      	beq.n	80081a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	005b      	lsls	r3, r3, #1
 800817c:	2203      	movs	r2, #3
 800817e:	fa02 f303 	lsl.w	r3, r2, r3
 8008182:	43db      	mvns	r3, r3
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	4013      	ands	r3, r2
 8008188:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	689a      	ldr	r2, [r3, #8]
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	005b      	lsls	r3, r3, #1
 8008192:	fa02 f303 	lsl.w	r3, r2, r3
 8008196:	693a      	ldr	r2, [r7, #16]
 8008198:	4313      	orrs	r3, r2
 800819a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	693a      	ldr	r2, [r7, #16]
 80081a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	f003 0303 	and.w	r3, r3, #3
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d123      	bne.n	80081f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	08da      	lsrs	r2, r3, #3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	3208      	adds	r2, #8
 80081b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	f003 0307 	and.w	r3, r3, #7
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	220f      	movs	r2, #15
 80081c6:	fa02 f303 	lsl.w	r3, r2, r3
 80081ca:	43db      	mvns	r3, r3
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	4013      	ands	r3, r2
 80081d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	691a      	ldr	r2, [r3, #16]
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f003 0307 	and.w	r3, r3, #7
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	fa02 f303 	lsl.w	r3, r2, r3
 80081e2:	693a      	ldr	r2, [r7, #16]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	08da      	lsrs	r2, r3, #3
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	3208      	adds	r2, #8
 80081f0:	6939      	ldr	r1, [r7, #16]
 80081f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	005b      	lsls	r3, r3, #1
 8008200:	2203      	movs	r2, #3
 8008202:	fa02 f303 	lsl.w	r3, r2, r3
 8008206:	43db      	mvns	r3, r3
 8008208:	693a      	ldr	r2, [r7, #16]
 800820a:	4013      	ands	r3, r2
 800820c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	f003 0203 	and.w	r2, r3, #3
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	005b      	lsls	r3, r3, #1
 800821a:	fa02 f303 	lsl.w	r3, r2, r3
 800821e:	693a      	ldr	r2, [r7, #16]
 8008220:	4313      	orrs	r3, r2
 8008222:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	693a      	ldr	r2, [r7, #16]
 8008228:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008232:	2b00      	cmp	r3, #0
 8008234:	f000 8094 	beq.w	8008360 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008238:	4b52      	ldr	r3, [pc, #328]	; (8008384 <HAL_GPIO_Init+0x2c0>)
 800823a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800823c:	4a51      	ldr	r2, [pc, #324]	; (8008384 <HAL_GPIO_Init+0x2c0>)
 800823e:	f043 0301 	orr.w	r3, r3, #1
 8008242:	6613      	str	r3, [r2, #96]	; 0x60
 8008244:	4b4f      	ldr	r3, [pc, #316]	; (8008384 <HAL_GPIO_Init+0x2c0>)
 8008246:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008248:	f003 0301 	and.w	r3, r3, #1
 800824c:	60bb      	str	r3, [r7, #8]
 800824e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008250:	4a4d      	ldr	r2, [pc, #308]	; (8008388 <HAL_GPIO_Init+0x2c4>)
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	089b      	lsrs	r3, r3, #2
 8008256:	3302      	adds	r3, #2
 8008258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800825c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	f003 0303 	and.w	r3, r3, #3
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	220f      	movs	r2, #15
 8008268:	fa02 f303 	lsl.w	r3, r2, r3
 800826c:	43db      	mvns	r3, r3
 800826e:	693a      	ldr	r2, [r7, #16]
 8008270:	4013      	ands	r3, r2
 8008272:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800827a:	d00d      	beq.n	8008298 <HAL_GPIO_Init+0x1d4>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	4a43      	ldr	r2, [pc, #268]	; (800838c <HAL_GPIO_Init+0x2c8>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d007      	beq.n	8008294 <HAL_GPIO_Init+0x1d0>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a42      	ldr	r2, [pc, #264]	; (8008390 <HAL_GPIO_Init+0x2cc>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d101      	bne.n	8008290 <HAL_GPIO_Init+0x1cc>
 800828c:	2302      	movs	r3, #2
 800828e:	e004      	b.n	800829a <HAL_GPIO_Init+0x1d6>
 8008290:	2307      	movs	r3, #7
 8008292:	e002      	b.n	800829a <HAL_GPIO_Init+0x1d6>
 8008294:	2301      	movs	r3, #1
 8008296:	e000      	b.n	800829a <HAL_GPIO_Init+0x1d6>
 8008298:	2300      	movs	r3, #0
 800829a:	697a      	ldr	r2, [r7, #20]
 800829c:	f002 0203 	and.w	r2, r2, #3
 80082a0:	0092      	lsls	r2, r2, #2
 80082a2:	4093      	lsls	r3, r2
 80082a4:	693a      	ldr	r2, [r7, #16]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80082aa:	4937      	ldr	r1, [pc, #220]	; (8008388 <HAL_GPIO_Init+0x2c4>)
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	089b      	lsrs	r3, r3, #2
 80082b0:	3302      	adds	r3, #2
 80082b2:	693a      	ldr	r2, [r7, #16]
 80082b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80082b8:	4b36      	ldr	r3, [pc, #216]	; (8008394 <HAL_GPIO_Init+0x2d0>)
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	43db      	mvns	r3, r3
 80082c2:	693a      	ldr	r2, [r7, #16]
 80082c4:	4013      	ands	r3, r2
 80082c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d003      	beq.n	80082dc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80082d4:	693a      	ldr	r2, [r7, #16]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	4313      	orrs	r3, r2
 80082da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80082dc:	4a2d      	ldr	r2, [pc, #180]	; (8008394 <HAL_GPIO_Init+0x2d0>)
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80082e2:	4b2c      	ldr	r3, [pc, #176]	; (8008394 <HAL_GPIO_Init+0x2d0>)
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	43db      	mvns	r3, r3
 80082ec:	693a      	ldr	r2, [r7, #16]
 80082ee:	4013      	ands	r3, r2
 80082f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d003      	beq.n	8008306 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80082fe:	693a      	ldr	r2, [r7, #16]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	4313      	orrs	r3, r2
 8008304:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008306:	4a23      	ldr	r2, [pc, #140]	; (8008394 <HAL_GPIO_Init+0x2d0>)
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800830c:	4b21      	ldr	r3, [pc, #132]	; (8008394 <HAL_GPIO_Init+0x2d0>)
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	43db      	mvns	r3, r3
 8008316:	693a      	ldr	r2, [r7, #16]
 8008318:	4013      	ands	r3, r2
 800831a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008324:	2b00      	cmp	r3, #0
 8008326:	d003      	beq.n	8008330 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8008328:	693a      	ldr	r2, [r7, #16]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	4313      	orrs	r3, r2
 800832e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008330:	4a18      	ldr	r2, [pc, #96]	; (8008394 <HAL_GPIO_Init+0x2d0>)
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008336:	4b17      	ldr	r3, [pc, #92]	; (8008394 <HAL_GPIO_Init+0x2d0>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	43db      	mvns	r3, r3
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	4013      	ands	r3, r2
 8008344:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800834e:	2b00      	cmp	r3, #0
 8008350:	d003      	beq.n	800835a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	4313      	orrs	r3, r2
 8008358:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800835a:	4a0e      	ldr	r2, [pc, #56]	; (8008394 <HAL_GPIO_Init+0x2d0>)
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	3301      	adds	r3, #1
 8008364:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	fa22 f303 	lsr.w	r3, r2, r3
 8008370:	2b00      	cmp	r3, #0
 8008372:	f47f aeaf 	bne.w	80080d4 <HAL_GPIO_Init+0x10>
  }
}
 8008376:	bf00      	nop
 8008378:	bf00      	nop
 800837a:	371c      	adds	r7, #28
 800837c:	46bd      	mov	sp, r7
 800837e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008382:	4770      	bx	lr
 8008384:	40021000 	.word	0x40021000
 8008388:	40010000 	.word	0x40010000
 800838c:	48000400 	.word	0x48000400
 8008390:	48000800 	.word	0x48000800
 8008394:	40010400 	.word	0x40010400

08008398 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	460b      	mov	r3, r1
 80083a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	691a      	ldr	r2, [r3, #16]
 80083a8:	887b      	ldrh	r3, [r7, #2]
 80083aa:	4013      	ands	r3, r2
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d002      	beq.n	80083b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80083b0:	2301      	movs	r3, #1
 80083b2:	73fb      	strb	r3, [r7, #15]
 80083b4:	e001      	b.n	80083ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80083b6:	2300      	movs	r3, #0
 80083b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b083      	sub	sp, #12
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	460b      	mov	r3, r1
 80083d2:	807b      	strh	r3, [r7, #2]
 80083d4:	4613      	mov	r3, r2
 80083d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083d8:	787b      	ldrb	r3, [r7, #1]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d003      	beq.n	80083e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80083de:	887a      	ldrh	r2, [r7, #2]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80083e4:	e002      	b.n	80083ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80083e6:	887a      	ldrh	r2, [r7, #2]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80083ec:	bf00      	nop
 80083ee:	370c      	adds	r7, #12
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	4603      	mov	r3, r0
 8008400:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008402:	4b08      	ldr	r3, [pc, #32]	; (8008424 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008404:	695a      	ldr	r2, [r3, #20]
 8008406:	88fb      	ldrh	r3, [r7, #6]
 8008408:	4013      	ands	r3, r2
 800840a:	2b00      	cmp	r3, #0
 800840c:	d006      	beq.n	800841c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800840e:	4a05      	ldr	r2, [pc, #20]	; (8008424 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008410:	88fb      	ldrh	r3, [r7, #6]
 8008412:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008414:	88fb      	ldrh	r3, [r7, #6]
 8008416:	4618      	mov	r0, r3
 8008418:	f7f9 f9ae 	bl	8001778 <HAL_GPIO_EXTI_Callback>
  }
}
 800841c:	bf00      	nop
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}
 8008424:	40010400 	.word	0x40010400

08008428 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d101      	bne.n	800843a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e08d      	b.n	8008556 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008440:	b2db      	uxtb	r3, r3
 8008442:	2b00      	cmp	r3, #0
 8008444:	d106      	bne.n	8008454 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f7f9 f8d4 	bl	80015fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2224      	movs	r2, #36	; 0x24
 8008458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f022 0201 	bic.w	r2, r2, #1
 800846a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685a      	ldr	r2, [r3, #4]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008478:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	689a      	ldr	r2, [r3, #8]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008488:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	2b01      	cmp	r3, #1
 8008490:	d107      	bne.n	80084a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	689a      	ldr	r2, [r3, #8]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800849e:	609a      	str	r2, [r3, #8]
 80084a0:	e006      	b.n	80084b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	689a      	ldr	r2, [r3, #8]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80084ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	68db      	ldr	r3, [r3, #12]
 80084b4:	2b02      	cmp	r3, #2
 80084b6:	d108      	bne.n	80084ca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	685a      	ldr	r2, [r3, #4]
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084c6:	605a      	str	r2, [r3, #4]
 80084c8:	e007      	b.n	80084da <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	685a      	ldr	r2, [r3, #4]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	6812      	ldr	r2, [r2, #0]
 80084e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80084e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	68da      	ldr	r2, [r3, #12]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80084fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	691a      	ldr	r2, [r3, #16]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	695b      	ldr	r3, [r3, #20]
 8008506:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	430a      	orrs	r2, r1
 8008516:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	69d9      	ldr	r1, [r3, #28]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6a1a      	ldr	r2, [r3, #32]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	430a      	orrs	r2, r1
 8008526:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681a      	ldr	r2, [r3, #0]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f042 0201 	orr.w	r2, r2, #1
 8008536:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2220      	movs	r2, #32
 8008542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2200      	movs	r2, #0
 8008550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	3708      	adds	r7, #8
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
	...

08008560 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b088      	sub	sp, #32
 8008564:	af02      	add	r7, sp, #8
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	4608      	mov	r0, r1
 800856a:	4611      	mov	r1, r2
 800856c:	461a      	mov	r2, r3
 800856e:	4603      	mov	r3, r0
 8008570:	817b      	strh	r3, [r7, #10]
 8008572:	460b      	mov	r3, r1
 8008574:	813b      	strh	r3, [r7, #8]
 8008576:	4613      	mov	r3, r2
 8008578:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008580:	b2db      	uxtb	r3, r3
 8008582:	2b20      	cmp	r3, #32
 8008584:	f040 80f9 	bne.w	800877a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008588:	6a3b      	ldr	r3, [r7, #32]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d002      	beq.n	8008594 <HAL_I2C_Mem_Write+0x34>
 800858e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008590:	2b00      	cmp	r3, #0
 8008592:	d105      	bne.n	80085a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f44f 7200 	mov.w	r2, #512	; 0x200
 800859a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	e0ed      	b.n	800877c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d101      	bne.n	80085ae <HAL_I2C_Mem_Write+0x4e>
 80085aa:	2302      	movs	r3, #2
 80085ac:	e0e6      	b.n	800877c <HAL_I2C_Mem_Write+0x21c>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2201      	movs	r2, #1
 80085b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80085b6:	f7fd ff21 	bl	80063fc <HAL_GetTick>
 80085ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	9300      	str	r3, [sp, #0]
 80085c0:	2319      	movs	r3, #25
 80085c2:	2201      	movs	r2, #1
 80085c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	f000 f955 	bl	8008878 <I2C_WaitOnFlagUntilTimeout>
 80085ce:	4603      	mov	r3, r0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d001      	beq.n	80085d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80085d4:	2301      	movs	r3, #1
 80085d6:	e0d1      	b.n	800877c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2221      	movs	r2, #33	; 0x21
 80085dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2240      	movs	r2, #64	; 0x40
 80085e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6a3a      	ldr	r2, [r7, #32]
 80085f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80085f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008600:	88f8      	ldrh	r0, [r7, #6]
 8008602:	893a      	ldrh	r2, [r7, #8]
 8008604:	8979      	ldrh	r1, [r7, #10]
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	9301      	str	r3, [sp, #4]
 800860a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	4603      	mov	r3, r0
 8008610:	68f8      	ldr	r0, [r7, #12]
 8008612:	f000 f8b9 	bl	8008788 <I2C_RequestMemoryWrite>
 8008616:	4603      	mov	r3, r0
 8008618:	2b00      	cmp	r3, #0
 800861a:	d005      	beq.n	8008628 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	e0a9      	b.n	800877c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800862c:	b29b      	uxth	r3, r3
 800862e:	2bff      	cmp	r3, #255	; 0xff
 8008630:	d90e      	bls.n	8008650 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	22ff      	movs	r2, #255	; 0xff
 8008636:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800863c:	b2da      	uxtb	r2, r3
 800863e:	8979      	ldrh	r1, [r7, #10]
 8008640:	2300      	movs	r3, #0
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008648:	68f8      	ldr	r0, [r7, #12]
 800864a:	f000 facf 	bl	8008bec <I2C_TransferConfig>
 800864e:	e00f      	b.n	8008670 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008654:	b29a      	uxth	r2, r3
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800865e:	b2da      	uxtb	r2, r3
 8008660:	8979      	ldrh	r1, [r7, #10]
 8008662:	2300      	movs	r3, #0
 8008664:	9300      	str	r3, [sp, #0]
 8008666:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f000 fabe 	bl	8008bec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008670:	697a      	ldr	r2, [r7, #20]
 8008672:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 f94e 	bl	8008916 <I2C_WaitOnTXISFlagUntilTimeout>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d001      	beq.n	8008684 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e07b      	b.n	800877c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008688:	781a      	ldrb	r2, [r3, #0]
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008694:	1c5a      	adds	r2, r3, #1
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800869e:	b29b      	uxth	r3, r3
 80086a0:	3b01      	subs	r3, #1
 80086a2:	b29a      	uxth	r2, r3
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086ac:	3b01      	subs	r3, #1
 80086ae:	b29a      	uxth	r2, r3
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d034      	beq.n	8008728 <HAL_I2C_Mem_Write+0x1c8>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d130      	bne.n	8008728 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	9300      	str	r3, [sp, #0]
 80086ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086cc:	2200      	movs	r2, #0
 80086ce:	2180      	movs	r1, #128	; 0x80
 80086d0:	68f8      	ldr	r0, [r7, #12]
 80086d2:	f000 f8d1 	bl	8008878 <I2C_WaitOnFlagUntilTimeout>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d001      	beq.n	80086e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	e04d      	b.n	800877c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	2bff      	cmp	r3, #255	; 0xff
 80086e8:	d90e      	bls.n	8008708 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	22ff      	movs	r2, #255	; 0xff
 80086ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	8979      	ldrh	r1, [r7, #10]
 80086f8:	2300      	movs	r3, #0
 80086fa:	9300      	str	r3, [sp, #0]
 80086fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f000 fa73 	bl	8008bec <I2C_TransferConfig>
 8008706:	e00f      	b.n	8008728 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800870c:	b29a      	uxth	r2, r3
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008716:	b2da      	uxtb	r2, r3
 8008718:	8979      	ldrh	r1, [r7, #10]
 800871a:	2300      	movs	r3, #0
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	f000 fa62 	bl	8008bec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800872c:	b29b      	uxth	r3, r3
 800872e:	2b00      	cmp	r3, #0
 8008730:	d19e      	bne.n	8008670 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008732:	697a      	ldr	r2, [r7, #20]
 8008734:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008736:	68f8      	ldr	r0, [r7, #12]
 8008738:	f000 f934 	bl	80089a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800873c:	4603      	mov	r3, r0
 800873e:	2b00      	cmp	r3, #0
 8008740:	d001      	beq.n	8008746 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e01a      	b.n	800877c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	2220      	movs	r2, #32
 800874c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	6859      	ldr	r1, [r3, #4]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	4b0a      	ldr	r3, [pc, #40]	; (8008784 <HAL_I2C_Mem_Write+0x224>)
 800875a:	400b      	ands	r3, r1
 800875c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2220      	movs	r2, #32
 8008762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2200      	movs	r2, #0
 800876a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008776:	2300      	movs	r3, #0
 8008778:	e000      	b.n	800877c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800877a:	2302      	movs	r3, #2
  }
}
 800877c:	4618      	mov	r0, r3
 800877e:	3718      	adds	r7, #24
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}
 8008784:	fe00e800 	.word	0xfe00e800

08008788 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b086      	sub	sp, #24
 800878c:	af02      	add	r7, sp, #8
 800878e:	60f8      	str	r0, [r7, #12]
 8008790:	4608      	mov	r0, r1
 8008792:	4611      	mov	r1, r2
 8008794:	461a      	mov	r2, r3
 8008796:	4603      	mov	r3, r0
 8008798:	817b      	strh	r3, [r7, #10]
 800879a:	460b      	mov	r3, r1
 800879c:	813b      	strh	r3, [r7, #8]
 800879e:	4613      	mov	r3, r2
 80087a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80087a2:	88fb      	ldrh	r3, [r7, #6]
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	8979      	ldrh	r1, [r7, #10]
 80087a8:	4b20      	ldr	r3, [pc, #128]	; (800882c <I2C_RequestMemoryWrite+0xa4>)
 80087aa:	9300      	str	r3, [sp, #0]
 80087ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80087b0:	68f8      	ldr	r0, [r7, #12]
 80087b2:	f000 fa1b 	bl	8008bec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087b6:	69fa      	ldr	r2, [r7, #28]
 80087b8:	69b9      	ldr	r1, [r7, #24]
 80087ba:	68f8      	ldr	r0, [r7, #12]
 80087bc:	f000 f8ab 	bl	8008916 <I2C_WaitOnTXISFlagUntilTimeout>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d001      	beq.n	80087ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e02c      	b.n	8008824 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80087ca:	88fb      	ldrh	r3, [r7, #6]
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d105      	bne.n	80087dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80087d0:	893b      	ldrh	r3, [r7, #8]
 80087d2:	b2da      	uxtb	r2, r3
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	629a      	str	r2, [r3, #40]	; 0x28
 80087da:	e015      	b.n	8008808 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80087dc:	893b      	ldrh	r3, [r7, #8]
 80087de:	0a1b      	lsrs	r3, r3, #8
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	b2da      	uxtb	r2, r3
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087ea:	69fa      	ldr	r2, [r7, #28]
 80087ec:	69b9      	ldr	r1, [r7, #24]
 80087ee:	68f8      	ldr	r0, [r7, #12]
 80087f0:	f000 f891 	bl	8008916 <I2C_WaitOnTXISFlagUntilTimeout>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d001      	beq.n	80087fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e012      	b.n	8008824 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80087fe:	893b      	ldrh	r3, [r7, #8]
 8008800:	b2da      	uxtb	r2, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	9300      	str	r3, [sp, #0]
 800880c:	69bb      	ldr	r3, [r7, #24]
 800880e:	2200      	movs	r2, #0
 8008810:	2180      	movs	r1, #128	; 0x80
 8008812:	68f8      	ldr	r0, [r7, #12]
 8008814:	f000 f830 	bl	8008878 <I2C_WaitOnFlagUntilTimeout>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d001      	beq.n	8008822 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	e000      	b.n	8008824 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3710      	adds	r7, #16
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}
 800882c:	80002000 	.word	0x80002000

08008830 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	699b      	ldr	r3, [r3, #24]
 800883e:	f003 0302 	and.w	r3, r3, #2
 8008842:	2b02      	cmp	r3, #2
 8008844:	d103      	bne.n	800884e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2200      	movs	r2, #0
 800884c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	699b      	ldr	r3, [r3, #24]
 8008854:	f003 0301 	and.w	r3, r3, #1
 8008858:	2b01      	cmp	r3, #1
 800885a:	d007      	beq.n	800886c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	699a      	ldr	r2, [r3, #24]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f042 0201 	orr.w	r2, r2, #1
 800886a:	619a      	str	r2, [r3, #24]
  }
}
 800886c:	bf00      	nop
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	603b      	str	r3, [r7, #0]
 8008884:	4613      	mov	r3, r2
 8008886:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008888:	e031      	b.n	80088ee <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008890:	d02d      	beq.n	80088ee <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008892:	f7fd fdb3 	bl	80063fc <HAL_GetTick>
 8008896:	4602      	mov	r2, r0
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	1ad3      	subs	r3, r2, r3
 800889c:	683a      	ldr	r2, [r7, #0]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d302      	bcc.n	80088a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d122      	bne.n	80088ee <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	699a      	ldr	r2, [r3, #24]
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	4013      	ands	r3, r2
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	bf0c      	ite	eq
 80088b8:	2301      	moveq	r3, #1
 80088ba:	2300      	movne	r3, #0
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	461a      	mov	r2, r3
 80088c0:	79fb      	ldrb	r3, [r7, #7]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d113      	bne.n	80088ee <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ca:	f043 0220 	orr.w	r2, r3, #32
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2220      	movs	r2, #32
 80088d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2200      	movs	r2, #0
 80088de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80088ea:	2301      	movs	r3, #1
 80088ec:	e00f      	b.n	800890e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	699a      	ldr	r2, [r3, #24]
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	4013      	ands	r3, r2
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	429a      	cmp	r2, r3
 80088fc:	bf0c      	ite	eq
 80088fe:	2301      	moveq	r3, #1
 8008900:	2300      	movne	r3, #0
 8008902:	b2db      	uxtb	r3, r3
 8008904:	461a      	mov	r2, r3
 8008906:	79fb      	ldrb	r3, [r7, #7]
 8008908:	429a      	cmp	r2, r3
 800890a:	d0be      	beq.n	800888a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800890c:	2300      	movs	r3, #0
}
 800890e:	4618      	mov	r0, r3
 8008910:	3710      	adds	r7, #16
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}

08008916 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008916:	b580      	push	{r7, lr}
 8008918:	b084      	sub	sp, #16
 800891a:	af00      	add	r7, sp, #0
 800891c:	60f8      	str	r0, [r7, #12]
 800891e:	60b9      	str	r1, [r7, #8]
 8008920:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008922:	e033      	b.n	800898c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	68b9      	ldr	r1, [r7, #8]
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f000 f87f 	bl	8008a2c <I2C_IsErrorOccurred>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d001      	beq.n	8008938 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	e031      	b.n	800899c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800893e:	d025      	beq.n	800898c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008940:	f7fd fd5c 	bl	80063fc <HAL_GetTick>
 8008944:	4602      	mov	r2, r0
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	68ba      	ldr	r2, [r7, #8]
 800894c:	429a      	cmp	r2, r3
 800894e:	d302      	bcc.n	8008956 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d11a      	bne.n	800898c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	699b      	ldr	r3, [r3, #24]
 800895c:	f003 0302 	and.w	r3, r3, #2
 8008960:	2b02      	cmp	r3, #2
 8008962:	d013      	beq.n	800898c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008968:	f043 0220 	orr.w	r2, r3, #32
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2220      	movs	r2, #32
 8008974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2200      	movs	r2, #0
 800897c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2200      	movs	r2, #0
 8008984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8008988:	2301      	movs	r3, #1
 800898a:	e007      	b.n	800899c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	699b      	ldr	r3, [r3, #24]
 8008992:	f003 0302 	and.w	r3, r3, #2
 8008996:	2b02      	cmp	r3, #2
 8008998:	d1c4      	bne.n	8008924 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800899a:	2300      	movs	r3, #0
}
 800899c:	4618      	mov	r0, r3
 800899e:	3710      	adds	r7, #16
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089b0:	e02f      	b.n	8008a12 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	68b9      	ldr	r1, [r7, #8]
 80089b6:	68f8      	ldr	r0, [r7, #12]
 80089b8:	f000 f838 	bl	8008a2c <I2C_IsErrorOccurred>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d001      	beq.n	80089c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80089c2:	2301      	movs	r3, #1
 80089c4:	e02d      	b.n	8008a22 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089c6:	f7fd fd19 	bl	80063fc <HAL_GetTick>
 80089ca:	4602      	mov	r2, r0
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	1ad3      	subs	r3, r2, r3
 80089d0:	68ba      	ldr	r2, [r7, #8]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d302      	bcc.n	80089dc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d11a      	bne.n	8008a12 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	699b      	ldr	r3, [r3, #24]
 80089e2:	f003 0320 	and.w	r3, r3, #32
 80089e6:	2b20      	cmp	r3, #32
 80089e8:	d013      	beq.n	8008a12 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089ee:	f043 0220 	orr.w	r2, r3, #32
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2220      	movs	r2, #32
 80089fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e007      	b.n	8008a22 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	f003 0320 	and.w	r3, r3, #32
 8008a1c:	2b20      	cmp	r3, #32
 8008a1e:	d1c8      	bne.n	80089b2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008a20:	2300      	movs	r3, #0
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
	...

08008a2c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b08a      	sub	sp, #40	; 0x28
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	699b      	ldr	r3, [r3, #24]
 8008a44:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008a46:	2300      	movs	r3, #0
 8008a48:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008a4e:	69bb      	ldr	r3, [r7, #24]
 8008a50:	f003 0310 	and.w	r3, r3, #16
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d068      	beq.n	8008b2a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2210      	movs	r2, #16
 8008a5e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008a60:	e049      	b.n	8008af6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a68:	d045      	beq.n	8008af6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008a6a:	f7fd fcc7 	bl	80063fc <HAL_GetTick>
 8008a6e:	4602      	mov	r2, r0
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	1ad3      	subs	r3, r2, r3
 8008a74:	68ba      	ldr	r2, [r7, #8]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d302      	bcc.n	8008a80 <I2C_IsErrorOccurred+0x54>
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d13a      	bne.n	8008af6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a8a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008a92:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	699b      	ldr	r3, [r3, #24]
 8008a9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008aa2:	d121      	bne.n	8008ae8 <I2C_IsErrorOccurred+0xbc>
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008aaa:	d01d      	beq.n	8008ae8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008aac:	7cfb      	ldrb	r3, [r7, #19]
 8008aae:	2b20      	cmp	r3, #32
 8008ab0:	d01a      	beq.n	8008ae8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	685a      	ldr	r2, [r3, #4]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ac0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008ac2:	f7fd fc9b 	bl	80063fc <HAL_GetTick>
 8008ac6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008ac8:	e00e      	b.n	8008ae8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008aca:	f7fd fc97 	bl	80063fc <HAL_GetTick>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	1ad3      	subs	r3, r2, r3
 8008ad4:	2b19      	cmp	r3, #25
 8008ad6:	d907      	bls.n	8008ae8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008ad8:	6a3b      	ldr	r3, [r7, #32]
 8008ada:	f043 0320 	orr.w	r3, r3, #32
 8008ade:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8008ae6:	e006      	b.n	8008af6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	699b      	ldr	r3, [r3, #24]
 8008aee:	f003 0320 	and.w	r3, r3, #32
 8008af2:	2b20      	cmp	r3, #32
 8008af4:	d1e9      	bne.n	8008aca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	699b      	ldr	r3, [r3, #24]
 8008afc:	f003 0320 	and.w	r3, r3, #32
 8008b00:	2b20      	cmp	r3, #32
 8008b02:	d003      	beq.n	8008b0c <I2C_IsErrorOccurred+0xe0>
 8008b04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d0aa      	beq.n	8008a62 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d103      	bne.n	8008b1c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008b1c:	6a3b      	ldr	r3, [r7, #32]
 8008b1e:	f043 0304 	orr.w	r3, r3, #4
 8008b22:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	699b      	ldr	r3, [r3, #24]
 8008b30:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008b32:	69bb      	ldr	r3, [r7, #24]
 8008b34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d00b      	beq.n	8008b54 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008b3c:	6a3b      	ldr	r3, [r7, #32]
 8008b3e:	f043 0301 	orr.w	r3, r3, #1
 8008b42:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b4c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008b54:	69bb      	ldr	r3, [r7, #24]
 8008b56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d00b      	beq.n	8008b76 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008b5e:	6a3b      	ldr	r3, [r7, #32]
 8008b60:	f043 0308 	orr.w	r3, r3, #8
 8008b64:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008b6e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008b76:	69bb      	ldr	r3, [r7, #24]
 8008b78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00b      	beq.n	8008b98 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008b80:	6a3b      	ldr	r3, [r7, #32]
 8008b82:	f043 0302 	orr.w	r3, r3, #2
 8008b86:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8008b98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01c      	beq.n	8008bda <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008ba0:	68f8      	ldr	r0, [r7, #12]
 8008ba2:	f7ff fe45 	bl	8008830 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	6859      	ldr	r1, [r3, #4]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	4b0d      	ldr	r3, [pc, #52]	; (8008be8 <I2C_IsErrorOccurred+0x1bc>)
 8008bb2:	400b      	ands	r3, r1
 8008bb4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008bba:	6a3b      	ldr	r3, [r7, #32]
 8008bbc:	431a      	orrs	r2, r3
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2220      	movs	r2, #32
 8008bc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008bda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3728      	adds	r7, #40	; 0x28
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	fe00e800 	.word	0xfe00e800

08008bec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b087      	sub	sp, #28
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	60f8      	str	r0, [r7, #12]
 8008bf4:	607b      	str	r3, [r7, #4]
 8008bf6:	460b      	mov	r3, r1
 8008bf8:	817b      	strh	r3, [r7, #10]
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008bfe:	897b      	ldrh	r3, [r7, #10]
 8008c00:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008c04:	7a7b      	ldrb	r3, [r7, #9]
 8008c06:	041b      	lsls	r3, r3, #16
 8008c08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008c0c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008c12:	6a3b      	ldr	r3, [r7, #32]
 8008c14:	4313      	orrs	r3, r2
 8008c16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c1a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	685a      	ldr	r2, [r3, #4]
 8008c22:	6a3b      	ldr	r3, [r7, #32]
 8008c24:	0d5b      	lsrs	r3, r3, #21
 8008c26:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008c2a:	4b08      	ldr	r3, [pc, #32]	; (8008c4c <I2C_TransferConfig+0x60>)
 8008c2c:	430b      	orrs	r3, r1
 8008c2e:	43db      	mvns	r3, r3
 8008c30:	ea02 0103 	and.w	r1, r2, r3
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	697a      	ldr	r2, [r7, #20]
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008c3e:	bf00      	nop
 8008c40:	371c      	adds	r7, #28
 8008c42:	46bd      	mov	sp, r7
 8008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c48:	4770      	bx	lr
 8008c4a:	bf00      	nop
 8008c4c:	03ff63ff 	.word	0x03ff63ff

08008c50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	2b20      	cmp	r3, #32
 8008c64:	d138      	bne.n	8008cd8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d101      	bne.n	8008c74 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008c70:	2302      	movs	r3, #2
 8008c72:	e032      	b.n	8008cda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2224      	movs	r2, #36	; 0x24
 8008c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	681a      	ldr	r2, [r3, #0]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f022 0201 	bic.w	r2, r2, #1
 8008c92:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008ca2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	6819      	ldr	r1, [r3, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	430a      	orrs	r2, r1
 8008cb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681a      	ldr	r2, [r3, #0]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f042 0201 	orr.w	r2, r2, #1
 8008cc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2220      	movs	r2, #32
 8008cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	e000      	b.n	8008cda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008cd8:	2302      	movs	r3, #2
  }
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	370c      	adds	r7, #12
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr

08008ce6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008ce6:	b480      	push	{r7}
 8008ce8:	b085      	sub	sp, #20
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
 8008cee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	2b20      	cmp	r3, #32
 8008cfa:	d139      	bne.n	8008d70 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	d101      	bne.n	8008d0a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008d06:	2302      	movs	r3, #2
 8008d08:	e033      	b.n	8008d72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2224      	movs	r2, #36	; 0x24
 8008d16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f022 0201 	bic.w	r2, r2, #1
 8008d28:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008d38:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	021b      	lsls	r3, r3, #8
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f042 0201 	orr.w	r2, r2, #1
 8008d5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2220      	movs	r2, #32
 8008d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2200      	movs	r2, #0
 8008d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	e000      	b.n	8008d72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008d70:	2302      	movs	r3, #2
  }
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3714      	adds	r7, #20
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr
	...

08008d80 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b085      	sub	sp, #20
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d88:	4b0b      	ldr	r3, [pc, #44]	; (8008db8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d8c:	4a0a      	ldr	r2, [pc, #40]	; (8008db8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008d8e:	f043 0301 	orr.w	r3, r3, #1
 8008d92:	6613      	str	r3, [r2, #96]	; 0x60
 8008d94:	4b08      	ldr	r3, [pc, #32]	; (8008db8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d98:	f003 0301 	and.w	r3, r3, #1
 8008d9c:	60fb      	str	r3, [r7, #12]
 8008d9e:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8008da0:	4b06      	ldr	r3, [pc, #24]	; (8008dbc <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8008da2:	685a      	ldr	r2, [r3, #4]
 8008da4:	4905      	ldr	r1, [pc, #20]	; (8008dbc <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4313      	orrs	r3, r2
 8008daa:	604b      	str	r3, [r1, #4]
}
 8008dac:	bf00      	nop
 8008dae:	3714      	adds	r7, #20
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr
 8008db8:	40021000 	.word	0x40021000
 8008dbc:	40010000 	.word	0x40010000

08008dc0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dc2:	b08b      	sub	sp, #44	; 0x2c
 8008dc4:	af06      	add	r7, sp, #24
 8008dc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d101      	bne.n	8008dd2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008dce:	2301      	movs	r3, #1
 8008dd0:	e0f8      	b.n	8008fc4 <HAL_PCD_Init+0x204>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d106      	bne.n	8008dec <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f00b f9f2 	bl	80141d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2203      	movs	r2, #3
 8008df0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f005 ff7b 	bl	800ecf4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	603b      	str	r3, [r7, #0]
 8008e04:	687e      	ldr	r6, [r7, #4]
 8008e06:	466d      	mov	r5, sp
 8008e08:	f106 0410 	add.w	r4, r6, #16
 8008e0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e10:	6823      	ldr	r3, [r4, #0]
 8008e12:	602b      	str	r3, [r5, #0]
 8008e14:	1d33      	adds	r3, r6, #4
 8008e16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e18:	6838      	ldr	r0, [r7, #0]
 8008e1a:	f005 ff43 	bl	800eca4 <USB_CoreInit>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d005      	beq.n	8008e30 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2202      	movs	r2, #2
 8008e28:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	e0c9      	b.n	8008fc4 <HAL_PCD_Init+0x204>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2100      	movs	r1, #0
 8008e36:	4618      	mov	r0, r3
 8008e38:	f005 ff77 	bl	800ed2a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	73fb      	strb	r3, [r7, #15]
 8008e40:	e040      	b.n	8008ec4 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008e42:	7bfb      	ldrb	r3, [r7, #15]
 8008e44:	6879      	ldr	r1, [r7, #4]
 8008e46:	1c5a      	adds	r2, r3, #1
 8008e48:	4613      	mov	r3, r2
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	4413      	add	r3, r2
 8008e4e:	00db      	lsls	r3, r3, #3
 8008e50:	440b      	add	r3, r1
 8008e52:	3301      	adds	r3, #1
 8008e54:	2201      	movs	r2, #1
 8008e56:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008e58:	7bfb      	ldrb	r3, [r7, #15]
 8008e5a:	6879      	ldr	r1, [r7, #4]
 8008e5c:	1c5a      	adds	r2, r3, #1
 8008e5e:	4613      	mov	r3, r2
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	4413      	add	r3, r2
 8008e64:	00db      	lsls	r3, r3, #3
 8008e66:	440b      	add	r3, r1
 8008e68:	7bfa      	ldrb	r2, [r7, #15]
 8008e6a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008e6c:	7bfb      	ldrb	r3, [r7, #15]
 8008e6e:	6879      	ldr	r1, [r7, #4]
 8008e70:	1c5a      	adds	r2, r3, #1
 8008e72:	4613      	mov	r3, r2
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	4413      	add	r3, r2
 8008e78:	00db      	lsls	r3, r3, #3
 8008e7a:	440b      	add	r3, r1
 8008e7c:	3303      	adds	r3, #3
 8008e7e:	2200      	movs	r2, #0
 8008e80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008e82:	7bfa      	ldrb	r2, [r7, #15]
 8008e84:	6879      	ldr	r1, [r7, #4]
 8008e86:	4613      	mov	r3, r2
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	4413      	add	r3, r2
 8008e8c:	00db      	lsls	r3, r3, #3
 8008e8e:	440b      	add	r3, r1
 8008e90:	3338      	adds	r3, #56	; 0x38
 8008e92:	2200      	movs	r2, #0
 8008e94:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008e96:	7bfa      	ldrb	r2, [r7, #15]
 8008e98:	6879      	ldr	r1, [r7, #4]
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	009b      	lsls	r3, r3, #2
 8008e9e:	4413      	add	r3, r2
 8008ea0:	00db      	lsls	r3, r3, #3
 8008ea2:	440b      	add	r3, r1
 8008ea4:	333c      	adds	r3, #60	; 0x3c
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008eaa:	7bfa      	ldrb	r2, [r7, #15]
 8008eac:	6879      	ldr	r1, [r7, #4]
 8008eae:	4613      	mov	r3, r2
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	4413      	add	r3, r2
 8008eb4:	00db      	lsls	r3, r3, #3
 8008eb6:	440b      	add	r3, r1
 8008eb8:	3340      	adds	r3, #64	; 0x40
 8008eba:	2200      	movs	r2, #0
 8008ebc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ebe:	7bfb      	ldrb	r3, [r7, #15]
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	73fb      	strb	r3, [r7, #15]
 8008ec4:	7bfa      	ldrb	r2, [r7, #15]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d3b9      	bcc.n	8008e42 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ece:	2300      	movs	r3, #0
 8008ed0:	73fb      	strb	r3, [r7, #15]
 8008ed2:	e044      	b.n	8008f5e <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008ed4:	7bfa      	ldrb	r2, [r7, #15]
 8008ed6:	6879      	ldr	r1, [r7, #4]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	4413      	add	r3, r2
 8008ede:	00db      	lsls	r3, r3, #3
 8008ee0:	440b      	add	r3, r1
 8008ee2:	f203 1369 	addw	r3, r3, #361	; 0x169
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008eea:	7bfa      	ldrb	r2, [r7, #15]
 8008eec:	6879      	ldr	r1, [r7, #4]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	009b      	lsls	r3, r3, #2
 8008ef2:	4413      	add	r3, r2
 8008ef4:	00db      	lsls	r3, r3, #3
 8008ef6:	440b      	add	r3, r1
 8008ef8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008efc:	7bfa      	ldrb	r2, [r7, #15]
 8008efe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008f00:	7bfa      	ldrb	r2, [r7, #15]
 8008f02:	6879      	ldr	r1, [r7, #4]
 8008f04:	4613      	mov	r3, r2
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	4413      	add	r3, r2
 8008f0a:	00db      	lsls	r3, r3, #3
 8008f0c:	440b      	add	r3, r1
 8008f0e:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8008f12:	2200      	movs	r2, #0
 8008f14:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008f16:	7bfa      	ldrb	r2, [r7, #15]
 8008f18:	6879      	ldr	r1, [r7, #4]
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	4413      	add	r3, r2
 8008f20:	00db      	lsls	r3, r3, #3
 8008f22:	440b      	add	r3, r1
 8008f24:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8008f28:	2200      	movs	r2, #0
 8008f2a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008f2c:	7bfa      	ldrb	r2, [r7, #15]
 8008f2e:	6879      	ldr	r1, [r7, #4]
 8008f30:	4613      	mov	r3, r2
 8008f32:	009b      	lsls	r3, r3, #2
 8008f34:	4413      	add	r3, r2
 8008f36:	00db      	lsls	r3, r3, #3
 8008f38:	440b      	add	r3, r1
 8008f3a:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008f3e:	2200      	movs	r2, #0
 8008f40:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008f42:	7bfa      	ldrb	r2, [r7, #15]
 8008f44:	6879      	ldr	r1, [r7, #4]
 8008f46:	4613      	mov	r3, r2
 8008f48:	009b      	lsls	r3, r3, #2
 8008f4a:	4413      	add	r3, r2
 8008f4c:	00db      	lsls	r3, r3, #3
 8008f4e:	440b      	add	r3, r1
 8008f50:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8008f54:	2200      	movs	r2, #0
 8008f56:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008f58:	7bfb      	ldrb	r3, [r7, #15]
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	73fb      	strb	r3, [r7, #15]
 8008f5e:	7bfa      	ldrb	r2, [r7, #15]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d3b5      	bcc.n	8008ed4 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	603b      	str	r3, [r7, #0]
 8008f6e:	687e      	ldr	r6, [r7, #4]
 8008f70:	466d      	mov	r5, sp
 8008f72:	f106 0410 	add.w	r4, r6, #16
 8008f76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008f78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008f7a:	6823      	ldr	r3, [r4, #0]
 8008f7c:	602b      	str	r3, [r5, #0]
 8008f7e:	1d33      	adds	r3, r6, #4
 8008f80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008f82:	6838      	ldr	r0, [r7, #0]
 8008f84:	f005 fede 	bl	800ed44 <USB_DevInit>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d005      	beq.n	8008f9a <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2202      	movs	r2, #2
 8008f92:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	e014      	b.n	8008fc4 <HAL_PCD_Init+0x204>
  }

  hpcd->USB_Address = 0U;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	69db      	ldr	r3, [r3, #28]
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	d102      	bne.n	8008fb8 <HAL_PCD_Init+0x1f8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f001 fc58 	bl	800a868 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f008 f96f 	bl	80112a0 <USB_DevDisconnect>

  return HAL_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008fcc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d101      	bne.n	8008fe2 <HAL_PCD_Start+0x16>
 8008fde:	2302      	movs	r3, #2
 8008fe0:	e012      	b.n	8009008 <HAL_PCD_Start+0x3c>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f005 fe69 	bl	800ecc6 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f008 f93a 	bl	8011272 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8009006:	2300      	movs	r3, #0
}
 8009008:	4618      	mov	r0, r3
 800900a:	3708      	adds	r7, #8
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4618      	mov	r0, r3
 800901e:	f008 f954 	bl	80112ca <USB_ReadInterrupts>
 8009022:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800902a:	2b00      	cmp	r3, #0
 800902c:	d003      	beq.n	8009036 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 fb13 	bl	800965a <PCD_EP_ISR_Handler>

    return;
 8009034:	e110      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800903c:	2b00      	cmp	r3, #0
 800903e:	d013      	beq.n	8009068 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009048:	b29a      	uxth	r2, r3
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009052:	b292      	uxth	r2, r2
 8009054:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f00b f934 	bl	80142c6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800905e:	2100      	movs	r1, #0
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 f8fc 	bl	800925e <HAL_PCD_SetAddress>

    return;
 8009066:	e0f7      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800906e:	2b00      	cmp	r3, #0
 8009070:	d00c      	beq.n	800908c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800907a:	b29a      	uxth	r2, r3
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009084:	b292      	uxth	r2, r2
 8009086:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800908a:	e0e5      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00c      	beq.n	80090b0 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800909e:	b29a      	uxth	r2, r3
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80090a8:	b292      	uxth	r2, r2
 80090aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80090ae:	e0d3      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d034      	beq.n	8009124 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80090c2:	b29a      	uxth	r2, r3
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f022 0204 	bic.w	r2, r2, #4
 80090cc:	b292      	uxth	r2, r2
 80090ce:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80090da:	b29a      	uxth	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f022 0208 	bic.w	r2, r2, #8
 80090e4:	b292      	uxth	r2, r2
 80090e6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d107      	bne.n	8009104 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80090fc:	2100      	movs	r1, #0
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f00b fb92 	bl	8014828 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f00b f917 	bl	8014338 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009112:	b29a      	uxth	r2, r3
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800911c:	b292      	uxth	r2, r2
 800911e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8009122:	e099      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800912a:	2b00      	cmp	r3, #0
 800912c:	d027      	beq.n	800917e <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009136:	b29a      	uxth	r2, r3
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f042 0208 	orr.w	r2, r2, #8
 8009140:	b292      	uxth	r2, r2
 8009142:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800914e:	b29a      	uxth	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009158:	b292      	uxth	r2, r2
 800915a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009166:	b29a      	uxth	r2, r3
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f042 0204 	orr.w	r2, r2, #4
 8009170:	b292      	uxth	r2, r2
 8009172:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f00b f8c4 	bl	8014304 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800917c:	e06c      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009184:	2b00      	cmp	r3, #0
 8009186:	d040      	beq.n	800920a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009190:	b29a      	uxth	r2, r3
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800919a:	b292      	uxth	r2, r2
 800919c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d12b      	bne.n	8009202 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80091b2:	b29a      	uxth	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f042 0204 	orr.w	r2, r2, #4
 80091bc:	b292      	uxth	r2, r2
 80091be:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f042 0208 	orr.w	r2, r2, #8
 80091d4:	b292      	uxth	r2, r2
 80091d6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2201      	movs	r2, #1
 80091de:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80091ea:	b29b      	uxth	r3, r3
 80091ec:	089b      	lsrs	r3, r3, #2
 80091ee:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80091f8:	2101      	movs	r1, #1
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f00b fb14 	bl	8014828 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009200:	e02a      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f00b f87e 	bl	8014304 <HAL_PCD_SuspendCallback>
    return;
 8009208:	e026      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009210:	2b00      	cmp	r3, #0
 8009212:	d00f      	beq.n	8009234 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800921c:	b29a      	uxth	r2, r3
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009226:	b292      	uxth	r2, r2
 8009228:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f00b f83c 	bl	80142aa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009232:	e011      	b.n	8009258 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00c      	beq.n	8009258 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009246:	b29a      	uxth	r2, r3
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009250:	b292      	uxth	r2, r2
 8009252:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8009256:	bf00      	nop
  }
}
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b082      	sub	sp, #8
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
 8009266:	460b      	mov	r3, r1
 8009268:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009270:	2b01      	cmp	r3, #1
 8009272:	d101      	bne.n	8009278 <HAL_PCD_SetAddress+0x1a>
 8009274:	2302      	movs	r3, #2
 8009276:	e013      	b.n	80092a0 <HAL_PCD_SetAddress+0x42>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2201      	movs	r2, #1
 800927c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	78fa      	ldrb	r2, [r7, #3]
 800928e:	4611      	mov	r1, r2
 8009290:	4618      	mov	r0, r3
 8009292:	f007 ffda 	bl	801124a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800929e:	2300      	movs	r3, #0
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3708      	adds	r7, #8
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	4608      	mov	r0, r1
 80092b2:	4611      	mov	r1, r2
 80092b4:	461a      	mov	r2, r3
 80092b6:	4603      	mov	r3, r0
 80092b8:	70fb      	strb	r3, [r7, #3]
 80092ba:	460b      	mov	r3, r1
 80092bc:	803b      	strh	r3, [r7, #0]
 80092be:	4613      	mov	r3, r2
 80092c0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80092c2:	2300      	movs	r3, #0
 80092c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80092c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	da0e      	bge.n	80092ec <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092ce:	78fb      	ldrb	r3, [r7, #3]
 80092d0:	f003 0307 	and.w	r3, r3, #7
 80092d4:	1c5a      	adds	r2, r3, #1
 80092d6:	4613      	mov	r3, r2
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	4413      	add	r3, r2
 80092dc:	00db      	lsls	r3, r3, #3
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	4413      	add	r3, r2
 80092e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2201      	movs	r2, #1
 80092e8:	705a      	strb	r2, [r3, #1]
 80092ea:	e00e      	b.n	800930a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80092ec:	78fb      	ldrb	r3, [r7, #3]
 80092ee:	f003 0207 	and.w	r2, r3, #7
 80092f2:	4613      	mov	r3, r2
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	4413      	add	r3, r2
 80092f8:	00db      	lsls	r3, r3, #3
 80092fa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	4413      	add	r3, r2
 8009302:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	2200      	movs	r2, #0
 8009308:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800930a:	78fb      	ldrb	r3, [r7, #3]
 800930c:	f003 0307 	and.w	r3, r3, #7
 8009310:	b2da      	uxtb	r2, r3
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009316:	883a      	ldrh	r2, [r7, #0]
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	78ba      	ldrb	r2, [r7, #2]
 8009320:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009322:	78bb      	ldrb	r3, [r7, #2]
 8009324:	2b02      	cmp	r3, #2
 8009326:	d102      	bne.n	800932e <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2200      	movs	r2, #0
 800932c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009334:	2b01      	cmp	r3, #1
 8009336:	d101      	bne.n	800933c <HAL_PCD_EP_Open+0x94>
 8009338:	2302      	movs	r3, #2
 800933a:	e00e      	b.n	800935a <HAL_PCD_EP_Open+0xb2>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68f9      	ldr	r1, [r7, #12]
 800934a:	4618      	mov	r0, r3
 800934c:	f005 fd1c 	bl	800ed88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2200      	movs	r2, #0
 8009354:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8009358:	7afb      	ldrb	r3, [r7, #11]
}
 800935a:	4618      	mov	r0, r3
 800935c:	3710      	adds	r7, #16
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}

08009362 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009362:	b580      	push	{r7, lr}
 8009364:	b084      	sub	sp, #16
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
 800936a:	460b      	mov	r3, r1
 800936c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800936e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009372:	2b00      	cmp	r3, #0
 8009374:	da0e      	bge.n	8009394 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009376:	78fb      	ldrb	r3, [r7, #3]
 8009378:	f003 0307 	and.w	r3, r3, #7
 800937c:	1c5a      	adds	r2, r3, #1
 800937e:	4613      	mov	r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	4413      	add	r3, r2
 8009384:	00db      	lsls	r3, r3, #3
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	4413      	add	r3, r2
 800938a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2201      	movs	r2, #1
 8009390:	705a      	strb	r2, [r3, #1]
 8009392:	e00e      	b.n	80093b2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009394:	78fb      	ldrb	r3, [r7, #3]
 8009396:	f003 0207 	and.w	r2, r3, #7
 800939a:	4613      	mov	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4413      	add	r3, r2
 80093a0:	00db      	lsls	r3, r3, #3
 80093a2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	4413      	add	r3, r2
 80093aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2200      	movs	r2, #0
 80093b0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80093b2:	78fb      	ldrb	r3, [r7, #3]
 80093b4:	f003 0307 	and.w	r3, r3, #7
 80093b8:	b2da      	uxtb	r2, r3
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d101      	bne.n	80093cc <HAL_PCD_EP_Close+0x6a>
 80093c8:	2302      	movs	r3, #2
 80093ca:	e00e      	b.n	80093ea <HAL_PCD_EP_Close+0x88>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2201      	movs	r2, #1
 80093d0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68f9      	ldr	r1, [r7, #12]
 80093da:	4618      	mov	r0, r3
 80093dc:	f006 f898 	bl	800f510 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80093e8:	2300      	movs	r3, #0
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3710      	adds	r7, #16
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}

080093f2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80093f2:	b580      	push	{r7, lr}
 80093f4:	b086      	sub	sp, #24
 80093f6:	af00      	add	r7, sp, #0
 80093f8:	60f8      	str	r0, [r7, #12]
 80093fa:	607a      	str	r2, [r7, #4]
 80093fc:	603b      	str	r3, [r7, #0]
 80093fe:	460b      	mov	r3, r1
 8009400:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009402:	7afb      	ldrb	r3, [r7, #11]
 8009404:	f003 0207 	and.w	r2, r3, #7
 8009408:	4613      	mov	r3, r2
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	4413      	add	r3, r2
 800940e:	00db      	lsls	r3, r3, #3
 8009410:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009414:	68fa      	ldr	r2, [r7, #12]
 8009416:	4413      	add	r3, r2
 8009418:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	687a      	ldr	r2, [r7, #4]
 800941e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	2200      	movs	r2, #0
 800942a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	2200      	movs	r2, #0
 8009430:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009432:	7afb      	ldrb	r3, [r7, #11]
 8009434:	f003 0307 	and.w	r3, r3, #7
 8009438:	b2da      	uxtb	r2, r3
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	6979      	ldr	r1, [r7, #20]
 8009444:	4618      	mov	r0, r3
 8009446:	f006 fa50 	bl	800f8ea <USB_EPStartXfer>

  return HAL_OK;
 800944a:	2300      	movs	r3, #0
}
 800944c:	4618      	mov	r0, r3
 800944e:	3718      	adds	r7, #24
 8009450:	46bd      	mov	sp, r7
 8009452:	bd80      	pop	{r7, pc}

08009454 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009454:	b480      	push	{r7}
 8009456:	b083      	sub	sp, #12
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	460b      	mov	r3, r1
 800945e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009460:	78fb      	ldrb	r3, [r7, #3]
 8009462:	f003 0207 	and.w	r2, r3, #7
 8009466:	6879      	ldr	r1, [r7, #4]
 8009468:	4613      	mov	r3, r2
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	4413      	add	r3, r2
 800946e:	00db      	lsls	r3, r3, #3
 8009470:	440b      	add	r3, r1
 8009472:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8009476:	681b      	ldr	r3, [r3, #0]
}
 8009478:	4618      	mov	r0, r3
 800947a:	370c      	adds	r7, #12
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr

08009484 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b086      	sub	sp, #24
 8009488:	af00      	add	r7, sp, #0
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	607a      	str	r2, [r7, #4]
 800948e:	603b      	str	r3, [r7, #0]
 8009490:	460b      	mov	r3, r1
 8009492:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009494:	7afb      	ldrb	r3, [r7, #11]
 8009496:	f003 0307 	and.w	r3, r3, #7
 800949a:	1c5a      	adds	r2, r3, #1
 800949c:	4613      	mov	r3, r2
 800949e:	009b      	lsls	r3, r3, #2
 80094a0:	4413      	add	r3, r2
 80094a2:	00db      	lsls	r3, r3, #3
 80094a4:	68fa      	ldr	r2, [r7, #12]
 80094a6:	4413      	add	r3, r2
 80094a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	683a      	ldr	r2, [r7, #0]
 80094b4:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	2201      	movs	r2, #1
 80094ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	683a      	ldr	r2, [r7, #0]
 80094c2:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	2200      	movs	r2, #0
 80094c8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	2201      	movs	r2, #1
 80094ce:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80094d0:	7afb      	ldrb	r3, [r7, #11]
 80094d2:	f003 0307 	and.w	r3, r3, #7
 80094d6:	b2da      	uxtb	r2, r3
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	6979      	ldr	r1, [r7, #20]
 80094e2:	4618      	mov	r0, r3
 80094e4:	f006 fa01 	bl	800f8ea <USB_EPStartXfer>

  return HAL_OK;
 80094e8:	2300      	movs	r3, #0
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3718      	adds	r7, #24
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}

080094f2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80094f2:	b580      	push	{r7, lr}
 80094f4:	b084      	sub	sp, #16
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
 80094fa:	460b      	mov	r3, r1
 80094fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80094fe:	78fb      	ldrb	r3, [r7, #3]
 8009500:	f003 0207 	and.w	r2, r3, #7
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	429a      	cmp	r2, r3
 800950a:	d901      	bls.n	8009510 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800950c:	2301      	movs	r3, #1
 800950e:	e04c      	b.n	80095aa <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009510:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009514:	2b00      	cmp	r3, #0
 8009516:	da0e      	bge.n	8009536 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009518:	78fb      	ldrb	r3, [r7, #3]
 800951a:	f003 0307 	and.w	r3, r3, #7
 800951e:	1c5a      	adds	r2, r3, #1
 8009520:	4613      	mov	r3, r2
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	4413      	add	r3, r2
 8009526:	00db      	lsls	r3, r3, #3
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	4413      	add	r3, r2
 800952c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2201      	movs	r2, #1
 8009532:	705a      	strb	r2, [r3, #1]
 8009534:	e00c      	b.n	8009550 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009536:	78fa      	ldrb	r2, [r7, #3]
 8009538:	4613      	mov	r3, r2
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	4413      	add	r3, r2
 800953e:	00db      	lsls	r3, r3, #3
 8009540:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	4413      	add	r3, r2
 8009548:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2200      	movs	r2, #0
 800954e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2201      	movs	r2, #1
 8009554:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009556:	78fb      	ldrb	r3, [r7, #3]
 8009558:	f003 0307 	and.w	r3, r3, #7
 800955c:	b2da      	uxtb	r2, r3
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009568:	2b01      	cmp	r3, #1
 800956a:	d101      	bne.n	8009570 <HAL_PCD_EP_SetStall+0x7e>
 800956c:	2302      	movs	r3, #2
 800956e:	e01c      	b.n	80095aa <HAL_PCD_EP_SetStall+0xb8>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2201      	movs	r2, #1
 8009574:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	68f9      	ldr	r1, [r7, #12]
 800957e:	4618      	mov	r0, r3
 8009580:	f007 fd64 	bl	801104c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009584:	78fb      	ldrb	r3, [r7, #3]
 8009586:	f003 0307 	and.w	r3, r3, #7
 800958a:	2b00      	cmp	r3, #0
 800958c:	d108      	bne.n	80095a0 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681a      	ldr	r2, [r3, #0]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8009598:	4619      	mov	r1, r3
 800959a:	4610      	mov	r0, r2
 800959c:	f007 fea5 	bl	80112ea <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80095a8:	2300      	movs	r3, #0
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3710      	adds	r7, #16
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b084      	sub	sp, #16
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
 80095ba:	460b      	mov	r3, r1
 80095bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80095be:	78fb      	ldrb	r3, [r7, #3]
 80095c0:	f003 020f 	and.w	r2, r3, #15
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d901      	bls.n	80095d0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	e040      	b.n	8009652 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80095d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	da0e      	bge.n	80095f6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80095d8:	78fb      	ldrb	r3, [r7, #3]
 80095da:	f003 0307 	and.w	r3, r3, #7
 80095de:	1c5a      	adds	r2, r3, #1
 80095e0:	4613      	mov	r3, r2
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	4413      	add	r3, r2
 80095e6:	00db      	lsls	r3, r3, #3
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	4413      	add	r3, r2
 80095ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2201      	movs	r2, #1
 80095f2:	705a      	strb	r2, [r3, #1]
 80095f4:	e00e      	b.n	8009614 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80095f6:	78fb      	ldrb	r3, [r7, #3]
 80095f8:	f003 0207 	and.w	r2, r3, #7
 80095fc:	4613      	mov	r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	4413      	add	r3, r2
 8009602:	00db      	lsls	r3, r3, #3
 8009604:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	4413      	add	r3, r2
 800960c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2200      	movs	r2, #0
 8009612:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2200      	movs	r2, #0
 8009618:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800961a:	78fb      	ldrb	r3, [r7, #3]
 800961c:	f003 0307 	and.w	r3, r3, #7
 8009620:	b2da      	uxtb	r2, r3
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800962c:	2b01      	cmp	r3, #1
 800962e:	d101      	bne.n	8009634 <HAL_PCD_EP_ClrStall+0x82>
 8009630:	2302      	movs	r3, #2
 8009632:	e00e      	b.n	8009652 <HAL_PCD_EP_ClrStall+0xa0>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2201      	movs	r2, #1
 8009638:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	68f9      	ldr	r1, [r7, #12]
 8009642:	4618      	mov	r0, r3
 8009644:	f007 fd53 	bl	80110ee <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2200      	movs	r2, #0
 800964c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	4618      	mov	r0, r3
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}

0800965a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800965a:	b580      	push	{r7, lr}
 800965c:	b096      	sub	sp, #88	; 0x58
 800965e:	af00      	add	r7, sp, #0
 8009660:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009662:	e3b1      	b.n	8009dc8 <PCD_EP_ISR_Handler+0x76e>
  {
    wIstr = hpcd->Instance->ISTR;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800966c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8009670:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009674:	b2db      	uxtb	r3, r3
 8009676:	f003 030f 	and.w	r3, r3, #15
 800967a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 800967e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009682:	2b00      	cmp	r3, #0
 8009684:	f040 8173 	bne.w	800996e <PCD_EP_ISR_Handler+0x314>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8009688:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800968c:	f003 0310 	and.w	r3, r3, #16
 8009690:	2b00      	cmp	r3, #0
 8009692:	d150      	bne.n	8009736 <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	881b      	ldrh	r3, [r3, #0]
 800969a:	b29b      	uxth	r3, r3
 800969c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80096a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096a4:	81fb      	strh	r3, [r7, #14]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	89fb      	ldrh	r3, [r7, #14]
 80096ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	3328      	adds	r3, #40	; 0x28
 80096bc:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	461a      	mov	r2, r3
 80096ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	00db      	lsls	r3, r3, #3
 80096d0:	4413      	add	r3, r2
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	6812      	ldr	r2, [r2, #0]
 80096d6:	4413      	add	r3, r2
 80096d8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80096dc:	881b      	ldrh	r3, [r3, #0]
 80096de:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80096e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80096e4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80096e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80096e8:	695a      	ldr	r2, [r3, #20]
 80096ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80096ec:	69db      	ldr	r3, [r3, #28]
 80096ee:	441a      	add	r2, r3
 80096f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80096f2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80096f4:	2100      	movs	r1, #0
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f00a fdbd 	bl	8014276 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009702:	b2db      	uxtb	r3, r3
 8009704:	2b00      	cmp	r3, #0
 8009706:	f000 835f 	beq.w	8009dc8 <PCD_EP_ISR_Handler+0x76e>
 800970a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800970c:	699b      	ldr	r3, [r3, #24]
 800970e:	2b00      	cmp	r3, #0
 8009710:	f040 835a 	bne.w	8009dc8 <PCD_EP_ISR_Handler+0x76e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800971a:	b2db      	uxtb	r3, r3
 800971c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009720:	b2da      	uxtb	r2, r3
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	b292      	uxth	r2, r2
 8009728:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2200      	movs	r2, #0
 8009730:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009734:	e348      	b.n	8009dc8 <PCD_EP_ISR_Handler+0x76e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800973c:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	881b      	ldrh	r3, [r3, #0]
 8009744:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8009748:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800974c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009750:	2b00      	cmp	r3, #0
 8009752:	d032      	beq.n	80097ba <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800975c:	b29b      	uxth	r3, r3
 800975e:	461a      	mov	r2, r3
 8009760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009762:	781b      	ldrb	r3, [r3, #0]
 8009764:	00db      	lsls	r3, r3, #3
 8009766:	4413      	add	r3, r2
 8009768:	687a      	ldr	r2, [r7, #4]
 800976a:	6812      	ldr	r2, [r2, #0]
 800976c:	4413      	add	r3, r2
 800976e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009772:	881b      	ldrh	r3, [r3, #0]
 8009774:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009778:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800977a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6818      	ldr	r0, [r3, #0]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8009786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009788:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800978a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800978c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800978e:	b29b      	uxth	r3, r3
 8009790:	f007 fdf9 	bl	8011386 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	881b      	ldrh	r3, [r3, #0]
 800979a:	b29a      	uxth	r2, r3
 800979c:	f640 738f 	movw	r3, #3983	; 0xf8f
 80097a0:	4013      	ands	r3, r2
 80097a2:	823b      	strh	r3, [r7, #16]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	8a3a      	ldrh	r2, [r7, #16]
 80097aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80097ae:	b292      	uxth	r2, r2
 80097b0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f00a fd32 	bl	801421c <HAL_PCD_SetupStageCallback>
 80097b8:	e306      	b.n	8009dc8 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80097ba:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80097be:	2b00      	cmp	r3, #0
 80097c0:	f280 8302 	bge.w	8009dc8 <PCD_EP_ISR_Handler+0x76e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	881b      	ldrh	r3, [r3, #0]
 80097ca:	b29a      	uxth	r2, r3
 80097cc:	f640 738f 	movw	r3, #3983	; 0xf8f
 80097d0:	4013      	ands	r3, r2
 80097d2:	83fb      	strh	r3, [r7, #30]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	8bfa      	ldrh	r2, [r7, #30]
 80097da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80097de:	b292      	uxth	r2, r2
 80097e0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80097ea:	b29b      	uxth	r3, r3
 80097ec:	461a      	mov	r2, r3
 80097ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097f0:	781b      	ldrb	r3, [r3, #0]
 80097f2:	00db      	lsls	r3, r3, #3
 80097f4:	4413      	add	r3, r2
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	6812      	ldr	r2, [r2, #0]
 80097fa:	4413      	add	r3, r2
 80097fc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009800:	881b      	ldrh	r3, [r3, #0]
 8009802:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009806:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009808:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800980a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800980c:	69db      	ldr	r3, [r3, #28]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d019      	beq.n	8009846 <PCD_EP_ISR_Handler+0x1ec>
 8009812:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d015      	beq.n	8009846 <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6818      	ldr	r0, [r3, #0]
 800981e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009820:	6959      	ldr	r1, [r3, #20]
 8009822:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009824:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8009826:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009828:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800982a:	b29b      	uxth	r3, r3
 800982c:	f007 fdab 	bl	8011386 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8009830:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009832:	695a      	ldr	r2, [r3, #20]
 8009834:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009836:	69db      	ldr	r3, [r3, #28]
 8009838:	441a      	add	r2, r3
 800983a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800983c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800983e:	2100      	movs	r1, #0
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f00a fcfd 	bl	8014240 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	881b      	ldrh	r3, [r3, #0]
 800984c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8009850:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009854:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009858:	2b00      	cmp	r3, #0
 800985a:	f040 82b5 	bne.w	8009dc8 <PCD_EP_ISR_Handler+0x76e>
 800985e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009862:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8009866:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800986a:	f000 82ad 	beq.w	8009dc8 <PCD_EP_ISR_Handler+0x76e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	61bb      	str	r3, [r7, #24]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800987c:	b29b      	uxth	r3, r3
 800987e:	461a      	mov	r2, r3
 8009880:	69bb      	ldr	r3, [r7, #24]
 8009882:	4413      	add	r3, r2
 8009884:	61bb      	str	r3, [r7, #24]
 8009886:	69bb      	ldr	r3, [r7, #24]
 8009888:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800988c:	617b      	str	r3, [r7, #20]
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	881b      	ldrh	r3, [r3, #0]
 8009892:	b29b      	uxth	r3, r3
 8009894:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009898:	b29a      	uxth	r2, r3
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	801a      	strh	r2, [r3, #0]
 800989e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098a0:	691b      	ldr	r3, [r3, #16]
 80098a2:	2b3e      	cmp	r3, #62	; 0x3e
 80098a4:	d91d      	bls.n	80098e2 <PCD_EP_ISR_Handler+0x288>
 80098a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	095b      	lsrs	r3, r3, #5
 80098ac:	647b      	str	r3, [r7, #68]	; 0x44
 80098ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098b0:	691b      	ldr	r3, [r3, #16]
 80098b2:	f003 031f 	and.w	r3, r3, #31
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d102      	bne.n	80098c0 <PCD_EP_ISR_Handler+0x266>
 80098ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098bc:	3b01      	subs	r3, #1
 80098be:	647b      	str	r3, [r7, #68]	; 0x44
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	881b      	ldrh	r3, [r3, #0]
 80098c4:	b29a      	uxth	r2, r3
 80098c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	029b      	lsls	r3, r3, #10
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	4313      	orrs	r3, r2
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098da:	b29a      	uxth	r2, r3
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	801a      	strh	r2, [r3, #0]
 80098e0:	e026      	b.n	8009930 <PCD_EP_ISR_Handler+0x2d6>
 80098e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d10a      	bne.n	8009900 <PCD_EP_ISR_Handler+0x2a6>
 80098ea:	697b      	ldr	r3, [r7, #20]
 80098ec:	881b      	ldrh	r3, [r3, #0]
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098f8:	b29a      	uxth	r2, r3
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	801a      	strh	r2, [r3, #0]
 80098fe:	e017      	b.n	8009930 <PCD_EP_ISR_Handler+0x2d6>
 8009900:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	085b      	lsrs	r3, r3, #1
 8009906:	647b      	str	r3, [r7, #68]	; 0x44
 8009908:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800990a:	691b      	ldr	r3, [r3, #16]
 800990c:	f003 0301 	and.w	r3, r3, #1
 8009910:	2b00      	cmp	r3, #0
 8009912:	d002      	beq.n	800991a <PCD_EP_ISR_Handler+0x2c0>
 8009914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009916:	3301      	adds	r3, #1
 8009918:	647b      	str	r3, [r7, #68]	; 0x44
 800991a:	697b      	ldr	r3, [r7, #20]
 800991c:	881b      	ldrh	r3, [r3, #0]
 800991e:	b29a      	uxth	r2, r3
 8009920:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009922:	b29b      	uxth	r3, r3
 8009924:	029b      	lsls	r3, r3, #10
 8009926:	b29b      	uxth	r3, r3
 8009928:	4313      	orrs	r3, r2
 800992a:	b29a      	uxth	r2, r3
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	881b      	ldrh	r3, [r3, #0]
 8009936:	b29b      	uxth	r3, r3
 8009938:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800993c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009940:	827b      	strh	r3, [r7, #18]
 8009942:	8a7b      	ldrh	r3, [r7, #18]
 8009944:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009948:	827b      	strh	r3, [r7, #18]
 800994a:	8a7b      	ldrh	r3, [r7, #18]
 800994c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009950:	827b      	strh	r3, [r7, #18]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	8a7b      	ldrh	r3, [r7, #18]
 8009958:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800995c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009960:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009968:	b29b      	uxth	r3, r3
 800996a:	8013      	strh	r3, [r2, #0]
 800996c:	e22c      	b.n	8009dc8 <PCD_EP_ISR_Handler+0x76e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	461a      	mov	r2, r3
 8009974:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	4413      	add	r3, r2
 800997c:	881b      	ldrh	r3, [r3, #0]
 800997e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8009982:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8009986:	2b00      	cmp	r3, #0
 8009988:	f280 80f6 	bge.w	8009b78 <PCD_EP_ISR_Handler+0x51e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	461a      	mov	r2, r3
 8009992:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	4413      	add	r3, r2
 800999a:	881b      	ldrh	r3, [r3, #0]
 800999c:	b29a      	uxth	r2, r3
 800999e:	f640 738f 	movw	r3, #3983	; 0xf8f
 80099a2:	4013      	ands	r3, r2
 80099a4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	461a      	mov	r2, r3
 80099ae:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	4413      	add	r3, r2
 80099b6:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80099ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80099be:	b292      	uxth	r2, r2
 80099c0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80099c2:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80099c6:	4613      	mov	r3, r2
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	4413      	add	r3, r2
 80099cc:	00db      	lsls	r3, r3, #3
 80099ce:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	4413      	add	r3, r2
 80099d6:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80099d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80099da:	7b1b      	ldrb	r3, [r3, #12]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d123      	bne.n	8009a28 <PCD_EP_ISR_Handler+0x3ce>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80099e8:	b29b      	uxth	r3, r3
 80099ea:	461a      	mov	r2, r3
 80099ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	00db      	lsls	r3, r3, #3
 80099f2:	4413      	add	r3, r2
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	6812      	ldr	r2, [r2, #0]
 80099f8:	4413      	add	r3, r2
 80099fa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80099fe:	881b      	ldrh	r3, [r3, #0]
 8009a00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a04:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8009a08:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f000 808e 	beq.w	8009b2e <PCD_EP_ISR_Handler+0x4d4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6818      	ldr	r0, [r3, #0]
 8009a16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a18:	6959      	ldr	r1, [r3, #20]
 8009a1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a1c:	88da      	ldrh	r2, [r3, #6]
 8009a1e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009a22:	f007 fcb0 	bl	8011386 <USB_ReadPMA>
 8009a26:	e082      	b.n	8009b2e <PCD_EP_ISR_Handler+0x4d4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8009a28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a2a:	78db      	ldrb	r3, [r3, #3]
 8009a2c:	2b02      	cmp	r3, #2
 8009a2e:	d10a      	bne.n	8009a46 <PCD_EP_ISR_Handler+0x3ec>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8009a30:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009a34:	461a      	mov	r2, r3
 8009a36:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f000 f9d3 	bl	8009de4 <HAL_PCD_EP_DB_Receive>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8009a44:	e073      	b.n	8009b2e <PCD_EP_ISR_Handler+0x4d4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	4413      	add	r3, r2
 8009a54:	881b      	ldrh	r3, [r3, #0]
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a60:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	461a      	mov	r2, r3
 8009a6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	009b      	lsls	r3, r3, #2
 8009a70:	441a      	add	r2, r3
 8009a72:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8009a76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a82:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	461a      	mov	r2, r3
 8009a90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	009b      	lsls	r3, r3, #2
 8009a96:	4413      	add	r3, r2
 8009a98:	881b      	ldrh	r3, [r3, #0]
 8009a9a:	b29b      	uxth	r3, r3
 8009a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d022      	beq.n	8009aea <PCD_EP_ISR_Handler+0x490>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	461a      	mov	r2, r3
 8009ab0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	00db      	lsls	r3, r3, #3
 8009ab6:	4413      	add	r3, r2
 8009ab8:	687a      	ldr	r2, [r7, #4]
 8009aba:	6812      	ldr	r2, [r2, #0]
 8009abc:	4413      	add	r3, r2
 8009abe:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009ac2:	881b      	ldrh	r3, [r3, #0]
 8009ac4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009ac8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8009acc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d02c      	beq.n	8009b2e <PCD_EP_ISR_Handler+0x4d4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6818      	ldr	r0, [r3, #0]
 8009ad8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ada:	6959      	ldr	r1, [r3, #20]
 8009adc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ade:	891a      	ldrh	r2, [r3, #8]
 8009ae0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009ae4:	f007 fc4f 	bl	8011386 <USB_ReadPMA>
 8009ae8:	e021      	b.n	8009b2e <PCD_EP_ISR_Handler+0x4d4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009af2:	b29b      	uxth	r3, r3
 8009af4:	461a      	mov	r2, r3
 8009af6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	00db      	lsls	r3, r3, #3
 8009afc:	4413      	add	r3, r2
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	6812      	ldr	r2, [r2, #0]
 8009b02:	4413      	add	r3, r2
 8009b04:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009b08:	881b      	ldrh	r3, [r3, #0]
 8009b0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b0e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8009b12:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d009      	beq.n	8009b2e <PCD_EP_ISR_Handler+0x4d4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6818      	ldr	r0, [r3, #0]
 8009b1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b20:	6959      	ldr	r1, [r3, #20]
 8009b22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b24:	895a      	ldrh	r2, [r3, #10]
 8009b26:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009b2a:	f007 fc2c 	bl	8011386 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8009b2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b30:	69da      	ldr	r2, [r3, #28]
 8009b32:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009b36:	441a      	add	r2, r3
 8009b38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b3a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8009b3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b3e:	695a      	ldr	r2, [r3, #20]
 8009b40:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009b44:	441a      	add	r2, r3
 8009b46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b48:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8009b4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b4c:	699b      	ldr	r3, [r3, #24]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d005      	beq.n	8009b5e <PCD_EP_ISR_Handler+0x504>
 8009b52:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8009b56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b58:	691b      	ldr	r3, [r3, #16]
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d206      	bcs.n	8009b6c <PCD_EP_ISR_Handler+0x512>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8009b5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	4619      	mov	r1, r3
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f00a fb6b 	bl	8014240 <HAL_PCD_DataOutStageCallback>
 8009b6a:	e005      	b.n	8009b78 <PCD_EP_ISR_Handler+0x51e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009b72:	4618      	mov	r0, r3
 8009b74:	f005 feb9 	bl	800f8ea <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8009b78:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009b7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	f000 8121 	beq.w	8009dc8 <PCD_EP_ISR_Handler+0x76e>
      {
        ep = &hpcd->IN_ep[epindex];
 8009b86:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009b8a:	1c5a      	adds	r2, r3, #1
 8009b8c:	4613      	mov	r3, r2
 8009b8e:	009b      	lsls	r3, r3, #2
 8009b90:	4413      	add	r3, r2
 8009b92:	00db      	lsls	r3, r3, #3
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	4413      	add	r3, r2
 8009b98:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	4413      	add	r3, r2
 8009ba8:	881b      	ldrh	r3, [r3, #0]
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8009bb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bb4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	441a      	add	r2, r3
 8009bc6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009bca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009bd2:	b29b      	uxth	r3, r3
 8009bd4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8009bd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bd8:	78db      	ldrb	r3, [r3, #3]
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	f040 80a2 	bne.w	8009d24 <PCD_EP_ISR_Handler+0x6ca>
        {
          ep->xfer_len = 0U;
 8009be0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009be2:	2200      	movs	r2, #0
 8009be4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8009be6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009be8:	7b1b      	ldrb	r3, [r3, #12]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	f000 8093 	beq.w	8009d16 <PCD_EP_ISR_Handler+0x6bc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009bf0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d046      	beq.n	8009c8a <PCD_EP_ISR_Handler+0x630>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009bfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bfe:	785b      	ldrb	r3, [r3, #1]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d126      	bne.n	8009c52 <PCD_EP_ISR_Handler+0x5f8>
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	627b      	str	r3, [r7, #36]	; 0x24
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c12:	b29b      	uxth	r3, r3
 8009c14:	461a      	mov	r2, r3
 8009c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c18:	4413      	add	r3, r2
 8009c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8009c1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	00da      	lsls	r2, r3, #3
 8009c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c24:	4413      	add	r3, r2
 8009c26:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009c2a:	623b      	str	r3, [r7, #32]
 8009c2c:	6a3b      	ldr	r3, [r7, #32]
 8009c2e:	881b      	ldrh	r3, [r3, #0]
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c36:	b29a      	uxth	r2, r3
 8009c38:	6a3b      	ldr	r3, [r7, #32]
 8009c3a:	801a      	strh	r2, [r3, #0]
 8009c3c:	6a3b      	ldr	r3, [r7, #32]
 8009c3e:	881b      	ldrh	r3, [r3, #0]
 8009c40:	b29b      	uxth	r3, r3
 8009c42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c4a:	b29a      	uxth	r2, r3
 8009c4c:	6a3b      	ldr	r3, [r7, #32]
 8009c4e:	801a      	strh	r2, [r3, #0]
 8009c50:	e061      	b.n	8009d16 <PCD_EP_ISR_Handler+0x6bc>
 8009c52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c54:	785b      	ldrb	r3, [r3, #1]
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	d15d      	bne.n	8009d16 <PCD_EP_ISR_Handler+0x6bc>
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c68:	b29b      	uxth	r3, r3
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c6e:	4413      	add	r3, r2
 8009c70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	00da      	lsls	r2, r3, #3
 8009c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c7a:	4413      	add	r3, r2
 8009c7c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009c80:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c84:	2200      	movs	r2, #0
 8009c86:	801a      	strh	r2, [r3, #0]
 8009c88:	e045      	b.n	8009d16 <PCD_EP_ISR_Handler+0x6bc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c92:	785b      	ldrb	r3, [r3, #1]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d126      	bne.n	8009ce6 <PCD_EP_ISR_Handler+0x68c>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	637b      	str	r3, [r7, #52]	; 0x34
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009ca6:	b29b      	uxth	r3, r3
 8009ca8:	461a      	mov	r2, r3
 8009caa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cac:	4413      	add	r3, r2
 8009cae:	637b      	str	r3, [r7, #52]	; 0x34
 8009cb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	00da      	lsls	r2, r3, #3
 8009cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cb8:	4413      	add	r3, r2
 8009cba:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009cbe:	633b      	str	r3, [r7, #48]	; 0x30
 8009cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cc2:	881b      	ldrh	r3, [r3, #0]
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009cca:	b29a      	uxth	r2, r3
 8009ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cce:	801a      	strh	r2, [r3, #0]
 8009cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd2:	881b      	ldrh	r3, [r3, #0]
 8009cd4:	b29b      	uxth	r3, r3
 8009cd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cde:	b29a      	uxth	r2, r3
 8009ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ce2:	801a      	strh	r2, [r3, #0]
 8009ce4:	e017      	b.n	8009d16 <PCD_EP_ISR_Handler+0x6bc>
 8009ce6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ce8:	785b      	ldrb	r3, [r3, #1]
 8009cea:	2b01      	cmp	r3, #1
 8009cec:	d113      	bne.n	8009d16 <PCD_EP_ISR_Handler+0x6bc>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009cf6:	b29b      	uxth	r3, r3
 8009cf8:	461a      	mov	r2, r3
 8009cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cfc:	4413      	add	r3, r2
 8009cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	00da      	lsls	r2, r3, #3
 8009d06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d08:	4413      	add	r3, r2
 8009d0a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009d0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8009d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d12:	2200      	movs	r2, #0
 8009d14:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009d16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f00a faaa 	bl	8014276 <HAL_PCD_DataInStageCallback>
 8009d22:	e051      	b.n	8009dc8 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8009d24:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d144      	bne.n	8009dba <PCD_EP_ISR_Handler+0x760>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	00db      	lsls	r3, r3, #3
 8009d42:	4413      	add	r3, r2
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	6812      	ldr	r2, [r2, #0]
 8009d48:	4413      	add	r3, r2
 8009d4a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009d4e:	881b      	ldrh	r3, [r3, #0]
 8009d50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d54:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8009d58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d5a:	699a      	ldr	r2, [r3, #24]
 8009d5c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d907      	bls.n	8009d74 <PCD_EP_ISR_Handler+0x71a>
            {
              ep->xfer_len -= TxPctSize;
 8009d64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d66:	699a      	ldr	r2, [r3, #24]
 8009d68:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009d6c:	1ad2      	subs	r2, r2, r3
 8009d6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d70:	619a      	str	r2, [r3, #24]
 8009d72:	e002      	b.n	8009d7a <PCD_EP_ISR_Handler+0x720>
            }
            else
            {
              ep->xfer_len = 0U;
 8009d74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d76:	2200      	movs	r2, #0
 8009d78:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8009d7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d7c:	699b      	ldr	r3, [r3, #24]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d106      	bne.n	8009d90 <PCD_EP_ISR_Handler+0x736>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009d82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	4619      	mov	r1, r3
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f00a fa74 	bl	8014276 <HAL_PCD_DataInStageCallback>
 8009d8e:	e01b      	b.n	8009dc8 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8009d90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d92:	695a      	ldr	r2, [r3, #20]
 8009d94:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009d98:	441a      	add	r2, r3
 8009d9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d9c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8009d9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009da0:	69da      	ldr	r2, [r3, #28]
 8009da2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009da6:	441a      	add	r2, r3
 8009da8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009daa:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009db2:	4618      	mov	r0, r3
 8009db4:	f005 fd99 	bl	800f8ea <USB_EPStartXfer>
 8009db8:	e006      	b.n	8009dc8 <PCD_EP_ISR_Handler+0x76e>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8009dba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 f917 	bl	8009ff6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	b21b      	sxth	r3, r3
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f6ff ac45 	blt.w	8009664 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3758      	adds	r7, #88	; 0x58
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}

08009de4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b088      	sub	sp, #32
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	4613      	mov	r3, r2
 8009df0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009df2:	88fb      	ldrh	r3, [r7, #6]
 8009df4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d07c      	beq.n	8009ef6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	461a      	mov	r2, r3
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	00db      	lsls	r3, r3, #3
 8009e0e:	4413      	add	r3, r2
 8009e10:	68fa      	ldr	r2, [r7, #12]
 8009e12:	6812      	ldr	r2, [r2, #0]
 8009e14:	4413      	add	r3, r2
 8009e16:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009e1a:	881b      	ldrh	r3, [r3, #0]
 8009e1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e20:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	699a      	ldr	r2, [r3, #24]
 8009e26:	8b7b      	ldrh	r3, [r7, #26]
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d306      	bcc.n	8009e3a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	699a      	ldr	r2, [r3, #24]
 8009e30:	8b7b      	ldrh	r3, [r7, #26]
 8009e32:	1ad2      	subs	r2, r2, r3
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	619a      	str	r2, [r3, #24]
 8009e38:	e002      	b.n	8009e40 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	699b      	ldr	r3, [r3, #24]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d123      	bne.n	8009e90 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	461a      	mov	r2, r3
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	781b      	ldrb	r3, [r3, #0]
 8009e52:	009b      	lsls	r3, r3, #2
 8009e54:	4413      	add	r3, r2
 8009e56:	881b      	ldrh	r3, [r3, #0]
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e62:	833b      	strh	r3, [r7, #24]
 8009e64:	8b3b      	ldrh	r3, [r7, #24]
 8009e66:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009e6a:	833b      	strh	r3, [r7, #24]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	461a      	mov	r2, r3
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	781b      	ldrb	r3, [r3, #0]
 8009e76:	009b      	lsls	r3, r3, #2
 8009e78:	441a      	add	r2, r3
 8009e7a:	8b3b      	ldrh	r3, [r7, #24]
 8009e7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009e90:	88fb      	ldrh	r3, [r7, #6]
 8009e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d01f      	beq.n	8009eda <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	4413      	add	r3, r2
 8009ea8:	881b      	ldrh	r3, [r3, #0]
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009eb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009eb4:	82fb      	strh	r3, [r7, #22]
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	461a      	mov	r2, r3
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	441a      	add	r2, r3
 8009ec4:	8afb      	ldrh	r3, [r7, #22]
 8009ec6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009eca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ece:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ed2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009eda:	8b7b      	ldrh	r3, [r7, #26]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	f000 8085 	beq.w	8009fec <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	6818      	ldr	r0, [r3, #0]
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	6959      	ldr	r1, [r3, #20]
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	891a      	ldrh	r2, [r3, #8]
 8009eee:	8b7b      	ldrh	r3, [r7, #26]
 8009ef0:	f007 fa49 	bl	8011386 <USB_ReadPMA>
 8009ef4:	e07a      	b.n	8009fec <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	461a      	mov	r2, r3
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	00db      	lsls	r3, r3, #3
 8009f08:	4413      	add	r3, r2
 8009f0a:	68fa      	ldr	r2, [r7, #12]
 8009f0c:	6812      	ldr	r2, [r2, #0]
 8009f0e:	4413      	add	r3, r2
 8009f10:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009f14:	881b      	ldrh	r3, [r3, #0]
 8009f16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f1a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	699a      	ldr	r2, [r3, #24]
 8009f20:	8b7b      	ldrh	r3, [r7, #26]
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d306      	bcc.n	8009f34 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	699a      	ldr	r2, [r3, #24]
 8009f2a:	8b7b      	ldrh	r3, [r7, #26]
 8009f2c:	1ad2      	subs	r2, r2, r3
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	619a      	str	r2, [r3, #24]
 8009f32:	e002      	b.n	8009f3a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	2200      	movs	r2, #0
 8009f38:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	699b      	ldr	r3, [r3, #24]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d123      	bne.n	8009f8a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	461a      	mov	r2, r3
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	781b      	ldrb	r3, [r3, #0]
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	4413      	add	r3, r2
 8009f50:	881b      	ldrh	r3, [r3, #0]
 8009f52:	b29b      	uxth	r3, r3
 8009f54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f5c:	83fb      	strh	r3, [r7, #30]
 8009f5e:	8bfb      	ldrh	r3, [r7, #30]
 8009f60:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009f64:	83fb      	strh	r3, [r7, #30]
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	009b      	lsls	r3, r3, #2
 8009f72:	441a      	add	r2, r3
 8009f74:	8bfb      	ldrh	r3, [r7, #30]
 8009f76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8009f8a:	88fb      	ldrh	r3, [r7, #6]
 8009f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d11f      	bne.n	8009fd4 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	461a      	mov	r2, r3
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	781b      	ldrb	r3, [r3, #0]
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	4413      	add	r3, r2
 8009fa2:	881b      	ldrh	r3, [r3, #0]
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fae:	83bb      	strh	r3, [r7, #28]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	441a      	add	r2, r3
 8009fbe:	8bbb      	ldrh	r3, [r7, #28]
 8009fc0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fc4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fcc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009fd4:	8b7b      	ldrh	r3, [r7, #26]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d008      	beq.n	8009fec <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	6818      	ldr	r0, [r3, #0]
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	6959      	ldr	r1, [r3, #20]
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	895a      	ldrh	r2, [r3, #10]
 8009fe6:	8b7b      	ldrh	r3, [r7, #26]
 8009fe8:	f007 f9cd 	bl	8011386 <USB_ReadPMA>
    }
  }

  return count;
 8009fec:	8b7b      	ldrh	r3, [r7, #26]
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3720      	adds	r7, #32
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}

08009ff6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009ff6:	b580      	push	{r7, lr}
 8009ff8:	b0a4      	sub	sp, #144	; 0x90
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	60f8      	str	r0, [r7, #12]
 8009ffe:	60b9      	str	r1, [r7, #8]
 800a000:	4613      	mov	r3, r2
 800a002:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a004:	88fb      	ldrh	r3, [r7, #6]
 800a006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	f000 81db 	beq.w	800a3c6 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a018:	b29b      	uxth	r3, r3
 800a01a:	461a      	mov	r2, r3
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	00db      	lsls	r3, r3, #3
 800a022:	4413      	add	r3, r2
 800a024:	68fa      	ldr	r2, [r7, #12]
 800a026:	6812      	ldr	r2, [r2, #0]
 800a028:	4413      	add	r3, r2
 800a02a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a02e:	881b      	ldrh	r3, [r3, #0]
 800a030:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a034:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	699a      	ldr	r2, [r3, #24]
 800a03c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a040:	429a      	cmp	r2, r3
 800a042:	d907      	bls.n	800a054 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	699a      	ldr	r2, [r3, #24]
 800a048:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a04c:	1ad2      	subs	r2, r2, r3
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	619a      	str	r2, [r3, #24]
 800a052:	e002      	b.n	800a05a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	2200      	movs	r2, #0
 800a058:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	699b      	ldr	r3, [r3, #24]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	f040 80b9 	bne.w	800a1d6 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	785b      	ldrb	r3, [r3, #1]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d126      	bne.n	800a0ba <HAL_PCD_EP_DB_Transmit+0xc4>
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	461a      	mov	r2, r3
 800a07e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a080:	4413      	add	r3, r2
 800a082:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	781b      	ldrb	r3, [r3, #0]
 800a088:	00da      	lsls	r2, r3, #3
 800a08a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a08c:	4413      	add	r3, r2
 800a08e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a092:	62bb      	str	r3, [r7, #40]	; 0x28
 800a094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a096:	881b      	ldrh	r3, [r3, #0]
 800a098:	b29b      	uxth	r3, r3
 800a09a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a09e:	b29a      	uxth	r2, r3
 800a0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a2:	801a      	strh	r2, [r3, #0]
 800a0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a6:	881b      	ldrh	r3, [r3, #0]
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a0ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a0b2:	b29a      	uxth	r2, r3
 800a0b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0b6:	801a      	strh	r2, [r3, #0]
 800a0b8:	e01a      	b.n	800a0f0 <HAL_PCD_EP_DB_Transmit+0xfa>
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	785b      	ldrb	r3, [r3, #1]
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d116      	bne.n	800a0f0 <HAL_PCD_EP_DB_Transmit+0xfa>
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	637b      	str	r3, [r7, #52]	; 0x34
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a0d0:	b29b      	uxth	r3, r3
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0d6:	4413      	add	r3, r2
 800a0d8:	637b      	str	r3, [r7, #52]	; 0x34
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	781b      	ldrb	r3, [r3, #0]
 800a0de:	00da      	lsls	r2, r3, #3
 800a0e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0e2:	4413      	add	r3, r2
 800a0e4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a0e8:	633b      	str	r3, [r7, #48]	; 0x30
 800a0ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	627b      	str	r3, [r7, #36]	; 0x24
 800a0f6:	68bb      	ldr	r3, [r7, #8]
 800a0f8:	785b      	ldrb	r3, [r3, #1]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d126      	bne.n	800a14c <HAL_PCD_EP_DB_Transmit+0x156>
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	61fb      	str	r3, [r7, #28]
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a10c:	b29b      	uxth	r3, r3
 800a10e:	461a      	mov	r2, r3
 800a110:	69fb      	ldr	r3, [r7, #28]
 800a112:	4413      	add	r3, r2
 800a114:	61fb      	str	r3, [r7, #28]
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	00da      	lsls	r2, r3, #3
 800a11c:	69fb      	ldr	r3, [r7, #28]
 800a11e:	4413      	add	r3, r2
 800a120:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a124:	61bb      	str	r3, [r7, #24]
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	881b      	ldrh	r3, [r3, #0]
 800a12a:	b29b      	uxth	r3, r3
 800a12c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a130:	b29a      	uxth	r2, r3
 800a132:	69bb      	ldr	r3, [r7, #24]
 800a134:	801a      	strh	r2, [r3, #0]
 800a136:	69bb      	ldr	r3, [r7, #24]
 800a138:	881b      	ldrh	r3, [r3, #0]
 800a13a:	b29b      	uxth	r3, r3
 800a13c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a140:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a144:	b29a      	uxth	r2, r3
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	801a      	strh	r2, [r3, #0]
 800a14a:	e017      	b.n	800a17c <HAL_PCD_EP_DB_Transmit+0x186>
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	785b      	ldrb	r3, [r3, #1]
 800a150:	2b01      	cmp	r3, #1
 800a152:	d113      	bne.n	800a17c <HAL_PCD_EP_DB_Transmit+0x186>
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a15c:	b29b      	uxth	r3, r3
 800a15e:	461a      	mov	r2, r3
 800a160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a162:	4413      	add	r3, r2
 800a164:	627b      	str	r3, [r7, #36]	; 0x24
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	00da      	lsls	r2, r3, #3
 800a16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a16e:	4413      	add	r3, r2
 800a170:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a174:	623b      	str	r3, [r7, #32]
 800a176:	6a3b      	ldr	r3, [r7, #32]
 800a178:	2200      	movs	r2, #0
 800a17a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	781b      	ldrb	r3, [r3, #0]
 800a180:	4619      	mov	r1, r3
 800a182:	68f8      	ldr	r0, [r7, #12]
 800a184:	f00a f877 	bl	8014276 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a188:	88fb      	ldrh	r3, [r7, #6]
 800a18a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a18e:	2b00      	cmp	r3, #0
 800a190:	f000 82fa 	beq.w	800a788 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	461a      	mov	r2, r3
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	009b      	lsls	r3, r3, #2
 800a1a0:	4413      	add	r3, r2
 800a1a2:	881b      	ldrh	r3, [r3, #0]
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1ae:	82fb      	strh	r3, [r7, #22]
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	441a      	add	r2, r3
 800a1be:	8afb      	ldrh	r3, [r7, #22]
 800a1c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a1c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a1c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a1cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1d0:	b29b      	uxth	r3, r3
 800a1d2:	8013      	strh	r3, [r2, #0]
 800a1d4:	e2d8      	b.n	800a788 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a1d6:	88fb      	ldrh	r3, [r7, #6]
 800a1d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d021      	beq.n	800a224 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	009b      	lsls	r3, r3, #2
 800a1ec:	4413      	add	r3, r2
 800a1ee:	881b      	ldrh	r3, [r3, #0]
 800a1f0:	b29b      	uxth	r3, r3
 800a1f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1fa:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	461a      	mov	r2, r3
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	781b      	ldrb	r3, [r3, #0]
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	441a      	add	r2, r3
 800a20c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800a210:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a214:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a218:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a21c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a220:	b29b      	uxth	r3, r3
 800a222:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a22a:	2b01      	cmp	r3, #1
 800a22c:	f040 82ac 	bne.w	800a788 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	695a      	ldr	r2, [r3, #20]
 800a234:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a238:	441a      	add	r2, r3
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	69da      	ldr	r2, [r3, #28]
 800a242:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a246:	441a      	add	r2, r3
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	6a1a      	ldr	r2, [r3, #32]
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	691b      	ldr	r3, [r3, #16]
 800a254:	429a      	cmp	r2, r3
 800a256:	d30b      	bcc.n	800a270 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	691b      	ldr	r3, [r3, #16]
 800a25c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	6a1a      	ldr	r2, [r3, #32]
 800a264:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a268:	1ad2      	subs	r2, r2, r3
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	621a      	str	r2, [r3, #32]
 800a26e:	e017      	b.n	800a2a0 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	6a1b      	ldr	r3, [r3, #32]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d108      	bne.n	800a28a <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 800a278:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a27c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	2200      	movs	r2, #0
 800a284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800a288:	e00a      	b.n	800a2a0 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	2200      	movs	r2, #0
 800a28e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	6a1b      	ldr	r3, [r3, #32]
 800a296:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	2200      	movs	r2, #0
 800a29e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	785b      	ldrb	r3, [r3, #1]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d165      	bne.n	800a374 <HAL_PCD_EP_DB_Transmit+0x37e>
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2bc:	4413      	add	r3, r2
 800a2be:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	00da      	lsls	r2, r3, #3
 800a2c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2c8:	4413      	add	r3, r2
 800a2ca:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a2ce:	63bb      	str	r3, [r7, #56]	; 0x38
 800a2d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2d2:	881b      	ldrh	r3, [r3, #0]
 800a2d4:	b29b      	uxth	r3, r3
 800a2d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a2da:	b29a      	uxth	r2, r3
 800a2dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2de:	801a      	strh	r2, [r3, #0]
 800a2e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a2e4:	2b3e      	cmp	r3, #62	; 0x3e
 800a2e6:	d91d      	bls.n	800a324 <HAL_PCD_EP_DB_Transmit+0x32e>
 800a2e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a2ec:	095b      	lsrs	r3, r3, #5
 800a2ee:	64bb      	str	r3, [r7, #72]	; 0x48
 800a2f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a2f4:	f003 031f 	and.w	r3, r3, #31
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d102      	bne.n	800a302 <HAL_PCD_EP_DB_Transmit+0x30c>
 800a2fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a2fe:	3b01      	subs	r3, #1
 800a300:	64bb      	str	r3, [r7, #72]	; 0x48
 800a302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a304:	881b      	ldrh	r3, [r3, #0]
 800a306:	b29a      	uxth	r2, r3
 800a308:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a30a:	b29b      	uxth	r3, r3
 800a30c:	029b      	lsls	r3, r3, #10
 800a30e:	b29b      	uxth	r3, r3
 800a310:	4313      	orrs	r3, r2
 800a312:	b29b      	uxth	r3, r3
 800a314:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a318:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a31c:	b29a      	uxth	r2, r3
 800a31e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a320:	801a      	strh	r2, [r3, #0]
 800a322:	e044      	b.n	800a3ae <HAL_PCD_EP_DB_Transmit+0x3b8>
 800a324:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d10a      	bne.n	800a342 <HAL_PCD_EP_DB_Transmit+0x34c>
 800a32c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a32e:	881b      	ldrh	r3, [r3, #0]
 800a330:	b29b      	uxth	r3, r3
 800a332:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a336:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a33a:	b29a      	uxth	r2, r3
 800a33c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a33e:	801a      	strh	r2, [r3, #0]
 800a340:	e035      	b.n	800a3ae <HAL_PCD_EP_DB_Transmit+0x3b8>
 800a342:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a346:	085b      	lsrs	r3, r3, #1
 800a348:	64bb      	str	r3, [r7, #72]	; 0x48
 800a34a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a34e:	f003 0301 	and.w	r3, r3, #1
 800a352:	2b00      	cmp	r3, #0
 800a354:	d002      	beq.n	800a35c <HAL_PCD_EP_DB_Transmit+0x366>
 800a356:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a358:	3301      	adds	r3, #1
 800a35a:	64bb      	str	r3, [r7, #72]	; 0x48
 800a35c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a35e:	881b      	ldrh	r3, [r3, #0]
 800a360:	b29a      	uxth	r2, r3
 800a362:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a364:	b29b      	uxth	r3, r3
 800a366:	029b      	lsls	r3, r3, #10
 800a368:	b29b      	uxth	r3, r3
 800a36a:	4313      	orrs	r3, r2
 800a36c:	b29a      	uxth	r2, r3
 800a36e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a370:	801a      	strh	r2, [r3, #0]
 800a372:	e01c      	b.n	800a3ae <HAL_PCD_EP_DB_Transmit+0x3b8>
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	785b      	ldrb	r3, [r3, #1]
 800a378:	2b01      	cmp	r3, #1
 800a37a:	d118      	bne.n	800a3ae <HAL_PCD_EP_DB_Transmit+0x3b8>
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	647b      	str	r3, [r7, #68]	; 0x44
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a38a:	b29b      	uxth	r3, r3
 800a38c:	461a      	mov	r2, r3
 800a38e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a390:	4413      	add	r3, r2
 800a392:	647b      	str	r3, [r7, #68]	; 0x44
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	00da      	lsls	r2, r3, #3
 800a39a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a39c:	4413      	add	r3, r2
 800a39e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a3a2:	643b      	str	r3, [r7, #64]	; 0x40
 800a3a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a3a8:	b29a      	uxth	r2, r3
 800a3aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3ac:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	6818      	ldr	r0, [r3, #0]
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	6959      	ldr	r1, [r3, #20]
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	891a      	ldrh	r2, [r3, #8]
 800a3ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a3be:	b29b      	uxth	r3, r3
 800a3c0:	f006 ff9f 	bl	8011302 <USB_WritePMA>
 800a3c4:	e1e0      	b.n	800a788 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a3ce:	b29b      	uxth	r3, r3
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	781b      	ldrb	r3, [r3, #0]
 800a3d6:	00db      	lsls	r3, r3, #3
 800a3d8:	4413      	add	r3, r2
 800a3da:	68fa      	ldr	r2, [r7, #12]
 800a3dc:	6812      	ldr	r2, [r2, #0]
 800a3de:	4413      	add	r3, r2
 800a3e0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a3e4:	881b      	ldrh	r3, [r3, #0]
 800a3e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a3ea:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	699a      	ldr	r2, [r3, #24]
 800a3f2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d307      	bcc.n	800a40a <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	699a      	ldr	r2, [r3, #24]
 800a3fe:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a402:	1ad2      	subs	r2, r2, r3
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	619a      	str	r2, [r3, #24]
 800a408:	e002      	b.n	800a410 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	2200      	movs	r2, #0
 800a40e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	699b      	ldr	r3, [r3, #24]
 800a414:	2b00      	cmp	r3, #0
 800a416:	f040 80c0 	bne.w	800a59a <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	785b      	ldrb	r3, [r3, #1]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d126      	bne.n	800a470 <HAL_PCD_EP_DB_Transmit+0x47a>
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a430:	b29b      	uxth	r3, r3
 800a432:	461a      	mov	r2, r3
 800a434:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a436:	4413      	add	r3, r2
 800a438:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	781b      	ldrb	r3, [r3, #0]
 800a43e:	00da      	lsls	r2, r3, #3
 800a440:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a442:	4413      	add	r3, r2
 800a444:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a448:	67bb      	str	r3, [r7, #120]	; 0x78
 800a44a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a44c:	881b      	ldrh	r3, [r3, #0]
 800a44e:	b29b      	uxth	r3, r3
 800a450:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a454:	b29a      	uxth	r2, r3
 800a456:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a458:	801a      	strh	r2, [r3, #0]
 800a45a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a45c:	881b      	ldrh	r3, [r3, #0]
 800a45e:	b29b      	uxth	r3, r3
 800a460:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a464:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a468:	b29a      	uxth	r2, r3
 800a46a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a46c:	801a      	strh	r2, [r3, #0]
 800a46e:	e01a      	b.n	800a4a6 <HAL_PCD_EP_DB_Transmit+0x4b0>
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	785b      	ldrb	r3, [r3, #1]
 800a474:	2b01      	cmp	r3, #1
 800a476:	d116      	bne.n	800a4a6 <HAL_PCD_EP_DB_Transmit+0x4b0>
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	667b      	str	r3, [r7, #100]	; 0x64
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a486:	b29b      	uxth	r3, r3
 800a488:	461a      	mov	r2, r3
 800a48a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a48c:	4413      	add	r3, r2
 800a48e:	667b      	str	r3, [r7, #100]	; 0x64
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	00da      	lsls	r2, r3, #3
 800a496:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a498:	4413      	add	r3, r2
 800a49a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a49e:	663b      	str	r3, [r7, #96]	; 0x60
 800a4a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	677b      	str	r3, [r7, #116]	; 0x74
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	785b      	ldrb	r3, [r3, #1]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d12b      	bne.n	800a50c <HAL_PCD_EP_DB_Transmit+0x516>
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a4c2:	b29b      	uxth	r3, r3
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4c8:	4413      	add	r3, r2
 800a4ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	00da      	lsls	r2, r3, #3
 800a4d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4d4:	4413      	add	r3, r2
 800a4d6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a4da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a4de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a4e2:	881b      	ldrh	r3, [r3, #0]
 800a4e4:	b29b      	uxth	r3, r3
 800a4e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a4ea:	b29a      	uxth	r2, r3
 800a4ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a4f0:	801a      	strh	r2, [r3, #0]
 800a4f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a4f6:	881b      	ldrh	r3, [r3, #0]
 800a4f8:	b29b      	uxth	r3, r3
 800a4fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a4fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a502:	b29a      	uxth	r2, r3
 800a504:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a508:	801a      	strh	r2, [r3, #0]
 800a50a:	e017      	b.n	800a53c <HAL_PCD_EP_DB_Transmit+0x546>
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	785b      	ldrb	r3, [r3, #1]
 800a510:	2b01      	cmp	r3, #1
 800a512:	d113      	bne.n	800a53c <HAL_PCD_EP_DB_Transmit+0x546>
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	461a      	mov	r2, r3
 800a520:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a522:	4413      	add	r3, r2
 800a524:	677b      	str	r3, [r7, #116]	; 0x74
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	00da      	lsls	r2, r3, #3
 800a52c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a52e:	4413      	add	r3, r2
 800a530:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a534:	673b      	str	r3, [r7, #112]	; 0x70
 800a536:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a538:	2200      	movs	r2, #0
 800a53a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	781b      	ldrb	r3, [r3, #0]
 800a540:	4619      	mov	r1, r3
 800a542:	68f8      	ldr	r0, [r7, #12]
 800a544:	f009 fe97 	bl	8014276 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800a548:	88fb      	ldrh	r3, [r7, #6]
 800a54a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f040 811a 	bne.w	800a788 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	461a      	mov	r2, r3
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	009b      	lsls	r3, r3, #2
 800a560:	4413      	add	r3, r2
 800a562:	881b      	ldrh	r3, [r3, #0]
 800a564:	b29b      	uxth	r3, r3
 800a566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a56a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a56e:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	461a      	mov	r2, r3
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	781b      	ldrb	r3, [r3, #0]
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	441a      	add	r2, r3
 800a580:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800a584:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a588:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a58c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a590:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a594:	b29b      	uxth	r3, r3
 800a596:	8013      	strh	r3, [r2, #0]
 800a598:	e0f6      	b.n	800a788 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800a59a:	88fb      	ldrh	r3, [r7, #6]
 800a59c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d121      	bne.n	800a5e8 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	4413      	add	r3, r2
 800a5b2:	881b      	ldrh	r3, [r3, #0]
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5be:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	009b      	lsls	r3, r3, #2
 800a5ce:	441a      	add	r2, r3
 800a5d0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800a5d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a5d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a5dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a5e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5e4:	b29b      	uxth	r3, r3
 800a5e6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a5ee:	2b01      	cmp	r3, #1
 800a5f0:	f040 80ca 	bne.w	800a788 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	695a      	ldr	r2, [r3, #20]
 800a5f8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a5fc:	441a      	add	r2, r3
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	69da      	ldr	r2, [r3, #28]
 800a606:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a60a:	441a      	add	r2, r3
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	6a1a      	ldr	r2, [r3, #32]
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	691b      	ldr	r3, [r3, #16]
 800a618:	429a      	cmp	r2, r3
 800a61a:	d30b      	bcc.n	800a634 <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	691b      	ldr	r3, [r3, #16]
 800a620:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	6a1a      	ldr	r2, [r3, #32]
 800a628:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a62c:	1ad2      	subs	r2, r2, r3
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	621a      	str	r2, [r3, #32]
 800a632:	e017      	b.n	800a664 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	6a1b      	ldr	r3, [r3, #32]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d108      	bne.n	800a64e <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 800a63c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a640:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	2200      	movs	r2, #0
 800a648:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800a64c:	e00a      	b.n	800a664 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	6a1b      	ldr	r3, [r3, #32]
 800a652:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	2200      	movs	r2, #0
 800a65a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	2200      	movs	r2, #0
 800a660:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	657b      	str	r3, [r7, #84]	; 0x54
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	785b      	ldrb	r3, [r3, #1]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d165      	bne.n	800a73e <HAL_PCD_EP_DB_Transmit+0x748>
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a680:	b29b      	uxth	r3, r3
 800a682:	461a      	mov	r2, r3
 800a684:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a686:	4413      	add	r3, r2
 800a688:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	00da      	lsls	r2, r3, #3
 800a690:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a692:	4413      	add	r3, r2
 800a694:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a698:	65bb      	str	r3, [r7, #88]	; 0x58
 800a69a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a69c:	881b      	ldrh	r3, [r3, #0]
 800a69e:	b29b      	uxth	r3, r3
 800a6a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a6a4:	b29a      	uxth	r2, r3
 800a6a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a6a8:	801a      	strh	r2, [r3, #0]
 800a6aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a6ae:	2b3e      	cmp	r3, #62	; 0x3e
 800a6b0:	d91d      	bls.n	800a6ee <HAL_PCD_EP_DB_Transmit+0x6f8>
 800a6b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a6b6:	095b      	lsrs	r3, r3, #5
 800a6b8:	66bb      	str	r3, [r7, #104]	; 0x68
 800a6ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a6be:	f003 031f 	and.w	r3, r3, #31
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d102      	bne.n	800a6cc <HAL_PCD_EP_DB_Transmit+0x6d6>
 800a6c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a6c8:	3b01      	subs	r3, #1
 800a6ca:	66bb      	str	r3, [r7, #104]	; 0x68
 800a6cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a6ce:	881b      	ldrh	r3, [r3, #0]
 800a6d0:	b29a      	uxth	r2, r3
 800a6d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a6d4:	b29b      	uxth	r3, r3
 800a6d6:	029b      	lsls	r3, r3, #10
 800a6d8:	b29b      	uxth	r3, r3
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a6e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a6e6:	b29a      	uxth	r2, r3
 800a6e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a6ea:	801a      	strh	r2, [r3, #0]
 800a6ec:	e041      	b.n	800a772 <HAL_PCD_EP_DB_Transmit+0x77c>
 800a6ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d10a      	bne.n	800a70c <HAL_PCD_EP_DB_Transmit+0x716>
 800a6f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a6f8:	881b      	ldrh	r3, [r3, #0]
 800a6fa:	b29b      	uxth	r3, r3
 800a6fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a700:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a704:	b29a      	uxth	r2, r3
 800a706:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a708:	801a      	strh	r2, [r3, #0]
 800a70a:	e032      	b.n	800a772 <HAL_PCD_EP_DB_Transmit+0x77c>
 800a70c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a710:	085b      	lsrs	r3, r3, #1
 800a712:	66bb      	str	r3, [r7, #104]	; 0x68
 800a714:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a718:	f003 0301 	and.w	r3, r3, #1
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d002      	beq.n	800a726 <HAL_PCD_EP_DB_Transmit+0x730>
 800a720:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a722:	3301      	adds	r3, #1
 800a724:	66bb      	str	r3, [r7, #104]	; 0x68
 800a726:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a728:	881b      	ldrh	r3, [r3, #0]
 800a72a:	b29a      	uxth	r2, r3
 800a72c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a72e:	b29b      	uxth	r3, r3
 800a730:	029b      	lsls	r3, r3, #10
 800a732:	b29b      	uxth	r3, r3
 800a734:	4313      	orrs	r3, r2
 800a736:	b29a      	uxth	r2, r3
 800a738:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a73a:	801a      	strh	r2, [r3, #0]
 800a73c:	e019      	b.n	800a772 <HAL_PCD_EP_DB_Transmit+0x77c>
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	785b      	ldrb	r3, [r3, #1]
 800a742:	2b01      	cmp	r3, #1
 800a744:	d115      	bne.n	800a772 <HAL_PCD_EP_DB_Transmit+0x77c>
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a74e:	b29b      	uxth	r3, r3
 800a750:	461a      	mov	r2, r3
 800a752:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a754:	4413      	add	r3, r2
 800a756:	657b      	str	r3, [r7, #84]	; 0x54
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	781b      	ldrb	r3, [r3, #0]
 800a75c:	00da      	lsls	r2, r3, #3
 800a75e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a760:	4413      	add	r3, r2
 800a762:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a766:	653b      	str	r3, [r7, #80]	; 0x50
 800a768:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a76c:	b29a      	uxth	r2, r3
 800a76e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a770:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	6818      	ldr	r0, [r3, #0]
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	6959      	ldr	r1, [r3, #20]
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	895a      	ldrh	r2, [r3, #10]
 800a77e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a782:	b29b      	uxth	r3, r3
 800a784:	f006 fdbd 	bl	8011302 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	461a      	mov	r2, r3
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	781b      	ldrb	r3, [r3, #0]
 800a792:	009b      	lsls	r3, r3, #2
 800a794:	4413      	add	r3, r2
 800a796:	881b      	ldrh	r3, [r3, #0]
 800a798:	b29b      	uxth	r3, r3
 800a79a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a79e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a7a2:	82bb      	strh	r3, [r7, #20]
 800a7a4:	8abb      	ldrh	r3, [r7, #20]
 800a7a6:	f083 0310 	eor.w	r3, r3, #16
 800a7aa:	82bb      	strh	r3, [r7, #20]
 800a7ac:	8abb      	ldrh	r3, [r7, #20]
 800a7ae:	f083 0320 	eor.w	r3, r3, #32
 800a7b2:	82bb      	strh	r3, [r7, #20]
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	461a      	mov	r2, r3
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	441a      	add	r2, r3
 800a7c2:	8abb      	ldrh	r3, [r7, #20]
 800a7c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a7cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a7d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800a7d8:	2300      	movs	r3, #0
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3790      	adds	r7, #144	; 0x90
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}

0800a7e2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800a7e2:	b480      	push	{r7}
 800a7e4:	b087      	sub	sp, #28
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	60f8      	str	r0, [r7, #12]
 800a7ea:	607b      	str	r3, [r7, #4]
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	817b      	strh	r3, [r7, #10]
 800a7f0:	4613      	mov	r3, r2
 800a7f2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800a7f4:	897b      	ldrh	r3, [r7, #10]
 800a7f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7fa:	b29b      	uxth	r3, r3
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d00b      	beq.n	800a818 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a800:	897b      	ldrh	r3, [r7, #10]
 800a802:	f003 0307 	and.w	r3, r3, #7
 800a806:	1c5a      	adds	r2, r3, #1
 800a808:	4613      	mov	r3, r2
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	4413      	add	r3, r2
 800a80e:	00db      	lsls	r3, r3, #3
 800a810:	68fa      	ldr	r2, [r7, #12]
 800a812:	4413      	add	r3, r2
 800a814:	617b      	str	r3, [r7, #20]
 800a816:	e009      	b.n	800a82c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a818:	897a      	ldrh	r2, [r7, #10]
 800a81a:	4613      	mov	r3, r2
 800a81c:	009b      	lsls	r3, r3, #2
 800a81e:	4413      	add	r3, r2
 800a820:	00db      	lsls	r3, r3, #3
 800a822:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800a826:	68fa      	ldr	r2, [r7, #12]
 800a828:	4413      	add	r3, r2
 800a82a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800a82c:	893b      	ldrh	r3, [r7, #8]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d107      	bne.n	800a842 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800a832:	697b      	ldr	r3, [r7, #20]
 800a834:	2200      	movs	r2, #0
 800a836:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	b29a      	uxth	r2, r3
 800a83c:	697b      	ldr	r3, [r7, #20]
 800a83e:	80da      	strh	r2, [r3, #6]
 800a840:	e00b      	b.n	800a85a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800a842:	697b      	ldr	r3, [r7, #20]
 800a844:	2201      	movs	r2, #1
 800a846:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	b29a      	uxth	r2, r3
 800a84c:	697b      	ldr	r3, [r7, #20]
 800a84e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	0c1b      	lsrs	r3, r3, #16
 800a854:	b29a      	uxth	r2, r3
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a85a:	2300      	movs	r3, #0
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	371c      	adds	r7, #28
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr

0800a868 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a868:	b480      	push	{r7}
 800a86a:	b085      	sub	sp, #20
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2201      	movs	r2, #1
 800a87a:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
  hpcd->LPM_State = LPM_L0;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2200      	movs	r2, #0
 800a882:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800a88c:	b29b      	uxth	r3, r3
 800a88e:	f043 0301 	orr.w	r3, r3, #1
 800a892:	b29a      	uxth	r2, r3
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	f043 0302 	orr.w	r3, r3, #2
 800a8a6:	b29a      	uxth	r2, r3
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 800a8ae:	2300      	movs	r3, #0
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3714      	adds	r7, #20
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800a8c0:	4b04      	ldr	r3, [pc, #16]	; (800a8d4 <HAL_PWREx_GetVoltageRange+0x18>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d0:	4770      	bx	lr
 800a8d2:	bf00      	nop
 800a8d4:	40007000 	.word	0x40007000

0800a8d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b085      	sub	sp, #20
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8e6:	d130      	bne.n	800a94a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800a8e8:	4b23      	ldr	r3, [pc, #140]	; (800a978 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a8f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8f4:	d038      	beq.n	800a968 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a8f6:	4b20      	ldr	r3, [pc, #128]	; (800a978 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a8fe:	4a1e      	ldr	r2, [pc, #120]	; (800a978 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a900:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a904:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a906:	4b1d      	ldr	r3, [pc, #116]	; (800a97c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	2232      	movs	r2, #50	; 0x32
 800a90c:	fb02 f303 	mul.w	r3, r2, r3
 800a910:	4a1b      	ldr	r2, [pc, #108]	; (800a980 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800a912:	fba2 2303 	umull	r2, r3, r2, r3
 800a916:	0c9b      	lsrs	r3, r3, #18
 800a918:	3301      	adds	r3, #1
 800a91a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a91c:	e002      	b.n	800a924 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	3b01      	subs	r3, #1
 800a922:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a924:	4b14      	ldr	r3, [pc, #80]	; (800a978 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a926:	695b      	ldr	r3, [r3, #20]
 800a928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a92c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a930:	d102      	bne.n	800a938 <HAL_PWREx_ControlVoltageScaling+0x60>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d1f2      	bne.n	800a91e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a938:	4b0f      	ldr	r3, [pc, #60]	; (800a978 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a93a:	695b      	ldr	r3, [r3, #20]
 800a93c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a944:	d110      	bne.n	800a968 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800a946:	2303      	movs	r3, #3
 800a948:	e00f      	b.n	800a96a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a94a:	4b0b      	ldr	r3, [pc, #44]	; (800a978 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a956:	d007      	beq.n	800a968 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a958:	4b07      	ldr	r3, [pc, #28]	; (800a978 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a960:	4a05      	ldr	r2, [pc, #20]	; (800a978 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a962:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a966:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a968:	2300      	movs	r3, #0
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3714      	adds	r7, #20
 800a96e:	46bd      	mov	sp, r7
 800a970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a974:	4770      	bx	lr
 800a976:	bf00      	nop
 800a978:	40007000 	.word	0x40007000
 800a97c:	20000024 	.word	0x20000024
 800a980:	431bde83 	.word	0x431bde83

0800a984 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800a984:	b480      	push	{r7}
 800a986:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800a988:	4b05      	ldr	r3, [pc, #20]	; (800a9a0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800a98a:	685b      	ldr	r3, [r3, #4]
 800a98c:	4a04      	ldr	r2, [pc, #16]	; (800a9a0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800a98e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a992:	6053      	str	r3, [r2, #4]
}
 800a994:	bf00      	nop
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	40007000 	.word	0x40007000

0800a9a4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b088      	sub	sp, #32
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d102      	bne.n	800a9b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	f000 bc02 	b.w	800b1bc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a9b8:	4b96      	ldr	r3, [pc, #600]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	f003 030c 	and.w	r3, r3, #12
 800a9c0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a9c2:	4b94      	ldr	r3, [pc, #592]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800a9c4:	68db      	ldr	r3, [r3, #12]
 800a9c6:	f003 0303 	and.w	r3, r3, #3
 800a9ca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f003 0310 	and.w	r3, r3, #16
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	f000 80e4 	beq.w	800aba2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a9da:	69bb      	ldr	r3, [r7, #24]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d007      	beq.n	800a9f0 <HAL_RCC_OscConfig+0x4c>
 800a9e0:	69bb      	ldr	r3, [r7, #24]
 800a9e2:	2b0c      	cmp	r3, #12
 800a9e4:	f040 808b 	bne.w	800aafe <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a9e8:	697b      	ldr	r3, [r7, #20]
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	f040 8087 	bne.w	800aafe <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a9f0:	4b88      	ldr	r3, [pc, #544]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f003 0302 	and.w	r3, r3, #2
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d005      	beq.n	800aa08 <HAL_RCC_OscConfig+0x64>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	699b      	ldr	r3, [r3, #24]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d101      	bne.n	800aa08 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800aa04:	2301      	movs	r3, #1
 800aa06:	e3d9      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6a1a      	ldr	r2, [r3, #32]
 800aa0c:	4b81      	ldr	r3, [pc, #516]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f003 0308 	and.w	r3, r3, #8
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d004      	beq.n	800aa22 <HAL_RCC_OscConfig+0x7e>
 800aa18:	4b7e      	ldr	r3, [pc, #504]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa20:	e005      	b.n	800aa2e <HAL_RCC_OscConfig+0x8a>
 800aa22:	4b7c      	ldr	r3, [pc, #496]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aa28:	091b      	lsrs	r3, r3, #4
 800aa2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d223      	bcs.n	800aa7a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6a1b      	ldr	r3, [r3, #32]
 800aa36:	4618      	mov	r0, r3
 800aa38:	f000 fd8c 	bl	800b554 <RCC_SetFlashLatencyFromMSIRange>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d001      	beq.n	800aa46 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	e3ba      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800aa46:	4b73      	ldr	r3, [pc, #460]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	4a72      	ldr	r2, [pc, #456]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa4c:	f043 0308 	orr.w	r3, r3, #8
 800aa50:	6013      	str	r3, [r2, #0]
 800aa52:	4b70      	ldr	r3, [pc, #448]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6a1b      	ldr	r3, [r3, #32]
 800aa5e:	496d      	ldr	r1, [pc, #436]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa60:	4313      	orrs	r3, r2
 800aa62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800aa64:	4b6b      	ldr	r3, [pc, #428]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	69db      	ldr	r3, [r3, #28]
 800aa70:	021b      	lsls	r3, r3, #8
 800aa72:	4968      	ldr	r1, [pc, #416]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa74:	4313      	orrs	r3, r2
 800aa76:	604b      	str	r3, [r1, #4]
 800aa78:	e025      	b.n	800aac6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800aa7a:	4b66      	ldr	r3, [pc, #408]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4a65      	ldr	r2, [pc, #404]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa80:	f043 0308 	orr.w	r3, r3, #8
 800aa84:	6013      	str	r3, [r2, #0]
 800aa86:	4b63      	ldr	r3, [pc, #396]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6a1b      	ldr	r3, [r3, #32]
 800aa92:	4960      	ldr	r1, [pc, #384]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa94:	4313      	orrs	r3, r2
 800aa96:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800aa98:	4b5e      	ldr	r3, [pc, #376]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aa9a:	685b      	ldr	r3, [r3, #4]
 800aa9c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	69db      	ldr	r3, [r3, #28]
 800aaa4:	021b      	lsls	r3, r3, #8
 800aaa6:	495b      	ldr	r1, [pc, #364]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aaa8:	4313      	orrs	r3, r2
 800aaaa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d109      	bne.n	800aac6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6a1b      	ldr	r3, [r3, #32]
 800aab6:	4618      	mov	r0, r3
 800aab8:	f000 fd4c 	bl	800b554 <RCC_SetFlashLatencyFromMSIRange>
 800aabc:	4603      	mov	r3, r0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d001      	beq.n	800aac6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800aac2:	2301      	movs	r3, #1
 800aac4:	e37a      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800aac6:	f000 fc81 	bl	800b3cc <HAL_RCC_GetSysClockFreq>
 800aaca:	4602      	mov	r2, r0
 800aacc:	4b51      	ldr	r3, [pc, #324]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800aace:	689b      	ldr	r3, [r3, #8]
 800aad0:	091b      	lsrs	r3, r3, #4
 800aad2:	f003 030f 	and.w	r3, r3, #15
 800aad6:	4950      	ldr	r1, [pc, #320]	; (800ac18 <HAL_RCC_OscConfig+0x274>)
 800aad8:	5ccb      	ldrb	r3, [r1, r3]
 800aada:	f003 031f 	and.w	r3, r3, #31
 800aade:	fa22 f303 	lsr.w	r3, r2, r3
 800aae2:	4a4e      	ldr	r2, [pc, #312]	; (800ac1c <HAL_RCC_OscConfig+0x278>)
 800aae4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800aae6:	4b4e      	ldr	r3, [pc, #312]	; (800ac20 <HAL_RCC_OscConfig+0x27c>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7fb fc36 	bl	800635c <HAL_InitTick>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800aaf4:	7bfb      	ldrb	r3, [r7, #15]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d052      	beq.n	800aba0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800aafa:	7bfb      	ldrb	r3, [r7, #15]
 800aafc:	e35e      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	699b      	ldr	r3, [r3, #24]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d032      	beq.n	800ab6c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800ab06:	4b43      	ldr	r3, [pc, #268]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	4a42      	ldr	r2, [pc, #264]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab0c:	f043 0301 	orr.w	r3, r3, #1
 800ab10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ab12:	f7fb fc73 	bl	80063fc <HAL_GetTick>
 800ab16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ab18:	e008      	b.n	800ab2c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ab1a:	f7fb fc6f 	bl	80063fc <HAL_GetTick>
 800ab1e:	4602      	mov	r2, r0
 800ab20:	693b      	ldr	r3, [r7, #16]
 800ab22:	1ad3      	subs	r3, r2, r3
 800ab24:	2b02      	cmp	r3, #2
 800ab26:	d901      	bls.n	800ab2c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800ab28:	2303      	movs	r3, #3
 800ab2a:	e347      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ab2c:	4b39      	ldr	r3, [pc, #228]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f003 0302 	and.w	r3, r3, #2
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d0f0      	beq.n	800ab1a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ab38:	4b36      	ldr	r3, [pc, #216]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a35      	ldr	r2, [pc, #212]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab3e:	f043 0308 	orr.w	r3, r3, #8
 800ab42:	6013      	str	r3, [r2, #0]
 800ab44:	4b33      	ldr	r3, [pc, #204]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a1b      	ldr	r3, [r3, #32]
 800ab50:	4930      	ldr	r1, [pc, #192]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab52:	4313      	orrs	r3, r2
 800ab54:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ab56:	4b2f      	ldr	r3, [pc, #188]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	69db      	ldr	r3, [r3, #28]
 800ab62:	021b      	lsls	r3, r3, #8
 800ab64:	492b      	ldr	r1, [pc, #172]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab66:	4313      	orrs	r3, r2
 800ab68:	604b      	str	r3, [r1, #4]
 800ab6a:	e01a      	b.n	800aba2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800ab6c:	4b29      	ldr	r3, [pc, #164]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4a28      	ldr	r2, [pc, #160]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab72:	f023 0301 	bic.w	r3, r3, #1
 800ab76:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ab78:	f7fb fc40 	bl	80063fc <HAL_GetTick>
 800ab7c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ab7e:	e008      	b.n	800ab92 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ab80:	f7fb fc3c 	bl	80063fc <HAL_GetTick>
 800ab84:	4602      	mov	r2, r0
 800ab86:	693b      	ldr	r3, [r7, #16]
 800ab88:	1ad3      	subs	r3, r2, r3
 800ab8a:	2b02      	cmp	r3, #2
 800ab8c:	d901      	bls.n	800ab92 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800ab8e:	2303      	movs	r3, #3
 800ab90:	e314      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ab92:	4b20      	ldr	r3, [pc, #128]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f003 0302 	and.w	r3, r3, #2
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d1f0      	bne.n	800ab80 <HAL_RCC_OscConfig+0x1dc>
 800ab9e:	e000      	b.n	800aba2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800aba0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f003 0301 	and.w	r3, r3, #1
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d073      	beq.n	800ac96 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800abae:	69bb      	ldr	r3, [r7, #24]
 800abb0:	2b08      	cmp	r3, #8
 800abb2:	d005      	beq.n	800abc0 <HAL_RCC_OscConfig+0x21c>
 800abb4:	69bb      	ldr	r3, [r7, #24]
 800abb6:	2b0c      	cmp	r3, #12
 800abb8:	d10e      	bne.n	800abd8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	2b03      	cmp	r3, #3
 800abbe:	d10b      	bne.n	800abd8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800abc0:	4b14      	ldr	r3, [pc, #80]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d063      	beq.n	800ac94 <HAL_RCC_OscConfig+0x2f0>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d15f      	bne.n	800ac94 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800abd4:	2301      	movs	r3, #1
 800abd6:	e2f1      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800abe0:	d106      	bne.n	800abf0 <HAL_RCC_OscConfig+0x24c>
 800abe2:	4b0c      	ldr	r3, [pc, #48]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	4a0b      	ldr	r2, [pc, #44]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800abe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800abec:	6013      	str	r3, [r2, #0]
 800abee:	e025      	b.n	800ac3c <HAL_RCC_OscConfig+0x298>
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	685b      	ldr	r3, [r3, #4]
 800abf4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800abf8:	d114      	bne.n	800ac24 <HAL_RCC_OscConfig+0x280>
 800abfa:	4b06      	ldr	r3, [pc, #24]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4a05      	ldr	r2, [pc, #20]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ac00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ac04:	6013      	str	r3, [r2, #0]
 800ac06:	4b03      	ldr	r3, [pc, #12]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	4a02      	ldr	r2, [pc, #8]	; (800ac14 <HAL_RCC_OscConfig+0x270>)
 800ac0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac10:	6013      	str	r3, [r2, #0]
 800ac12:	e013      	b.n	800ac3c <HAL_RCC_OscConfig+0x298>
 800ac14:	40021000 	.word	0x40021000
 800ac18:	0801ccb0 	.word	0x0801ccb0
 800ac1c:	20000024 	.word	0x20000024
 800ac20:	20000028 	.word	0x20000028
 800ac24:	4ba0      	ldr	r3, [pc, #640]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a9f      	ldr	r2, [pc, #636]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ac2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ac2e:	6013      	str	r3, [r2, #0]
 800ac30:	4b9d      	ldr	r3, [pc, #628]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a9c      	ldr	r2, [pc, #624]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ac36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ac3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d013      	beq.n	800ac6c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac44:	f7fb fbda 	bl	80063fc <HAL_GetTick>
 800ac48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ac4a:	e008      	b.n	800ac5e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ac4c:	f7fb fbd6 	bl	80063fc <HAL_GetTick>
 800ac50:	4602      	mov	r2, r0
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	1ad3      	subs	r3, r2, r3
 800ac56:	2b64      	cmp	r3, #100	; 0x64
 800ac58:	d901      	bls.n	800ac5e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e2ae      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ac5e:	4b92      	ldr	r3, [pc, #584]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d0f0      	beq.n	800ac4c <HAL_RCC_OscConfig+0x2a8>
 800ac6a:	e014      	b.n	800ac96 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac6c:	f7fb fbc6 	bl	80063fc <HAL_GetTick>
 800ac70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ac72:	e008      	b.n	800ac86 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ac74:	f7fb fbc2 	bl	80063fc <HAL_GetTick>
 800ac78:	4602      	mov	r2, r0
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	1ad3      	subs	r3, r2, r3
 800ac7e:	2b64      	cmp	r3, #100	; 0x64
 800ac80:	d901      	bls.n	800ac86 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800ac82:	2303      	movs	r3, #3
 800ac84:	e29a      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ac86:	4b88      	ldr	r3, [pc, #544]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1f0      	bne.n	800ac74 <HAL_RCC_OscConfig+0x2d0>
 800ac92:	e000      	b.n	800ac96 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ac94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f003 0302 	and.w	r3, r3, #2
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d060      	beq.n	800ad64 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800aca2:	69bb      	ldr	r3, [r7, #24]
 800aca4:	2b04      	cmp	r3, #4
 800aca6:	d005      	beq.n	800acb4 <HAL_RCC_OscConfig+0x310>
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	2b0c      	cmp	r3, #12
 800acac:	d119      	bne.n	800ace2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	2b02      	cmp	r3, #2
 800acb2:	d116      	bne.n	800ace2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800acb4:	4b7c      	ldr	r3, [pc, #496]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d005      	beq.n	800accc <HAL_RCC_OscConfig+0x328>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d101      	bne.n	800accc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	e277      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800accc:	4b76      	ldr	r3, [pc, #472]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	691b      	ldr	r3, [r3, #16]
 800acd8:	061b      	lsls	r3, r3, #24
 800acda:	4973      	ldr	r1, [pc, #460]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800acdc:	4313      	orrs	r3, r2
 800acde:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ace0:	e040      	b.n	800ad64 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	68db      	ldr	r3, [r3, #12]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d023      	beq.n	800ad32 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800acea:	4b6f      	ldr	r3, [pc, #444]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a6e      	ldr	r2, [pc, #440]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800acf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800acf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acf6:	f7fb fb81 	bl	80063fc <HAL_GetTick>
 800acfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800acfc:	e008      	b.n	800ad10 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800acfe:	f7fb fb7d 	bl	80063fc <HAL_GetTick>
 800ad02:	4602      	mov	r2, r0
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	1ad3      	subs	r3, r2, r3
 800ad08:	2b02      	cmp	r3, #2
 800ad0a:	d901      	bls.n	800ad10 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800ad0c:	2303      	movs	r3, #3
 800ad0e:	e255      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ad10:	4b65      	ldr	r3, [pc, #404]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d0f0      	beq.n	800acfe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ad1c:	4b62      	ldr	r3, [pc, #392]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	691b      	ldr	r3, [r3, #16]
 800ad28:	061b      	lsls	r3, r3, #24
 800ad2a:	495f      	ldr	r1, [pc, #380]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ad2c:	4313      	orrs	r3, r2
 800ad2e:	604b      	str	r3, [r1, #4]
 800ad30:	e018      	b.n	800ad64 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ad32:	4b5d      	ldr	r3, [pc, #372]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	4a5c      	ldr	r2, [pc, #368]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ad38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ad3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad3e:	f7fb fb5d 	bl	80063fc <HAL_GetTick>
 800ad42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ad44:	e008      	b.n	800ad58 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ad46:	f7fb fb59 	bl	80063fc <HAL_GetTick>
 800ad4a:	4602      	mov	r2, r0
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	1ad3      	subs	r3, r2, r3
 800ad50:	2b02      	cmp	r3, #2
 800ad52:	d901      	bls.n	800ad58 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800ad54:	2303      	movs	r3, #3
 800ad56:	e231      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ad58:	4b53      	ldr	r3, [pc, #332]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d1f0      	bne.n	800ad46 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f003 0308 	and.w	r3, r3, #8
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d03c      	beq.n	800adea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	695b      	ldr	r3, [r3, #20]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d01c      	beq.n	800adb2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ad78:	4b4b      	ldr	r3, [pc, #300]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ad7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ad7e:	4a4a      	ldr	r2, [pc, #296]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ad80:	f043 0301 	orr.w	r3, r3, #1
 800ad84:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad88:	f7fb fb38 	bl	80063fc <HAL_GetTick>
 800ad8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ad8e:	e008      	b.n	800ada2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ad90:	f7fb fb34 	bl	80063fc <HAL_GetTick>
 800ad94:	4602      	mov	r2, r0
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	1ad3      	subs	r3, r2, r3
 800ad9a:	2b02      	cmp	r3, #2
 800ad9c:	d901      	bls.n	800ada2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800ad9e:	2303      	movs	r3, #3
 800ada0:	e20c      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ada2:	4b41      	ldr	r3, [pc, #260]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ada4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ada8:	f003 0302 	and.w	r3, r3, #2
 800adac:	2b00      	cmp	r3, #0
 800adae:	d0ef      	beq.n	800ad90 <HAL_RCC_OscConfig+0x3ec>
 800adb0:	e01b      	b.n	800adea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800adb2:	4b3d      	ldr	r3, [pc, #244]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800adb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800adb8:	4a3b      	ldr	r2, [pc, #236]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800adba:	f023 0301 	bic.w	r3, r3, #1
 800adbe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adc2:	f7fb fb1b 	bl	80063fc <HAL_GetTick>
 800adc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800adc8:	e008      	b.n	800addc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800adca:	f7fb fb17 	bl	80063fc <HAL_GetTick>
 800adce:	4602      	mov	r2, r0
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	1ad3      	subs	r3, r2, r3
 800add4:	2b02      	cmp	r3, #2
 800add6:	d901      	bls.n	800addc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800add8:	2303      	movs	r3, #3
 800adda:	e1ef      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800addc:	4b32      	ldr	r3, [pc, #200]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800adde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ade2:	f003 0302 	and.w	r3, r3, #2
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d1ef      	bne.n	800adca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f003 0304 	and.w	r3, r3, #4
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	f000 80a6 	beq.w	800af44 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800adf8:	2300      	movs	r3, #0
 800adfa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800adfc:	4b2a      	ldr	r3, [pc, #168]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800adfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d10d      	bne.n	800ae24 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ae08:	4b27      	ldr	r3, [pc, #156]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae0c:	4a26      	ldr	r2, [pc, #152]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae12:	6593      	str	r3, [r2, #88]	; 0x58
 800ae14:	4b24      	ldr	r3, [pc, #144]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae1c:	60bb      	str	r3, [r7, #8]
 800ae1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ae20:	2301      	movs	r3, #1
 800ae22:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae24:	4b21      	ldr	r3, [pc, #132]	; (800aeac <HAL_RCC_OscConfig+0x508>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d118      	bne.n	800ae62 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ae30:	4b1e      	ldr	r3, [pc, #120]	; (800aeac <HAL_RCC_OscConfig+0x508>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	4a1d      	ldr	r2, [pc, #116]	; (800aeac <HAL_RCC_OscConfig+0x508>)
 800ae36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ae3c:	f7fb fade 	bl	80063fc <HAL_GetTick>
 800ae40:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae42:	e008      	b.n	800ae56 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ae44:	f7fb fada 	bl	80063fc <HAL_GetTick>
 800ae48:	4602      	mov	r2, r0
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	2b02      	cmp	r3, #2
 800ae50:	d901      	bls.n	800ae56 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800ae52:	2303      	movs	r3, #3
 800ae54:	e1b2      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae56:	4b15      	ldr	r3, [pc, #84]	; (800aeac <HAL_RCC_OscConfig+0x508>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d0f0      	beq.n	800ae44 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	d108      	bne.n	800ae7c <HAL_RCC_OscConfig+0x4d8>
 800ae6a:	4b0f      	ldr	r3, [pc, #60]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae70:	4a0d      	ldr	r2, [pc, #52]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae72:	f043 0301 	orr.w	r3, r3, #1
 800ae76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ae7a:	e029      	b.n	800aed0 <HAL_RCC_OscConfig+0x52c>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	2b05      	cmp	r3, #5
 800ae82:	d115      	bne.n	800aeb0 <HAL_RCC_OscConfig+0x50c>
 800ae84:	4b08      	ldr	r3, [pc, #32]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae8a:	4a07      	ldr	r2, [pc, #28]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae8c:	f043 0304 	orr.w	r3, r3, #4
 800ae90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ae94:	4b04      	ldr	r3, [pc, #16]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae9a:	4a03      	ldr	r2, [pc, #12]	; (800aea8 <HAL_RCC_OscConfig+0x504>)
 800ae9c:	f043 0301 	orr.w	r3, r3, #1
 800aea0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800aea4:	e014      	b.n	800aed0 <HAL_RCC_OscConfig+0x52c>
 800aea6:	bf00      	nop
 800aea8:	40021000 	.word	0x40021000
 800aeac:	40007000 	.word	0x40007000
 800aeb0:	4b9a      	ldr	r3, [pc, #616]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800aeb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aeb6:	4a99      	ldr	r2, [pc, #612]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800aeb8:	f023 0301 	bic.w	r3, r3, #1
 800aebc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800aec0:	4b96      	ldr	r3, [pc, #600]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800aec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aec6:	4a95      	ldr	r2, [pc, #596]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800aec8:	f023 0304 	bic.w	r3, r3, #4
 800aecc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d016      	beq.n	800af06 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aed8:	f7fb fa90 	bl	80063fc <HAL_GetTick>
 800aedc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aede:	e00a      	b.n	800aef6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aee0:	f7fb fa8c 	bl	80063fc <HAL_GetTick>
 800aee4:	4602      	mov	r2, r0
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	1ad3      	subs	r3, r2, r3
 800aeea:	f241 3288 	movw	r2, #5000	; 0x1388
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d901      	bls.n	800aef6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800aef2:	2303      	movs	r3, #3
 800aef4:	e162      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aef6:	4b89      	ldr	r3, [pc, #548]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800aef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aefc:	f003 0302 	and.w	r3, r3, #2
 800af00:	2b00      	cmp	r3, #0
 800af02:	d0ed      	beq.n	800aee0 <HAL_RCC_OscConfig+0x53c>
 800af04:	e015      	b.n	800af32 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af06:	f7fb fa79 	bl	80063fc <HAL_GetTick>
 800af0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800af0c:	e00a      	b.n	800af24 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af0e:	f7fb fa75 	bl	80063fc <HAL_GetTick>
 800af12:	4602      	mov	r2, r0
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	1ad3      	subs	r3, r2, r3
 800af18:	f241 3288 	movw	r2, #5000	; 0x1388
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d901      	bls.n	800af24 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800af20:	2303      	movs	r3, #3
 800af22:	e14b      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800af24:	4b7d      	ldr	r3, [pc, #500]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800af26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af2a:	f003 0302 	and.w	r3, r3, #2
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d1ed      	bne.n	800af0e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800af32:	7ffb      	ldrb	r3, [r7, #31]
 800af34:	2b01      	cmp	r3, #1
 800af36:	d105      	bne.n	800af44 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800af38:	4b78      	ldr	r3, [pc, #480]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800af3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af3c:	4a77      	ldr	r2, [pc, #476]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800af3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800af42:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	f003 0320 	and.w	r3, r3, #32
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d03c      	beq.n	800afca <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af54:	2b00      	cmp	r3, #0
 800af56:	d01c      	beq.n	800af92 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800af58:	4b70      	ldr	r3, [pc, #448]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800af5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800af5e:	4a6f      	ldr	r2, [pc, #444]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800af60:	f043 0301 	orr.w	r3, r3, #1
 800af64:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af68:	f7fb fa48 	bl	80063fc <HAL_GetTick>
 800af6c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800af6e:	e008      	b.n	800af82 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800af70:	f7fb fa44 	bl	80063fc <HAL_GetTick>
 800af74:	4602      	mov	r2, r0
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	2b02      	cmp	r3, #2
 800af7c:	d901      	bls.n	800af82 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800af7e:	2303      	movs	r3, #3
 800af80:	e11c      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800af82:	4b66      	ldr	r3, [pc, #408]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800af84:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800af88:	f003 0302 	and.w	r3, r3, #2
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d0ef      	beq.n	800af70 <HAL_RCC_OscConfig+0x5cc>
 800af90:	e01b      	b.n	800afca <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800af92:	4b62      	ldr	r3, [pc, #392]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800af94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800af98:	4a60      	ldr	r2, [pc, #384]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800af9a:	f023 0301 	bic.w	r3, r3, #1
 800af9e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afa2:	f7fb fa2b 	bl	80063fc <HAL_GetTick>
 800afa6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800afa8:	e008      	b.n	800afbc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800afaa:	f7fb fa27 	bl	80063fc <HAL_GetTick>
 800afae:	4602      	mov	r2, r0
 800afb0:	693b      	ldr	r3, [r7, #16]
 800afb2:	1ad3      	subs	r3, r2, r3
 800afb4:	2b02      	cmp	r3, #2
 800afb6:	d901      	bls.n	800afbc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800afb8:	2303      	movs	r3, #3
 800afba:	e0ff      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800afbc:	4b57      	ldr	r3, [pc, #348]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800afbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800afc2:	f003 0302 	and.w	r3, r3, #2
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d1ef      	bne.n	800afaa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afce:	2b00      	cmp	r3, #0
 800afd0:	f000 80f3 	beq.w	800b1ba <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afd8:	2b02      	cmp	r3, #2
 800afda:	f040 80c9 	bne.w	800b170 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800afde:	4b4f      	ldr	r3, [pc, #316]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800afe0:	68db      	ldr	r3, [r3, #12]
 800afe2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	f003 0203 	and.w	r2, r3, #3
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afee:	429a      	cmp	r2, r3
 800aff0:	d12c      	bne.n	800b04c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800affc:	3b01      	subs	r3, #1
 800affe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b000:	429a      	cmp	r2, r3
 800b002:	d123      	bne.n	800b04c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b00e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b010:	429a      	cmp	r2, r3
 800b012:	d11b      	bne.n	800b04c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b01e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b020:	429a      	cmp	r2, r3
 800b022:	d113      	bne.n	800b04c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b02e:	085b      	lsrs	r3, r3, #1
 800b030:	3b01      	subs	r3, #1
 800b032:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b034:	429a      	cmp	r2, r3
 800b036:	d109      	bne.n	800b04c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b042:	085b      	lsrs	r3, r3, #1
 800b044:	3b01      	subs	r3, #1
 800b046:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b048:	429a      	cmp	r2, r3
 800b04a:	d06b      	beq.n	800b124 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b04c:	69bb      	ldr	r3, [r7, #24]
 800b04e:	2b0c      	cmp	r3, #12
 800b050:	d062      	beq.n	800b118 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b052:	4b32      	ldr	r3, [pc, #200]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d001      	beq.n	800b062 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800b05e:	2301      	movs	r3, #1
 800b060:	e0ac      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b062:	4b2e      	ldr	r3, [pc, #184]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	4a2d      	ldr	r2, [pc, #180]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b068:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b06c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b06e:	f7fb f9c5 	bl	80063fc <HAL_GetTick>
 800b072:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b074:	e008      	b.n	800b088 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b076:	f7fb f9c1 	bl	80063fc <HAL_GetTick>
 800b07a:	4602      	mov	r2, r0
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	1ad3      	subs	r3, r2, r3
 800b080:	2b02      	cmp	r3, #2
 800b082:	d901      	bls.n	800b088 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800b084:	2303      	movs	r3, #3
 800b086:	e099      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b088:	4b24      	ldr	r3, [pc, #144]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b090:	2b00      	cmp	r3, #0
 800b092:	d1f0      	bne.n	800b076 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b094:	4b21      	ldr	r3, [pc, #132]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b096:	68da      	ldr	r2, [r3, #12]
 800b098:	4b21      	ldr	r3, [pc, #132]	; (800b120 <HAL_RCC_OscConfig+0x77c>)
 800b09a:	4013      	ands	r3, r2
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b0a4:	3a01      	subs	r2, #1
 800b0a6:	0112      	lsls	r2, r2, #4
 800b0a8:	4311      	orrs	r1, r2
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b0ae:	0212      	lsls	r2, r2, #8
 800b0b0:	4311      	orrs	r1, r2
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b0b6:	0852      	lsrs	r2, r2, #1
 800b0b8:	3a01      	subs	r2, #1
 800b0ba:	0552      	lsls	r2, r2, #21
 800b0bc:	4311      	orrs	r1, r2
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b0c2:	0852      	lsrs	r2, r2, #1
 800b0c4:	3a01      	subs	r2, #1
 800b0c6:	0652      	lsls	r2, r2, #25
 800b0c8:	4311      	orrs	r1, r2
 800b0ca:	687a      	ldr	r2, [r7, #4]
 800b0cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b0ce:	06d2      	lsls	r2, r2, #27
 800b0d0:	430a      	orrs	r2, r1
 800b0d2:	4912      	ldr	r1, [pc, #72]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b0d4:	4313      	orrs	r3, r2
 800b0d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b0d8:	4b10      	ldr	r3, [pc, #64]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4a0f      	ldr	r2, [pc, #60]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b0de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b0e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b0e4:	4b0d      	ldr	r3, [pc, #52]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	4a0c      	ldr	r2, [pc, #48]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b0ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b0ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b0f0:	f7fb f984 	bl	80063fc <HAL_GetTick>
 800b0f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b0f6:	e008      	b.n	800b10a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b0f8:	f7fb f980 	bl	80063fc <HAL_GetTick>
 800b0fc:	4602      	mov	r2, r0
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	1ad3      	subs	r3, r2, r3
 800b102:	2b02      	cmp	r3, #2
 800b104:	d901      	bls.n	800b10a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800b106:	2303      	movs	r3, #3
 800b108:	e058      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b10a:	4b04      	ldr	r3, [pc, #16]	; (800b11c <HAL_RCC_OscConfig+0x778>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b112:	2b00      	cmp	r3, #0
 800b114:	d0f0      	beq.n	800b0f8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b116:	e050      	b.n	800b1ba <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b118:	2301      	movs	r3, #1
 800b11a:	e04f      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
 800b11c:	40021000 	.word	0x40021000
 800b120:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b124:	4b27      	ldr	r3, [pc, #156]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d144      	bne.n	800b1ba <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b130:	4b24      	ldr	r3, [pc, #144]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	4a23      	ldr	r2, [pc, #140]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b136:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b13a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b13c:	4b21      	ldr	r3, [pc, #132]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b13e:	68db      	ldr	r3, [r3, #12]
 800b140:	4a20      	ldr	r2, [pc, #128]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b142:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b146:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b148:	f7fb f958 	bl	80063fc <HAL_GetTick>
 800b14c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b14e:	e008      	b.n	800b162 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b150:	f7fb f954 	bl	80063fc <HAL_GetTick>
 800b154:	4602      	mov	r2, r0
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	1ad3      	subs	r3, r2, r3
 800b15a:	2b02      	cmp	r3, #2
 800b15c:	d901      	bls.n	800b162 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800b15e:	2303      	movs	r3, #3
 800b160:	e02c      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b162:	4b18      	ldr	r3, [pc, #96]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d0f0      	beq.n	800b150 <HAL_RCC_OscConfig+0x7ac>
 800b16e:	e024      	b.n	800b1ba <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	2b0c      	cmp	r3, #12
 800b174:	d01f      	beq.n	800b1b6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b176:	4b13      	ldr	r3, [pc, #76]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	4a12      	ldr	r2, [pc, #72]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b17c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b180:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b182:	f7fb f93b 	bl	80063fc <HAL_GetTick>
 800b186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b188:	e008      	b.n	800b19c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b18a:	f7fb f937 	bl	80063fc <HAL_GetTick>
 800b18e:	4602      	mov	r2, r0
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	1ad3      	subs	r3, r2, r3
 800b194:	2b02      	cmp	r3, #2
 800b196:	d901      	bls.n	800b19c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800b198:	2303      	movs	r3, #3
 800b19a:	e00f      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b19c:	4b09      	ldr	r3, [pc, #36]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d1f0      	bne.n	800b18a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800b1a8:	4b06      	ldr	r3, [pc, #24]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b1aa:	68da      	ldr	r2, [r3, #12]
 800b1ac:	4905      	ldr	r1, [pc, #20]	; (800b1c4 <HAL_RCC_OscConfig+0x820>)
 800b1ae:	4b06      	ldr	r3, [pc, #24]	; (800b1c8 <HAL_RCC_OscConfig+0x824>)
 800b1b0:	4013      	ands	r3, r2
 800b1b2:	60cb      	str	r3, [r1, #12]
 800b1b4:	e001      	b.n	800b1ba <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	e000      	b.n	800b1bc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800b1ba:	2300      	movs	r3, #0
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3720      	adds	r7, #32
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	40021000 	.word	0x40021000
 800b1c8:	feeefffc 	.word	0xfeeefffc

0800b1cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b084      	sub	sp, #16
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d101      	bne.n	800b1e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b1dc:	2301      	movs	r3, #1
 800b1de:	e0e7      	b.n	800b3b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b1e0:	4b75      	ldr	r3, [pc, #468]	; (800b3b8 <HAL_RCC_ClockConfig+0x1ec>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f003 0307 	and.w	r3, r3, #7
 800b1e8:	683a      	ldr	r2, [r7, #0]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d910      	bls.n	800b210 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1ee:	4b72      	ldr	r3, [pc, #456]	; (800b3b8 <HAL_RCC_ClockConfig+0x1ec>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f023 0207 	bic.w	r2, r3, #7
 800b1f6:	4970      	ldr	r1, [pc, #448]	; (800b3b8 <HAL_RCC_ClockConfig+0x1ec>)
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b1fe:	4b6e      	ldr	r3, [pc, #440]	; (800b3b8 <HAL_RCC_ClockConfig+0x1ec>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f003 0307 	and.w	r3, r3, #7
 800b206:	683a      	ldr	r2, [r7, #0]
 800b208:	429a      	cmp	r2, r3
 800b20a:	d001      	beq.n	800b210 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b20c:	2301      	movs	r3, #1
 800b20e:	e0cf      	b.n	800b3b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f003 0302 	and.w	r3, r3, #2
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d010      	beq.n	800b23e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	689a      	ldr	r2, [r3, #8]
 800b220:	4b66      	ldr	r3, [pc, #408]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b222:	689b      	ldr	r3, [r3, #8]
 800b224:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b228:	429a      	cmp	r2, r3
 800b22a:	d908      	bls.n	800b23e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b22c:	4b63      	ldr	r3, [pc, #396]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b22e:	689b      	ldr	r3, [r3, #8]
 800b230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	4960      	ldr	r1, [pc, #384]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b23a:	4313      	orrs	r3, r2
 800b23c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f003 0301 	and.w	r3, r3, #1
 800b246:	2b00      	cmp	r3, #0
 800b248:	d04c      	beq.n	800b2e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	685b      	ldr	r3, [r3, #4]
 800b24e:	2b03      	cmp	r3, #3
 800b250:	d107      	bne.n	800b262 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b252:	4b5a      	ldr	r3, [pc, #360]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d121      	bne.n	800b2a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b25e:	2301      	movs	r3, #1
 800b260:	e0a6      	b.n	800b3b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	685b      	ldr	r3, [r3, #4]
 800b266:	2b02      	cmp	r3, #2
 800b268:	d107      	bne.n	800b27a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b26a:	4b54      	ldr	r3, [pc, #336]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b272:	2b00      	cmp	r3, #0
 800b274:	d115      	bne.n	800b2a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b276:	2301      	movs	r3, #1
 800b278:	e09a      	b.n	800b3b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d107      	bne.n	800b292 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b282:	4b4e      	ldr	r3, [pc, #312]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f003 0302 	and.w	r3, r3, #2
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d109      	bne.n	800b2a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b28e:	2301      	movs	r3, #1
 800b290:	e08e      	b.n	800b3b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b292:	4b4a      	ldr	r3, [pc, #296]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d101      	bne.n	800b2a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b29e:	2301      	movs	r3, #1
 800b2a0:	e086      	b.n	800b3b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b2a2:	4b46      	ldr	r3, [pc, #280]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b2a4:	689b      	ldr	r3, [r3, #8]
 800b2a6:	f023 0203 	bic.w	r2, r3, #3
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	685b      	ldr	r3, [r3, #4]
 800b2ae:	4943      	ldr	r1, [pc, #268]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b2b4:	f7fb f8a2 	bl	80063fc <HAL_GetTick>
 800b2b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2ba:	e00a      	b.n	800b2d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b2bc:	f7fb f89e 	bl	80063fc <HAL_GetTick>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	1ad3      	subs	r3, r2, r3
 800b2c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d901      	bls.n	800b2d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800b2ce:	2303      	movs	r3, #3
 800b2d0:	e06e      	b.n	800b3b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2d2:	4b3a      	ldr	r3, [pc, #232]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b2d4:	689b      	ldr	r3, [r3, #8]
 800b2d6:	f003 020c 	and.w	r2, r3, #12
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	009b      	lsls	r3, r3, #2
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d1eb      	bne.n	800b2bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	f003 0302 	and.w	r3, r3, #2
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d010      	beq.n	800b312 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	689a      	ldr	r2, [r3, #8]
 800b2f4:	4b31      	ldr	r3, [pc, #196]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b2f6:	689b      	ldr	r3, [r3, #8]
 800b2f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d208      	bcs.n	800b312 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b300:	4b2e      	ldr	r3, [pc, #184]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b302:	689b      	ldr	r3, [r3, #8]
 800b304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	689b      	ldr	r3, [r3, #8]
 800b30c:	492b      	ldr	r1, [pc, #172]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b30e:	4313      	orrs	r3, r2
 800b310:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b312:	4b29      	ldr	r3, [pc, #164]	; (800b3b8 <HAL_RCC_ClockConfig+0x1ec>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f003 0307 	and.w	r3, r3, #7
 800b31a:	683a      	ldr	r2, [r7, #0]
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d210      	bcs.n	800b342 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b320:	4b25      	ldr	r3, [pc, #148]	; (800b3b8 <HAL_RCC_ClockConfig+0x1ec>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f023 0207 	bic.w	r2, r3, #7
 800b328:	4923      	ldr	r1, [pc, #140]	; (800b3b8 <HAL_RCC_ClockConfig+0x1ec>)
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	4313      	orrs	r3, r2
 800b32e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b330:	4b21      	ldr	r3, [pc, #132]	; (800b3b8 <HAL_RCC_ClockConfig+0x1ec>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f003 0307 	and.w	r3, r3, #7
 800b338:	683a      	ldr	r2, [r7, #0]
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d001      	beq.n	800b342 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800b33e:	2301      	movs	r3, #1
 800b340:	e036      	b.n	800b3b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f003 0304 	and.w	r3, r3, #4
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d008      	beq.n	800b360 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b34e:	4b1b      	ldr	r3, [pc, #108]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b350:	689b      	ldr	r3, [r3, #8]
 800b352:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	68db      	ldr	r3, [r3, #12]
 800b35a:	4918      	ldr	r1, [pc, #96]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b35c:	4313      	orrs	r3, r2
 800b35e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	f003 0308 	and.w	r3, r3, #8
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d009      	beq.n	800b380 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b36c:	4b13      	ldr	r3, [pc, #76]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b36e:	689b      	ldr	r3, [r3, #8]
 800b370:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	691b      	ldr	r3, [r3, #16]
 800b378:	00db      	lsls	r3, r3, #3
 800b37a:	4910      	ldr	r1, [pc, #64]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b37c:	4313      	orrs	r3, r2
 800b37e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b380:	f000 f824 	bl	800b3cc <HAL_RCC_GetSysClockFreq>
 800b384:	4602      	mov	r2, r0
 800b386:	4b0d      	ldr	r3, [pc, #52]	; (800b3bc <HAL_RCC_ClockConfig+0x1f0>)
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	091b      	lsrs	r3, r3, #4
 800b38c:	f003 030f 	and.w	r3, r3, #15
 800b390:	490b      	ldr	r1, [pc, #44]	; (800b3c0 <HAL_RCC_ClockConfig+0x1f4>)
 800b392:	5ccb      	ldrb	r3, [r1, r3]
 800b394:	f003 031f 	and.w	r3, r3, #31
 800b398:	fa22 f303 	lsr.w	r3, r2, r3
 800b39c:	4a09      	ldr	r2, [pc, #36]	; (800b3c4 <HAL_RCC_ClockConfig+0x1f8>)
 800b39e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b3a0:	4b09      	ldr	r3, [pc, #36]	; (800b3c8 <HAL_RCC_ClockConfig+0x1fc>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	f7fa ffd9 	bl	800635c <HAL_InitTick>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	72fb      	strb	r3, [r7, #11]

  return status;
 800b3ae:	7afb      	ldrb	r3, [r7, #11]
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3710      	adds	r7, #16
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}
 800b3b8:	40022000 	.word	0x40022000
 800b3bc:	40021000 	.word	0x40021000
 800b3c0:	0801ccb0 	.word	0x0801ccb0
 800b3c4:	20000024 	.word	0x20000024
 800b3c8:	20000028 	.word	0x20000028

0800b3cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b089      	sub	sp, #36	; 0x24
 800b3d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	61fb      	str	r3, [r7, #28]
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b3da:	4b3e      	ldr	r3, [pc, #248]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b3dc:	689b      	ldr	r3, [r3, #8]
 800b3de:	f003 030c 	and.w	r3, r3, #12
 800b3e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b3e4:	4b3b      	ldr	r3, [pc, #236]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b3e6:	68db      	ldr	r3, [r3, #12]
 800b3e8:	f003 0303 	and.w	r3, r3, #3
 800b3ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b3ee:	693b      	ldr	r3, [r7, #16]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d005      	beq.n	800b400 <HAL_RCC_GetSysClockFreq+0x34>
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	2b0c      	cmp	r3, #12
 800b3f8:	d121      	bne.n	800b43e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d11e      	bne.n	800b43e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b400:	4b34      	ldr	r3, [pc, #208]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f003 0308 	and.w	r3, r3, #8
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d107      	bne.n	800b41c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b40c:	4b31      	ldr	r3, [pc, #196]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b40e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b412:	0a1b      	lsrs	r3, r3, #8
 800b414:	f003 030f 	and.w	r3, r3, #15
 800b418:	61fb      	str	r3, [r7, #28]
 800b41a:	e005      	b.n	800b428 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b41c:	4b2d      	ldr	r3, [pc, #180]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	091b      	lsrs	r3, r3, #4
 800b422:	f003 030f 	and.w	r3, r3, #15
 800b426:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b428:	4a2b      	ldr	r2, [pc, #172]	; (800b4d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800b42a:	69fb      	ldr	r3, [r7, #28]
 800b42c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b430:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d10d      	bne.n	800b454 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b438:	69fb      	ldr	r3, [r7, #28]
 800b43a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b43c:	e00a      	b.n	800b454 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b43e:	693b      	ldr	r3, [r7, #16]
 800b440:	2b04      	cmp	r3, #4
 800b442:	d102      	bne.n	800b44a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b444:	4b25      	ldr	r3, [pc, #148]	; (800b4dc <HAL_RCC_GetSysClockFreq+0x110>)
 800b446:	61bb      	str	r3, [r7, #24]
 800b448:	e004      	b.n	800b454 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	2b08      	cmp	r3, #8
 800b44e:	d101      	bne.n	800b454 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b450:	4b23      	ldr	r3, [pc, #140]	; (800b4e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800b452:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	2b0c      	cmp	r3, #12
 800b458:	d134      	bne.n	800b4c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b45a:	4b1e      	ldr	r3, [pc, #120]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b45c:	68db      	ldr	r3, [r3, #12]
 800b45e:	f003 0303 	and.w	r3, r3, #3
 800b462:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	2b02      	cmp	r3, #2
 800b468:	d003      	beq.n	800b472 <HAL_RCC_GetSysClockFreq+0xa6>
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	2b03      	cmp	r3, #3
 800b46e:	d003      	beq.n	800b478 <HAL_RCC_GetSysClockFreq+0xac>
 800b470:	e005      	b.n	800b47e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b472:	4b1a      	ldr	r3, [pc, #104]	; (800b4dc <HAL_RCC_GetSysClockFreq+0x110>)
 800b474:	617b      	str	r3, [r7, #20]
      break;
 800b476:	e005      	b.n	800b484 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b478:	4b19      	ldr	r3, [pc, #100]	; (800b4e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800b47a:	617b      	str	r3, [r7, #20]
      break;
 800b47c:	e002      	b.n	800b484 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b47e:	69fb      	ldr	r3, [r7, #28]
 800b480:	617b      	str	r3, [r7, #20]
      break;
 800b482:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b484:	4b13      	ldr	r3, [pc, #76]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b486:	68db      	ldr	r3, [r3, #12]
 800b488:	091b      	lsrs	r3, r3, #4
 800b48a:	f003 0307 	and.w	r3, r3, #7
 800b48e:	3301      	adds	r3, #1
 800b490:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b492:	4b10      	ldr	r3, [pc, #64]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b494:	68db      	ldr	r3, [r3, #12]
 800b496:	0a1b      	lsrs	r3, r3, #8
 800b498:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b49c:	697a      	ldr	r2, [r7, #20]
 800b49e:	fb03 f202 	mul.w	r2, r3, r2
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b4aa:	4b0a      	ldr	r3, [pc, #40]	; (800b4d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b4ac:	68db      	ldr	r3, [r3, #12]
 800b4ae:	0e5b      	lsrs	r3, r3, #25
 800b4b0:	f003 0303 	and.w	r3, r3, #3
 800b4b4:	3301      	adds	r3, #1
 800b4b6:	005b      	lsls	r3, r3, #1
 800b4b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b4ba:	697a      	ldr	r2, [r7, #20]
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b4c4:	69bb      	ldr	r3, [r7, #24]
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3724      	adds	r7, #36	; 0x24
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d0:	4770      	bx	lr
 800b4d2:	bf00      	nop
 800b4d4:	40021000 	.word	0x40021000
 800b4d8:	0801ccc8 	.word	0x0801ccc8
 800b4dc:	00f42400 	.word	0x00f42400
 800b4e0:	007a1200 	.word	0x007a1200

0800b4e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b4e8:	4b03      	ldr	r3, [pc, #12]	; (800b4f8 <HAL_RCC_GetHCLKFreq+0x14>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f4:	4770      	bx	lr
 800b4f6:	bf00      	nop
 800b4f8:	20000024 	.word	0x20000024

0800b4fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b500:	f7ff fff0 	bl	800b4e4 <HAL_RCC_GetHCLKFreq>
 800b504:	4602      	mov	r2, r0
 800b506:	4b06      	ldr	r3, [pc, #24]	; (800b520 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b508:	689b      	ldr	r3, [r3, #8]
 800b50a:	0a1b      	lsrs	r3, r3, #8
 800b50c:	f003 0307 	and.w	r3, r3, #7
 800b510:	4904      	ldr	r1, [pc, #16]	; (800b524 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b512:	5ccb      	ldrb	r3, [r1, r3]
 800b514:	f003 031f 	and.w	r3, r3, #31
 800b518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	bd80      	pop	{r7, pc}
 800b520:	40021000 	.word	0x40021000
 800b524:	0801ccc0 	.word	0x0801ccc0

0800b528 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b52c:	f7ff ffda 	bl	800b4e4 <HAL_RCC_GetHCLKFreq>
 800b530:	4602      	mov	r2, r0
 800b532:	4b06      	ldr	r3, [pc, #24]	; (800b54c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	0adb      	lsrs	r3, r3, #11
 800b538:	f003 0307 	and.w	r3, r3, #7
 800b53c:	4904      	ldr	r1, [pc, #16]	; (800b550 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b53e:	5ccb      	ldrb	r3, [r1, r3]
 800b540:	f003 031f 	and.w	r3, r3, #31
 800b544:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b548:	4618      	mov	r0, r3
 800b54a:	bd80      	pop	{r7, pc}
 800b54c:	40021000 	.word	0x40021000
 800b550:	0801ccc0 	.word	0x0801ccc0

0800b554 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b086      	sub	sp, #24
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b55c:	2300      	movs	r3, #0
 800b55e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b560:	4b2a      	ldr	r3, [pc, #168]	; (800b60c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d003      	beq.n	800b574 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b56c:	f7ff f9a6 	bl	800a8bc <HAL_PWREx_GetVoltageRange>
 800b570:	6178      	str	r0, [r7, #20]
 800b572:	e014      	b.n	800b59e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b574:	4b25      	ldr	r3, [pc, #148]	; (800b60c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b578:	4a24      	ldr	r2, [pc, #144]	; (800b60c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b57a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b57e:	6593      	str	r3, [r2, #88]	; 0x58
 800b580:	4b22      	ldr	r3, [pc, #136]	; (800b60c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b588:	60fb      	str	r3, [r7, #12]
 800b58a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b58c:	f7ff f996 	bl	800a8bc <HAL_PWREx_GetVoltageRange>
 800b590:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b592:	4b1e      	ldr	r3, [pc, #120]	; (800b60c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b596:	4a1d      	ldr	r2, [pc, #116]	; (800b60c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b598:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b59c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b5a4:	d10b      	bne.n	800b5be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2b80      	cmp	r3, #128	; 0x80
 800b5aa:	d919      	bls.n	800b5e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2ba0      	cmp	r3, #160	; 0xa0
 800b5b0:	d902      	bls.n	800b5b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b5b2:	2302      	movs	r3, #2
 800b5b4:	613b      	str	r3, [r7, #16]
 800b5b6:	e013      	b.n	800b5e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	613b      	str	r3, [r7, #16]
 800b5bc:	e010      	b.n	800b5e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2b80      	cmp	r3, #128	; 0x80
 800b5c2:	d902      	bls.n	800b5ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b5c4:	2303      	movs	r3, #3
 800b5c6:	613b      	str	r3, [r7, #16]
 800b5c8:	e00a      	b.n	800b5e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2b80      	cmp	r3, #128	; 0x80
 800b5ce:	d102      	bne.n	800b5d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b5d0:	2302      	movs	r3, #2
 800b5d2:	613b      	str	r3, [r7, #16]
 800b5d4:	e004      	b.n	800b5e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2b70      	cmp	r3, #112	; 0x70
 800b5da:	d101      	bne.n	800b5e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b5dc:	2301      	movs	r3, #1
 800b5de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b5e0:	4b0b      	ldr	r3, [pc, #44]	; (800b610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f023 0207 	bic.w	r2, r3, #7
 800b5e8:	4909      	ldr	r1, [pc, #36]	; (800b610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b5ea:	693b      	ldr	r3, [r7, #16]
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b5f0:	4b07      	ldr	r3, [pc, #28]	; (800b610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f003 0307 	and.w	r3, r3, #7
 800b5f8:	693a      	ldr	r2, [r7, #16]
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d001      	beq.n	800b602 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b5fe:	2301      	movs	r3, #1
 800b600:	e000      	b.n	800b604 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b602:	2300      	movs	r3, #0
}
 800b604:	4618      	mov	r0, r3
 800b606:	3718      	adds	r7, #24
 800b608:	46bd      	mov	sp, r7
 800b60a:	bd80      	pop	{r7, pc}
 800b60c:	40021000 	.word	0x40021000
 800b610:	40022000 	.word	0x40022000

0800b614 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b086      	sub	sp, #24
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b61c:	2300      	movs	r3, #0
 800b61e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b620:	2300      	movs	r3, #0
 800b622:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d031      	beq.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b634:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b638:	d01a      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800b63a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b63e:	d814      	bhi.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b640:	2b00      	cmp	r3, #0
 800b642:	d009      	beq.n	800b658 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b644:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b648:	d10f      	bne.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800b64a:	4b5d      	ldr	r3, [pc, #372]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b64c:	68db      	ldr	r3, [r3, #12]
 800b64e:	4a5c      	ldr	r2, [pc, #368]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b654:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b656:	e00c      	b.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	3304      	adds	r3, #4
 800b65c:	2100      	movs	r1, #0
 800b65e:	4618      	mov	r0, r3
 800b660:	f000 f9ce 	bl	800ba00 <RCCEx_PLLSAI1_Config>
 800b664:	4603      	mov	r3, r0
 800b666:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b668:	e003      	b.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b66a:	2301      	movs	r3, #1
 800b66c:	74fb      	strb	r3, [r7, #19]
      break;
 800b66e:	e000      	b.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800b670:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b672:	7cfb      	ldrb	r3, [r7, #19]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d10b      	bne.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b678:	4b51      	ldr	r3, [pc, #324]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b67a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b67e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b686:	494e      	ldr	r1, [pc, #312]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b688:	4313      	orrs	r3, r2
 800b68a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b68e:	e001      	b.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b690:	7cfb      	ldrb	r3, [r7, #19]
 800b692:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	f000 809e 	beq.w	800b7de <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b6a6:	4b46      	ldr	r3, [pc, #280]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b6a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d101      	bne.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e000      	b.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d00d      	beq.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b6bc:	4b40      	ldr	r3, [pc, #256]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b6be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6c0:	4a3f      	ldr	r2, [pc, #252]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b6c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b6c6:	6593      	str	r3, [r2, #88]	; 0x58
 800b6c8:	4b3d      	ldr	r3, [pc, #244]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b6ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6d0:	60bb      	str	r3, [r7, #8]
 800b6d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b6d8:	4b3a      	ldr	r3, [pc, #232]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	4a39      	ldr	r2, [pc, #228]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b6de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b6e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b6e4:	f7fa fe8a 	bl	80063fc <HAL_GetTick>
 800b6e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b6ea:	e009      	b.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b6ec:	f7fa fe86 	bl	80063fc <HAL_GetTick>
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	1ad3      	subs	r3, r2, r3
 800b6f6:	2b02      	cmp	r3, #2
 800b6f8:	d902      	bls.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800b6fa:	2303      	movs	r3, #3
 800b6fc:	74fb      	strb	r3, [r7, #19]
        break;
 800b6fe:	e005      	b.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b700:	4b30      	ldr	r3, [pc, #192]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d0ef      	beq.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800b70c:	7cfb      	ldrb	r3, [r7, #19]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d15a      	bne.n	800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b712:	4b2b      	ldr	r3, [pc, #172]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b718:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b71c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d01e      	beq.n	800b762 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b728:	697a      	ldr	r2, [r7, #20]
 800b72a:	429a      	cmp	r2, r3
 800b72c:	d019      	beq.n	800b762 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b72e:	4b24      	ldr	r3, [pc, #144]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b734:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b738:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b73a:	4b21      	ldr	r3, [pc, #132]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b73c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b740:	4a1f      	ldr	r2, [pc, #124]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b746:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b74a:	4b1d      	ldr	r3, [pc, #116]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b74c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b750:	4a1b      	ldr	r2, [pc, #108]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b756:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b75a:	4a19      	ldr	r2, [pc, #100]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	f003 0301 	and.w	r3, r3, #1
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d016      	beq.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b76c:	f7fa fe46 	bl	80063fc <HAL_GetTick>
 800b770:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b772:	e00b      	b.n	800b78c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b774:	f7fa fe42 	bl	80063fc <HAL_GetTick>
 800b778:	4602      	mov	r2, r0
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	1ad3      	subs	r3, r2, r3
 800b77e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b782:	4293      	cmp	r3, r2
 800b784:	d902      	bls.n	800b78c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800b786:	2303      	movs	r3, #3
 800b788:	74fb      	strb	r3, [r7, #19]
            break;
 800b78a:	e006      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b78c:	4b0c      	ldr	r3, [pc, #48]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b78e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b792:	f003 0302 	and.w	r3, r3, #2
 800b796:	2b00      	cmp	r3, #0
 800b798:	d0ec      	beq.n	800b774 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800b79a:	7cfb      	ldrb	r3, [r7, #19]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d10b      	bne.n	800b7b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b7a0:	4b07      	ldr	r3, [pc, #28]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b7a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7ae:	4904      	ldr	r1, [pc, #16]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b7b6:	e009      	b.n	800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b7b8:	7cfb      	ldrb	r3, [r7, #19]
 800b7ba:	74bb      	strb	r3, [r7, #18]
 800b7bc:	e006      	b.n	800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800b7be:	bf00      	nop
 800b7c0:	40021000 	.word	0x40021000
 800b7c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7c8:	7cfb      	ldrb	r3, [r7, #19]
 800b7ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b7cc:	7c7b      	ldrb	r3, [r7, #17]
 800b7ce:	2b01      	cmp	r3, #1
 800b7d0:	d105      	bne.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b7d2:	4b8a      	ldr	r3, [pc, #552]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b7d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7d6:	4a89      	ldr	r2, [pc, #548]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b7d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b7dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	f003 0301 	and.w	r3, r3, #1
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d00a      	beq.n	800b800 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b7ea:	4b84      	ldr	r3, [pc, #528]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b7ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7f0:	f023 0203 	bic.w	r2, r3, #3
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6a1b      	ldr	r3, [r3, #32]
 800b7f8:	4980      	ldr	r1, [pc, #512]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f003 0302 	and.w	r3, r3, #2
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d00a      	beq.n	800b822 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b80c:	4b7b      	ldr	r3, [pc, #492]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b80e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b812:	f023 020c 	bic.w	r2, r3, #12
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b81a:	4978      	ldr	r1, [pc, #480]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b81c:	4313      	orrs	r3, r2
 800b81e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f003 0320 	and.w	r3, r3, #32
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d00a      	beq.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b82e:	4b73      	ldr	r3, [pc, #460]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b834:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b83c:	496f      	ldr	r1, [pc, #444]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b83e:	4313      	orrs	r3, r2
 800b840:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d00a      	beq.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b850:	4b6a      	ldr	r3, [pc, #424]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b856:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b85e:	4967      	ldr	r1, [pc, #412]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b860:	4313      	orrs	r3, r2
 800b862:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d00a      	beq.n	800b888 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b872:	4b62      	ldr	r3, [pc, #392]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b878:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b880:	495e      	ldr	r1, [pc, #376]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b882:	4313      	orrs	r3, r2
 800b884:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b890:	2b00      	cmp	r3, #0
 800b892:	d00a      	beq.n	800b8aa <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b894:	4b59      	ldr	r3, [pc, #356]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b89a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8a2:	4956      	ldr	r1, [pc, #344]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d00a      	beq.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b8b6:	4b51      	ldr	r3, [pc, #324]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b8b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8c4:	494d      	ldr	r1, [pc, #308]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d028      	beq.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b8d8:	4b48      	ldr	r3, [pc, #288]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b8da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8e6:	4945      	ldr	r1, [pc, #276]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b8f6:	d106      	bne.n	800b906 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b8f8:	4b40      	ldr	r3, [pc, #256]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	4a3f      	ldr	r2, [pc, #252]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b8fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b902:	60d3      	str	r3, [r2, #12]
 800b904:	e011      	b.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b90a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b90e:	d10c      	bne.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	3304      	adds	r3, #4
 800b914:	2101      	movs	r1, #1
 800b916:	4618      	mov	r0, r3
 800b918:	f000 f872 	bl	800ba00 <RCCEx_PLLSAI1_Config>
 800b91c:	4603      	mov	r3, r0
 800b91e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b920:	7cfb      	ldrb	r3, [r7, #19]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d001      	beq.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800b926:	7cfb      	ldrb	r3, [r7, #19]
 800b928:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b932:	2b00      	cmp	r3, #0
 800b934:	d028      	beq.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b936:	4b31      	ldr	r3, [pc, #196]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b93c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b944:	492d      	ldr	r1, [pc, #180]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b946:	4313      	orrs	r3, r2
 800b948:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b950:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b954:	d106      	bne.n	800b964 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b956:	4b29      	ldr	r3, [pc, #164]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b958:	68db      	ldr	r3, [r3, #12]
 800b95a:	4a28      	ldr	r2, [pc, #160]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b95c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b960:	60d3      	str	r3, [r2, #12]
 800b962:	e011      	b.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b968:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b96c:	d10c      	bne.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	3304      	adds	r3, #4
 800b972:	2101      	movs	r1, #1
 800b974:	4618      	mov	r0, r3
 800b976:	f000 f843 	bl	800ba00 <RCCEx_PLLSAI1_Config>
 800b97a:	4603      	mov	r3, r0
 800b97c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b97e:	7cfb      	ldrb	r3, [r7, #19]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d001      	beq.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800b984:	7cfb      	ldrb	r3, [r7, #19]
 800b986:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b990:	2b00      	cmp	r3, #0
 800b992:	d01c      	beq.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b994:	4b19      	ldr	r3, [pc, #100]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b99a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9a2:	4916      	ldr	r1, [pc, #88]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b9a4:	4313      	orrs	r3, r2
 800b9a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b9b2:	d10c      	bne.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	3304      	adds	r3, #4
 800b9b8:	2102      	movs	r1, #2
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	f000 f820 	bl	800ba00 <RCCEx_PLLSAI1_Config>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b9c4:	7cfb      	ldrb	r3, [r7, #19]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d001      	beq.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800b9ca:	7cfb      	ldrb	r3, [r7, #19]
 800b9cc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d00a      	beq.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b9da:	4b08      	ldr	r3, [pc, #32]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b9dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9e0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9e8:	4904      	ldr	r1, [pc, #16]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b9f0:	7cbb      	ldrb	r3, [r7, #18]
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3718      	adds	r7, #24
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}
 800b9fa:	bf00      	nop
 800b9fc:	40021000 	.word	0x40021000

0800ba00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b084      	sub	sp, #16
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
 800ba08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ba0e:	4b74      	ldr	r3, [pc, #464]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba10:	68db      	ldr	r3, [r3, #12]
 800ba12:	f003 0303 	and.w	r3, r3, #3
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d018      	beq.n	800ba4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800ba1a:	4b71      	ldr	r3, [pc, #452]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba1c:	68db      	ldr	r3, [r3, #12]
 800ba1e:	f003 0203 	and.w	r2, r3, #3
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d10d      	bne.n	800ba46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
       ||
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d009      	beq.n	800ba46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800ba32:	4b6b      	ldr	r3, [pc, #428]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba34:	68db      	ldr	r3, [r3, #12]
 800ba36:	091b      	lsrs	r3, r3, #4
 800ba38:	f003 0307 	and.w	r3, r3, #7
 800ba3c:	1c5a      	adds	r2, r3, #1
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	685b      	ldr	r3, [r3, #4]
       ||
 800ba42:	429a      	cmp	r2, r3
 800ba44:	d047      	beq.n	800bad6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800ba46:	2301      	movs	r3, #1
 800ba48:	73fb      	strb	r3, [r7, #15]
 800ba4a:	e044      	b.n	800bad6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	2b03      	cmp	r3, #3
 800ba52:	d018      	beq.n	800ba86 <RCCEx_PLLSAI1_Config+0x86>
 800ba54:	2b03      	cmp	r3, #3
 800ba56:	d825      	bhi.n	800baa4 <RCCEx_PLLSAI1_Config+0xa4>
 800ba58:	2b01      	cmp	r3, #1
 800ba5a:	d002      	beq.n	800ba62 <RCCEx_PLLSAI1_Config+0x62>
 800ba5c:	2b02      	cmp	r3, #2
 800ba5e:	d009      	beq.n	800ba74 <RCCEx_PLLSAI1_Config+0x74>
 800ba60:	e020      	b.n	800baa4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ba62:	4b5f      	ldr	r3, [pc, #380]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f003 0302 	and.w	r3, r3, #2
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d11d      	bne.n	800baaa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800ba6e:	2301      	movs	r3, #1
 800ba70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba72:	e01a      	b.n	800baaa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ba74:	4b5a      	ldr	r3, [pc, #360]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d116      	bne.n	800baae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800ba80:	2301      	movs	r3, #1
 800ba82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba84:	e013      	b.n	800baae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ba86:	4b56      	ldr	r3, [pc, #344]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d10f      	bne.n	800bab2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ba92:	4b53      	ldr	r3, [pc, #332]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d109      	bne.n	800bab2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800ba9e:	2301      	movs	r3, #1
 800baa0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800baa2:	e006      	b.n	800bab2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800baa4:	2301      	movs	r3, #1
 800baa6:	73fb      	strb	r3, [r7, #15]
      break;
 800baa8:	e004      	b.n	800bab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800baaa:	bf00      	nop
 800baac:	e002      	b.n	800bab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800baae:	bf00      	nop
 800bab0:	e000      	b.n	800bab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800bab2:	bf00      	nop
    }

    if(status == HAL_OK)
 800bab4:	7bfb      	ldrb	r3, [r7, #15]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d10d      	bne.n	800bad6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800baba:	4b49      	ldr	r3, [pc, #292]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800babc:	68db      	ldr	r3, [r3, #12]
 800babe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6819      	ldr	r1, [r3, #0]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	685b      	ldr	r3, [r3, #4]
 800baca:	3b01      	subs	r3, #1
 800bacc:	011b      	lsls	r3, r3, #4
 800bace:	430b      	orrs	r3, r1
 800bad0:	4943      	ldr	r1, [pc, #268]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bad2:	4313      	orrs	r3, r2
 800bad4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800bad6:	7bfb      	ldrb	r3, [r7, #15]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d17c      	bne.n	800bbd6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800badc:	4b40      	ldr	r3, [pc, #256]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	4a3f      	ldr	r2, [pc, #252]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bae2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800bae6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bae8:	f7fa fc88 	bl	80063fc <HAL_GetTick>
 800baec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800baee:	e009      	b.n	800bb04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800baf0:	f7fa fc84 	bl	80063fc <HAL_GetTick>
 800baf4:	4602      	mov	r2, r0
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	1ad3      	subs	r3, r2, r3
 800bafa:	2b02      	cmp	r3, #2
 800bafc:	d902      	bls.n	800bb04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800bafe:	2303      	movs	r3, #3
 800bb00:	73fb      	strb	r3, [r7, #15]
        break;
 800bb02:	e005      	b.n	800bb10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bb04:	4b36      	ldr	r3, [pc, #216]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d1ef      	bne.n	800baf0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800bb10:	7bfb      	ldrb	r3, [r7, #15]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d15f      	bne.n	800bbd6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d110      	bne.n	800bb3e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bb1c:	4b30      	ldr	r3, [pc, #192]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb1e:	691b      	ldr	r3, [r3, #16]
 800bb20:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800bb24:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bb28:	687a      	ldr	r2, [r7, #4]
 800bb2a:	6892      	ldr	r2, [r2, #8]
 800bb2c:	0211      	lsls	r1, r2, #8
 800bb2e:	687a      	ldr	r2, [r7, #4]
 800bb30:	68d2      	ldr	r2, [r2, #12]
 800bb32:	06d2      	lsls	r2, r2, #27
 800bb34:	430a      	orrs	r2, r1
 800bb36:	492a      	ldr	r1, [pc, #168]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	610b      	str	r3, [r1, #16]
 800bb3c:	e027      	b.n	800bb8e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	2b01      	cmp	r3, #1
 800bb42:	d112      	bne.n	800bb6a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bb44:	4b26      	ldr	r3, [pc, #152]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb46:	691b      	ldr	r3, [r3, #16]
 800bb48:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800bb4c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bb50:	687a      	ldr	r2, [r7, #4]
 800bb52:	6892      	ldr	r2, [r2, #8]
 800bb54:	0211      	lsls	r1, r2, #8
 800bb56:	687a      	ldr	r2, [r7, #4]
 800bb58:	6912      	ldr	r2, [r2, #16]
 800bb5a:	0852      	lsrs	r2, r2, #1
 800bb5c:	3a01      	subs	r2, #1
 800bb5e:	0552      	lsls	r2, r2, #21
 800bb60:	430a      	orrs	r2, r1
 800bb62:	491f      	ldr	r1, [pc, #124]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb64:	4313      	orrs	r3, r2
 800bb66:	610b      	str	r3, [r1, #16]
 800bb68:	e011      	b.n	800bb8e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bb6a:	4b1d      	ldr	r3, [pc, #116]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb6c:	691b      	ldr	r3, [r3, #16]
 800bb6e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800bb72:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	6892      	ldr	r2, [r2, #8]
 800bb7a:	0211      	lsls	r1, r2, #8
 800bb7c:	687a      	ldr	r2, [r7, #4]
 800bb7e:	6952      	ldr	r2, [r2, #20]
 800bb80:	0852      	lsrs	r2, r2, #1
 800bb82:	3a01      	subs	r2, #1
 800bb84:	0652      	lsls	r2, r2, #25
 800bb86:	430a      	orrs	r2, r1
 800bb88:	4915      	ldr	r1, [pc, #84]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800bb8e:	4b14      	ldr	r3, [pc, #80]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	4a13      	ldr	r2, [pc, #76]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bb94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bb98:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb9a:	f7fa fc2f 	bl	80063fc <HAL_GetTick>
 800bb9e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bba0:	e009      	b.n	800bbb6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bba2:	f7fa fc2b 	bl	80063fc <HAL_GetTick>
 800bba6:	4602      	mov	r2, r0
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	1ad3      	subs	r3, r2, r3
 800bbac:	2b02      	cmp	r3, #2
 800bbae:	d902      	bls.n	800bbb6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800bbb0:	2303      	movs	r3, #3
 800bbb2:	73fb      	strb	r3, [r7, #15]
          break;
 800bbb4:	e005      	b.n	800bbc2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bbb6:	4b0a      	ldr	r3, [pc, #40]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d0ef      	beq.n	800bba2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800bbc2:	7bfb      	ldrb	r3, [r7, #15]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d106      	bne.n	800bbd6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800bbc8:	4b05      	ldr	r3, [pc, #20]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bbca:	691a      	ldr	r2, [r3, #16]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	699b      	ldr	r3, [r3, #24]
 800bbd0:	4903      	ldr	r1, [pc, #12]	; (800bbe0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bbd2:	4313      	orrs	r3, r2
 800bbd4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800bbd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3710      	adds	r7, #16
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}
 800bbe0:	40021000 	.word	0x40021000

0800bbe4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d101      	bne.n	800bbf6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e095      	b.n	800bd22 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d108      	bne.n	800bc10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	685b      	ldr	r3, [r3, #4]
 800bc02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc06:	d009      	beq.n	800bc1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	61da      	str	r2, [r3, #28]
 800bc0e:	e005      	b.n	800bc1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2200      	movs	r2, #0
 800bc14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2200      	movs	r2, #0
 800bc1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2200      	movs	r2, #0
 800bc20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d106      	bne.n	800bc3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2200      	movs	r2, #0
 800bc32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f7f6 fc10 	bl	800245c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2202      	movs	r2, #2
 800bc40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	68db      	ldr	r3, [r3, #12]
 800bc58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc5c:	d902      	bls.n	800bc64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	60fb      	str	r3, [r7, #12]
 800bc62:	e002      	b.n	800bc6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bc64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bc68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	68db      	ldr	r3, [r3, #12]
 800bc6e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800bc72:	d007      	beq.n	800bc84 <HAL_SPI_Init+0xa0>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	68db      	ldr	r3, [r3, #12]
 800bc78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc7c:	d002      	beq.n	800bc84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2200      	movs	r2, #0
 800bc82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	685b      	ldr	r3, [r3, #4]
 800bc88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	689b      	ldr	r3, [r3, #8]
 800bc90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800bc94:	431a      	orrs	r2, r3
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	691b      	ldr	r3, [r3, #16]
 800bc9a:	f003 0302 	and.w	r3, r3, #2
 800bc9e:	431a      	orrs	r2, r3
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	695b      	ldr	r3, [r3, #20]
 800bca4:	f003 0301 	and.w	r3, r3, #1
 800bca8:	431a      	orrs	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	699b      	ldr	r3, [r3, #24]
 800bcae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bcb2:	431a      	orrs	r2, r3
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	69db      	ldr	r3, [r3, #28]
 800bcb8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bcbc:	431a      	orrs	r2, r3
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6a1b      	ldr	r3, [r3, #32]
 800bcc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcc6:	ea42 0103 	orr.w	r1, r2, r3
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	430a      	orrs	r2, r1
 800bcd8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	699b      	ldr	r3, [r3, #24]
 800bcde:	0c1b      	lsrs	r3, r3, #16
 800bce0:	f003 0204 	and.w	r2, r3, #4
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bce8:	f003 0310 	and.w	r3, r3, #16
 800bcec:	431a      	orrs	r2, r3
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcf2:	f003 0308 	and.w	r3, r3, #8
 800bcf6:	431a      	orrs	r2, r3
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	68db      	ldr	r3, [r3, #12]
 800bcfc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800bd00:	ea42 0103 	orr.w	r1, r2, r3
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	430a      	orrs	r2, r1
 800bd10:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2200      	movs	r2, #0
 800bd16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2201      	movs	r2, #1
 800bd1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800bd20:	2300      	movs	r3, #0
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3710      	adds	r7, #16
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
	...

0800bd2c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b086      	sub	sp, #24
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	60f8      	str	r0, [r7, #12]
 800bd34:	60b9      	str	r1, [r7, #8]
 800bd36:	4613      	mov	r3, r2
 800bd38:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bd44:	2b01      	cmp	r3, #1
 800bd46:	d101      	bne.n	800bd4c <HAL_SPI_Transmit_DMA+0x20>
 800bd48:	2302      	movs	r3, #2
 800bd4a:	e0d4      	b.n	800bef6 <HAL_SPI_Transmit_DMA+0x1ca>
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2201      	movs	r2, #1
 800bd50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bd5a:	b2db      	uxtb	r3, r3
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d002      	beq.n	800bd66 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800bd60:	2302      	movs	r3, #2
 800bd62:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd64:	e0c2      	b.n	800beec <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d002      	beq.n	800bd72 <HAL_SPI_Transmit_DMA+0x46>
 800bd6c:	88fb      	ldrh	r3, [r7, #6]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d102      	bne.n	800bd78 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800bd72:	2301      	movs	r3, #1
 800bd74:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd76:	e0b9      	b.n	800beec <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	2203      	movs	r2, #3
 800bd7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2200      	movs	r2, #0
 800bd84:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	68ba      	ldr	r2, [r7, #8]
 800bd8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	88fa      	ldrh	r2, [r7, #6]
 800bd90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	88fa      	ldrh	r2, [r7, #6]
 800bd96:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	2200      	movs	r2, #0
 800bda2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2200      	movs	r2, #0
 800bda8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2200      	movs	r2, #0
 800bdae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	689b      	ldr	r3, [r3, #8]
 800bdbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bdc2:	d10f      	bne.n	800bde4 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bdd2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	681a      	ldr	r2, [r3, #0]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bde2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bde8:	4a45      	ldr	r2, [pc, #276]	; (800bf00 <HAL_SPI_Transmit_DMA+0x1d4>)
 800bdea:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdf0:	4a44      	ldr	r2, [pc, #272]	; (800bf04 <HAL_SPI_Transmit_DMA+0x1d8>)
 800bdf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdf8:	4a43      	ldr	r2, [pc, #268]	; (800bf08 <HAL_SPI_Transmit_DMA+0x1dc>)
 800bdfa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be00:	2200      	movs	r2, #0
 800be02:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	685a      	ldr	r2, [r3, #4]
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800be12:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	68db      	ldr	r3, [r3, #12]
 800be18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800be1c:	d82d      	bhi.n	800be7a <HAL_SPI_Transmit_DMA+0x14e>
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be22:	699b      	ldr	r3, [r3, #24]
 800be24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be28:	d127      	bne.n	800be7a <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be2e:	b29b      	uxth	r3, r3
 800be30:	f003 0301 	and.w	r3, r3, #1
 800be34:	2b00      	cmp	r3, #0
 800be36:	d10f      	bne.n	800be58 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	685a      	ldr	r2, [r3, #4]
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800be46:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be4c:	b29b      	uxth	r3, r3
 800be4e:	085b      	lsrs	r3, r3, #1
 800be50:	b29a      	uxth	r2, r3
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	87da      	strh	r2, [r3, #62]	; 0x3e
 800be56:	e010      	b.n	800be7a <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	685a      	ldr	r2, [r3, #4]
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800be66:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	085b      	lsrs	r3, r3, #1
 800be70:	b29b      	uxth	r3, r3
 800be72:	3301      	adds	r3, #1
 800be74:	b29a      	uxth	r2, r3
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be82:	4619      	mov	r1, r3
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	330c      	adds	r3, #12
 800be8a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be90:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800be92:	f7fb ff4d 	bl	8007d30 <HAL_DMA_Start_IT>
 800be96:	4603      	mov	r3, r0
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d008      	beq.n	800beae <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bea0:	f043 0210 	orr.w	r2, r3, #16
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800bea8:	2301      	movs	r3, #1
 800beaa:	75fb      	strb	r3, [r7, #23]

    goto error;
 800beac:	e01e      	b.n	800beec <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800beb8:	2b40      	cmp	r3, #64	; 0x40
 800beba:	d007      	beq.n	800becc <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	681a      	ldr	r2, [r3, #0]
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800beca:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	685a      	ldr	r2, [r3, #4]
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f042 0220 	orr.w	r2, r2, #32
 800beda:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	685a      	ldr	r2, [r3, #4]
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f042 0202 	orr.w	r2, r2, #2
 800beea:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	2200      	movs	r2, #0
 800bef0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bef4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3718      	adds	r7, #24
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	0800c943 	.word	0x0800c943
 800bf04:	0800c765 	.word	0x0800c765
 800bf08:	0800c997 	.word	0x0800c997

0800bf0c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b086      	sub	sp, #24
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	60f8      	str	r0, [r7, #12]
 800bf14:	60b9      	str	r1, [r7, #8]
 800bf16:	4613      	mov	r3, r2
 800bf18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bf24:	b2db      	uxtb	r3, r3
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d002      	beq.n	800bf30 <HAL_SPI_Receive_DMA+0x24>
  {
    errorcode = HAL_BUSY;
 800bf2a:	2302      	movs	r3, #2
 800bf2c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bf2e:	e0fe      	b.n	800c12e <HAL_SPI_Receive_DMA+0x222>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	689b      	ldr	r3, [r3, #8]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d110      	bne.n	800bf5a <HAL_SPI_Receive_DMA+0x4e>
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	685b      	ldr	r3, [r3, #4]
 800bf3c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf40:	d10b      	bne.n	800bf5a <HAL_SPI_Receive_DMA+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	2204      	movs	r2, #4
 800bf46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800bf4a:	88fb      	ldrh	r3, [r7, #6]
 800bf4c:	68ba      	ldr	r2, [r7, #8]
 800bf4e:	68b9      	ldr	r1, [r7, #8]
 800bf50:	68f8      	ldr	r0, [r7, #12]
 800bf52:	f000 f8fb 	bl	800c14c <HAL_SPI_TransmitReceive_DMA>
 800bf56:	4603      	mov	r3, r0
 800bf58:	e0ee      	b.n	800c138 <HAL_SPI_Receive_DMA+0x22c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bf60:	2b01      	cmp	r3, #1
 800bf62:	d101      	bne.n	800bf68 <HAL_SPI_Receive_DMA+0x5c>
 800bf64:	2302      	movs	r3, #2
 800bf66:	e0e7      	b.n	800c138 <HAL_SPI_Receive_DMA+0x22c>
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d002      	beq.n	800bf7c <HAL_SPI_Receive_DMA+0x70>
 800bf76:	88fb      	ldrh	r3, [r7, #6]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d102      	bne.n	800bf82 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bf80:	e0d5      	b.n	800c12e <HAL_SPI_Receive_DMA+0x222>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	2204      	movs	r2, #4
 800bf86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	68ba      	ldr	r2, [r7, #8]
 800bf94:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	88fa      	ldrh	r2, [r7, #6]
 800bf9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	88fa      	ldrh	r2, [r7, #6]
 800bfa2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	689b      	ldr	r3, [r3, #8]
 800bfc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bfc6:	d10f      	bne.n	800bfe8 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bfd6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	681a      	ldr	r2, [r3, #0]
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bfe6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	685a      	ldr	r2, [r3, #4]
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bff6:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	68db      	ldr	r3, [r3, #12]
 800bffc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c000:	d908      	bls.n	800c014 <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	685a      	ldr	r2, [r3, #4]
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c010:	605a      	str	r2, [r3, #4]
 800c012:	e042      	b.n	800c09a <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	685a      	ldr	r2, [r3, #4]
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c022:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c028:	699b      	ldr	r3, [r3, #24]
 800c02a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c02e:	d134      	bne.n	800c09a <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	685a      	ldr	r2, [r3, #4]
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c03e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c046:	b29b      	uxth	r3, r3
 800c048:	f003 0301 	and.w	r3, r3, #1
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d111      	bne.n	800c074 <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	685a      	ldr	r2, [r3, #4]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c05e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c066:	b29b      	uxth	r3, r3
 800c068:	085b      	lsrs	r3, r3, #1
 800c06a:	b29a      	uxth	r2, r3
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c072:	e012      	b.n	800c09a <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	685a      	ldr	r2, [r3, #4]
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c082:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c08a:	b29b      	uxth	r3, r3
 800c08c:	085b      	lsrs	r3, r3, #1
 800c08e:	b29b      	uxth	r3, r3
 800c090:	3301      	adds	r3, #1
 800c092:	b29a      	uxth	r2, r3
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c09e:	4a28      	ldr	r2, [pc, #160]	; (800c140 <HAL_SPI_Receive_DMA+0x234>)
 800c0a0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0a6:	4a27      	ldr	r2, [pc, #156]	; (800c144 <HAL_SPI_Receive_DMA+0x238>)
 800c0a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0ae:	4a26      	ldr	r2, [pc, #152]	; (800c148 <HAL_SPI_Receive_DMA+0x23c>)
 800c0b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	330c      	adds	r3, #12
 800c0c4:	4619      	mov	r1, r3
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0ca:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c0d2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c0d4:	f7fb fe2c 	bl	8007d30 <HAL_DMA_Start_IT>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d008      	beq.n	800c0f0 <HAL_SPI_Receive_DMA+0x1e4>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0e2:	f043 0210 	orr.w	r2, r3, #16
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	75fb      	strb	r3, [r7, #23]

    goto error;
 800c0ee:	e01e      	b.n	800c12e <HAL_SPI_Receive_DMA+0x222>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0fa:	2b40      	cmp	r3, #64	; 0x40
 800c0fc:	d007      	beq.n	800c10e <HAL_SPI_Receive_DMA+0x202>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	681a      	ldr	r2, [r3, #0]
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c10c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	685a      	ldr	r2, [r3, #4]
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f042 0220 	orr.w	r2, r2, #32
 800c11c:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	685a      	ldr	r2, [r3, #4]
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f042 0201 	orr.w	r2, r2, #1
 800c12c:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2200      	movs	r2, #0
 800c132:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c136:	7dfb      	ldrb	r3, [r7, #23]
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3718      	adds	r7, #24
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	0800c95f 	.word	0x0800c95f
 800c144:	0800c80b 	.word	0x0800c80b
 800c148:	0800c997 	.word	0x0800c997

0800c14c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b086      	sub	sp, #24
 800c150:	af00      	add	r7, sp, #0
 800c152:	60f8      	str	r0, [r7, #12]
 800c154:	60b9      	str	r1, [r7, #8]
 800c156:	607a      	str	r2, [r7, #4]
 800c158:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c15a:	2300      	movs	r3, #0
 800c15c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c164:	2b01      	cmp	r3, #1
 800c166:	d101      	bne.n	800c16c <HAL_SPI_TransmitReceive_DMA+0x20>
 800c168:	2302      	movs	r3, #2
 800c16a:	e164      	b.n	800c436 <HAL_SPI_TransmitReceive_DMA+0x2ea>
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2201      	movs	r2, #1
 800c170:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c17a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	685b      	ldr	r3, [r3, #4]
 800c180:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800c182:	7dbb      	ldrb	r3, [r7, #22]
 800c184:	2b01      	cmp	r3, #1
 800c186:	d00d      	beq.n	800c1a4 <HAL_SPI_TransmitReceive_DMA+0x58>
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c18e:	d106      	bne.n	800c19e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	689b      	ldr	r3, [r3, #8]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d102      	bne.n	800c19e <HAL_SPI_TransmitReceive_DMA+0x52>
 800c198:	7dbb      	ldrb	r3, [r7, #22]
 800c19a:	2b04      	cmp	r3, #4
 800c19c:	d002      	beq.n	800c1a4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800c19e:	2302      	movs	r3, #2
 800c1a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c1a2:	e143      	b.n	800c42c <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d005      	beq.n	800c1b6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d002      	beq.n	800c1b6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c1b0:	887b      	ldrh	r3, [r7, #2]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d102      	bne.n	800c1bc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c1ba:	e137      	b.n	800c42c <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c1c2:	b2db      	uxtb	r3, r3
 800c1c4:	2b04      	cmp	r3, #4
 800c1c6:	d003      	beq.n	800c1d0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	2205      	movs	r2, #5
 800c1cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	68ba      	ldr	r2, [r7, #8]
 800c1da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	887a      	ldrh	r2, [r7, #2]
 800c1e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	887a      	ldrh	r2, [r7, #2]
 800c1e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	687a      	ldr	r2, [r7, #4]
 800c1ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	887a      	ldrh	r2, [r7, #2]
 800c1f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	887a      	ldrh	r2, [r7, #2]
 800c1fa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	2200      	movs	r2, #0
 800c202:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	2200      	movs	r2, #0
 800c208:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	685a      	ldr	r2, [r3, #4]
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800c218:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	68db      	ldr	r3, [r3, #12]
 800c21e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c222:	d908      	bls.n	800c236 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	685a      	ldr	r2, [r3, #4]
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c232:	605a      	str	r2, [r3, #4]
 800c234:	e06f      	b.n	800c316 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	685a      	ldr	r2, [r3, #4]
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c244:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c24a:	699b      	ldr	r3, [r3, #24]
 800c24c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c250:	d126      	bne.n	800c2a0 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800c256:	f003 0301 	and.w	r3, r3, #1
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d10f      	bne.n	800c27e <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	685a      	ldr	r2, [r3, #4]
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c26c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c272:	b29b      	uxth	r3, r3
 800c274:	085b      	lsrs	r3, r3, #1
 800c276:	b29a      	uxth	r2, r3
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c27c:	e010      	b.n	800c2a0 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	685a      	ldr	r2, [r3, #4]
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c28c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c292:	b29b      	uxth	r3, r3
 800c294:	085b      	lsrs	r3, r3, #1
 800c296:	b29b      	uxth	r3, r3
 800c298:	3301      	adds	r3, #1
 800c29a:	b29a      	uxth	r2, r3
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2a4:	699b      	ldr	r3, [r3, #24]
 800c2a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c2aa:	d134      	bne.n	800c316 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	685a      	ldr	r2, [r3, #4]
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c2ba:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	f003 0301 	and.w	r3, r3, #1
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d111      	bne.n	800c2f0 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	685a      	ldr	r2, [r3, #4]
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c2da:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c2e2:	b29b      	uxth	r3, r3
 800c2e4:	085b      	lsrs	r3, r3, #1
 800c2e6:	b29a      	uxth	r2, r3
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c2ee:	e012      	b.n	800c316 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	685a      	ldr	r2, [r3, #4]
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c2fe:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c306:	b29b      	uxth	r3, r3
 800c308:	085b      	lsrs	r3, r3, #1
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	3301      	adds	r3, #1
 800c30e:	b29a      	uxth	r2, r3
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c31c:	b2db      	uxtb	r3, r3
 800c31e:	2b04      	cmp	r3, #4
 800c320:	d108      	bne.n	800c334 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c326:	4a46      	ldr	r2, [pc, #280]	; (800c440 <HAL_SPI_TransmitReceive_DMA+0x2f4>)
 800c328:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c32e:	4a45      	ldr	r2, [pc, #276]	; (800c444 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 800c330:	62da      	str	r2, [r3, #44]	; 0x2c
 800c332:	e007      	b.n	800c344 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c338:	4a43      	ldr	r2, [pc, #268]	; (800c448 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 800c33a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c340:	4a42      	ldr	r2, [pc, #264]	; (800c44c <HAL_SPI_TransmitReceive_DMA+0x300>)
 800c342:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c348:	4a41      	ldr	r2, [pc, #260]	; (800c450 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800c34a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c350:	2200      	movs	r2, #0
 800c352:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	330c      	adds	r3, #12
 800c35e:	4619      	mov	r1, r3
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c364:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c36c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c36e:	f7fb fcdf 	bl	8007d30 <HAL_DMA_Start_IT>
 800c372:	4603      	mov	r3, r0
 800c374:	2b00      	cmp	r3, #0
 800c376:	d008      	beq.n	800c38a <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c37c:	f043 0210 	orr.w	r2, r3, #16
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c384:	2301      	movs	r3, #1
 800c386:	75fb      	strb	r3, [r7, #23]

    goto error;
 800c388:	e050      	b.n	800c42c <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	685a      	ldr	r2, [r3, #4]
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f042 0201 	orr.w	r2, r2, #1
 800c398:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c39e:	2200      	movs	r2, #0
 800c3a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3c2:	4619      	mov	r1, r3
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	330c      	adds	r3, #12
 800c3ca:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c3d0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c3d2:	f7fb fcad 	bl	8007d30 <HAL_DMA_Start_IT>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d008      	beq.n	800c3ee <HAL_SPI_TransmitReceive_DMA+0x2a2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c3e0:	f043 0210 	orr.w	r2, r3, #16
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	75fb      	strb	r3, [r7, #23]

    goto error;
 800c3ec:	e01e      	b.n	800c42c <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3f8:	2b40      	cmp	r3, #64	; 0x40
 800c3fa:	d007      	beq.n	800c40c <HAL_SPI_TransmitReceive_DMA+0x2c0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	681a      	ldr	r2, [r3, #0]
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c40a:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	685a      	ldr	r2, [r3, #4]
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	f042 0220 	orr.w	r2, r2, #32
 800c41a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	685a      	ldr	r2, [r3, #4]
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	f042 0202 	orr.w	r2, r2, #2
 800c42a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2200      	movs	r2, #0
 800c430:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c434:	7dfb      	ldrb	r3, [r7, #23]
}
 800c436:	4618      	mov	r0, r3
 800c438:	3718      	adds	r7, #24
 800c43a:	46bd      	mov	sp, r7
 800c43c:	bd80      	pop	{r7, pc}
 800c43e:	bf00      	nop
 800c440:	0800c95f 	.word	0x0800c95f
 800c444:	0800c80b 	.word	0x0800c80b
 800c448:	0800c97b 	.word	0x0800c97b
 800c44c:	0800c8b3 	.word	0x0800c8b3
 800c450:	0800c997 	.word	0x0800c997

0800c454 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b084      	sub	sp, #16
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c45c:	2300      	movs	r3, #0
 800c45e:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c464:	2b00      	cmp	r3, #0
 800c466:	d00f      	beq.n	800c488 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c46c:	4618      	mov	r0, r3
 800c46e:	f7fb fcbf 	bl	8007df0 <HAL_DMA_Abort>
 800c472:	4603      	mov	r3, r0
 800c474:	2b00      	cmp	r3, #0
 800c476:	d007      	beq.n	800c488 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c47c:	f043 0210 	orr.w	r2, r3, #16
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 800c484:	2301      	movs	r3, #1
 800c486:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d00f      	beq.n	800c4b0 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c494:	4618      	mov	r0, r3
 800c496:	f7fb fcab 	bl	8007df0 <HAL_DMA_Abort>
 800c49a:	4603      	mov	r3, r0
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d007      	beq.n	800c4b0 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4a4:	f043 0210 	orr.w	r2, r3, #16
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	685a      	ldr	r2, [r3, #4]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f022 0203 	bic.w	r2, r2, #3
 800c4be:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  return errorcode;
 800c4c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	3710      	adds	r7, #16
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	bd80      	pop	{r7, pc}
	...

0800c4d4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b088      	sub	sp, #32
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	689b      	ldr	r3, [r3, #8]
 800c4ea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c4ec:	69bb      	ldr	r3, [r7, #24]
 800c4ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d10e      	bne.n	800c514 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c4f6:	69bb      	ldr	r3, [r7, #24]
 800c4f8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d009      	beq.n	800c514 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c500:	69fb      	ldr	r3, [r7, #28]
 800c502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c506:	2b00      	cmp	r3, #0
 800c508:	d004      	beq.n	800c514 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	4798      	blx	r3
    return;
 800c512:	e0ce      	b.n	800c6b2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c514:	69bb      	ldr	r3, [r7, #24]
 800c516:	f003 0302 	and.w	r3, r3, #2
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d009      	beq.n	800c532 <HAL_SPI_IRQHandler+0x5e>
 800c51e:	69fb      	ldr	r3, [r7, #28]
 800c520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c524:	2b00      	cmp	r3, #0
 800c526:	d004      	beq.n	800c532 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	4798      	blx	r3
    return;
 800c530:	e0bf      	b.n	800c6b2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c532:	69bb      	ldr	r3, [r7, #24]
 800c534:	f003 0320 	and.w	r3, r3, #32
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d10a      	bne.n	800c552 <HAL_SPI_IRQHandler+0x7e>
 800c53c:	69bb      	ldr	r3, [r7, #24]
 800c53e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c542:	2b00      	cmp	r3, #0
 800c544:	d105      	bne.n	800c552 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c546:	69bb      	ldr	r3, [r7, #24]
 800c548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	f000 80b0 	beq.w	800c6b2 <HAL_SPI_IRQHandler+0x1de>
 800c552:	69fb      	ldr	r3, [r7, #28]
 800c554:	f003 0320 	and.w	r3, r3, #32
 800c558:	2b00      	cmp	r3, #0
 800c55a:	f000 80aa 	beq.w	800c6b2 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c55e:	69bb      	ldr	r3, [r7, #24]
 800c560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c564:	2b00      	cmp	r3, #0
 800c566:	d023      	beq.n	800c5b0 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c56e:	b2db      	uxtb	r3, r3
 800c570:	2b03      	cmp	r3, #3
 800c572:	d011      	beq.n	800c598 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c578:	f043 0204 	orr.w	r2, r3, #4
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c580:	2300      	movs	r3, #0
 800c582:	617b      	str	r3, [r7, #20]
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	68db      	ldr	r3, [r3, #12]
 800c58a:	617b      	str	r3, [r7, #20]
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	689b      	ldr	r3, [r3, #8]
 800c592:	617b      	str	r3, [r7, #20]
 800c594:	697b      	ldr	r3, [r7, #20]
 800c596:	e00b      	b.n	800c5b0 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c598:	2300      	movs	r3, #0
 800c59a:	613b      	str	r3, [r7, #16]
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	68db      	ldr	r3, [r3, #12]
 800c5a2:	613b      	str	r3, [r7, #16]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	689b      	ldr	r3, [r3, #8]
 800c5aa:	613b      	str	r3, [r7, #16]
 800c5ac:	693b      	ldr	r3, [r7, #16]
        return;
 800c5ae:	e080      	b.n	800c6b2 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c5b0:	69bb      	ldr	r3, [r7, #24]
 800c5b2:	f003 0320 	and.w	r3, r3, #32
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d014      	beq.n	800c5e4 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c5be:	f043 0201 	orr.w	r2, r3, #1
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	60fb      	str	r3, [r7, #12]
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	689b      	ldr	r3, [r3, #8]
 800c5d0:	60fb      	str	r3, [r7, #12]
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	681a      	ldr	r2, [r3, #0]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c5e0:	601a      	str	r2, [r3, #0]
 800c5e2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c5e4:	69bb      	ldr	r3, [r7, #24]
 800c5e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d00c      	beq.n	800c608 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c5f2:	f043 0208 	orr.w	r2, r3, #8
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	60bb      	str	r3, [r7, #8]
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	689b      	ldr	r3, [r3, #8]
 800c604:	60bb      	str	r3, [r7, #8]
 800c606:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d04f      	beq.n	800c6b0 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	685a      	ldr	r2, [r3, #4]
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c61e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2201      	movs	r2, #1
 800c624:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c628:	69fb      	ldr	r3, [r7, #28]
 800c62a:	f003 0302 	and.w	r3, r3, #2
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d104      	bne.n	800c63c <HAL_SPI_IRQHandler+0x168>
 800c632:	69fb      	ldr	r3, [r7, #28]
 800c634:	f003 0301 	and.w	r3, r3, #1
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d034      	beq.n	800c6a6 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	685a      	ldr	r2, [r3, #4]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f022 0203 	bic.w	r2, r2, #3
 800c64a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c650:	2b00      	cmp	r3, #0
 800c652:	d011      	beq.n	800c678 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c658:	4a17      	ldr	r2, [pc, #92]	; (800c6b8 <HAL_SPI_IRQHandler+0x1e4>)
 800c65a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c660:	4618      	mov	r0, r3
 800c662:	f7fb fc03 	bl	8007e6c <HAL_DMA_Abort_IT>
 800c666:	4603      	mov	r3, r0
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d005      	beq.n	800c678 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c670:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d016      	beq.n	800c6ae <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c684:	4a0c      	ldr	r2, [pc, #48]	; (800c6b8 <HAL_SPI_IRQHandler+0x1e4>)
 800c686:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c68c:	4618      	mov	r0, r3
 800c68e:	f7fb fbed 	bl	8007e6c <HAL_DMA_Abort_IT>
 800c692:	4603      	mov	r3, r0
 800c694:	2b00      	cmp	r3, #0
 800c696:	d00a      	beq.n	800c6ae <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c69c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800c6a4:	e003      	b.n	800c6ae <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f000 f844 	bl	800c734 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c6ac:	e000      	b.n	800c6b0 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800c6ae:	bf00      	nop
    return;
 800c6b0:	bf00      	nop
  }
}
 800c6b2:	3720      	adds	r7, #32
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	bd80      	pop	{r7, pc}
 800c6b8:	0800c9d7 	.word	0x0800c9d7

0800c6bc <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b083      	sub	sp, #12
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800c6c4:	bf00      	nop
 800c6c6:	370c      	adds	r7, #12
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ce:	4770      	bx	lr

0800c6d0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b083      	sub	sp, #12
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c6d8:	bf00      	nop
 800c6da:	370c      	adds	r7, #12
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e2:	4770      	bx	lr

0800c6e4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c6e4:	b480      	push	{r7}
 800c6e6:	b083      	sub	sp, #12
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c6ec:	bf00      	nop
 800c6ee:	370c      	adds	r7, #12
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f6:	4770      	bx	lr

0800c6f8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c6f8:	b480      	push	{r7}
 800c6fa:	b083      	sub	sp, #12
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800c700:	bf00      	nop
 800c702:	370c      	adds	r7, #12
 800c704:	46bd      	mov	sp, r7
 800c706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70a:	4770      	bx	lr

0800c70c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c70c:	b480      	push	{r7}
 800c70e:	b083      	sub	sp, #12
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c714:	bf00      	nop
 800c716:	370c      	adds	r7, #12
 800c718:	46bd      	mov	sp, r7
 800c71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71e:	4770      	bx	lr

0800c720 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c720:	b480      	push	{r7}
 800c722:	b083      	sub	sp, #12
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c728:	bf00      	nop
 800c72a:	370c      	adds	r7, #12
 800c72c:	46bd      	mov	sp, r7
 800c72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c732:	4770      	bx	lr

0800c734 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c734:	b480      	push	{r7}
 800c736:	b083      	sub	sp, #12
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c73c:	bf00      	nop
 800c73e:	370c      	adds	r7, #12
 800c740:	46bd      	mov	sp, r7
 800c742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c746:	4770      	bx	lr

0800c748 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800c748:	b480      	push	{r7}
 800c74a:	b083      	sub	sp, #12
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c756:	b2db      	uxtb	r3, r3
}
 800c758:	4618      	mov	r0, r3
 800c75a:	370c      	adds	r7, #12
 800c75c:	46bd      	mov	sp, r7
 800c75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c762:	4770      	bx	lr

0800c764 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b086      	sub	sp, #24
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c770:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c772:	f7f9 fe43 	bl	80063fc <HAL_GetTick>
 800c776:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f003 0320 	and.w	r3, r3, #32
 800c782:	2b20      	cmp	r3, #32
 800c784:	d03b      	beq.n	800c7fe <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	685a      	ldr	r2, [r3, #4]
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	f022 0220 	bic.w	r2, r2, #32
 800c794:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	685a      	ldr	r2, [r3, #4]
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f022 0202 	bic.w	r2, r2, #2
 800c7a4:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c7a6:	693a      	ldr	r2, [r7, #16]
 800c7a8:	2164      	movs	r1, #100	; 0x64
 800c7aa:	6978      	ldr	r0, [r7, #20]
 800c7ac:	f000 fa9e 	bl	800ccec <SPI_EndRxTxTransaction>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d005      	beq.n	800c7c2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c7b6:	697b      	ldr	r3, [r7, #20]
 800c7b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c7ba:	f043 0220 	orr.w	r2, r3, #32
 800c7be:	697b      	ldr	r3, [r7, #20]
 800c7c0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	689b      	ldr	r3, [r3, #8]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d10a      	bne.n	800c7e0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	60fb      	str	r3, [r7, #12]
 800c7ce:	697b      	ldr	r3, [r7, #20]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	68db      	ldr	r3, [r3, #12]
 800c7d4:	60fb      	str	r3, [r7, #12]
 800c7d6:	697b      	ldr	r3, [r7, #20]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	689b      	ldr	r3, [r3, #8]
 800c7dc:	60fb      	str	r3, [r7, #12]
 800c7de:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	2201      	movs	r2, #1
 800c7ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d003      	beq.n	800c7fe <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c7f6:	6978      	ldr	r0, [r7, #20]
 800c7f8:	f7ff ff9c 	bl	800c734 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c7fc:	e002      	b.n	800c804 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800c7fe:	6978      	ldr	r0, [r7, #20]
 800c800:	f7ff ff5c 	bl	800c6bc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c804:	3718      	adds	r7, #24
 800c806:	46bd      	mov	sp, r7
 800c808:	bd80      	pop	{r7, pc}

0800c80a <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c80a:	b580      	push	{r7, lr}
 800c80c:	b084      	sub	sp, #16
 800c80e:	af00      	add	r7, sp, #0
 800c810:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c816:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c818:	f7f9 fdf0 	bl	80063fc <HAL_GetTick>
 800c81c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f003 0320 	and.w	r3, r3, #32
 800c828:	2b20      	cmp	r3, #32
 800c82a:	d03c      	beq.n	800c8a6 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	685a      	ldr	r2, [r3, #4]
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	f022 0220 	bic.w	r2, r2, #32
 800c83a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	689b      	ldr	r3, [r3, #8]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d10d      	bne.n	800c860 <SPI_DMAReceiveCplt+0x56>
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	685b      	ldr	r3, [r3, #4]
 800c848:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c84c:	d108      	bne.n	800c860 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	685a      	ldr	r2, [r3, #4]
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f022 0203 	bic.w	r2, r2, #3
 800c85c:	605a      	str	r2, [r3, #4]
 800c85e:	e007      	b.n	800c870 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	685a      	ldr	r2, [r3, #4]
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	f022 0201 	bic.w	r2, r2, #1
 800c86e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c870:	68ba      	ldr	r2, [r7, #8]
 800c872:	2164      	movs	r1, #100	; 0x64
 800c874:	68f8      	ldr	r0, [r7, #12]
 800c876:	f000 f9e1 	bl	800cc3c <SPI_EndRxTransaction>
 800c87a:	4603      	mov	r3, r0
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d002      	beq.n	800c886 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	2220      	movs	r2, #32
 800c884:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	2200      	movs	r2, #0
 800c88a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	2201      	movs	r2, #1
 800c892:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d003      	beq.n	800c8a6 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c89e:	68f8      	ldr	r0, [r7, #12]
 800c8a0:	f7ff ff48 	bl	800c734 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c8a4:	e002      	b.n	800c8ac <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800c8a6:	68f8      	ldr	r0, [r7, #12]
 800c8a8:	f7ff ff12 	bl	800c6d0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c8ac:	3710      	adds	r7, #16
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	bd80      	pop	{r7, pc}

0800c8b2 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c8b2:	b580      	push	{r7, lr}
 800c8b4:	b084      	sub	sp, #16
 800c8b6:	af00      	add	r7, sp, #0
 800c8b8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8be:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c8c0:	f7f9 fd9c 	bl	80063fc <HAL_GetTick>
 800c8c4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	f003 0320 	and.w	r3, r3, #32
 800c8d0:	2b20      	cmp	r3, #32
 800c8d2:	d030      	beq.n	800c936 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	685a      	ldr	r2, [r3, #4]
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	f022 0220 	bic.w	r2, r2, #32
 800c8e2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c8e4:	68ba      	ldr	r2, [r7, #8]
 800c8e6:	2164      	movs	r1, #100	; 0x64
 800c8e8:	68f8      	ldr	r0, [r7, #12]
 800c8ea:	f000 f9ff 	bl	800ccec <SPI_EndRxTxTransaction>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d005      	beq.n	800c900 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c8f8:	f043 0220 	orr.w	r2, r3, #32
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	685a      	ldr	r2, [r3, #4]
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	f022 0203 	bic.w	r2, r2, #3
 800c90e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	2200      	movs	r2, #0
 800c914:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2200      	movs	r2, #0
 800c91a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	2201      	movs	r2, #1
 800c922:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d003      	beq.n	800c936 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c92e:	68f8      	ldr	r0, [r7, #12]
 800c930:	f7ff ff00 	bl	800c734 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c934:	e002      	b.n	800c93c <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800c936:	68f8      	ldr	r0, [r7, #12]
 800c938:	f7ff fed4 	bl	800c6e4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c93c:	3710      	adds	r7, #16
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}

0800c942 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c942:	b580      	push	{r7, lr}
 800c944:	b084      	sub	sp, #16
 800c946:	af00      	add	r7, sp, #0
 800c948:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c94e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c950:	68f8      	ldr	r0, [r7, #12]
 800c952:	f7ff fed1 	bl	800c6f8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c956:	bf00      	nop
 800c958:	3710      	adds	r7, #16
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}

0800c95e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c95e:	b580      	push	{r7, lr}
 800c960:	b084      	sub	sp, #16
 800c962:	af00      	add	r7, sp, #0
 800c964:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c96a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800c96c:	68f8      	ldr	r0, [r7, #12]
 800c96e:	f7ff fecd 	bl	800c70c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c972:	bf00      	nop
 800c974:	3710      	adds	r7, #16
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}

0800c97a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c97a:	b580      	push	{r7, lr}
 800c97c:	b084      	sub	sp, #16
 800c97e:	af00      	add	r7, sp, #0
 800c980:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c986:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800c988:	68f8      	ldr	r0, [r7, #12]
 800c98a:	f7ff fec9 	bl	800c720 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c98e:	bf00      	nop
 800c990:	3710      	adds	r7, #16
 800c992:	46bd      	mov	sp, r7
 800c994:	bd80      	pop	{r7, pc}

0800c996 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c996:	b580      	push	{r7, lr}
 800c998:	b084      	sub	sp, #16
 800c99a:	af00      	add	r7, sp, #0
 800c99c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9a2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	685a      	ldr	r2, [r3, #4]
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	f022 0203 	bic.w	r2, r2, #3
 800c9b2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c9b8:	f043 0210 	orr.w	r2, r3, #16
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	2201      	movs	r2, #1
 800c9c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c9c8:	68f8      	ldr	r0, [r7, #12]
 800c9ca:	f7ff feb3 	bl	800c734 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c9ce:	bf00      	nop
 800c9d0:	3710      	adds	r7, #16
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	bd80      	pop	{r7, pc}

0800c9d6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c9d6:	b580      	push	{r7, lr}
 800c9d8:	b084      	sub	sp, #16
 800c9da:	af00      	add	r7, sp, #0
 800c9dc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9e2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c9f2:	68f8      	ldr	r0, [r7, #12]
 800c9f4:	f7ff fe9e 	bl	800c734 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c9f8:	bf00      	nop
 800c9fa:	3710      	adds	r7, #16
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}

0800ca00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b088      	sub	sp, #32
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	60f8      	str	r0, [r7, #12]
 800ca08:	60b9      	str	r1, [r7, #8]
 800ca0a:	603b      	str	r3, [r7, #0]
 800ca0c:	4613      	mov	r3, r2
 800ca0e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ca10:	f7f9 fcf4 	bl	80063fc <HAL_GetTick>
 800ca14:	4602      	mov	r2, r0
 800ca16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca18:	1a9b      	subs	r3, r3, r2
 800ca1a:	683a      	ldr	r2, [r7, #0]
 800ca1c:	4413      	add	r3, r2
 800ca1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ca20:	f7f9 fcec 	bl	80063fc <HAL_GetTick>
 800ca24:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ca26:	4b39      	ldr	r3, [pc, #228]	; (800cb0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	015b      	lsls	r3, r3, #5
 800ca2c:	0d1b      	lsrs	r3, r3, #20
 800ca2e:	69fa      	ldr	r2, [r7, #28]
 800ca30:	fb02 f303 	mul.w	r3, r2, r3
 800ca34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ca36:	e054      	b.n	800cae2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca3e:	d050      	beq.n	800cae2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ca40:	f7f9 fcdc 	bl	80063fc <HAL_GetTick>
 800ca44:	4602      	mov	r2, r0
 800ca46:	69bb      	ldr	r3, [r7, #24]
 800ca48:	1ad3      	subs	r3, r2, r3
 800ca4a:	69fa      	ldr	r2, [r7, #28]
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d902      	bls.n	800ca56 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ca50:	69fb      	ldr	r3, [r7, #28]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d13d      	bne.n	800cad2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	685a      	ldr	r2, [r3, #4]
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ca64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	685b      	ldr	r3, [r3, #4]
 800ca6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca6e:	d111      	bne.n	800ca94 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	689b      	ldr	r3, [r3, #8]
 800ca74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca78:	d004      	beq.n	800ca84 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	689b      	ldr	r3, [r3, #8]
 800ca7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca82:	d107      	bne.n	800ca94 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	681a      	ldr	r2, [r3, #0]
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ca9c:	d10f      	bne.n	800cabe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	681a      	ldr	r2, [r3, #0]
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800caac:	601a      	str	r2, [r3, #0]
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	681a      	ldr	r2, [r3, #0]
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cabc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	2201      	movs	r2, #1
 800cac2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	2200      	movs	r2, #0
 800caca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cace:	2303      	movs	r3, #3
 800cad0:	e017      	b.n	800cb02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cad2:	697b      	ldr	r3, [r7, #20]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d101      	bne.n	800cadc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cad8:	2300      	movs	r3, #0
 800cada:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	3b01      	subs	r3, #1
 800cae0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	689a      	ldr	r2, [r3, #8]
 800cae8:	68bb      	ldr	r3, [r7, #8]
 800caea:	4013      	ands	r3, r2
 800caec:	68ba      	ldr	r2, [r7, #8]
 800caee:	429a      	cmp	r2, r3
 800caf0:	bf0c      	ite	eq
 800caf2:	2301      	moveq	r3, #1
 800caf4:	2300      	movne	r3, #0
 800caf6:	b2db      	uxtb	r3, r3
 800caf8:	461a      	mov	r2, r3
 800cafa:	79fb      	ldrb	r3, [r7, #7]
 800cafc:	429a      	cmp	r2, r3
 800cafe:	d19b      	bne.n	800ca38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cb00:	2300      	movs	r3, #0
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3720      	adds	r7, #32
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}
 800cb0a:	bf00      	nop
 800cb0c:	20000024 	.word	0x20000024

0800cb10 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b08a      	sub	sp, #40	; 0x28
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	60f8      	str	r0, [r7, #12]
 800cb18:	60b9      	str	r1, [r7, #8]
 800cb1a:	607a      	str	r2, [r7, #4]
 800cb1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800cb1e:	2300      	movs	r3, #0
 800cb20:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cb22:	f7f9 fc6b 	bl	80063fc <HAL_GetTick>
 800cb26:	4602      	mov	r2, r0
 800cb28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb2a:	1a9b      	subs	r3, r3, r2
 800cb2c:	683a      	ldr	r2, [r7, #0]
 800cb2e:	4413      	add	r3, r2
 800cb30:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800cb32:	f7f9 fc63 	bl	80063fc <HAL_GetTick>
 800cb36:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	330c      	adds	r3, #12
 800cb3e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cb40:	4b3d      	ldr	r3, [pc, #244]	; (800cc38 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800cb42:	681a      	ldr	r2, [r3, #0]
 800cb44:	4613      	mov	r3, r2
 800cb46:	009b      	lsls	r3, r3, #2
 800cb48:	4413      	add	r3, r2
 800cb4a:	00da      	lsls	r2, r3, #3
 800cb4c:	1ad3      	subs	r3, r2, r3
 800cb4e:	0d1b      	lsrs	r3, r3, #20
 800cb50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb52:	fb02 f303 	mul.w	r3, r2, r3
 800cb56:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800cb58:	e060      	b.n	800cc1c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800cb60:	d107      	bne.n	800cb72 <SPI_WaitFifoStateUntilTimeout+0x62>
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d104      	bne.n	800cb72 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800cb68:	69fb      	ldr	r3, [r7, #28]
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	b2db      	uxtb	r3, r3
 800cb6e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800cb70:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb78:	d050      	beq.n	800cc1c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cb7a:	f7f9 fc3f 	bl	80063fc <HAL_GetTick>
 800cb7e:	4602      	mov	r2, r0
 800cb80:	6a3b      	ldr	r3, [r7, #32]
 800cb82:	1ad3      	subs	r3, r2, r3
 800cb84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb86:	429a      	cmp	r2, r3
 800cb88:	d902      	bls.n	800cb90 <SPI_WaitFifoStateUntilTimeout+0x80>
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d13d      	bne.n	800cc0c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	685a      	ldr	r2, [r3, #4]
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cb9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	685b      	ldr	r3, [r3, #4]
 800cba4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cba8:	d111      	bne.n	800cbce <SPI_WaitFifoStateUntilTimeout+0xbe>
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	689b      	ldr	r3, [r3, #8]
 800cbae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cbb2:	d004      	beq.n	800cbbe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	689b      	ldr	r3, [r3, #8]
 800cbb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbbc:	d107      	bne.n	800cbce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	681a      	ldr	r2, [r3, #0]
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cbcc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cbd6:	d10f      	bne.n	800cbf8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	681a      	ldr	r2, [r3, #0]
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cbe6:	601a      	str	r2, [r3, #0]
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	681a      	ldr	r2, [r3, #0]
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cbf6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	2201      	movs	r2, #1
 800cbfc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	2200      	movs	r2, #0
 800cc04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cc08:	2303      	movs	r3, #3
 800cc0a:	e010      	b.n	800cc2e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cc0c:	69bb      	ldr	r3, [r7, #24]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d101      	bne.n	800cc16 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800cc12:	2300      	movs	r3, #0
 800cc14:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800cc16:	69bb      	ldr	r3, [r7, #24]
 800cc18:	3b01      	subs	r3, #1
 800cc1a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	689a      	ldr	r2, [r3, #8]
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	4013      	ands	r3, r2
 800cc26:	687a      	ldr	r2, [r7, #4]
 800cc28:	429a      	cmp	r2, r3
 800cc2a:	d196      	bne.n	800cb5a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800cc2c:	2300      	movs	r3, #0
}
 800cc2e:	4618      	mov	r0, r3
 800cc30:	3728      	adds	r7, #40	; 0x28
 800cc32:	46bd      	mov	sp, r7
 800cc34:	bd80      	pop	{r7, pc}
 800cc36:	bf00      	nop
 800cc38:	20000024 	.word	0x20000024

0800cc3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b086      	sub	sp, #24
 800cc40:	af02      	add	r7, sp, #8
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	60b9      	str	r1, [r7, #8]
 800cc46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc50:	d111      	bne.n	800cc76 <SPI_EndRxTransaction+0x3a>
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	689b      	ldr	r3, [r3, #8]
 800cc56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc5a:	d004      	beq.n	800cc66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	689b      	ldr	r3, [r3, #8]
 800cc60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc64:	d107      	bne.n	800cc76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cc74:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	9300      	str	r3, [sp, #0]
 800cc7a:	68bb      	ldr	r3, [r7, #8]
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	2180      	movs	r1, #128	; 0x80
 800cc80:	68f8      	ldr	r0, [r7, #12]
 800cc82:	f7ff febd 	bl	800ca00 <SPI_WaitFlagStateUntilTimeout>
 800cc86:	4603      	mov	r3, r0
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d007      	beq.n	800cc9c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc90:	f043 0220 	orr.w	r2, r3, #32
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cc98:	2303      	movs	r3, #3
 800cc9a:	e023      	b.n	800cce4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	685b      	ldr	r3, [r3, #4]
 800cca0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cca4:	d11d      	bne.n	800cce2 <SPI_EndRxTransaction+0xa6>
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	689b      	ldr	r3, [r3, #8]
 800ccaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ccae:	d004      	beq.n	800ccba <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	689b      	ldr	r3, [r3, #8]
 800ccb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccb8:	d113      	bne.n	800cce2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	9300      	str	r3, [sp, #0]
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800ccc6:	68f8      	ldr	r0, [r7, #12]
 800ccc8:	f7ff ff22 	bl	800cb10 <SPI_WaitFifoStateUntilTimeout>
 800cccc:	4603      	mov	r3, r0
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d007      	beq.n	800cce2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ccd6:	f043 0220 	orr.w	r2, r3, #32
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800ccde:	2303      	movs	r3, #3
 800cce0:	e000      	b.n	800cce4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800cce2:	2300      	movs	r3, #0
}
 800cce4:	4618      	mov	r0, r3
 800cce6:	3710      	adds	r7, #16
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}

0800ccec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b086      	sub	sp, #24
 800ccf0:	af02      	add	r7, sp, #8
 800ccf2:	60f8      	str	r0, [r7, #12]
 800ccf4:	60b9      	str	r1, [r7, #8]
 800ccf6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	9300      	str	r3, [sp, #0]
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800cd04:	68f8      	ldr	r0, [r7, #12]
 800cd06:	f7ff ff03 	bl	800cb10 <SPI_WaitFifoStateUntilTimeout>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d007      	beq.n	800cd20 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd14:	f043 0220 	orr.w	r2, r3, #32
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cd1c:	2303      	movs	r3, #3
 800cd1e:	e027      	b.n	800cd70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	9300      	str	r3, [sp, #0]
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	2200      	movs	r2, #0
 800cd28:	2180      	movs	r1, #128	; 0x80
 800cd2a:	68f8      	ldr	r0, [r7, #12]
 800cd2c:	f7ff fe68 	bl	800ca00 <SPI_WaitFlagStateUntilTimeout>
 800cd30:	4603      	mov	r3, r0
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d007      	beq.n	800cd46 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd3a:	f043 0220 	orr.w	r2, r3, #32
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cd42:	2303      	movs	r3, #3
 800cd44:	e014      	b.n	800cd70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	9300      	str	r3, [sp, #0]
 800cd4a:	68bb      	ldr	r3, [r7, #8]
 800cd4c:	2200      	movs	r2, #0
 800cd4e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cd52:	68f8      	ldr	r0, [r7, #12]
 800cd54:	f7ff fedc 	bl	800cb10 <SPI_WaitFifoStateUntilTimeout>
 800cd58:	4603      	mov	r3, r0
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d007      	beq.n	800cd6e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd62:	f043 0220 	orr.w	r2, r3, #32
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cd6a:	2303      	movs	r3, #3
 800cd6c:	e000      	b.n	800cd70 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800cd6e:	2300      	movs	r3, #0
}
 800cd70:	4618      	mov	r0, r3
 800cd72:	3710      	adds	r7, #16
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}

0800cd78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d101      	bne.n	800cd8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cd86:	2301      	movs	r3, #1
 800cd88:	e049      	b.n	800ce1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd90:	b2db      	uxtb	r3, r3
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d106      	bne.n	800cda4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f7f8 feae 	bl	8005b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2202      	movs	r2, #2
 800cda8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681a      	ldr	r2, [r3, #0]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	3304      	adds	r3, #4
 800cdb4:	4619      	mov	r1, r3
 800cdb6:	4610      	mov	r0, r2
 800cdb8:	f000 fb02 	bl	800d3c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	2201      	movs	r2, #1
 800cdc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2201      	movs	r2, #1
 800cdd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	2201      	movs	r2, #1
 800cde0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	2201      	movs	r2, #1
 800cde8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	2201      	movs	r2, #1
 800cdf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2201      	movs	r2, #1
 800ce00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2201      	movs	r2, #1
 800ce08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2201      	movs	r2, #1
 800ce10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	2201      	movs	r2, #1
 800ce18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	3708      	adds	r7, #8
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}
	...

0800ce28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ce28:	b480      	push	{r7}
 800ce2a:	b085      	sub	sp, #20
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce36:	b2db      	uxtb	r3, r3
 800ce38:	2b01      	cmp	r3, #1
 800ce3a:	d001      	beq.n	800ce40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ce3c:	2301      	movs	r3, #1
 800ce3e:	e033      	b.n	800cea8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2202      	movs	r2, #2
 800ce44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	4a19      	ldr	r2, [pc, #100]	; (800ceb4 <HAL_TIM_Base_Start+0x8c>)
 800ce4e:	4293      	cmp	r3, r2
 800ce50:	d009      	beq.n	800ce66 <HAL_TIM_Base_Start+0x3e>
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce5a:	d004      	beq.n	800ce66 <HAL_TIM_Base_Start+0x3e>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	4a15      	ldr	r2, [pc, #84]	; (800ceb8 <HAL_TIM_Base_Start+0x90>)
 800ce62:	4293      	cmp	r3, r2
 800ce64:	d115      	bne.n	800ce92 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	689a      	ldr	r2, [r3, #8]
 800ce6c:	4b13      	ldr	r3, [pc, #76]	; (800cebc <HAL_TIM_Base_Start+0x94>)
 800ce6e:	4013      	ands	r3, r2
 800ce70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2b06      	cmp	r3, #6
 800ce76:	d015      	beq.n	800cea4 <HAL_TIM_Base_Start+0x7c>
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce7e:	d011      	beq.n	800cea4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	681a      	ldr	r2, [r3, #0]
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	f042 0201 	orr.w	r2, r2, #1
 800ce8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce90:	e008      	b.n	800cea4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	681a      	ldr	r2, [r3, #0]
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f042 0201 	orr.w	r2, r2, #1
 800cea0:	601a      	str	r2, [r3, #0]
 800cea2:	e000      	b.n	800cea6 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cea4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cea6:	2300      	movs	r3, #0
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	3714      	adds	r7, #20
 800ceac:	46bd      	mov	sp, r7
 800ceae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb2:	4770      	bx	lr
 800ceb4:	40012c00 	.word	0x40012c00
 800ceb8:	40014000 	.word	0x40014000
 800cebc:	00010007 	.word	0x00010007

0800cec0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cec0:	b480      	push	{r7}
 800cec2:	b085      	sub	sp, #20
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cece:	b2db      	uxtb	r3, r3
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	d001      	beq.n	800ced8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ced4:	2301      	movs	r3, #1
 800ced6:	e03b      	b.n	800cf50 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2202      	movs	r2, #2
 800cedc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	68da      	ldr	r2, [r3, #12]
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	f042 0201 	orr.w	r2, r2, #1
 800ceee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	4a19      	ldr	r2, [pc, #100]	; (800cf5c <HAL_TIM_Base_Start_IT+0x9c>)
 800cef6:	4293      	cmp	r3, r2
 800cef8:	d009      	beq.n	800cf0e <HAL_TIM_Base_Start_IT+0x4e>
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cf02:	d004      	beq.n	800cf0e <HAL_TIM_Base_Start_IT+0x4e>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	4a15      	ldr	r2, [pc, #84]	; (800cf60 <HAL_TIM_Base_Start_IT+0xa0>)
 800cf0a:	4293      	cmp	r3, r2
 800cf0c:	d115      	bne.n	800cf3a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	689a      	ldr	r2, [r3, #8]
 800cf14:	4b13      	ldr	r3, [pc, #76]	; (800cf64 <HAL_TIM_Base_Start_IT+0xa4>)
 800cf16:	4013      	ands	r3, r2
 800cf18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	2b06      	cmp	r3, #6
 800cf1e:	d015      	beq.n	800cf4c <HAL_TIM_Base_Start_IT+0x8c>
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf26:	d011      	beq.n	800cf4c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	681a      	ldr	r2, [r3, #0]
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f042 0201 	orr.w	r2, r2, #1
 800cf36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf38:	e008      	b.n	800cf4c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	681a      	ldr	r2, [r3, #0]
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	f042 0201 	orr.w	r2, r2, #1
 800cf48:	601a      	str	r2, [r3, #0]
 800cf4a:	e000      	b.n	800cf4e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cf4e:	2300      	movs	r3, #0
}
 800cf50:	4618      	mov	r0, r3
 800cf52:	3714      	adds	r7, #20
 800cf54:	46bd      	mov	sp, r7
 800cf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5a:	4770      	bx	lr
 800cf5c:	40012c00 	.word	0x40012c00
 800cf60:	40014000 	.word	0x40014000
 800cf64:	00010007 	.word	0x00010007

0800cf68 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cf68:	b480      	push	{r7}
 800cf6a:	b083      	sub	sp, #12
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	68da      	ldr	r2, [r3, #12]
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	f022 0201 	bic.w	r2, r2, #1
 800cf7e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	6a1a      	ldr	r2, [r3, #32]
 800cf86:	f241 1311 	movw	r3, #4369	; 0x1111
 800cf8a:	4013      	ands	r3, r2
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d10f      	bne.n	800cfb0 <HAL_TIM_Base_Stop_IT+0x48>
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	6a1a      	ldr	r2, [r3, #32]
 800cf96:	f240 4344 	movw	r3, #1092	; 0x444
 800cf9a:	4013      	ands	r3, r2
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d107      	bne.n	800cfb0 <HAL_TIM_Base_Stop_IT+0x48>
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	681a      	ldr	r2, [r3, #0]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	f022 0201 	bic.w	r2, r2, #1
 800cfae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800cfb8:	2300      	movs	r3, #0
}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	370c      	adds	r7, #12
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc4:	4770      	bx	lr

0800cfc6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cfc6:	b580      	push	{r7, lr}
 800cfc8:	b084      	sub	sp, #16
 800cfca:	af00      	add	r7, sp, #0
 800cfcc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	68db      	ldr	r3, [r3, #12]
 800cfd4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	691b      	ldr	r3, [r3, #16]
 800cfdc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	f003 0302 	and.w	r3, r3, #2
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d020      	beq.n	800d02a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	f003 0302 	and.w	r3, r3, #2
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d01b      	beq.n	800d02a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f06f 0202 	mvn.w	r2, #2
 800cffa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2201      	movs	r2, #1
 800d000:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	699b      	ldr	r3, [r3, #24]
 800d008:	f003 0303 	and.w	r3, r3, #3
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d003      	beq.n	800d018 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f000 f9b7 	bl	800d384 <HAL_TIM_IC_CaptureCallback>
 800d016:	e005      	b.n	800d024 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f000 f9a9 	bl	800d370 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f000 f9ba 	bl	800d398 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	2200      	movs	r2, #0
 800d028:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	f003 0304 	and.w	r3, r3, #4
 800d030:	2b00      	cmp	r3, #0
 800d032:	d020      	beq.n	800d076 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	f003 0304 	and.w	r3, r3, #4
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d01b      	beq.n	800d076 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	f06f 0204 	mvn.w	r2, #4
 800d046:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2202      	movs	r2, #2
 800d04c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	699b      	ldr	r3, [r3, #24]
 800d054:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d003      	beq.n	800d064 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d05c:	6878      	ldr	r0, [r7, #4]
 800d05e:	f000 f991 	bl	800d384 <HAL_TIM_IC_CaptureCallback>
 800d062:	e005      	b.n	800d070 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f000 f983 	bl	800d370 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f000 f994 	bl	800d398 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	2200      	movs	r2, #0
 800d074:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	f003 0308 	and.w	r3, r3, #8
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d020      	beq.n	800d0c2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	f003 0308 	and.w	r3, r3, #8
 800d086:	2b00      	cmp	r3, #0
 800d088:	d01b      	beq.n	800d0c2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f06f 0208 	mvn.w	r2, #8
 800d092:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2204      	movs	r2, #4
 800d098:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	69db      	ldr	r3, [r3, #28]
 800d0a0:	f003 0303 	and.w	r3, r3, #3
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d003      	beq.n	800d0b0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f000 f96b 	bl	800d384 <HAL_TIM_IC_CaptureCallback>
 800d0ae:	e005      	b.n	800d0bc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0b0:	6878      	ldr	r0, [r7, #4]
 800d0b2:	f000 f95d 	bl	800d370 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0b6:	6878      	ldr	r0, [r7, #4]
 800d0b8:	f000 f96e 	bl	800d398 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	f003 0310 	and.w	r3, r3, #16
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d020      	beq.n	800d10e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	f003 0310 	and.w	r3, r3, #16
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d01b      	beq.n	800d10e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	f06f 0210 	mvn.w	r2, #16
 800d0de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2208      	movs	r2, #8
 800d0e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	69db      	ldr	r3, [r3, #28]
 800d0ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d003      	beq.n	800d0fc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	f000 f945 	bl	800d384 <HAL_TIM_IC_CaptureCallback>
 800d0fa:	e005      	b.n	800d108 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f000 f937 	bl	800d370 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d102:	6878      	ldr	r0, [r7, #4]
 800d104:	f000 f948 	bl	800d398 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2200      	movs	r2, #0
 800d10c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	f003 0301 	and.w	r3, r3, #1
 800d114:	2b00      	cmp	r3, #0
 800d116:	d00c      	beq.n	800d132 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	f003 0301 	and.w	r3, r3, #1
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d007      	beq.n	800d132 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	f06f 0201 	mvn.w	r2, #1
 800d12a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d12c:	6878      	ldr	r0, [r7, #4]
 800d12e:	f000 f915 	bl	800d35c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800d132:	68bb      	ldr	r3, [r7, #8]
 800d134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d00c      	beq.n	800d156 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d142:	2b00      	cmp	r3, #0
 800d144:	d007      	beq.n	800d156 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d14e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d150:	6878      	ldr	r0, [r7, #4]
 800d152:	f000 faa3 	bl	800d69c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d156:	68bb      	ldr	r3, [r7, #8]
 800d158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d00c      	beq.n	800d17a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d166:	2b00      	cmp	r3, #0
 800d168:	d007      	beq.n	800d17a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d172:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f000 fa9b 	bl	800d6b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d17a:	68bb      	ldr	r3, [r7, #8]
 800d17c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d180:	2b00      	cmp	r3, #0
 800d182:	d00c      	beq.n	800d19e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d007      	beq.n	800d19e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d198:	6878      	ldr	r0, [r7, #4]
 800d19a:	f000 f907 	bl	800d3ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d19e:	68bb      	ldr	r3, [r7, #8]
 800d1a0:	f003 0320 	and.w	r3, r3, #32
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d00c      	beq.n	800d1c2 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	f003 0320 	and.w	r3, r3, #32
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d007      	beq.n	800d1c2 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	f06f 0220 	mvn.w	r2, #32
 800d1ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d1bc:	6878      	ldr	r0, [r7, #4]
 800d1be:	f000 fa63 	bl	800d688 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d1c2:	bf00      	nop
 800d1c4:	3710      	adds	r7, #16
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bd80      	pop	{r7, pc}

0800d1ca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d1ca:	b580      	push	{r7, lr}
 800d1cc:	b084      	sub	sp, #16
 800d1ce:	af00      	add	r7, sp, #0
 800d1d0:	6078      	str	r0, [r7, #4]
 800d1d2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d1de:	2b01      	cmp	r3, #1
 800d1e0:	d101      	bne.n	800d1e6 <HAL_TIM_ConfigClockSource+0x1c>
 800d1e2:	2302      	movs	r3, #2
 800d1e4:	e0b6      	b.n	800d354 <HAL_TIM_ConfigClockSource+0x18a>
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	2201      	movs	r2, #1
 800d1ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2202      	movs	r2, #2
 800d1f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	689b      	ldr	r3, [r3, #8]
 800d1fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d204:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d208:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d210:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	68ba      	ldr	r2, [r7, #8]
 800d218:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d222:	d03e      	beq.n	800d2a2 <HAL_TIM_ConfigClockSource+0xd8>
 800d224:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d228:	f200 8087 	bhi.w	800d33a <HAL_TIM_ConfigClockSource+0x170>
 800d22c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d230:	f000 8086 	beq.w	800d340 <HAL_TIM_ConfigClockSource+0x176>
 800d234:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d238:	d87f      	bhi.n	800d33a <HAL_TIM_ConfigClockSource+0x170>
 800d23a:	2b70      	cmp	r3, #112	; 0x70
 800d23c:	d01a      	beq.n	800d274 <HAL_TIM_ConfigClockSource+0xaa>
 800d23e:	2b70      	cmp	r3, #112	; 0x70
 800d240:	d87b      	bhi.n	800d33a <HAL_TIM_ConfigClockSource+0x170>
 800d242:	2b60      	cmp	r3, #96	; 0x60
 800d244:	d050      	beq.n	800d2e8 <HAL_TIM_ConfigClockSource+0x11e>
 800d246:	2b60      	cmp	r3, #96	; 0x60
 800d248:	d877      	bhi.n	800d33a <HAL_TIM_ConfigClockSource+0x170>
 800d24a:	2b50      	cmp	r3, #80	; 0x50
 800d24c:	d03c      	beq.n	800d2c8 <HAL_TIM_ConfigClockSource+0xfe>
 800d24e:	2b50      	cmp	r3, #80	; 0x50
 800d250:	d873      	bhi.n	800d33a <HAL_TIM_ConfigClockSource+0x170>
 800d252:	2b40      	cmp	r3, #64	; 0x40
 800d254:	d058      	beq.n	800d308 <HAL_TIM_ConfigClockSource+0x13e>
 800d256:	2b40      	cmp	r3, #64	; 0x40
 800d258:	d86f      	bhi.n	800d33a <HAL_TIM_ConfigClockSource+0x170>
 800d25a:	2b30      	cmp	r3, #48	; 0x30
 800d25c:	d064      	beq.n	800d328 <HAL_TIM_ConfigClockSource+0x15e>
 800d25e:	2b30      	cmp	r3, #48	; 0x30
 800d260:	d86b      	bhi.n	800d33a <HAL_TIM_ConfigClockSource+0x170>
 800d262:	2b20      	cmp	r3, #32
 800d264:	d060      	beq.n	800d328 <HAL_TIM_ConfigClockSource+0x15e>
 800d266:	2b20      	cmp	r3, #32
 800d268:	d867      	bhi.n	800d33a <HAL_TIM_ConfigClockSource+0x170>
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d05c      	beq.n	800d328 <HAL_TIM_ConfigClockSource+0x15e>
 800d26e:	2b10      	cmp	r3, #16
 800d270:	d05a      	beq.n	800d328 <HAL_TIM_ConfigClockSource+0x15e>
 800d272:	e062      	b.n	800d33a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d280:	683b      	ldr	r3, [r7, #0]
 800d282:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d284:	f000 f97a 	bl	800d57c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	689b      	ldr	r3, [r3, #8]
 800d28e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d296:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	68ba      	ldr	r2, [r7, #8]
 800d29e:	609a      	str	r2, [r3, #8]
      break;
 800d2a0:	e04f      	b.n	800d342 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d2b2:	f000 f963 	bl	800d57c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	689a      	ldr	r2, [r3, #8]
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d2c4:	609a      	str	r2, [r3, #8]
      break;
 800d2c6:	e03c      	b.n	800d342 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d2d4:	461a      	mov	r2, r3
 800d2d6:	f000 f8d7 	bl	800d488 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	2150      	movs	r1, #80	; 0x50
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	f000 f930 	bl	800d546 <TIM_ITRx_SetConfig>
      break;
 800d2e6:	e02c      	b.n	800d342 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d2ec:	683b      	ldr	r3, [r7, #0]
 800d2ee:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	f000 f8f6 	bl	800d4e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	2160      	movs	r1, #96	; 0x60
 800d300:	4618      	mov	r0, r3
 800d302:	f000 f920 	bl	800d546 <TIM_ITRx_SetConfig>
      break;
 800d306:	e01c      	b.n	800d342 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d30c:	683b      	ldr	r3, [r7, #0]
 800d30e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d314:	461a      	mov	r2, r3
 800d316:	f000 f8b7 	bl	800d488 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	2140      	movs	r1, #64	; 0x40
 800d320:	4618      	mov	r0, r3
 800d322:	f000 f910 	bl	800d546 <TIM_ITRx_SetConfig>
      break;
 800d326:	e00c      	b.n	800d342 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681a      	ldr	r2, [r3, #0]
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	4619      	mov	r1, r3
 800d332:	4610      	mov	r0, r2
 800d334:	f000 f907 	bl	800d546 <TIM_ITRx_SetConfig>
      break;
 800d338:	e003      	b.n	800d342 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d33a:	2301      	movs	r3, #1
 800d33c:	73fb      	strb	r3, [r7, #15]
      break;
 800d33e:	e000      	b.n	800d342 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d340:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	2201      	movs	r2, #1
 800d346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2200      	movs	r2, #0
 800d34e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d352:	7bfb      	ldrb	r3, [r7, #15]
}
 800d354:	4618      	mov	r0, r3
 800d356:	3710      	adds	r7, #16
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}

0800d35c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d35c:	b480      	push	{r7}
 800d35e:	b083      	sub	sp, #12
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d364:	bf00      	nop
 800d366:	370c      	adds	r7, #12
 800d368:	46bd      	mov	sp, r7
 800d36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36e:	4770      	bx	lr

0800d370 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d370:	b480      	push	{r7}
 800d372:	b083      	sub	sp, #12
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d378:	bf00      	nop
 800d37a:	370c      	adds	r7, #12
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr

0800d384 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d384:	b480      	push	{r7}
 800d386:	b083      	sub	sp, #12
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d38c:	bf00      	nop
 800d38e:	370c      	adds	r7, #12
 800d390:	46bd      	mov	sp, r7
 800d392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d396:	4770      	bx	lr

0800d398 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d398:	b480      	push	{r7}
 800d39a:	b083      	sub	sp, #12
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d3a0:	bf00      	nop
 800d3a2:	370c      	adds	r7, #12
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3aa:	4770      	bx	lr

0800d3ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b083      	sub	sp, #12
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d3b4:	bf00      	nop
 800d3b6:	370c      	adds	r7, #12
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3be:	4770      	bx	lr

0800d3c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d3c0:	b480      	push	{r7}
 800d3c2:	b085      	sub	sp, #20
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
 800d3c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	4a2a      	ldr	r2, [pc, #168]	; (800d47c <TIM_Base_SetConfig+0xbc>)
 800d3d4:	4293      	cmp	r3, r2
 800d3d6:	d003      	beq.n	800d3e0 <TIM_Base_SetConfig+0x20>
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3de:	d108      	bne.n	800d3f2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d3e8:	683b      	ldr	r3, [r7, #0]
 800d3ea:	685b      	ldr	r3, [r3, #4]
 800d3ec:	68fa      	ldr	r2, [r7, #12]
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	4a21      	ldr	r2, [pc, #132]	; (800d47c <TIM_Base_SetConfig+0xbc>)
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d00b      	beq.n	800d412 <TIM_Base_SetConfig+0x52>
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d400:	d007      	beq.n	800d412 <TIM_Base_SetConfig+0x52>
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	4a1e      	ldr	r2, [pc, #120]	; (800d480 <TIM_Base_SetConfig+0xc0>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d003      	beq.n	800d412 <TIM_Base_SetConfig+0x52>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	4a1d      	ldr	r2, [pc, #116]	; (800d484 <TIM_Base_SetConfig+0xc4>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d108      	bne.n	800d424 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	68db      	ldr	r3, [r3, #12]
 800d41e:	68fa      	ldr	r2, [r7, #12]
 800d420:	4313      	orrs	r3, r2
 800d422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	695b      	ldr	r3, [r3, #20]
 800d42e:	4313      	orrs	r3, r2
 800d430:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	68fa      	ldr	r2, [r7, #12]
 800d436:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	689a      	ldr	r2, [r3, #8]
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	681a      	ldr	r2, [r3, #0]
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	4a0c      	ldr	r2, [pc, #48]	; (800d47c <TIM_Base_SetConfig+0xbc>)
 800d44c:	4293      	cmp	r3, r2
 800d44e:	d007      	beq.n	800d460 <TIM_Base_SetConfig+0xa0>
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	4a0b      	ldr	r2, [pc, #44]	; (800d480 <TIM_Base_SetConfig+0xc0>)
 800d454:	4293      	cmp	r3, r2
 800d456:	d003      	beq.n	800d460 <TIM_Base_SetConfig+0xa0>
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	4a0a      	ldr	r2, [pc, #40]	; (800d484 <TIM_Base_SetConfig+0xc4>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d103      	bne.n	800d468 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	691a      	ldr	r2, [r3, #16]
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2201      	movs	r2, #1
 800d46c:	615a      	str	r2, [r3, #20]
}
 800d46e:	bf00      	nop
 800d470:	3714      	adds	r7, #20
 800d472:	46bd      	mov	sp, r7
 800d474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d478:	4770      	bx	lr
 800d47a:	bf00      	nop
 800d47c:	40012c00 	.word	0x40012c00
 800d480:	40014000 	.word	0x40014000
 800d484:	40014400 	.word	0x40014400

0800d488 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d488:	b480      	push	{r7}
 800d48a:	b087      	sub	sp, #28
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	60f8      	str	r0, [r7, #12]
 800d490:	60b9      	str	r1, [r7, #8]
 800d492:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	6a1b      	ldr	r3, [r3, #32]
 800d498:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	6a1b      	ldr	r3, [r3, #32]
 800d49e:	f023 0201 	bic.w	r2, r3, #1
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	699b      	ldr	r3, [r3, #24]
 800d4aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d4ac:	693b      	ldr	r3, [r7, #16]
 800d4ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d4b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	011b      	lsls	r3, r3, #4
 800d4b8:	693a      	ldr	r2, [r7, #16]
 800d4ba:	4313      	orrs	r3, r2
 800d4bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d4be:	697b      	ldr	r3, [r7, #20]
 800d4c0:	f023 030a 	bic.w	r3, r3, #10
 800d4c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d4c6:	697a      	ldr	r2, [r7, #20]
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	4313      	orrs	r3, r2
 800d4cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	693a      	ldr	r2, [r7, #16]
 800d4d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	697a      	ldr	r2, [r7, #20]
 800d4d8:	621a      	str	r2, [r3, #32]
}
 800d4da:	bf00      	nop
 800d4dc:	371c      	adds	r7, #28
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e4:	4770      	bx	lr

0800d4e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d4e6:	b480      	push	{r7}
 800d4e8:	b087      	sub	sp, #28
 800d4ea:	af00      	add	r7, sp, #0
 800d4ec:	60f8      	str	r0, [r7, #12]
 800d4ee:	60b9      	str	r1, [r7, #8]
 800d4f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	6a1b      	ldr	r3, [r3, #32]
 800d4f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	6a1b      	ldr	r3, [r3, #32]
 800d4fc:	f023 0210 	bic.w	r2, r3, #16
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	699b      	ldr	r3, [r3, #24]
 800d508:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d510:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	031b      	lsls	r3, r3, #12
 800d516:	693a      	ldr	r2, [r7, #16]
 800d518:	4313      	orrs	r3, r2
 800d51a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d51c:	697b      	ldr	r3, [r7, #20]
 800d51e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d522:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d524:	68bb      	ldr	r3, [r7, #8]
 800d526:	011b      	lsls	r3, r3, #4
 800d528:	697a      	ldr	r2, [r7, #20]
 800d52a:	4313      	orrs	r3, r2
 800d52c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	693a      	ldr	r2, [r7, #16]
 800d532:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	697a      	ldr	r2, [r7, #20]
 800d538:	621a      	str	r2, [r3, #32]
}
 800d53a:	bf00      	nop
 800d53c:	371c      	adds	r7, #28
 800d53e:	46bd      	mov	sp, r7
 800d540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d544:	4770      	bx	lr

0800d546 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d546:	b480      	push	{r7}
 800d548:	b085      	sub	sp, #20
 800d54a:	af00      	add	r7, sp, #0
 800d54c:	6078      	str	r0, [r7, #4]
 800d54e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	689b      	ldr	r3, [r3, #8]
 800d554:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d55c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d55e:	683a      	ldr	r2, [r7, #0]
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	4313      	orrs	r3, r2
 800d564:	f043 0307 	orr.w	r3, r3, #7
 800d568:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	68fa      	ldr	r2, [r7, #12]
 800d56e:	609a      	str	r2, [r3, #8]
}
 800d570:	bf00      	nop
 800d572:	3714      	adds	r7, #20
 800d574:	46bd      	mov	sp, r7
 800d576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57a:	4770      	bx	lr

0800d57c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d57c:	b480      	push	{r7}
 800d57e:	b087      	sub	sp, #28
 800d580:	af00      	add	r7, sp, #0
 800d582:	60f8      	str	r0, [r7, #12]
 800d584:	60b9      	str	r1, [r7, #8]
 800d586:	607a      	str	r2, [r7, #4]
 800d588:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	689b      	ldr	r3, [r3, #8]
 800d58e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d590:	697b      	ldr	r3, [r7, #20]
 800d592:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d596:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	021a      	lsls	r2, r3, #8
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	431a      	orrs	r2, r3
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	4313      	orrs	r3, r2
 800d5a4:	697a      	ldr	r2, [r7, #20]
 800d5a6:	4313      	orrs	r3, r2
 800d5a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	697a      	ldr	r2, [r7, #20]
 800d5ae:	609a      	str	r2, [r3, #8]
}
 800d5b0:	bf00      	nop
 800d5b2:	371c      	adds	r7, #28
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ba:	4770      	bx	lr

0800d5bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d5bc:	b480      	push	{r7}
 800d5be:	b085      	sub	sp, #20
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
 800d5c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d5cc:	2b01      	cmp	r3, #1
 800d5ce:	d101      	bne.n	800d5d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d5d0:	2302      	movs	r3, #2
 800d5d2:	e04f      	b.n	800d674 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	2201      	movs	r2, #1
 800d5d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2202      	movs	r2, #2
 800d5e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	685b      	ldr	r3, [r3, #4]
 800d5ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	689b      	ldr	r3, [r3, #8]
 800d5f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	4a21      	ldr	r2, [pc, #132]	; (800d680 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d5fa:	4293      	cmp	r3, r2
 800d5fc:	d108      	bne.n	800d610 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d604:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	685b      	ldr	r3, [r3, #4]
 800d60a:	68fa      	ldr	r2, [r7, #12]
 800d60c:	4313      	orrs	r3, r2
 800d60e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	68fa      	ldr	r2, [r7, #12]
 800d61e:	4313      	orrs	r3, r2
 800d620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	68fa      	ldr	r2, [r7, #12]
 800d628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	4a14      	ldr	r2, [pc, #80]	; (800d680 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d630:	4293      	cmp	r3, r2
 800d632:	d009      	beq.n	800d648 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d63c:	d004      	beq.n	800d648 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	4a10      	ldr	r2, [pc, #64]	; (800d684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d644:	4293      	cmp	r3, r2
 800d646:	d10c      	bne.n	800d662 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d64e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	689b      	ldr	r3, [r3, #8]
 800d654:	68ba      	ldr	r2, [r7, #8]
 800d656:	4313      	orrs	r3, r2
 800d658:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	68ba      	ldr	r2, [r7, #8]
 800d660:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2201      	movs	r2, #1
 800d666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2200      	movs	r2, #0
 800d66e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d672:	2300      	movs	r3, #0
}
 800d674:	4618      	mov	r0, r3
 800d676:	3714      	adds	r7, #20
 800d678:	46bd      	mov	sp, r7
 800d67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67e:	4770      	bx	lr
 800d680:	40012c00 	.word	0x40012c00
 800d684:	40014000 	.word	0x40014000

0800d688 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d688:	b480      	push	{r7}
 800d68a:	b083      	sub	sp, #12
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d690:	bf00      	nop
 800d692:	370c      	adds	r7, #12
 800d694:	46bd      	mov	sp, r7
 800d696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69a:	4770      	bx	lr

0800d69c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d69c:	b480      	push	{r7}
 800d69e:	b083      	sub	sp, #12
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d6a4:	bf00      	nop
 800d6a6:	370c      	adds	r7, #12
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ae:	4770      	bx	lr

0800d6b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d6b0:	b480      	push	{r7}
 800d6b2:	b083      	sub	sp, #12
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d6b8:	bf00      	nop
 800d6ba:	370c      	adds	r7, #12
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c2:	4770      	bx	lr

0800d6c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b082      	sub	sp, #8
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d101      	bne.n	800d6d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	e040      	b.n	800d758 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d106      	bne.n	800d6ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d6e6:	6878      	ldr	r0, [r7, #4]
 800d6e8:	f7f8 fc5e 	bl	8005fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	2224      	movs	r2, #36	; 0x24
 800d6f0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	681a      	ldr	r2, [r3, #0]
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	f022 0201 	bic.w	r2, r2, #1
 800d700:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d706:	2b00      	cmp	r3, #0
 800d708:	d002      	beq.n	800d710 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800d70a:	6878      	ldr	r0, [r7, #4]
 800d70c:	f000 feb0 	bl	800e470 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d710:	6878      	ldr	r0, [r7, #4]
 800d712:	f000 fc81 	bl	800e018 <UART_SetConfig>
 800d716:	4603      	mov	r3, r0
 800d718:	2b01      	cmp	r3, #1
 800d71a:	d101      	bne.n	800d720 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800d71c:	2301      	movs	r3, #1
 800d71e:	e01b      	b.n	800d758 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	685a      	ldr	r2, [r3, #4]
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d72e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	689a      	ldr	r2, [r3, #8]
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d73e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	681a      	ldr	r2, [r3, #0]
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	f042 0201 	orr.w	r2, r2, #1
 800d74e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d750:	6878      	ldr	r0, [r7, #4]
 800d752:	f000 ff2f 	bl	800e5b4 <UART_CheckIdleState>
 800d756:	4603      	mov	r3, r0
}
 800d758:	4618      	mov	r0, r3
 800d75a:	3708      	adds	r7, #8
 800d75c:	46bd      	mov	sp, r7
 800d75e:	bd80      	pop	{r7, pc}

0800d760 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b08a      	sub	sp, #40	; 0x28
 800d764:	af00      	add	r7, sp, #0
 800d766:	60f8      	str	r0, [r7, #12]
 800d768:	60b9      	str	r1, [r7, #8]
 800d76a:	4613      	mov	r3, r2
 800d76c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d774:	2b20      	cmp	r3, #32
 800d776:	d137      	bne.n	800d7e8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d778:	68bb      	ldr	r3, [r7, #8]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d002      	beq.n	800d784 <HAL_UART_Receive_DMA+0x24>
 800d77e:	88fb      	ldrh	r3, [r7, #6]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d101      	bne.n	800d788 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d784:	2301      	movs	r3, #1
 800d786:	e030      	b.n	800d7ea <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	2200      	movs	r2, #0
 800d78c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4a18      	ldr	r2, [pc, #96]	; (800d7f4 <HAL_UART_Receive_DMA+0x94>)
 800d794:	4293      	cmp	r3, r2
 800d796:	d01f      	beq.n	800d7d8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	685b      	ldr	r3, [r3, #4]
 800d79e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d018      	beq.n	800d7d8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7ac:	697b      	ldr	r3, [r7, #20]
 800d7ae:	e853 3f00 	ldrex	r3, [r3]
 800d7b2:	613b      	str	r3, [r7, #16]
   return(result);
 800d7b4:	693b      	ldr	r3, [r7, #16]
 800d7b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d7ba:	627b      	str	r3, [r7, #36]	; 0x24
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c4:	623b      	str	r3, [r7, #32]
 800d7c6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7c8:	69f9      	ldr	r1, [r7, #28]
 800d7ca:	6a3a      	ldr	r2, [r7, #32]
 800d7cc:	e841 2300 	strex	r3, r2, [r1]
 800d7d0:	61bb      	str	r3, [r7, #24]
   return(result);
 800d7d2:	69bb      	ldr	r3, [r7, #24]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d1e6      	bne.n	800d7a6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d7d8:	88fb      	ldrh	r3, [r7, #6]
 800d7da:	461a      	mov	r2, r3
 800d7dc:	68b9      	ldr	r1, [r7, #8]
 800d7de:	68f8      	ldr	r0, [r7, #12]
 800d7e0:	f000 fff8 	bl	800e7d4 <UART_Start_Receive_DMA>
 800d7e4:	4603      	mov	r3, r0
 800d7e6:	e000      	b.n	800d7ea <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d7e8:	2302      	movs	r3, #2
  }
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	3728      	adds	r7, #40	; 0x28
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	bd80      	pop	{r7, pc}
 800d7f2:	bf00      	nop
 800d7f4:	40008000 	.word	0x40008000

0800d7f8 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b0a0      	sub	sp, #128	; 0x80
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
#else
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d808:	e853 3f00 	ldrex	r3, [r3]
 800d80c:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800d80e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d810:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 800d814:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	461a      	mov	r2, r3
 800d81c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d81e:	66bb      	str	r3, [r7, #104]	; 0x68
 800d820:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d822:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d824:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d826:	e841 2300 	strex	r3, r2, [r1]
 800d82a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800d82c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d1e6      	bne.n	800d800 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	3308      	adds	r3, #8
 800d838:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d83a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d83c:	e853 3f00 	ldrex	r3, [r3]
 800d840:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800d842:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d844:	f023 0301 	bic.w	r3, r3, #1
 800d848:	67bb      	str	r3, [r7, #120]	; 0x78
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	3308      	adds	r3, #8
 800d850:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d852:	657a      	str	r2, [r7, #84]	; 0x54
 800d854:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d856:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d858:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d85a:	e841 2300 	strex	r3, r2, [r1]
 800d85e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d862:	2b00      	cmp	r3, #0
 800d864:	d1e5      	bne.n	800d832 <HAL_UART_Abort+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d86a:	2b01      	cmp	r3, #1
 800d86c:	d118      	bne.n	800d8a0 <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d876:	e853 3f00 	ldrex	r3, [r3]
 800d87a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d87e:	f023 0310 	bic.w	r3, r3, #16
 800d882:	677b      	str	r3, [r7, #116]	; 0x74
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	461a      	mov	r2, r3
 800d88a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d88c:	643b      	str	r3, [r7, #64]	; 0x40
 800d88e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d890:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d892:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d894:	e841 2300 	strex	r3, r2, [r1]
 800d898:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d89a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d1e6      	bne.n	800d86e <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	689b      	ldr	r3, [r3, #8]
 800d8a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d8aa:	2b80      	cmp	r3, #128	; 0x80
 800d8ac:	d137      	bne.n	800d91e <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	3308      	adds	r3, #8
 800d8b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8b6:	6a3b      	ldr	r3, [r7, #32]
 800d8b8:	e853 3f00 	ldrex	r3, [r3]
 800d8bc:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8be:	69fb      	ldr	r3, [r7, #28]
 800d8c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d8c4:	673b      	str	r3, [r7, #112]	; 0x70
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	3308      	adds	r3, #8
 800d8cc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d8ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d8d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d8d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d8d6:	e841 2300 	strex	r3, r2, [r1]
 800d8da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d1e5      	bne.n	800d8ae <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d019      	beq.n	800d91e <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	639a      	str	r2, [r3, #56]	; 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7fa fa7a 	bl	8007df0 <HAL_DMA_Abort>
 800d8fc:	4603      	mov	r3, r0
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d00d      	beq.n	800d91e <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d906:	4618      	mov	r0, r3
 800d908:	f7fa fba0 	bl	800804c <HAL_DMA_GetError>
 800d90c:	4603      	mov	r3, r0
 800d90e:	2b20      	cmp	r3, #32
 800d910:	d105      	bne.n	800d91e <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2210      	movs	r2, #16
 800d916:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800d91a:	2303      	movs	r3, #3
 800d91c:	e063      	b.n	800d9e6 <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	689b      	ldr	r3, [r3, #8]
 800d924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d928:	2b40      	cmp	r3, #64	; 0x40
 800d92a:	d137      	bne.n	800d99c <HAL_UART_Abort+0x1a4>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	3308      	adds	r3, #8
 800d932:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	e853 3f00 	ldrex	r3, [r3]
 800d93a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d93c:	68bb      	ldr	r3, [r7, #8]
 800d93e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d942:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	3308      	adds	r3, #8
 800d94a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d94c:	61ba      	str	r2, [r7, #24]
 800d94e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d950:	6979      	ldr	r1, [r7, #20]
 800d952:	69ba      	ldr	r2, [r7, #24]
 800d954:	e841 2300 	strex	r3, r2, [r1]
 800d958:	613b      	str	r3, [r7, #16]
   return(result);
 800d95a:	693b      	ldr	r3, [r7, #16]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d1e5      	bne.n	800d92c <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d964:	2b00      	cmp	r3, #0
 800d966:	d019      	beq.n	800d99c <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d96c:	2200      	movs	r2, #0
 800d96e:	639a      	str	r2, [r3, #56]	; 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d974:	4618      	mov	r0, r3
 800d976:	f7fa fa3b 	bl	8007df0 <HAL_DMA_Abort>
 800d97a:	4603      	mov	r3, r0
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d00d      	beq.n	800d99c <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d984:	4618      	mov	r0, r3
 800d986:	f7fa fb61 	bl	800804c <HAL_DMA_GetError>
 800d98a:	4603      	mov	r3, r0
 800d98c:	2b20      	cmp	r3, #32
 800d98e:	d105      	bne.n	800d99c <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2210      	movs	r2, #16
 800d994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800d998:	2303      	movs	r3, #3
 800d99a:	e024      	b.n	800d9e6 <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2200      	movs	r2, #0
 800d9a0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  huart->RxXferCount = 0U;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	220f      	movs	r2, #15
 800d9b2:	621a      	str	r2, [r3, #32]
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	8b1b      	ldrh	r3, [r3, #24]
 800d9ba:	b29a      	uxth	r2, r3
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	f042 0208 	orr.w	r2, r2, #8
 800d9c4:	b292      	uxth	r2, r2
 800d9c6:	831a      	strh	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2220      	movs	r2, #32
 800d9cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2220      	movs	r2, #32
 800d9d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	661a      	str	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2200      	movs	r2, #0
 800d9e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800d9e4:	2300      	movs	r3, #0
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3780      	adds	r7, #128	; 0x80
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
	...

0800d9f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b0ba      	sub	sp, #232	; 0xe8
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	69db      	ldr	r3, [r3, #28]
 800d9fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	689b      	ldr	r3, [r3, #8]
 800da12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800da16:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800da1a:	f640 030f 	movw	r3, #2063	; 0x80f
 800da1e:	4013      	ands	r3, r2
 800da20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800da24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d115      	bne.n	800da58 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800da2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da30:	f003 0320 	and.w	r3, r3, #32
 800da34:	2b00      	cmp	r3, #0
 800da36:	d00f      	beq.n	800da58 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800da38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da3c:	f003 0320 	and.w	r3, r3, #32
 800da40:	2b00      	cmp	r3, #0
 800da42:	d009      	beq.n	800da58 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da48:	2b00      	cmp	r3, #0
 800da4a:	f000 82ae 	beq.w	800dfaa <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	4798      	blx	r3
      }
      return;
 800da56:	e2a8      	b.n	800dfaa <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800da58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	f000 8117 	beq.w	800dc90 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800da62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800da66:	f003 0301 	and.w	r3, r3, #1
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d106      	bne.n	800da7c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800da6e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800da72:	4b85      	ldr	r3, [pc, #532]	; (800dc88 <HAL_UART_IRQHandler+0x298>)
 800da74:	4013      	ands	r3, r2
 800da76:	2b00      	cmp	r3, #0
 800da78:	f000 810a 	beq.w	800dc90 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800da7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da80:	f003 0301 	and.w	r3, r3, #1
 800da84:	2b00      	cmp	r3, #0
 800da86:	d011      	beq.n	800daac <HAL_UART_IRQHandler+0xbc>
 800da88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da90:	2b00      	cmp	r3, #0
 800da92:	d00b      	beq.n	800daac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	2201      	movs	r2, #1
 800da9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800daa2:	f043 0201 	orr.w	r2, r3, #1
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800daac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dab0:	f003 0302 	and.w	r3, r3, #2
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d011      	beq.n	800dadc <HAL_UART_IRQHandler+0xec>
 800dab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dabc:	f003 0301 	and.w	r3, r3, #1
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d00b      	beq.n	800dadc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	2202      	movs	r2, #2
 800daca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dad2:	f043 0204 	orr.w	r2, r3, #4
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dadc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dae0:	f003 0304 	and.w	r3, r3, #4
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d011      	beq.n	800db0c <HAL_UART_IRQHandler+0x11c>
 800dae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800daec:	f003 0301 	and.w	r3, r3, #1
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d00b      	beq.n	800db0c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	2204      	movs	r2, #4
 800dafa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800db02:	f043 0202 	orr.w	r2, r3, #2
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800db0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db10:	f003 0308 	and.w	r3, r3, #8
 800db14:	2b00      	cmp	r3, #0
 800db16:	d017      	beq.n	800db48 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800db18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db1c:	f003 0320 	and.w	r3, r3, #32
 800db20:	2b00      	cmp	r3, #0
 800db22:	d105      	bne.n	800db30 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800db24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800db28:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d00b      	beq.n	800db48 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	2208      	movs	r2, #8
 800db36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800db3e:	f043 0208 	orr.w	r2, r3, #8
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800db48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800db50:	2b00      	cmp	r3, #0
 800db52:	d012      	beq.n	800db7a <HAL_UART_IRQHandler+0x18a>
 800db54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d00c      	beq.n	800db7a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800db68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800db70:	f043 0220 	orr.w	r2, r3, #32
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800db80:	2b00      	cmp	r3, #0
 800db82:	f000 8214 	beq.w	800dfae <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800db86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db8a:	f003 0320 	and.w	r3, r3, #32
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d00d      	beq.n	800dbae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800db92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db96:	f003 0320 	and.w	r3, r3, #32
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d007      	beq.n	800dbae <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d003      	beq.n	800dbae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dbb4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	689b      	ldr	r3, [r3, #8]
 800dbbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dbc2:	2b40      	cmp	r3, #64	; 0x40
 800dbc4:	d005      	beq.n	800dbd2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dbc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dbca:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d04f      	beq.n	800dc72 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dbd2:	6878      	ldr	r0, [r7, #4]
 800dbd4:	f000 fec4 	bl	800e960 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	689b      	ldr	r3, [r3, #8]
 800dbde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dbe2:	2b40      	cmp	r3, #64	; 0x40
 800dbe4:	d141      	bne.n	800dc6a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	3308      	adds	r3, #8
 800dbec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800dbf4:	e853 3f00 	ldrex	r3, [r3]
 800dbf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800dbfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800dc00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	3308      	adds	r3, #8
 800dc0e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800dc12:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800dc16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc1a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800dc1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800dc22:	e841 2300 	strex	r3, r2, [r1]
 800dc26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800dc2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d1d9      	bne.n	800dbe6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d013      	beq.n	800dc62 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc3e:	4a13      	ldr	r2, [pc, #76]	; (800dc8c <HAL_UART_IRQHandler+0x29c>)
 800dc40:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc46:	4618      	mov	r0, r3
 800dc48:	f7fa f910 	bl	8007e6c <HAL_DMA_Abort_IT>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d017      	beq.n	800dc82 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc58:	687a      	ldr	r2, [r7, #4]
 800dc5a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800dc5c:	4610      	mov	r0, r2
 800dc5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc60:	e00f      	b.n	800dc82 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dc62:	6878      	ldr	r0, [r7, #4]
 800dc64:	f000 f9c2 	bl	800dfec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc68:	e00b      	b.n	800dc82 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f000 f9be 	bl	800dfec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc70:	e007      	b.n	800dc82 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dc72:	6878      	ldr	r0, [r7, #4]
 800dc74:	f000 f9ba 	bl	800dfec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800dc80:	e195      	b.n	800dfae <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc82:	bf00      	nop
    return;
 800dc84:	e193      	b.n	800dfae <HAL_UART_IRQHandler+0x5be>
 800dc86:	bf00      	nop
 800dc88:	04000120 	.word	0x04000120
 800dc8c:	0800ec11 	.word	0x0800ec11

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dc94:	2b01      	cmp	r3, #1
 800dc96:	f040 814e 	bne.w	800df36 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dc9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc9e:	f003 0310 	and.w	r3, r3, #16
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	f000 8147 	beq.w	800df36 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dcac:	f003 0310 	and.w	r3, r3, #16
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	f000 8140 	beq.w	800df36 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	2210      	movs	r2, #16
 800dcbc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	689b      	ldr	r3, [r3, #8]
 800dcc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcc8:	2b40      	cmp	r3, #64	; 0x40
 800dcca:	f040 80b8 	bne.w	800de3e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	685b      	ldr	r3, [r3, #4]
 800dcd6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dcda:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	f000 8167 	beq.w	800dfb2 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800dcea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800dcee:	429a      	cmp	r2, r3
 800dcf0:	f080 815f 	bcs.w	800dfb2 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800dcfa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f003 0320 	and.w	r3, r3, #32
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	f040 8086 	bne.w	800de1c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dd1c:	e853 3f00 	ldrex	r3, [r3]
 800dd20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800dd24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800dd28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dd2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	461a      	mov	r2, r3
 800dd36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dd3a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800dd3e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800dd46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800dd4a:	e841 2300 	strex	r3, r2, [r1]
 800dd4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800dd52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d1da      	bne.n	800dd10 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	3308      	adds	r3, #8
 800dd60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dd64:	e853 3f00 	ldrex	r3, [r3]
 800dd68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800dd6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dd6c:	f023 0301 	bic.w	r3, r3, #1
 800dd70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	3308      	adds	r3, #8
 800dd7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800dd7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800dd82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800dd86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dd8a:	e841 2300 	strex	r3, r2, [r1]
 800dd8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800dd90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d1e1      	bne.n	800dd5a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	3308      	adds	r3, #8
 800dd9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dda0:	e853 3f00 	ldrex	r3, [r3]
 800dda4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800dda6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dda8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ddac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	3308      	adds	r3, #8
 800ddb6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ddba:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ddbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddbe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ddc0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ddc2:	e841 2300 	strex	r3, r2, [r1]
 800ddc6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ddc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d1e3      	bne.n	800dd96 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	2220      	movs	r2, #32
 800ddd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	2200      	movs	r2, #0
 800ddda:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dde2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dde4:	e853 3f00 	ldrex	r3, [r3]
 800dde8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ddea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ddec:	f023 0310 	bic.w	r3, r3, #16
 800ddf0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	461a      	mov	r2, r3
 800ddfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ddfe:	65bb      	str	r3, [r7, #88]	; 0x58
 800de00:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de02:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800de04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800de06:	e841 2300 	strex	r3, r2, [r1]
 800de0a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800de0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d1e4      	bne.n	800dddc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800de16:	4618      	mov	r0, r3
 800de18:	f7f9 ffea 	bl	8007df0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	2202      	movs	r2, #2
 800de20:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800de2e:	b29b      	uxth	r3, r3
 800de30:	1ad3      	subs	r3, r2, r3
 800de32:	b29b      	uxth	r3, r3
 800de34:	4619      	mov	r1, r3
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f000 f8e2 	bl	800e000 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800de3c:	e0b9      	b.n	800dfb2 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800de4a:	b29b      	uxth	r3, r3
 800de4c:	1ad3      	subs	r3, r2, r3
 800de4e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800de58:	b29b      	uxth	r3, r3
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	f000 80ab 	beq.w	800dfb6 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800de60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800de64:	2b00      	cmp	r3, #0
 800de66:	f000 80a6 	beq.w	800dfb6 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de72:	e853 3f00 	ldrex	r3, [r3]
 800de76:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800de78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800de7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	461a      	mov	r2, r3
 800de88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800de8c:	647b      	str	r3, [r7, #68]	; 0x44
 800de8e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de90:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800de92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800de94:	e841 2300 	strex	r3, r2, [r1]
 800de98:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800de9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d1e4      	bne.n	800de6a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	3308      	adds	r3, #8
 800dea6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deaa:	e853 3f00 	ldrex	r3, [r3]
 800deae:	623b      	str	r3, [r7, #32]
   return(result);
 800deb0:	6a3b      	ldr	r3, [r7, #32]
 800deb2:	f023 0301 	bic.w	r3, r3, #1
 800deb6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	3308      	adds	r3, #8
 800dec0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800dec4:	633a      	str	r2, [r7, #48]	; 0x30
 800dec6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dec8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800deca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800decc:	e841 2300 	strex	r3, r2, [r1]
 800ded0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ded2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d1e3      	bne.n	800dea0 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	2220      	movs	r2, #32
 800dedc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	2200      	movs	r2, #0
 800dee4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2200      	movs	r2, #0
 800deea:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800def2:	693b      	ldr	r3, [r7, #16]
 800def4:	e853 3f00 	ldrex	r3, [r3]
 800def8:	60fb      	str	r3, [r7, #12]
   return(result);
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	f023 0310 	bic.w	r3, r3, #16
 800df00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	461a      	mov	r2, r3
 800df0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800df0e:	61fb      	str	r3, [r7, #28]
 800df10:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df12:	69b9      	ldr	r1, [r7, #24]
 800df14:	69fa      	ldr	r2, [r7, #28]
 800df16:	e841 2300 	strex	r3, r2, [r1]
 800df1a:	617b      	str	r3, [r7, #20]
   return(result);
 800df1c:	697b      	ldr	r3, [r7, #20]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d1e4      	bne.n	800deec <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	2202      	movs	r2, #2
 800df26:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800df28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800df2c:	4619      	mov	r1, r3
 800df2e:	6878      	ldr	r0, [r7, #4]
 800df30:	f000 f866 	bl	800e000 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800df34:	e03f      	b.n	800dfb6 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800df36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800df3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d00e      	beq.n	800df60 <HAL_UART_IRQHandler+0x570>
 800df42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800df46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d008      	beq.n	800df60 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800df56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800df58:	6878      	ldr	r0, [r7, #4]
 800df5a:	f000 fe99 	bl	800ec90 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800df5e:	e02d      	b.n	800dfbc <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800df60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800df64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d00e      	beq.n	800df8a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800df6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800df70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df74:	2b00      	cmp	r3, #0
 800df76:	d008      	beq.n	800df8a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d01c      	beq.n	800dfba <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	4798      	blx	r3
    }
    return;
 800df88:	e017      	b.n	800dfba <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800df8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800df8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df92:	2b00      	cmp	r3, #0
 800df94:	d012      	beq.n	800dfbc <HAL_UART_IRQHandler+0x5cc>
 800df96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800df9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d00c      	beq.n	800dfbc <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800dfa2:	6878      	ldr	r0, [r7, #4]
 800dfa4:	f000 fe4a 	bl	800ec3c <UART_EndTransmit_IT>
    return;
 800dfa8:	e008      	b.n	800dfbc <HAL_UART_IRQHandler+0x5cc>
      return;
 800dfaa:	bf00      	nop
 800dfac:	e006      	b.n	800dfbc <HAL_UART_IRQHandler+0x5cc>
    return;
 800dfae:	bf00      	nop
 800dfb0:	e004      	b.n	800dfbc <HAL_UART_IRQHandler+0x5cc>
      return;
 800dfb2:	bf00      	nop
 800dfb4:	e002      	b.n	800dfbc <HAL_UART_IRQHandler+0x5cc>
      return;
 800dfb6:	bf00      	nop
 800dfb8:	e000      	b.n	800dfbc <HAL_UART_IRQHandler+0x5cc>
    return;
 800dfba:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800dfbc:	37e8      	adds	r7, #232	; 0xe8
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
 800dfc2:	bf00      	nop

0800dfc4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dfc4:	b480      	push	{r7}
 800dfc6:	b083      	sub	sp, #12
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dfcc:	bf00      	nop
 800dfce:	370c      	adds	r7, #12
 800dfd0:	46bd      	mov	sp, r7
 800dfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd6:	4770      	bx	lr

0800dfd8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800dfd8:	b480      	push	{r7}
 800dfda:	b083      	sub	sp, #12
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800dfe0:	bf00      	nop
 800dfe2:	370c      	adds	r7, #12
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfea:	4770      	bx	lr

0800dfec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dfec:	b480      	push	{r7}
 800dfee:	b083      	sub	sp, #12
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dff4:	bf00      	nop
 800dff6:	370c      	adds	r7, #12
 800dff8:	46bd      	mov	sp, r7
 800dffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffe:	4770      	bx	lr

0800e000 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e000:	b480      	push	{r7}
 800e002:	b083      	sub	sp, #12
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
 800e008:	460b      	mov	r3, r1
 800e00a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e00c:	bf00      	nop
 800e00e:	370c      	adds	r7, #12
 800e010:	46bd      	mov	sp, r7
 800e012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e016:	4770      	bx	lr

0800e018 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e01c:	b08a      	sub	sp, #40	; 0x28
 800e01e:	af00      	add	r7, sp, #0
 800e020:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e022:	2300      	movs	r3, #0
 800e024:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	689a      	ldr	r2, [r3, #8]
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	691b      	ldr	r3, [r3, #16]
 800e030:	431a      	orrs	r2, r3
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	695b      	ldr	r3, [r3, #20]
 800e036:	431a      	orrs	r2, r3
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	69db      	ldr	r3, [r3, #28]
 800e03c:	4313      	orrs	r3, r2
 800e03e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	681a      	ldr	r2, [r3, #0]
 800e046:	4bb4      	ldr	r3, [pc, #720]	; (800e318 <UART_SetConfig+0x300>)
 800e048:	4013      	ands	r3, r2
 800e04a:	68fa      	ldr	r2, [r7, #12]
 800e04c:	6812      	ldr	r2, [r2, #0]
 800e04e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e050:	430b      	orrs	r3, r1
 800e052:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	685b      	ldr	r3, [r3, #4]
 800e05a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	68da      	ldr	r2, [r3, #12]
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	430a      	orrs	r2, r1
 800e068:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	699b      	ldr	r3, [r3, #24]
 800e06e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	4aa9      	ldr	r2, [pc, #676]	; (800e31c <UART_SetConfig+0x304>)
 800e076:	4293      	cmp	r3, r2
 800e078:	d004      	beq.n	800e084 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	6a1b      	ldr	r3, [r3, #32]
 800e07e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e080:	4313      	orrs	r3, r2
 800e082:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	689b      	ldr	r3, [r3, #8]
 800e08a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e094:	430a      	orrs	r2, r1
 800e096:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	4aa0      	ldr	r2, [pc, #640]	; (800e320 <UART_SetConfig+0x308>)
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d126      	bne.n	800e0f0 <UART_SetConfig+0xd8>
 800e0a2:	4ba0      	ldr	r3, [pc, #640]	; (800e324 <UART_SetConfig+0x30c>)
 800e0a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e0a8:	f003 0303 	and.w	r3, r3, #3
 800e0ac:	2b03      	cmp	r3, #3
 800e0ae:	d81b      	bhi.n	800e0e8 <UART_SetConfig+0xd0>
 800e0b0:	a201      	add	r2, pc, #4	; (adr r2, 800e0b8 <UART_SetConfig+0xa0>)
 800e0b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0b6:	bf00      	nop
 800e0b8:	0800e0c9 	.word	0x0800e0c9
 800e0bc:	0800e0d9 	.word	0x0800e0d9
 800e0c0:	0800e0d1 	.word	0x0800e0d1
 800e0c4:	0800e0e1 	.word	0x0800e0e1
 800e0c8:	2301      	movs	r3, #1
 800e0ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0ce:	e080      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e0d0:	2302      	movs	r3, #2
 800e0d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0d6:	e07c      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e0d8:	2304      	movs	r3, #4
 800e0da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0de:	e078      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e0e0:	2308      	movs	r3, #8
 800e0e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0e6:	e074      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e0e8:	2310      	movs	r3, #16
 800e0ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0ee:	e070      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	4a8c      	ldr	r2, [pc, #560]	; (800e328 <UART_SetConfig+0x310>)
 800e0f6:	4293      	cmp	r3, r2
 800e0f8:	d138      	bne.n	800e16c <UART_SetConfig+0x154>
 800e0fa:	4b8a      	ldr	r3, [pc, #552]	; (800e324 <UART_SetConfig+0x30c>)
 800e0fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e100:	f003 030c 	and.w	r3, r3, #12
 800e104:	2b0c      	cmp	r3, #12
 800e106:	d82d      	bhi.n	800e164 <UART_SetConfig+0x14c>
 800e108:	a201      	add	r2, pc, #4	; (adr r2, 800e110 <UART_SetConfig+0xf8>)
 800e10a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e10e:	bf00      	nop
 800e110:	0800e145 	.word	0x0800e145
 800e114:	0800e165 	.word	0x0800e165
 800e118:	0800e165 	.word	0x0800e165
 800e11c:	0800e165 	.word	0x0800e165
 800e120:	0800e155 	.word	0x0800e155
 800e124:	0800e165 	.word	0x0800e165
 800e128:	0800e165 	.word	0x0800e165
 800e12c:	0800e165 	.word	0x0800e165
 800e130:	0800e14d 	.word	0x0800e14d
 800e134:	0800e165 	.word	0x0800e165
 800e138:	0800e165 	.word	0x0800e165
 800e13c:	0800e165 	.word	0x0800e165
 800e140:	0800e15d 	.word	0x0800e15d
 800e144:	2300      	movs	r3, #0
 800e146:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e14a:	e042      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e14c:	2302      	movs	r3, #2
 800e14e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e152:	e03e      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e154:	2304      	movs	r3, #4
 800e156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e15a:	e03a      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e15c:	2308      	movs	r3, #8
 800e15e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e162:	e036      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e164:	2310      	movs	r3, #16
 800e166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e16a:	e032      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	4a6a      	ldr	r2, [pc, #424]	; (800e31c <UART_SetConfig+0x304>)
 800e172:	4293      	cmp	r3, r2
 800e174:	d12a      	bne.n	800e1cc <UART_SetConfig+0x1b4>
 800e176:	4b6b      	ldr	r3, [pc, #428]	; (800e324 <UART_SetConfig+0x30c>)
 800e178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e17c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e180:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e184:	d01a      	beq.n	800e1bc <UART_SetConfig+0x1a4>
 800e186:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e18a:	d81b      	bhi.n	800e1c4 <UART_SetConfig+0x1ac>
 800e18c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e190:	d00c      	beq.n	800e1ac <UART_SetConfig+0x194>
 800e192:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e196:	d815      	bhi.n	800e1c4 <UART_SetConfig+0x1ac>
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d003      	beq.n	800e1a4 <UART_SetConfig+0x18c>
 800e19c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e1a0:	d008      	beq.n	800e1b4 <UART_SetConfig+0x19c>
 800e1a2:	e00f      	b.n	800e1c4 <UART_SetConfig+0x1ac>
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e1aa:	e012      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e1ac:	2302      	movs	r3, #2
 800e1ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e1b2:	e00e      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e1b4:	2304      	movs	r3, #4
 800e1b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e1ba:	e00a      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e1bc:	2308      	movs	r3, #8
 800e1be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e1c2:	e006      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e1c4:	2310      	movs	r3, #16
 800e1c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e1ca:	e002      	b.n	800e1d2 <UART_SetConfig+0x1ba>
 800e1cc:	2310      	movs	r3, #16
 800e1ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	4a51      	ldr	r2, [pc, #324]	; (800e31c <UART_SetConfig+0x304>)
 800e1d8:	4293      	cmp	r3, r2
 800e1da:	d17a      	bne.n	800e2d2 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e1dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e1e0:	2b08      	cmp	r3, #8
 800e1e2:	d824      	bhi.n	800e22e <UART_SetConfig+0x216>
 800e1e4:	a201      	add	r2, pc, #4	; (adr r2, 800e1ec <UART_SetConfig+0x1d4>)
 800e1e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1ea:	bf00      	nop
 800e1ec:	0800e211 	.word	0x0800e211
 800e1f0:	0800e22f 	.word	0x0800e22f
 800e1f4:	0800e219 	.word	0x0800e219
 800e1f8:	0800e22f 	.word	0x0800e22f
 800e1fc:	0800e21f 	.word	0x0800e21f
 800e200:	0800e22f 	.word	0x0800e22f
 800e204:	0800e22f 	.word	0x0800e22f
 800e208:	0800e22f 	.word	0x0800e22f
 800e20c:	0800e227 	.word	0x0800e227
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e210:	f7fd f974 	bl	800b4fc <HAL_RCC_GetPCLK1Freq>
 800e214:	61f8      	str	r0, [r7, #28]
        break;
 800e216:	e010      	b.n	800e23a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e218:	4b44      	ldr	r3, [pc, #272]	; (800e32c <UART_SetConfig+0x314>)
 800e21a:	61fb      	str	r3, [r7, #28]
        break;
 800e21c:	e00d      	b.n	800e23a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e21e:	f7fd f8d5 	bl	800b3cc <HAL_RCC_GetSysClockFreq>
 800e222:	61f8      	str	r0, [r7, #28]
        break;
 800e224:	e009      	b.n	800e23a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e22a:	61fb      	str	r3, [r7, #28]
        break;
 800e22c:	e005      	b.n	800e23a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800e22e:	2300      	movs	r3, #0
 800e230:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e232:	2301      	movs	r3, #1
 800e234:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e238:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e23a:	69fb      	ldr	r3, [r7, #28]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	f000 8107 	beq.w	800e450 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	685a      	ldr	r2, [r3, #4]
 800e246:	4613      	mov	r3, r2
 800e248:	005b      	lsls	r3, r3, #1
 800e24a:	4413      	add	r3, r2
 800e24c:	69fa      	ldr	r2, [r7, #28]
 800e24e:	429a      	cmp	r2, r3
 800e250:	d305      	bcc.n	800e25e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	685b      	ldr	r3, [r3, #4]
 800e256:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e258:	69fa      	ldr	r2, [r7, #28]
 800e25a:	429a      	cmp	r2, r3
 800e25c:	d903      	bls.n	800e266 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800e25e:	2301      	movs	r3, #1
 800e260:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e264:	e0f4      	b.n	800e450 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e266:	69fb      	ldr	r3, [r7, #28]
 800e268:	2200      	movs	r2, #0
 800e26a:	461c      	mov	r4, r3
 800e26c:	4615      	mov	r5, r2
 800e26e:	f04f 0200 	mov.w	r2, #0
 800e272:	f04f 0300 	mov.w	r3, #0
 800e276:	022b      	lsls	r3, r5, #8
 800e278:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e27c:	0222      	lsls	r2, r4, #8
 800e27e:	68f9      	ldr	r1, [r7, #12]
 800e280:	6849      	ldr	r1, [r1, #4]
 800e282:	0849      	lsrs	r1, r1, #1
 800e284:	2000      	movs	r0, #0
 800e286:	4688      	mov	r8, r1
 800e288:	4681      	mov	r9, r0
 800e28a:	eb12 0a08 	adds.w	sl, r2, r8
 800e28e:	eb43 0b09 	adc.w	fp, r3, r9
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	685b      	ldr	r3, [r3, #4]
 800e296:	2200      	movs	r2, #0
 800e298:	603b      	str	r3, [r7, #0]
 800e29a:	607a      	str	r2, [r7, #4]
 800e29c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e2a0:	4650      	mov	r0, sl
 800e2a2:	4659      	mov	r1, fp
 800e2a4:	f7f2 fcf0 	bl	8000c88 <__aeabi_uldivmod>
 800e2a8:	4602      	mov	r2, r0
 800e2aa:	460b      	mov	r3, r1
 800e2ac:	4613      	mov	r3, r2
 800e2ae:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e2b0:	69bb      	ldr	r3, [r7, #24]
 800e2b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e2b6:	d308      	bcc.n	800e2ca <UART_SetConfig+0x2b2>
 800e2b8:	69bb      	ldr	r3, [r7, #24]
 800e2ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e2be:	d204      	bcs.n	800e2ca <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	69ba      	ldr	r2, [r7, #24]
 800e2c6:	60da      	str	r2, [r3, #12]
 800e2c8:	e0c2      	b.n	800e450 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800e2ca:	2301      	movs	r3, #1
 800e2cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e2d0:	e0be      	b.n	800e450 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	69db      	ldr	r3, [r3, #28]
 800e2d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e2da:	d16a      	bne.n	800e3b2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800e2dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e2e0:	2b08      	cmp	r3, #8
 800e2e2:	d834      	bhi.n	800e34e <UART_SetConfig+0x336>
 800e2e4:	a201      	add	r2, pc, #4	; (adr r2, 800e2ec <UART_SetConfig+0x2d4>)
 800e2e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2ea:	bf00      	nop
 800e2ec:	0800e311 	.word	0x0800e311
 800e2f0:	0800e331 	.word	0x0800e331
 800e2f4:	0800e339 	.word	0x0800e339
 800e2f8:	0800e34f 	.word	0x0800e34f
 800e2fc:	0800e33f 	.word	0x0800e33f
 800e300:	0800e34f 	.word	0x0800e34f
 800e304:	0800e34f 	.word	0x0800e34f
 800e308:	0800e34f 	.word	0x0800e34f
 800e30c:	0800e347 	.word	0x0800e347
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e310:	f7fd f8f4 	bl	800b4fc <HAL_RCC_GetPCLK1Freq>
 800e314:	61f8      	str	r0, [r7, #28]
        break;
 800e316:	e020      	b.n	800e35a <UART_SetConfig+0x342>
 800e318:	efff69f3 	.word	0xefff69f3
 800e31c:	40008000 	.word	0x40008000
 800e320:	40013800 	.word	0x40013800
 800e324:	40021000 	.word	0x40021000
 800e328:	40004400 	.word	0x40004400
 800e32c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e330:	f7fd f8fa 	bl	800b528 <HAL_RCC_GetPCLK2Freq>
 800e334:	61f8      	str	r0, [r7, #28]
        break;
 800e336:	e010      	b.n	800e35a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e338:	4b4c      	ldr	r3, [pc, #304]	; (800e46c <UART_SetConfig+0x454>)
 800e33a:	61fb      	str	r3, [r7, #28]
        break;
 800e33c:	e00d      	b.n	800e35a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e33e:	f7fd f845 	bl	800b3cc <HAL_RCC_GetSysClockFreq>
 800e342:	61f8      	str	r0, [r7, #28]
        break;
 800e344:	e009      	b.n	800e35a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e34a:	61fb      	str	r3, [r7, #28]
        break;
 800e34c:	e005      	b.n	800e35a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800e34e:	2300      	movs	r3, #0
 800e350:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e352:	2301      	movs	r3, #1
 800e354:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e358:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e35a:	69fb      	ldr	r3, [r7, #28]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d077      	beq.n	800e450 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e360:	69fb      	ldr	r3, [r7, #28]
 800e362:	005a      	lsls	r2, r3, #1
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	685b      	ldr	r3, [r3, #4]
 800e368:	085b      	lsrs	r3, r3, #1
 800e36a:	441a      	add	r2, r3
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	685b      	ldr	r3, [r3, #4]
 800e370:	fbb2 f3f3 	udiv	r3, r2, r3
 800e374:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e376:	69bb      	ldr	r3, [r7, #24]
 800e378:	2b0f      	cmp	r3, #15
 800e37a:	d916      	bls.n	800e3aa <UART_SetConfig+0x392>
 800e37c:	69bb      	ldr	r3, [r7, #24]
 800e37e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e382:	d212      	bcs.n	800e3aa <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e384:	69bb      	ldr	r3, [r7, #24]
 800e386:	b29b      	uxth	r3, r3
 800e388:	f023 030f 	bic.w	r3, r3, #15
 800e38c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e38e:	69bb      	ldr	r3, [r7, #24]
 800e390:	085b      	lsrs	r3, r3, #1
 800e392:	b29b      	uxth	r3, r3
 800e394:	f003 0307 	and.w	r3, r3, #7
 800e398:	b29a      	uxth	r2, r3
 800e39a:	8afb      	ldrh	r3, [r7, #22]
 800e39c:	4313      	orrs	r3, r2
 800e39e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	8afa      	ldrh	r2, [r7, #22]
 800e3a6:	60da      	str	r2, [r3, #12]
 800e3a8:	e052      	b.n	800e450 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800e3aa:	2301      	movs	r3, #1
 800e3ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e3b0:	e04e      	b.n	800e450 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e3b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e3b6:	2b08      	cmp	r3, #8
 800e3b8:	d827      	bhi.n	800e40a <UART_SetConfig+0x3f2>
 800e3ba:	a201      	add	r2, pc, #4	; (adr r2, 800e3c0 <UART_SetConfig+0x3a8>)
 800e3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3c0:	0800e3e5 	.word	0x0800e3e5
 800e3c4:	0800e3ed 	.word	0x0800e3ed
 800e3c8:	0800e3f5 	.word	0x0800e3f5
 800e3cc:	0800e40b 	.word	0x0800e40b
 800e3d0:	0800e3fb 	.word	0x0800e3fb
 800e3d4:	0800e40b 	.word	0x0800e40b
 800e3d8:	0800e40b 	.word	0x0800e40b
 800e3dc:	0800e40b 	.word	0x0800e40b
 800e3e0:	0800e403 	.word	0x0800e403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e3e4:	f7fd f88a 	bl	800b4fc <HAL_RCC_GetPCLK1Freq>
 800e3e8:	61f8      	str	r0, [r7, #28]
        break;
 800e3ea:	e014      	b.n	800e416 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e3ec:	f7fd f89c 	bl	800b528 <HAL_RCC_GetPCLK2Freq>
 800e3f0:	61f8      	str	r0, [r7, #28]
        break;
 800e3f2:	e010      	b.n	800e416 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e3f4:	4b1d      	ldr	r3, [pc, #116]	; (800e46c <UART_SetConfig+0x454>)
 800e3f6:	61fb      	str	r3, [r7, #28]
        break;
 800e3f8:	e00d      	b.n	800e416 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e3fa:	f7fc ffe7 	bl	800b3cc <HAL_RCC_GetSysClockFreq>
 800e3fe:	61f8      	str	r0, [r7, #28]
        break;
 800e400:	e009      	b.n	800e416 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e402:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e406:	61fb      	str	r3, [r7, #28]
        break;
 800e408:	e005      	b.n	800e416 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800e40a:	2300      	movs	r3, #0
 800e40c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e40e:	2301      	movs	r3, #1
 800e410:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e414:	bf00      	nop
    }

    if (pclk != 0U)
 800e416:	69fb      	ldr	r3, [r7, #28]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d019      	beq.n	800e450 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	685b      	ldr	r3, [r3, #4]
 800e420:	085a      	lsrs	r2, r3, #1
 800e422:	69fb      	ldr	r3, [r7, #28]
 800e424:	441a      	add	r2, r3
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	685b      	ldr	r3, [r3, #4]
 800e42a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e42e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e430:	69bb      	ldr	r3, [r7, #24]
 800e432:	2b0f      	cmp	r3, #15
 800e434:	d909      	bls.n	800e44a <UART_SetConfig+0x432>
 800e436:	69bb      	ldr	r3, [r7, #24]
 800e438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e43c:	d205      	bcs.n	800e44a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e43e:	69bb      	ldr	r3, [r7, #24]
 800e440:	b29a      	uxth	r2, r3
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	60da      	str	r2, [r3, #12]
 800e448:	e002      	b.n	800e450 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800e44a:	2301      	movs	r3, #1
 800e44c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	2200      	movs	r2, #0
 800e454:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	2200      	movs	r2, #0
 800e45a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800e45c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800e460:	4618      	mov	r0, r3
 800e462:	3728      	adds	r7, #40	; 0x28
 800e464:	46bd      	mov	sp, r7
 800e466:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e46a:	bf00      	nop
 800e46c:	00f42400 	.word	0x00f42400

0800e470 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e470:	b480      	push	{r7}
 800e472:	b083      	sub	sp, #12
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e47c:	f003 0308 	and.w	r3, r3, #8
 800e480:	2b00      	cmp	r3, #0
 800e482:	d00a      	beq.n	800e49a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	685b      	ldr	r3, [r3, #4]
 800e48a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	430a      	orrs	r2, r1
 800e498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e49e:	f003 0301 	and.w	r3, r3, #1
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d00a      	beq.n	800e4bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	685b      	ldr	r3, [r3, #4]
 800e4ac:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	430a      	orrs	r2, r1
 800e4ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4c0:	f003 0302 	and.w	r3, r3, #2
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d00a      	beq.n	800e4de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	685b      	ldr	r3, [r3, #4]
 800e4ce:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	430a      	orrs	r2, r1
 800e4dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4e2:	f003 0304 	and.w	r3, r3, #4
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d00a      	beq.n	800e500 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	685b      	ldr	r3, [r3, #4]
 800e4f0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	430a      	orrs	r2, r1
 800e4fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e504:	f003 0310 	and.w	r3, r3, #16
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d00a      	beq.n	800e522 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	689b      	ldr	r3, [r3, #8]
 800e512:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	430a      	orrs	r2, r1
 800e520:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e526:	f003 0320 	and.w	r3, r3, #32
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d00a      	beq.n	800e544 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	689b      	ldr	r3, [r3, #8]
 800e534:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	430a      	orrs	r2, r1
 800e542:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d01a      	beq.n	800e586 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	685b      	ldr	r3, [r3, #4]
 800e556:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	430a      	orrs	r2, r1
 800e564:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e56a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e56e:	d10a      	bne.n	800e586 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	685b      	ldr	r3, [r3, #4]
 800e576:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	430a      	orrs	r2, r1
 800e584:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e58a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d00a      	beq.n	800e5a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	685b      	ldr	r3, [r3, #4]
 800e598:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	430a      	orrs	r2, r1
 800e5a6:	605a      	str	r2, [r3, #4]
  }
}
 800e5a8:	bf00      	nop
 800e5aa:	370c      	adds	r7, #12
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b2:	4770      	bx	lr

0800e5b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b098      	sub	sp, #96	; 0x60
 800e5b8:	af02      	add	r7, sp, #8
 800e5ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	2200      	movs	r2, #0
 800e5c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e5c4:	f7f7 ff1a 	bl	80063fc <HAL_GetTick>
 800e5c8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	f003 0308 	and.w	r3, r3, #8
 800e5d4:	2b08      	cmp	r3, #8
 800e5d6:	d12e      	bne.n	800e636 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e5d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e5dc:	9300      	str	r3, [sp, #0]
 800e5de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 f88c 	bl	800e704 <UART_WaitOnFlagUntilTimeout>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d021      	beq.n	800e636 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5fa:	e853 3f00 	ldrex	r3, [r3]
 800e5fe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e600:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e602:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e606:	653b      	str	r3, [r7, #80]	; 0x50
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	461a      	mov	r2, r3
 800e60e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e610:	647b      	str	r3, [r7, #68]	; 0x44
 800e612:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e614:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e616:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e618:	e841 2300 	strex	r3, r2, [r1]
 800e61c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e61e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e620:	2b00      	cmp	r3, #0
 800e622:	d1e6      	bne.n	800e5f2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2220      	movs	r2, #32
 800e628:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	2200      	movs	r2, #0
 800e62e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e632:	2303      	movs	r3, #3
 800e634:	e062      	b.n	800e6fc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	f003 0304 	and.w	r3, r3, #4
 800e640:	2b04      	cmp	r3, #4
 800e642:	d149      	bne.n	800e6d8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e644:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e648:	9300      	str	r3, [sp, #0]
 800e64a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e64c:	2200      	movs	r2, #0
 800e64e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e652:	6878      	ldr	r0, [r7, #4]
 800e654:	f000 f856 	bl	800e704 <UART_WaitOnFlagUntilTimeout>
 800e658:	4603      	mov	r3, r0
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d03c      	beq.n	800e6d8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e666:	e853 3f00 	ldrex	r3, [r3]
 800e66a:	623b      	str	r3, [r7, #32]
   return(result);
 800e66c:	6a3b      	ldr	r3, [r7, #32]
 800e66e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e672:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	461a      	mov	r2, r3
 800e67a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e67c:	633b      	str	r3, [r7, #48]	; 0x30
 800e67e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e680:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e682:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e684:	e841 2300 	strex	r3, r2, [r1]
 800e688:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e68a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d1e6      	bne.n	800e65e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	3308      	adds	r3, #8
 800e696:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e698:	693b      	ldr	r3, [r7, #16]
 800e69a:	e853 3f00 	ldrex	r3, [r3]
 800e69e:	60fb      	str	r3, [r7, #12]
   return(result);
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	f023 0301 	bic.w	r3, r3, #1
 800e6a6:	64bb      	str	r3, [r7, #72]	; 0x48
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	3308      	adds	r3, #8
 800e6ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e6b0:	61fa      	str	r2, [r7, #28]
 800e6b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6b4:	69b9      	ldr	r1, [r7, #24]
 800e6b6:	69fa      	ldr	r2, [r7, #28]
 800e6b8:	e841 2300 	strex	r3, r2, [r1]
 800e6bc:	617b      	str	r3, [r7, #20]
   return(result);
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d1e5      	bne.n	800e690 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2220      	movs	r2, #32
 800e6c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e6d4:	2303      	movs	r3, #3
 800e6d6:	e011      	b.n	800e6fc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2220      	movs	r2, #32
 800e6dc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	2220      	movs	r2, #32
 800e6e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800e6fa:	2300      	movs	r3, #0
}
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	3758      	adds	r7, #88	; 0x58
 800e700:	46bd      	mov	sp, r7
 800e702:	bd80      	pop	{r7, pc}

0800e704 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e704:	b580      	push	{r7, lr}
 800e706:	b084      	sub	sp, #16
 800e708:	af00      	add	r7, sp, #0
 800e70a:	60f8      	str	r0, [r7, #12]
 800e70c:	60b9      	str	r1, [r7, #8]
 800e70e:	603b      	str	r3, [r7, #0]
 800e710:	4613      	mov	r3, r2
 800e712:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e714:	e049      	b.n	800e7aa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e716:	69bb      	ldr	r3, [r7, #24]
 800e718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e71c:	d045      	beq.n	800e7aa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e71e:	f7f7 fe6d 	bl	80063fc <HAL_GetTick>
 800e722:	4602      	mov	r2, r0
 800e724:	683b      	ldr	r3, [r7, #0]
 800e726:	1ad3      	subs	r3, r2, r3
 800e728:	69ba      	ldr	r2, [r7, #24]
 800e72a:	429a      	cmp	r2, r3
 800e72c:	d302      	bcc.n	800e734 <UART_WaitOnFlagUntilTimeout+0x30>
 800e72e:	69bb      	ldr	r3, [r7, #24]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d101      	bne.n	800e738 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e734:	2303      	movs	r3, #3
 800e736:	e048      	b.n	800e7ca <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	f003 0304 	and.w	r3, r3, #4
 800e742:	2b00      	cmp	r3, #0
 800e744:	d031      	beq.n	800e7aa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	69db      	ldr	r3, [r3, #28]
 800e74c:	f003 0308 	and.w	r3, r3, #8
 800e750:	2b08      	cmp	r3, #8
 800e752:	d110      	bne.n	800e776 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	2208      	movs	r2, #8
 800e75a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e75c:	68f8      	ldr	r0, [r7, #12]
 800e75e:	f000 f8ff 	bl	800e960 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	2208      	movs	r2, #8
 800e766:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	2200      	movs	r2, #0
 800e76e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800e772:	2301      	movs	r3, #1
 800e774:	e029      	b.n	800e7ca <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	69db      	ldr	r3, [r3, #28]
 800e77c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e780:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e784:	d111      	bne.n	800e7aa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e78e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e790:	68f8      	ldr	r0, [r7, #12]
 800e792:	f000 f8e5 	bl	800e960 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	2220      	movs	r2, #32
 800e79a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800e7a6:	2303      	movs	r3, #3
 800e7a8:	e00f      	b.n	800e7ca <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	69da      	ldr	r2, [r3, #28]
 800e7b0:	68bb      	ldr	r3, [r7, #8]
 800e7b2:	4013      	ands	r3, r2
 800e7b4:	68ba      	ldr	r2, [r7, #8]
 800e7b6:	429a      	cmp	r2, r3
 800e7b8:	bf0c      	ite	eq
 800e7ba:	2301      	moveq	r3, #1
 800e7bc:	2300      	movne	r3, #0
 800e7be:	b2db      	uxtb	r3, r3
 800e7c0:	461a      	mov	r2, r3
 800e7c2:	79fb      	ldrb	r3, [r7, #7]
 800e7c4:	429a      	cmp	r2, r3
 800e7c6:	d0a6      	beq.n	800e716 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e7c8:	2300      	movs	r3, #0
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	3710      	adds	r7, #16
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}
	...

0800e7d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b096      	sub	sp, #88	; 0x58
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	60f8      	str	r0, [r7, #12]
 800e7dc:	60b9      	str	r1, [r7, #8]
 800e7de:	4613      	mov	r3, r2
 800e7e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	68ba      	ldr	r2, [r7, #8]
 800e7e6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	88fa      	ldrh	r2, [r7, #6]
 800e7ec:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	2200      	movs	r2, #0
 800e7f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	2222      	movs	r2, #34	; 0x22
 800e7fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e804:	2b00      	cmp	r3, #0
 800e806:	d028      	beq.n	800e85a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e80c:	4a3e      	ldr	r2, [pc, #248]	; (800e908 <UART_Start_Receive_DMA+0x134>)
 800e80e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e814:	4a3d      	ldr	r2, [pc, #244]	; (800e90c <UART_Start_Receive_DMA+0x138>)
 800e816:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e81c:	4a3c      	ldr	r2, [pc, #240]	; (800e910 <UART_Start_Receive_DMA+0x13c>)
 800e81e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e824:	2200      	movs	r2, #0
 800e826:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	3324      	adds	r3, #36	; 0x24
 800e832:	4619      	mov	r1, r3
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e838:	461a      	mov	r2, r3
 800e83a:	88fb      	ldrh	r3, [r7, #6]
 800e83c:	f7f9 fa78 	bl	8007d30 <HAL_DMA_Start_IT>
 800e840:	4603      	mov	r3, r0
 800e842:	2b00      	cmp	r3, #0
 800e844:	d009      	beq.n	800e85a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	2210      	movs	r2, #16
 800e84a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	2220      	movs	r2, #32
 800e852:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800e856:	2301      	movs	r3, #1
 800e858:	e051      	b.n	800e8fe <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	691b      	ldr	r3, [r3, #16]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d018      	beq.n	800e894 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e86a:	e853 3f00 	ldrex	r3, [r3]
 800e86e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e872:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e876:	657b      	str	r3, [r7, #84]	; 0x54
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	461a      	mov	r2, r3
 800e87e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e880:	64bb      	str	r3, [r7, #72]	; 0x48
 800e882:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e884:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e886:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e888:	e841 2300 	strex	r3, r2, [r1]
 800e88c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e88e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e890:	2b00      	cmp	r3, #0
 800e892:	d1e6      	bne.n	800e862 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	3308      	adds	r3, #8
 800e89a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e89c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e89e:	e853 3f00 	ldrex	r3, [r3]
 800e8a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8a6:	f043 0301 	orr.w	r3, r3, #1
 800e8aa:	653b      	str	r3, [r7, #80]	; 0x50
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	3308      	adds	r3, #8
 800e8b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e8b4:	637a      	str	r2, [r7, #52]	; 0x34
 800e8b6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e8ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e8bc:	e841 2300 	strex	r3, r2, [r1]
 800e8c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e8c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d1e5      	bne.n	800e894 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	3308      	adds	r3, #8
 800e8ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8d0:	697b      	ldr	r3, [r7, #20]
 800e8d2:	e853 3f00 	ldrex	r3, [r3]
 800e8d6:	613b      	str	r3, [r7, #16]
   return(result);
 800e8d8:	693b      	ldr	r3, [r7, #16]
 800e8da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e8de:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	3308      	adds	r3, #8
 800e8e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e8e8:	623a      	str	r2, [r7, #32]
 800e8ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8ec:	69f9      	ldr	r1, [r7, #28]
 800e8ee:	6a3a      	ldr	r2, [r7, #32]
 800e8f0:	e841 2300 	strex	r3, r2, [r1]
 800e8f4:	61bb      	str	r3, [r7, #24]
   return(result);
 800e8f6:	69bb      	ldr	r3, [r7, #24]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d1e5      	bne.n	800e8c8 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800e8fc:	2300      	movs	r3, #0
}
 800e8fe:	4618      	mov	r0, r3
 800e900:	3758      	adds	r7, #88	; 0x58
 800e902:	46bd      	mov	sp, r7
 800e904:	bd80      	pop	{r7, pc}
 800e906:	bf00      	nop
 800e908:	0800ea29 	.word	0x0800ea29
 800e90c:	0800eb55 	.word	0x0800eb55
 800e910:	0800eb93 	.word	0x0800eb93

0800e914 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e914:	b480      	push	{r7}
 800e916:	b089      	sub	sp, #36	; 0x24
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	e853 3f00 	ldrex	r3, [r3]
 800e928:	60bb      	str	r3, [r7, #8]
   return(result);
 800e92a:	68bb      	ldr	r3, [r7, #8]
 800e92c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e930:	61fb      	str	r3, [r7, #28]
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	461a      	mov	r2, r3
 800e938:	69fb      	ldr	r3, [r7, #28]
 800e93a:	61bb      	str	r3, [r7, #24]
 800e93c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e93e:	6979      	ldr	r1, [r7, #20]
 800e940:	69ba      	ldr	r2, [r7, #24]
 800e942:	e841 2300 	strex	r3, r2, [r1]
 800e946:	613b      	str	r3, [r7, #16]
   return(result);
 800e948:	693b      	ldr	r3, [r7, #16]
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d1e6      	bne.n	800e91c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	2220      	movs	r2, #32
 800e952:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800e954:	bf00      	nop
 800e956:	3724      	adds	r7, #36	; 0x24
 800e958:	46bd      	mov	sp, r7
 800e95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95e:	4770      	bx	lr

0800e960 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e960:	b480      	push	{r7}
 800e962:	b095      	sub	sp, #84	; 0x54
 800e964:	af00      	add	r7, sp, #0
 800e966:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e96e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e970:	e853 3f00 	ldrex	r3, [r3]
 800e974:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e978:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e97c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	461a      	mov	r2, r3
 800e984:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e986:	643b      	str	r3, [r7, #64]	; 0x40
 800e988:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e98a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e98c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e98e:	e841 2300 	strex	r3, r2, [r1]
 800e992:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e996:	2b00      	cmp	r3, #0
 800e998:	d1e6      	bne.n	800e968 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	3308      	adds	r3, #8
 800e9a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9a2:	6a3b      	ldr	r3, [r7, #32]
 800e9a4:	e853 3f00 	ldrex	r3, [r3]
 800e9a8:	61fb      	str	r3, [r7, #28]
   return(result);
 800e9aa:	69fb      	ldr	r3, [r7, #28]
 800e9ac:	f023 0301 	bic.w	r3, r3, #1
 800e9b0:	64bb      	str	r3, [r7, #72]	; 0x48
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	3308      	adds	r3, #8
 800e9b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e9ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e9bc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e9c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e9c2:	e841 2300 	strex	r3, r2, [r1]
 800e9c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d1e5      	bne.n	800e99a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e9d2:	2b01      	cmp	r3, #1
 800e9d4:	d118      	bne.n	800ea08 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	e853 3f00 	ldrex	r3, [r3]
 800e9e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800e9e4:	68bb      	ldr	r3, [r7, #8]
 800e9e6:	f023 0310 	bic.w	r3, r3, #16
 800e9ea:	647b      	str	r3, [r7, #68]	; 0x44
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	461a      	mov	r2, r3
 800e9f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e9f4:	61bb      	str	r3, [r7, #24]
 800e9f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9f8:	6979      	ldr	r1, [r7, #20]
 800e9fa:	69ba      	ldr	r2, [r7, #24]
 800e9fc:	e841 2300 	strex	r3, r2, [r1]
 800ea00:	613b      	str	r3, [r7, #16]
   return(result);
 800ea02:	693b      	ldr	r3, [r7, #16]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d1e6      	bne.n	800e9d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	2220      	movs	r2, #32
 800ea0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	2200      	movs	r2, #0
 800ea14:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	2200      	movs	r2, #0
 800ea1a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800ea1c:	bf00      	nop
 800ea1e:	3754      	adds	r7, #84	; 0x54
 800ea20:	46bd      	mov	sp, r7
 800ea22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea26:	4770      	bx	lr

0800ea28 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b09c      	sub	sp, #112	; 0x70
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea34:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	f003 0320 	and.w	r3, r3, #32
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d171      	bne.n	800eb28 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800ea44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea46:	2200      	movs	r2, #0
 800ea48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ea4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ea54:	e853 3f00 	ldrex	r3, [r3]
 800ea58:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ea5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ea5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ea60:	66bb      	str	r3, [r7, #104]	; 0x68
 800ea62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	461a      	mov	r2, r3
 800ea68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ea6a:	65bb      	str	r3, [r7, #88]	; 0x58
 800ea6c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea6e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ea70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ea72:	e841 2300 	strex	r3, r2, [r1]
 800ea76:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ea78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d1e6      	bne.n	800ea4c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	3308      	adds	r3, #8
 800ea84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea88:	e853 3f00 	ldrex	r3, [r3]
 800ea8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ea8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea90:	f023 0301 	bic.w	r3, r3, #1
 800ea94:	667b      	str	r3, [r7, #100]	; 0x64
 800ea96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	3308      	adds	r3, #8
 800ea9c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ea9e:	647a      	str	r2, [r7, #68]	; 0x44
 800eaa0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaa2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eaa4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eaa6:	e841 2300 	strex	r3, r2, [r1]
 800eaaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800eaac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d1e5      	bne.n	800ea7e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eab2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	3308      	adds	r3, #8
 800eab8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eabc:	e853 3f00 	ldrex	r3, [r3]
 800eac0:	623b      	str	r3, [r7, #32]
   return(result);
 800eac2:	6a3b      	ldr	r3, [r7, #32]
 800eac4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800eac8:	663b      	str	r3, [r7, #96]	; 0x60
 800eaca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	3308      	adds	r3, #8
 800ead0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ead2:	633a      	str	r2, [r7, #48]	; 0x30
 800ead4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ead6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ead8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eada:	e841 2300 	strex	r3, r2, [r1]
 800eade:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800eae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d1e5      	bne.n	800eab2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800eae6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eae8:	2220      	movs	r2, #32
 800eaea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eaee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eaf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eaf2:	2b01      	cmp	r3, #1
 800eaf4:	d118      	bne.n	800eb28 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eaf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eafc:	693b      	ldr	r3, [r7, #16]
 800eafe:	e853 3f00 	ldrex	r3, [r3]
 800eb02:	60fb      	str	r3, [r7, #12]
   return(result);
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	f023 0310 	bic.w	r3, r3, #16
 800eb0a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800eb0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	461a      	mov	r2, r3
 800eb12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800eb14:	61fb      	str	r3, [r7, #28]
 800eb16:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb18:	69b9      	ldr	r1, [r7, #24]
 800eb1a:	69fa      	ldr	r2, [r7, #28]
 800eb1c:	e841 2300 	strex	r3, r2, [r1]
 800eb20:	617b      	str	r3, [r7, #20]
   return(result);
 800eb22:	697b      	ldr	r3, [r7, #20]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d1e6      	bne.n	800eaf6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eb28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb32:	2b01      	cmp	r3, #1
 800eb34:	d107      	bne.n	800eb46 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eb36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb38:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800eb40:	f7ff fa5e 	bl	800e000 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800eb44:	e002      	b.n	800eb4c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800eb46:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800eb48:	f7f7 fafa 	bl	8006140 <HAL_UART_RxCpltCallback>
}
 800eb4c:	bf00      	nop
 800eb4e:	3770      	adds	r7, #112	; 0x70
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}

0800eb54 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b084      	sub	sp, #16
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb60:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	2201      	movs	r2, #1
 800eb66:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb6c:	2b01      	cmp	r3, #1
 800eb6e:	d109      	bne.n	800eb84 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800eb76:	085b      	lsrs	r3, r3, #1
 800eb78:	b29b      	uxth	r3, r3
 800eb7a:	4619      	mov	r1, r3
 800eb7c:	68f8      	ldr	r0, [r7, #12]
 800eb7e:	f7ff fa3f 	bl	800e000 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800eb82:	e002      	b.n	800eb8a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800eb84:	68f8      	ldr	r0, [r7, #12]
 800eb86:	f7ff fa27 	bl	800dfd8 <HAL_UART_RxHalfCpltCallback>
}
 800eb8a:	bf00      	nop
 800eb8c:	3710      	adds	r7, #16
 800eb8e:	46bd      	mov	sp, r7
 800eb90:	bd80      	pop	{r7, pc}

0800eb92 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800eb92:	b580      	push	{r7, lr}
 800eb94:	b086      	sub	sp, #24
 800eb96:	af00      	add	r7, sp, #0
 800eb98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb9e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800eba0:	697b      	ldr	r3, [r7, #20]
 800eba2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eba4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800eba6:	697b      	ldr	r3, [r7, #20]
 800eba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ebac:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ebae:	697b      	ldr	r3, [r7, #20]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	689b      	ldr	r3, [r3, #8]
 800ebb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ebb8:	2b80      	cmp	r3, #128	; 0x80
 800ebba:	d109      	bne.n	800ebd0 <UART_DMAError+0x3e>
 800ebbc:	693b      	ldr	r3, [r7, #16]
 800ebbe:	2b21      	cmp	r3, #33	; 0x21
 800ebc0:	d106      	bne.n	800ebd0 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ebc2:	697b      	ldr	r3, [r7, #20]
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800ebca:	6978      	ldr	r0, [r7, #20]
 800ebcc:	f7ff fea2 	bl	800e914 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	689b      	ldr	r3, [r3, #8]
 800ebd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ebda:	2b40      	cmp	r3, #64	; 0x40
 800ebdc:	d109      	bne.n	800ebf2 <UART_DMAError+0x60>
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	2b22      	cmp	r3, #34	; 0x22
 800ebe2:	d106      	bne.n	800ebf2 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ebe4:	697b      	ldr	r3, [r7, #20]
 800ebe6:	2200      	movs	r2, #0
 800ebe8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800ebec:	6978      	ldr	r0, [r7, #20]
 800ebee:	f7ff feb7 	bl	800e960 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ebf2:	697b      	ldr	r3, [r7, #20]
 800ebf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ebf8:	f043 0210 	orr.w	r2, r3, #16
 800ebfc:	697b      	ldr	r3, [r7, #20]
 800ebfe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ec02:	6978      	ldr	r0, [r7, #20]
 800ec04:	f7ff f9f2 	bl	800dfec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ec08:	bf00      	nop
 800ec0a:	3718      	adds	r7, #24
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	bd80      	pop	{r7, pc}

0800ec10 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ec10:	b580      	push	{r7, lr}
 800ec12:	b084      	sub	sp, #16
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec1c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	2200      	movs	r2, #0
 800ec22:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	2200      	movs	r2, #0
 800ec2a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ec2e:	68f8      	ldr	r0, [r7, #12]
 800ec30:	f7ff f9dc 	bl	800dfec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ec34:	bf00      	nop
 800ec36:	3710      	adds	r7, #16
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}

0800ec3c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b088      	sub	sp, #32
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	e853 3f00 	ldrex	r3, [r3]
 800ec50:	60bb      	str	r3, [r7, #8]
   return(result);
 800ec52:	68bb      	ldr	r3, [r7, #8]
 800ec54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ec58:	61fb      	str	r3, [r7, #28]
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	461a      	mov	r2, r3
 800ec60:	69fb      	ldr	r3, [r7, #28]
 800ec62:	61bb      	str	r3, [r7, #24]
 800ec64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec66:	6979      	ldr	r1, [r7, #20]
 800ec68:	69ba      	ldr	r2, [r7, #24]
 800ec6a:	e841 2300 	strex	r3, r2, [r1]
 800ec6e:	613b      	str	r3, [r7, #16]
   return(result);
 800ec70:	693b      	ldr	r3, [r7, #16]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d1e6      	bne.n	800ec44 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2220      	movs	r2, #32
 800ec7a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2200      	movs	r2, #0
 800ec80:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f7ff f99e 	bl	800dfc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ec88:	bf00      	nop
 800ec8a:	3720      	adds	r7, #32
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}

0800ec90 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ec90:	b480      	push	{r7}
 800ec92:	b083      	sub	sp, #12
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ec98:	bf00      	nop
 800ec9a:	370c      	adds	r7, #12
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca2:	4770      	bx	lr

0800eca4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800eca4:	b084      	sub	sp, #16
 800eca6:	b480      	push	{r7}
 800eca8:	b083      	sub	sp, #12
 800ecaa:	af00      	add	r7, sp, #0
 800ecac:	6078      	str	r0, [r7, #4]
 800ecae:	f107 0014 	add.w	r0, r7, #20
 800ecb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800ecb6:	2300      	movs	r3, #0
}
 800ecb8:	4618      	mov	r0, r3
 800ecba:	370c      	adds	r7, #12
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc2:	b004      	add	sp, #16
 800ecc4:	4770      	bx	lr

0800ecc6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800ecc6:	b480      	push	{r7}
 800ecc8:	b085      	sub	sp, #20
 800ecca:	af00      	add	r7, sp, #0
 800eccc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ecd6:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800ecda:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	b29a      	uxth	r2, r3
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ece6:	2300      	movs	r3, #0
}
 800ece8:	4618      	mov	r0, r3
 800ecea:	3714      	adds	r7, #20
 800ecec:	46bd      	mov	sp, r7
 800ecee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf2:	4770      	bx	lr

0800ecf4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ecf4:	b480      	push	{r7}
 800ecf6:	b085      	sub	sp, #20
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ecfc:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800ed00:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800ed08:	b29a      	uxth	r2, r3
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	b29b      	uxth	r3, r3
 800ed0e:	43db      	mvns	r3, r3
 800ed10:	b29b      	uxth	r3, r3
 800ed12:	4013      	ands	r3, r2
 800ed14:	b29a      	uxth	r2, r3
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ed1c:	2300      	movs	r3, #0
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	3714      	adds	r7, #20
 800ed22:	46bd      	mov	sp, r7
 800ed24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed28:	4770      	bx	lr

0800ed2a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800ed2a:	b480      	push	{r7}
 800ed2c:	b083      	sub	sp, #12
 800ed2e:	af00      	add	r7, sp, #0
 800ed30:	6078      	str	r0, [r7, #4]
 800ed32:	460b      	mov	r3, r1
 800ed34:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800ed36:	2300      	movs	r3, #0
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	370c      	adds	r7, #12
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed42:	4770      	bx	lr

0800ed44 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ed44:	b084      	sub	sp, #16
 800ed46:	b480      	push	{r7}
 800ed48:	b083      	sub	sp, #12
 800ed4a:	af00      	add	r7, sp, #0
 800ed4c:	6078      	str	r0, [r7, #4]
 800ed4e:	f107 0014 	add.w	r0, r7, #20
 800ed52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	2201      	movs	r2, #1
 800ed5a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	2200      	movs	r2, #0
 800ed62:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	2200      	movs	r2, #0
 800ed6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	2200      	movs	r2, #0
 800ed72:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800ed76:	2300      	movs	r3, #0
}
 800ed78:	4618      	mov	r0, r3
 800ed7a:	370c      	adds	r7, #12
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed82:	b004      	add	sp, #16
 800ed84:	4770      	bx	lr
	...

0800ed88 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ed88:	b480      	push	{r7}
 800ed8a:	b09d      	sub	sp, #116	; 0x74
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
 800ed90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800ed92:	2300      	movs	r3, #0
 800ed94:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ed98:	687a      	ldr	r2, [r7, #4]
 800ed9a:	683b      	ldr	r3, [r7, #0]
 800ed9c:	781b      	ldrb	r3, [r3, #0]
 800ed9e:	009b      	lsls	r3, r3, #2
 800eda0:	4413      	add	r3, r2
 800eda2:	881b      	ldrh	r3, [r3, #0]
 800eda4:	b29b      	uxth	r3, r3
 800eda6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800edaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800edae:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	78db      	ldrb	r3, [r3, #3]
 800edb6:	2b03      	cmp	r3, #3
 800edb8:	d81f      	bhi.n	800edfa <USB_ActivateEndpoint+0x72>
 800edba:	a201      	add	r2, pc, #4	; (adr r2, 800edc0 <USB_ActivateEndpoint+0x38>)
 800edbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edc0:	0800edd1 	.word	0x0800edd1
 800edc4:	0800eded 	.word	0x0800eded
 800edc8:	0800ee03 	.word	0x0800ee03
 800edcc:	0800eddf 	.word	0x0800eddf
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800edd0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800edd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800edd8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800eddc:	e012      	b.n	800ee04 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800edde:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ede2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800ede6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800edea:	e00b      	b.n	800ee04 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800edec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800edf0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800edf4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800edf8:	e004      	b.n	800ee04 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800edfa:	2301      	movs	r3, #1
 800edfc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800ee00:	e000      	b.n	800ee04 <USB_ActivateEndpoint+0x7c>
      break;
 800ee02:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800ee04:	687a      	ldr	r2, [r7, #4]
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	781b      	ldrb	r3, [r3, #0]
 800ee0a:	009b      	lsls	r3, r3, #2
 800ee0c:	441a      	add	r2, r3
 800ee0e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ee12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ee16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ee1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ee1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ee26:	687a      	ldr	r2, [r7, #4]
 800ee28:	683b      	ldr	r3, [r7, #0]
 800ee2a:	781b      	ldrb	r3, [r3, #0]
 800ee2c:	009b      	lsls	r3, r3, #2
 800ee2e:	4413      	add	r3, r2
 800ee30:	881b      	ldrh	r3, [r3, #0]
 800ee32:	b29b      	uxth	r3, r3
 800ee34:	b21b      	sxth	r3, r3
 800ee36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ee3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ee3e:	b21a      	sxth	r2, r3
 800ee40:	683b      	ldr	r3, [r7, #0]
 800ee42:	781b      	ldrb	r3, [r3, #0]
 800ee44:	b21b      	sxth	r3, r3
 800ee46:	4313      	orrs	r3, r2
 800ee48:	b21b      	sxth	r3, r3
 800ee4a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800ee4e:	687a      	ldr	r2, [r7, #4]
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	781b      	ldrb	r3, [r3, #0]
 800ee54:	009b      	lsls	r3, r3, #2
 800ee56:	441a      	add	r2, r3
 800ee58:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ee5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ee60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ee64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ee68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee6c:	b29b      	uxth	r3, r3
 800ee6e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800ee70:	683b      	ldr	r3, [r7, #0]
 800ee72:	7b1b      	ldrb	r3, [r3, #12]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	f040 8178 	bne.w	800f16a <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	785b      	ldrb	r3, [r3, #1]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	f000 8084 	beq.w	800ef8c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	61bb      	str	r3, [r7, #24]
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ee8e:	b29b      	uxth	r3, r3
 800ee90:	461a      	mov	r2, r3
 800ee92:	69bb      	ldr	r3, [r7, #24]
 800ee94:	4413      	add	r3, r2
 800ee96:	61bb      	str	r3, [r7, #24]
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	781b      	ldrb	r3, [r3, #0]
 800ee9c:	00da      	lsls	r2, r3, #3
 800ee9e:	69bb      	ldr	r3, [r7, #24]
 800eea0:	4413      	add	r3, r2
 800eea2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800eea6:	617b      	str	r3, [r7, #20]
 800eea8:	683b      	ldr	r3, [r7, #0]
 800eeaa:	88db      	ldrh	r3, [r3, #6]
 800eeac:	085b      	lsrs	r3, r3, #1
 800eeae:	b29b      	uxth	r3, r3
 800eeb0:	005b      	lsls	r3, r3, #1
 800eeb2:	b29a      	uxth	r2, r3
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800eeb8:	687a      	ldr	r2, [r7, #4]
 800eeba:	683b      	ldr	r3, [r7, #0]
 800eebc:	781b      	ldrb	r3, [r3, #0]
 800eebe:	009b      	lsls	r3, r3, #2
 800eec0:	4413      	add	r3, r2
 800eec2:	881b      	ldrh	r3, [r3, #0]
 800eec4:	827b      	strh	r3, [r7, #18]
 800eec6:	8a7b      	ldrh	r3, [r7, #18]
 800eec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d01b      	beq.n	800ef08 <USB_ActivateEndpoint+0x180>
 800eed0:	687a      	ldr	r2, [r7, #4]
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	781b      	ldrb	r3, [r3, #0]
 800eed6:	009b      	lsls	r3, r3, #2
 800eed8:	4413      	add	r3, r2
 800eeda:	881b      	ldrh	r3, [r3, #0]
 800eedc:	b29b      	uxth	r3, r3
 800eede:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800eee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eee6:	823b      	strh	r3, [r7, #16]
 800eee8:	687a      	ldr	r2, [r7, #4]
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	781b      	ldrb	r3, [r3, #0]
 800eeee:	009b      	lsls	r3, r3, #2
 800eef0:	441a      	add	r2, r3
 800eef2:	8a3b      	ldrh	r3, [r7, #16]
 800eef4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eef8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eefc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ef00:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ef04:	b29b      	uxth	r3, r3
 800ef06:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ef08:	683b      	ldr	r3, [r7, #0]
 800ef0a:	78db      	ldrb	r3, [r3, #3]
 800ef0c:	2b01      	cmp	r3, #1
 800ef0e:	d020      	beq.n	800ef52 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ef10:	687a      	ldr	r2, [r7, #4]
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	781b      	ldrb	r3, [r3, #0]
 800ef16:	009b      	lsls	r3, r3, #2
 800ef18:	4413      	add	r3, r2
 800ef1a:	881b      	ldrh	r3, [r3, #0]
 800ef1c:	b29b      	uxth	r3, r3
 800ef1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ef22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ef26:	81bb      	strh	r3, [r7, #12]
 800ef28:	89bb      	ldrh	r3, [r7, #12]
 800ef2a:	f083 0320 	eor.w	r3, r3, #32
 800ef2e:	81bb      	strh	r3, [r7, #12]
 800ef30:	687a      	ldr	r2, [r7, #4]
 800ef32:	683b      	ldr	r3, [r7, #0]
 800ef34:	781b      	ldrb	r3, [r3, #0]
 800ef36:	009b      	lsls	r3, r3, #2
 800ef38:	441a      	add	r2, r3
 800ef3a:	89bb      	ldrh	r3, [r7, #12]
 800ef3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ef40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ef44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ef48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef4c:	b29b      	uxth	r3, r3
 800ef4e:	8013      	strh	r3, [r2, #0]
 800ef50:	e2d5      	b.n	800f4fe <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ef52:	687a      	ldr	r2, [r7, #4]
 800ef54:	683b      	ldr	r3, [r7, #0]
 800ef56:	781b      	ldrb	r3, [r3, #0]
 800ef58:	009b      	lsls	r3, r3, #2
 800ef5a:	4413      	add	r3, r2
 800ef5c:	881b      	ldrh	r3, [r3, #0]
 800ef5e:	b29b      	uxth	r3, r3
 800ef60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ef64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ef68:	81fb      	strh	r3, [r7, #14]
 800ef6a:	687a      	ldr	r2, [r7, #4]
 800ef6c:	683b      	ldr	r3, [r7, #0]
 800ef6e:	781b      	ldrb	r3, [r3, #0]
 800ef70:	009b      	lsls	r3, r3, #2
 800ef72:	441a      	add	r2, r3
 800ef74:	89fb      	ldrh	r3, [r7, #14]
 800ef76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ef7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ef7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ef82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef86:	b29b      	uxth	r3, r3
 800ef88:	8013      	strh	r3, [r2, #0]
 800ef8a:	e2b8      	b.n	800f4fe <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	633b      	str	r3, [r7, #48]	; 0x30
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ef96:	b29b      	uxth	r3, r3
 800ef98:	461a      	mov	r2, r3
 800ef9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef9c:	4413      	add	r3, r2
 800ef9e:	633b      	str	r3, [r7, #48]	; 0x30
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	781b      	ldrb	r3, [r3, #0]
 800efa4:	00da      	lsls	r2, r3, #3
 800efa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efa8:	4413      	add	r3, r2
 800efaa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800efae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	88db      	ldrh	r3, [r3, #6]
 800efb4:	085b      	lsrs	r3, r3, #1
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	005b      	lsls	r3, r3, #1
 800efba:	b29a      	uxth	r2, r3
 800efbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efbe:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	62bb      	str	r3, [r7, #40]	; 0x28
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800efca:	b29b      	uxth	r3, r3
 800efcc:	461a      	mov	r2, r3
 800efce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efd0:	4413      	add	r3, r2
 800efd2:	62bb      	str	r3, [r7, #40]	; 0x28
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	781b      	ldrb	r3, [r3, #0]
 800efd8:	00da      	lsls	r2, r3, #3
 800efda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efdc:	4413      	add	r3, r2
 800efde:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800efe2:	627b      	str	r3, [r7, #36]	; 0x24
 800efe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efe6:	881b      	ldrh	r3, [r3, #0]
 800efe8:	b29b      	uxth	r3, r3
 800efea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800efee:	b29a      	uxth	r2, r3
 800eff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eff2:	801a      	strh	r2, [r3, #0]
 800eff4:	683b      	ldr	r3, [r7, #0]
 800eff6:	691b      	ldr	r3, [r3, #16]
 800eff8:	2b3e      	cmp	r3, #62	; 0x3e
 800effa:	d91d      	bls.n	800f038 <USB_ActivateEndpoint+0x2b0>
 800effc:	683b      	ldr	r3, [r7, #0]
 800effe:	691b      	ldr	r3, [r3, #16]
 800f000:	095b      	lsrs	r3, r3, #5
 800f002:	66bb      	str	r3, [r7, #104]	; 0x68
 800f004:	683b      	ldr	r3, [r7, #0]
 800f006:	691b      	ldr	r3, [r3, #16]
 800f008:	f003 031f 	and.w	r3, r3, #31
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d102      	bne.n	800f016 <USB_ActivateEndpoint+0x28e>
 800f010:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f012:	3b01      	subs	r3, #1
 800f014:	66bb      	str	r3, [r7, #104]	; 0x68
 800f016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f018:	881b      	ldrh	r3, [r3, #0]
 800f01a:	b29a      	uxth	r2, r3
 800f01c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f01e:	b29b      	uxth	r3, r3
 800f020:	029b      	lsls	r3, r3, #10
 800f022:	b29b      	uxth	r3, r3
 800f024:	4313      	orrs	r3, r2
 800f026:	b29b      	uxth	r3, r3
 800f028:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f02c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f030:	b29a      	uxth	r2, r3
 800f032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f034:	801a      	strh	r2, [r3, #0]
 800f036:	e026      	b.n	800f086 <USB_ActivateEndpoint+0x2fe>
 800f038:	683b      	ldr	r3, [r7, #0]
 800f03a:	691b      	ldr	r3, [r3, #16]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d10a      	bne.n	800f056 <USB_ActivateEndpoint+0x2ce>
 800f040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f042:	881b      	ldrh	r3, [r3, #0]
 800f044:	b29b      	uxth	r3, r3
 800f046:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f04a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f04e:	b29a      	uxth	r2, r3
 800f050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f052:	801a      	strh	r2, [r3, #0]
 800f054:	e017      	b.n	800f086 <USB_ActivateEndpoint+0x2fe>
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	691b      	ldr	r3, [r3, #16]
 800f05a:	085b      	lsrs	r3, r3, #1
 800f05c:	66bb      	str	r3, [r7, #104]	; 0x68
 800f05e:	683b      	ldr	r3, [r7, #0]
 800f060:	691b      	ldr	r3, [r3, #16]
 800f062:	f003 0301 	and.w	r3, r3, #1
 800f066:	2b00      	cmp	r3, #0
 800f068:	d002      	beq.n	800f070 <USB_ActivateEndpoint+0x2e8>
 800f06a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f06c:	3301      	adds	r3, #1
 800f06e:	66bb      	str	r3, [r7, #104]	; 0x68
 800f070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f072:	881b      	ldrh	r3, [r3, #0]
 800f074:	b29a      	uxth	r2, r3
 800f076:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f078:	b29b      	uxth	r3, r3
 800f07a:	029b      	lsls	r3, r3, #10
 800f07c:	b29b      	uxth	r3, r3
 800f07e:	4313      	orrs	r3, r2
 800f080:	b29a      	uxth	r2, r3
 800f082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f084:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f086:	687a      	ldr	r2, [r7, #4]
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	781b      	ldrb	r3, [r3, #0]
 800f08c:	009b      	lsls	r3, r3, #2
 800f08e:	4413      	add	r3, r2
 800f090:	881b      	ldrh	r3, [r3, #0]
 800f092:	847b      	strh	r3, [r7, #34]	; 0x22
 800f094:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d01b      	beq.n	800f0d6 <USB_ActivateEndpoint+0x34e>
 800f09e:	687a      	ldr	r2, [r7, #4]
 800f0a0:	683b      	ldr	r3, [r7, #0]
 800f0a2:	781b      	ldrb	r3, [r3, #0]
 800f0a4:	009b      	lsls	r3, r3, #2
 800f0a6:	4413      	add	r3, r2
 800f0a8:	881b      	ldrh	r3, [r3, #0]
 800f0aa:	b29b      	uxth	r3, r3
 800f0ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f0b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f0b4:	843b      	strh	r3, [r7, #32]
 800f0b6:	687a      	ldr	r2, [r7, #4]
 800f0b8:	683b      	ldr	r3, [r7, #0]
 800f0ba:	781b      	ldrb	r3, [r3, #0]
 800f0bc:	009b      	lsls	r3, r3, #2
 800f0be:	441a      	add	r2, r3
 800f0c0:	8c3b      	ldrh	r3, [r7, #32]
 800f0c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f0c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f0ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f0ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f0d2:	b29b      	uxth	r3, r3
 800f0d4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	781b      	ldrb	r3, [r3, #0]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d124      	bne.n	800f128 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f0de:	687a      	ldr	r2, [r7, #4]
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	781b      	ldrb	r3, [r3, #0]
 800f0e4:	009b      	lsls	r3, r3, #2
 800f0e6:	4413      	add	r3, r2
 800f0e8:	881b      	ldrh	r3, [r3, #0]
 800f0ea:	b29b      	uxth	r3, r3
 800f0ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f0f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f0f4:	83bb      	strh	r3, [r7, #28]
 800f0f6:	8bbb      	ldrh	r3, [r7, #28]
 800f0f8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800f0fc:	83bb      	strh	r3, [r7, #28]
 800f0fe:	8bbb      	ldrh	r3, [r7, #28]
 800f100:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800f104:	83bb      	strh	r3, [r7, #28]
 800f106:	687a      	ldr	r2, [r7, #4]
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	781b      	ldrb	r3, [r3, #0]
 800f10c:	009b      	lsls	r3, r3, #2
 800f10e:	441a      	add	r2, r3
 800f110:	8bbb      	ldrh	r3, [r7, #28]
 800f112:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f116:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f11a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f11e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f122:	b29b      	uxth	r3, r3
 800f124:	8013      	strh	r3, [r2, #0]
 800f126:	e1ea      	b.n	800f4fe <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800f128:	687a      	ldr	r2, [r7, #4]
 800f12a:	683b      	ldr	r3, [r7, #0]
 800f12c:	781b      	ldrb	r3, [r3, #0]
 800f12e:	009b      	lsls	r3, r3, #2
 800f130:	4413      	add	r3, r2
 800f132:	881b      	ldrh	r3, [r3, #0]
 800f134:	b29b      	uxth	r3, r3
 800f136:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f13a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f13e:	83fb      	strh	r3, [r7, #30]
 800f140:	8bfb      	ldrh	r3, [r7, #30]
 800f142:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800f146:	83fb      	strh	r3, [r7, #30]
 800f148:	687a      	ldr	r2, [r7, #4]
 800f14a:	683b      	ldr	r3, [r7, #0]
 800f14c:	781b      	ldrb	r3, [r3, #0]
 800f14e:	009b      	lsls	r3, r3, #2
 800f150:	441a      	add	r2, r3
 800f152:	8bfb      	ldrh	r3, [r7, #30]
 800f154:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f158:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f15c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f164:	b29b      	uxth	r3, r3
 800f166:	8013      	strh	r3, [r2, #0]
 800f168:	e1c9      	b.n	800f4fe <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800f16a:	683b      	ldr	r3, [r7, #0]
 800f16c:	78db      	ldrb	r3, [r3, #3]
 800f16e:	2b02      	cmp	r3, #2
 800f170:	d11e      	bne.n	800f1b0 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800f172:	687a      	ldr	r2, [r7, #4]
 800f174:	683b      	ldr	r3, [r7, #0]
 800f176:	781b      	ldrb	r3, [r3, #0]
 800f178:	009b      	lsls	r3, r3, #2
 800f17a:	4413      	add	r3, r2
 800f17c:	881b      	ldrh	r3, [r3, #0]
 800f17e:	b29b      	uxth	r3, r3
 800f180:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f184:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f188:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800f18c:	687a      	ldr	r2, [r7, #4]
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	781b      	ldrb	r3, [r3, #0]
 800f192:	009b      	lsls	r3, r3, #2
 800f194:	441a      	add	r2, r3
 800f196:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800f19a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f19e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f1a2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800f1a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1aa:	b29b      	uxth	r3, r3
 800f1ac:	8013      	strh	r3, [r2, #0]
 800f1ae:	e01d      	b.n	800f1ec <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800f1b0:	687a      	ldr	r2, [r7, #4]
 800f1b2:	683b      	ldr	r3, [r7, #0]
 800f1b4:	781b      	ldrb	r3, [r3, #0]
 800f1b6:	009b      	lsls	r3, r3, #2
 800f1b8:	4413      	add	r3, r2
 800f1ba:	881b      	ldrh	r3, [r3, #0]
 800f1bc:	b29b      	uxth	r3, r3
 800f1be:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800f1c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f1c6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800f1ca:	687a      	ldr	r2, [r7, #4]
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	781b      	ldrb	r3, [r3, #0]
 800f1d0:	009b      	lsls	r3, r3, #2
 800f1d2:	441a      	add	r2, r3
 800f1d4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800f1d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f1dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f1e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f1e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1e8:	b29b      	uxth	r3, r3
 800f1ea:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f1f6:	b29b      	uxth	r3, r3
 800f1f8:	461a      	mov	r2, r3
 800f1fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f1fc:	4413      	add	r3, r2
 800f1fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f200:	683b      	ldr	r3, [r7, #0]
 800f202:	781b      	ldrb	r3, [r3, #0]
 800f204:	00da      	lsls	r2, r3, #3
 800f206:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f208:	4413      	add	r3, r2
 800f20a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f20e:	65bb      	str	r3, [r7, #88]	; 0x58
 800f210:	683b      	ldr	r3, [r7, #0]
 800f212:	891b      	ldrh	r3, [r3, #8]
 800f214:	085b      	lsrs	r3, r3, #1
 800f216:	b29b      	uxth	r3, r3
 800f218:	005b      	lsls	r3, r3, #1
 800f21a:	b29a      	uxth	r2, r3
 800f21c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f21e:	801a      	strh	r2, [r3, #0]
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	657b      	str	r3, [r7, #84]	; 0x54
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f22a:	b29b      	uxth	r3, r3
 800f22c:	461a      	mov	r2, r3
 800f22e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f230:	4413      	add	r3, r2
 800f232:	657b      	str	r3, [r7, #84]	; 0x54
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	781b      	ldrb	r3, [r3, #0]
 800f238:	00da      	lsls	r2, r3, #3
 800f23a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f23c:	4413      	add	r3, r2
 800f23e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800f242:	653b      	str	r3, [r7, #80]	; 0x50
 800f244:	683b      	ldr	r3, [r7, #0]
 800f246:	895b      	ldrh	r3, [r3, #10]
 800f248:	085b      	lsrs	r3, r3, #1
 800f24a:	b29b      	uxth	r3, r3
 800f24c:	005b      	lsls	r3, r3, #1
 800f24e:	b29a      	uxth	r2, r3
 800f250:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f252:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	785b      	ldrb	r3, [r3, #1]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	f040 8093 	bne.w	800f384 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f25e:	687a      	ldr	r2, [r7, #4]
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	781b      	ldrb	r3, [r3, #0]
 800f264:	009b      	lsls	r3, r3, #2
 800f266:	4413      	add	r3, r2
 800f268:	881b      	ldrh	r3, [r3, #0]
 800f26a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800f26e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800f272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f276:	2b00      	cmp	r3, #0
 800f278:	d01b      	beq.n	800f2b2 <USB_ActivateEndpoint+0x52a>
 800f27a:	687a      	ldr	r2, [r7, #4]
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	781b      	ldrb	r3, [r3, #0]
 800f280:	009b      	lsls	r3, r3, #2
 800f282:	4413      	add	r3, r2
 800f284:	881b      	ldrh	r3, [r3, #0]
 800f286:	b29b      	uxth	r3, r3
 800f288:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f28c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f290:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f292:	687a      	ldr	r2, [r7, #4]
 800f294:	683b      	ldr	r3, [r7, #0]
 800f296:	781b      	ldrb	r3, [r3, #0]
 800f298:	009b      	lsls	r3, r3, #2
 800f29a:	441a      	add	r2, r3
 800f29c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f29e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f2a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f2a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f2aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f2ae:	b29b      	uxth	r3, r3
 800f2b0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f2b2:	687a      	ldr	r2, [r7, #4]
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	781b      	ldrb	r3, [r3, #0]
 800f2b8:	009b      	lsls	r3, r3, #2
 800f2ba:	4413      	add	r3, r2
 800f2bc:	881b      	ldrh	r3, [r3, #0]
 800f2be:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800f2c0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800f2c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d01b      	beq.n	800f302 <USB_ActivateEndpoint+0x57a>
 800f2ca:	687a      	ldr	r2, [r7, #4]
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	781b      	ldrb	r3, [r3, #0]
 800f2d0:	009b      	lsls	r3, r3, #2
 800f2d2:	4413      	add	r3, r2
 800f2d4:	881b      	ldrh	r3, [r3, #0]
 800f2d6:	b29b      	uxth	r3, r3
 800f2d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f2dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f2e0:	877b      	strh	r3, [r7, #58]	; 0x3a
 800f2e2:	687a      	ldr	r2, [r7, #4]
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	781b      	ldrb	r3, [r3, #0]
 800f2e8:	009b      	lsls	r3, r3, #2
 800f2ea:	441a      	add	r2, r3
 800f2ec:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800f2ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f2f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f2f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f2fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f2fe:	b29b      	uxth	r3, r3
 800f300:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f302:	687a      	ldr	r2, [r7, #4]
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	009b      	lsls	r3, r3, #2
 800f30a:	4413      	add	r3, r2
 800f30c:	881b      	ldrh	r3, [r3, #0]
 800f30e:	b29b      	uxth	r3, r3
 800f310:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f314:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f318:	873b      	strh	r3, [r7, #56]	; 0x38
 800f31a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800f31c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800f320:	873b      	strh	r3, [r7, #56]	; 0x38
 800f322:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800f324:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800f328:	873b      	strh	r3, [r7, #56]	; 0x38
 800f32a:	687a      	ldr	r2, [r7, #4]
 800f32c:	683b      	ldr	r3, [r7, #0]
 800f32e:	781b      	ldrb	r3, [r3, #0]
 800f330:	009b      	lsls	r3, r3, #2
 800f332:	441a      	add	r2, r3
 800f334:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800f336:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f33a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f33e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f342:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f346:	b29b      	uxth	r3, r3
 800f348:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f34a:	687a      	ldr	r2, [r7, #4]
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	781b      	ldrb	r3, [r3, #0]
 800f350:	009b      	lsls	r3, r3, #2
 800f352:	4413      	add	r3, r2
 800f354:	881b      	ldrh	r3, [r3, #0]
 800f356:	b29b      	uxth	r3, r3
 800f358:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f35c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f360:	86fb      	strh	r3, [r7, #54]	; 0x36
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	781b      	ldrb	r3, [r3, #0]
 800f368:	009b      	lsls	r3, r3, #2
 800f36a:	441a      	add	r2, r3
 800f36c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f36e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f372:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f376:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f37a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f37e:	b29b      	uxth	r3, r3
 800f380:	8013      	strh	r3, [r2, #0]
 800f382:	e0bc      	b.n	800f4fe <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f384:	687a      	ldr	r2, [r7, #4]
 800f386:	683b      	ldr	r3, [r7, #0]
 800f388:	781b      	ldrb	r3, [r3, #0]
 800f38a:	009b      	lsls	r3, r3, #2
 800f38c:	4413      	add	r3, r2
 800f38e:	881b      	ldrh	r3, [r3, #0]
 800f390:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800f394:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f398:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d01d      	beq.n	800f3dc <USB_ActivateEndpoint+0x654>
 800f3a0:	687a      	ldr	r2, [r7, #4]
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	781b      	ldrb	r3, [r3, #0]
 800f3a6:	009b      	lsls	r3, r3, #2
 800f3a8:	4413      	add	r3, r2
 800f3aa:	881b      	ldrh	r3, [r3, #0]
 800f3ac:	b29b      	uxth	r3, r3
 800f3ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f3b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f3b6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800f3ba:	687a      	ldr	r2, [r7, #4]
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	781b      	ldrb	r3, [r3, #0]
 800f3c0:	009b      	lsls	r3, r3, #2
 800f3c2:	441a      	add	r2, r3
 800f3c4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800f3c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f3cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f3d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f3d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3d8:	b29b      	uxth	r3, r3
 800f3da:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f3dc:	687a      	ldr	r2, [r7, #4]
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	781b      	ldrb	r3, [r3, #0]
 800f3e2:	009b      	lsls	r3, r3, #2
 800f3e4:	4413      	add	r3, r2
 800f3e6:	881b      	ldrh	r3, [r3, #0]
 800f3e8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800f3ec:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800f3f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d01d      	beq.n	800f434 <USB_ActivateEndpoint+0x6ac>
 800f3f8:	687a      	ldr	r2, [r7, #4]
 800f3fa:	683b      	ldr	r3, [r7, #0]
 800f3fc:	781b      	ldrb	r3, [r3, #0]
 800f3fe:	009b      	lsls	r3, r3, #2
 800f400:	4413      	add	r3, r2
 800f402:	881b      	ldrh	r3, [r3, #0]
 800f404:	b29b      	uxth	r3, r3
 800f406:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f40a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f40e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800f412:	687a      	ldr	r2, [r7, #4]
 800f414:	683b      	ldr	r3, [r7, #0]
 800f416:	781b      	ldrb	r3, [r3, #0]
 800f418:	009b      	lsls	r3, r3, #2
 800f41a:	441a      	add	r2, r3
 800f41c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800f420:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f424:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f428:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f42c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f430:	b29b      	uxth	r3, r3
 800f432:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	78db      	ldrb	r3, [r3, #3]
 800f438:	2b01      	cmp	r3, #1
 800f43a:	d024      	beq.n	800f486 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f43c:	687a      	ldr	r2, [r7, #4]
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	781b      	ldrb	r3, [r3, #0]
 800f442:	009b      	lsls	r3, r3, #2
 800f444:	4413      	add	r3, r2
 800f446:	881b      	ldrh	r3, [r3, #0]
 800f448:	b29b      	uxth	r3, r3
 800f44a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f44e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f452:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800f456:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800f45a:	f083 0320 	eor.w	r3, r3, #32
 800f45e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800f462:	687a      	ldr	r2, [r7, #4]
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	781b      	ldrb	r3, [r3, #0]
 800f468:	009b      	lsls	r3, r3, #2
 800f46a:	441a      	add	r2, r3
 800f46c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800f470:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f474:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f478:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f47c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f480:	b29b      	uxth	r3, r3
 800f482:	8013      	strh	r3, [r2, #0]
 800f484:	e01d      	b.n	800f4c2 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f486:	687a      	ldr	r2, [r7, #4]
 800f488:	683b      	ldr	r3, [r7, #0]
 800f48a:	781b      	ldrb	r3, [r3, #0]
 800f48c:	009b      	lsls	r3, r3, #2
 800f48e:	4413      	add	r3, r2
 800f490:	881b      	ldrh	r3, [r3, #0]
 800f492:	b29b      	uxth	r3, r3
 800f494:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f498:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f49c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800f4a0:	687a      	ldr	r2, [r7, #4]
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	781b      	ldrb	r3, [r3, #0]
 800f4a6:	009b      	lsls	r3, r3, #2
 800f4a8:	441a      	add	r2, r3
 800f4aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800f4ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f4b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f4b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f4ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4be:	b29b      	uxth	r3, r3
 800f4c0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f4c2:	687a      	ldr	r2, [r7, #4]
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	781b      	ldrb	r3, [r3, #0]
 800f4c8:	009b      	lsls	r3, r3, #2
 800f4ca:	4413      	add	r3, r2
 800f4cc:	881b      	ldrh	r3, [r3, #0]
 800f4ce:	b29b      	uxth	r3, r3
 800f4d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f4d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f4d8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800f4dc:	687a      	ldr	r2, [r7, #4]
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	781b      	ldrb	r3, [r3, #0]
 800f4e2:	009b      	lsls	r3, r3, #2
 800f4e4:	441a      	add	r2, r3
 800f4e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f4ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f4ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f4f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f4f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4fa:	b29b      	uxth	r3, r3
 800f4fc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800f4fe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800f502:	4618      	mov	r0, r3
 800f504:	3774      	adds	r7, #116	; 0x74
 800f506:	46bd      	mov	sp, r7
 800f508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50c:	4770      	bx	lr
 800f50e:	bf00      	nop

0800f510 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f510:	b480      	push	{r7}
 800f512:	b08d      	sub	sp, #52	; 0x34
 800f514:	af00      	add	r7, sp, #0
 800f516:	6078      	str	r0, [r7, #4]
 800f518:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800f51a:	683b      	ldr	r3, [r7, #0]
 800f51c:	7b1b      	ldrb	r3, [r3, #12]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	f040 808e 	bne.w	800f640 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	785b      	ldrb	r3, [r3, #1]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d044      	beq.n	800f5b6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f52c:	687a      	ldr	r2, [r7, #4]
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	781b      	ldrb	r3, [r3, #0]
 800f532:	009b      	lsls	r3, r3, #2
 800f534:	4413      	add	r3, r2
 800f536:	881b      	ldrh	r3, [r3, #0]
 800f538:	81bb      	strh	r3, [r7, #12]
 800f53a:	89bb      	ldrh	r3, [r7, #12]
 800f53c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f540:	2b00      	cmp	r3, #0
 800f542:	d01b      	beq.n	800f57c <USB_DeactivateEndpoint+0x6c>
 800f544:	687a      	ldr	r2, [r7, #4]
 800f546:	683b      	ldr	r3, [r7, #0]
 800f548:	781b      	ldrb	r3, [r3, #0]
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	4413      	add	r3, r2
 800f54e:	881b      	ldrh	r3, [r3, #0]
 800f550:	b29b      	uxth	r3, r3
 800f552:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f55a:	817b      	strh	r3, [r7, #10]
 800f55c:	687a      	ldr	r2, [r7, #4]
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	781b      	ldrb	r3, [r3, #0]
 800f562:	009b      	lsls	r3, r3, #2
 800f564:	441a      	add	r2, r3
 800f566:	897b      	ldrh	r3, [r7, #10]
 800f568:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f56c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f570:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f574:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f578:	b29b      	uxth	r3, r3
 800f57a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	781b      	ldrb	r3, [r3, #0]
 800f582:	009b      	lsls	r3, r3, #2
 800f584:	4413      	add	r3, r2
 800f586:	881b      	ldrh	r3, [r3, #0]
 800f588:	b29b      	uxth	r3, r3
 800f58a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f58e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f592:	813b      	strh	r3, [r7, #8]
 800f594:	687a      	ldr	r2, [r7, #4]
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	009b      	lsls	r3, r3, #2
 800f59c:	441a      	add	r2, r3
 800f59e:	893b      	ldrh	r3, [r7, #8]
 800f5a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f5a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f5a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f5ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5b0:	b29b      	uxth	r3, r3
 800f5b2:	8013      	strh	r3, [r2, #0]
 800f5b4:	e192      	b.n	800f8dc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f5b6:	687a      	ldr	r2, [r7, #4]
 800f5b8:	683b      	ldr	r3, [r7, #0]
 800f5ba:	781b      	ldrb	r3, [r3, #0]
 800f5bc:	009b      	lsls	r3, r3, #2
 800f5be:	4413      	add	r3, r2
 800f5c0:	881b      	ldrh	r3, [r3, #0]
 800f5c2:	827b      	strh	r3, [r7, #18]
 800f5c4:	8a7b      	ldrh	r3, [r7, #18]
 800f5c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d01b      	beq.n	800f606 <USB_DeactivateEndpoint+0xf6>
 800f5ce:	687a      	ldr	r2, [r7, #4]
 800f5d0:	683b      	ldr	r3, [r7, #0]
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	009b      	lsls	r3, r3, #2
 800f5d6:	4413      	add	r3, r2
 800f5d8:	881b      	ldrh	r3, [r3, #0]
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f5e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f5e4:	823b      	strh	r3, [r7, #16]
 800f5e6:	687a      	ldr	r2, [r7, #4]
 800f5e8:	683b      	ldr	r3, [r7, #0]
 800f5ea:	781b      	ldrb	r3, [r3, #0]
 800f5ec:	009b      	lsls	r3, r3, #2
 800f5ee:	441a      	add	r2, r3
 800f5f0:	8a3b      	ldrh	r3, [r7, #16]
 800f5f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f5f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f5fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f5fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f602:	b29b      	uxth	r3, r3
 800f604:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f606:	687a      	ldr	r2, [r7, #4]
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	781b      	ldrb	r3, [r3, #0]
 800f60c:	009b      	lsls	r3, r3, #2
 800f60e:	4413      	add	r3, r2
 800f610:	881b      	ldrh	r3, [r3, #0]
 800f612:	b29b      	uxth	r3, r3
 800f614:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f61c:	81fb      	strh	r3, [r7, #14]
 800f61e:	687a      	ldr	r2, [r7, #4]
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	781b      	ldrb	r3, [r3, #0]
 800f624:	009b      	lsls	r3, r3, #2
 800f626:	441a      	add	r2, r3
 800f628:	89fb      	ldrh	r3, [r7, #14]
 800f62a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f62e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f632:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f636:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f63a:	b29b      	uxth	r3, r3
 800f63c:	8013      	strh	r3, [r2, #0]
 800f63e:	e14d      	b.n	800f8dc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800f640:	683b      	ldr	r3, [r7, #0]
 800f642:	785b      	ldrb	r3, [r3, #1]
 800f644:	2b00      	cmp	r3, #0
 800f646:	f040 80a5 	bne.w	800f794 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f64a:	687a      	ldr	r2, [r7, #4]
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	781b      	ldrb	r3, [r3, #0]
 800f650:	009b      	lsls	r3, r3, #2
 800f652:	4413      	add	r3, r2
 800f654:	881b      	ldrh	r3, [r3, #0]
 800f656:	843b      	strh	r3, [r7, #32]
 800f658:	8c3b      	ldrh	r3, [r7, #32]
 800f65a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d01b      	beq.n	800f69a <USB_DeactivateEndpoint+0x18a>
 800f662:	687a      	ldr	r2, [r7, #4]
 800f664:	683b      	ldr	r3, [r7, #0]
 800f666:	781b      	ldrb	r3, [r3, #0]
 800f668:	009b      	lsls	r3, r3, #2
 800f66a:	4413      	add	r3, r2
 800f66c:	881b      	ldrh	r3, [r3, #0]
 800f66e:	b29b      	uxth	r3, r3
 800f670:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f674:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f678:	83fb      	strh	r3, [r7, #30]
 800f67a:	687a      	ldr	r2, [r7, #4]
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	781b      	ldrb	r3, [r3, #0]
 800f680:	009b      	lsls	r3, r3, #2
 800f682:	441a      	add	r2, r3
 800f684:	8bfb      	ldrh	r3, [r7, #30]
 800f686:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f68a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f68e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f692:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f696:	b29b      	uxth	r3, r3
 800f698:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f69a:	687a      	ldr	r2, [r7, #4]
 800f69c:	683b      	ldr	r3, [r7, #0]
 800f69e:	781b      	ldrb	r3, [r3, #0]
 800f6a0:	009b      	lsls	r3, r3, #2
 800f6a2:	4413      	add	r3, r2
 800f6a4:	881b      	ldrh	r3, [r3, #0]
 800f6a6:	83bb      	strh	r3, [r7, #28]
 800f6a8:	8bbb      	ldrh	r3, [r7, #28]
 800f6aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d01b      	beq.n	800f6ea <USB_DeactivateEndpoint+0x1da>
 800f6b2:	687a      	ldr	r2, [r7, #4]
 800f6b4:	683b      	ldr	r3, [r7, #0]
 800f6b6:	781b      	ldrb	r3, [r3, #0]
 800f6b8:	009b      	lsls	r3, r3, #2
 800f6ba:	4413      	add	r3, r2
 800f6bc:	881b      	ldrh	r3, [r3, #0]
 800f6be:	b29b      	uxth	r3, r3
 800f6c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f6c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f6c8:	837b      	strh	r3, [r7, #26]
 800f6ca:	687a      	ldr	r2, [r7, #4]
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	781b      	ldrb	r3, [r3, #0]
 800f6d0:	009b      	lsls	r3, r3, #2
 800f6d2:	441a      	add	r2, r3
 800f6d4:	8b7b      	ldrh	r3, [r7, #26]
 800f6d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f6da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f6de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f6e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f6e6:	b29b      	uxth	r3, r3
 800f6e8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800f6ea:	687a      	ldr	r2, [r7, #4]
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	781b      	ldrb	r3, [r3, #0]
 800f6f0:	009b      	lsls	r3, r3, #2
 800f6f2:	4413      	add	r3, r2
 800f6f4:	881b      	ldrh	r3, [r3, #0]
 800f6f6:	b29b      	uxth	r3, r3
 800f6f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f6fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f700:	833b      	strh	r3, [r7, #24]
 800f702:	687a      	ldr	r2, [r7, #4]
 800f704:	683b      	ldr	r3, [r7, #0]
 800f706:	781b      	ldrb	r3, [r3, #0]
 800f708:	009b      	lsls	r3, r3, #2
 800f70a:	441a      	add	r2, r3
 800f70c:	8b3b      	ldrh	r3, [r7, #24]
 800f70e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f712:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f716:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f71a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f71e:	b29b      	uxth	r3, r3
 800f720:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f722:	687a      	ldr	r2, [r7, #4]
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	781b      	ldrb	r3, [r3, #0]
 800f728:	009b      	lsls	r3, r3, #2
 800f72a:	4413      	add	r3, r2
 800f72c:	881b      	ldrh	r3, [r3, #0]
 800f72e:	b29b      	uxth	r3, r3
 800f730:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f738:	82fb      	strh	r3, [r7, #22]
 800f73a:	687a      	ldr	r2, [r7, #4]
 800f73c:	683b      	ldr	r3, [r7, #0]
 800f73e:	781b      	ldrb	r3, [r3, #0]
 800f740:	009b      	lsls	r3, r3, #2
 800f742:	441a      	add	r2, r3
 800f744:	8afb      	ldrh	r3, [r7, #22]
 800f746:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f74a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f74e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f756:	b29b      	uxth	r3, r3
 800f758:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f75a:	687a      	ldr	r2, [r7, #4]
 800f75c:	683b      	ldr	r3, [r7, #0]
 800f75e:	781b      	ldrb	r3, [r3, #0]
 800f760:	009b      	lsls	r3, r3, #2
 800f762:	4413      	add	r3, r2
 800f764:	881b      	ldrh	r3, [r3, #0]
 800f766:	b29b      	uxth	r3, r3
 800f768:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f76c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f770:	82bb      	strh	r3, [r7, #20]
 800f772:	687a      	ldr	r2, [r7, #4]
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	781b      	ldrb	r3, [r3, #0]
 800f778:	009b      	lsls	r3, r3, #2
 800f77a:	441a      	add	r2, r3
 800f77c:	8abb      	ldrh	r3, [r7, #20]
 800f77e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f782:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f78a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f78e:	b29b      	uxth	r3, r3
 800f790:	8013      	strh	r3, [r2, #0]
 800f792:	e0a3      	b.n	800f8dc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f794:	687a      	ldr	r2, [r7, #4]
 800f796:	683b      	ldr	r3, [r7, #0]
 800f798:	781b      	ldrb	r3, [r3, #0]
 800f79a:	009b      	lsls	r3, r3, #2
 800f79c:	4413      	add	r3, r2
 800f79e:	881b      	ldrh	r3, [r3, #0]
 800f7a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800f7a2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f7a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d01b      	beq.n	800f7e4 <USB_DeactivateEndpoint+0x2d4>
 800f7ac:	687a      	ldr	r2, [r7, #4]
 800f7ae:	683b      	ldr	r3, [r7, #0]
 800f7b0:	781b      	ldrb	r3, [r3, #0]
 800f7b2:	009b      	lsls	r3, r3, #2
 800f7b4:	4413      	add	r3, r2
 800f7b6:	881b      	ldrh	r3, [r3, #0]
 800f7b8:	b29b      	uxth	r3, r3
 800f7ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f7be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f7c2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800f7c4:	687a      	ldr	r2, [r7, #4]
 800f7c6:	683b      	ldr	r3, [r7, #0]
 800f7c8:	781b      	ldrb	r3, [r3, #0]
 800f7ca:	009b      	lsls	r3, r3, #2
 800f7cc:	441a      	add	r2, r3
 800f7ce:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800f7d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f7d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f7d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f7dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f7e0:	b29b      	uxth	r3, r3
 800f7e2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f7e4:	687a      	ldr	r2, [r7, #4]
 800f7e6:	683b      	ldr	r3, [r7, #0]
 800f7e8:	781b      	ldrb	r3, [r3, #0]
 800f7ea:	009b      	lsls	r3, r3, #2
 800f7ec:	4413      	add	r3, r2
 800f7ee:	881b      	ldrh	r3, [r3, #0]
 800f7f0:	857b      	strh	r3, [r7, #42]	; 0x2a
 800f7f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f7f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d01b      	beq.n	800f834 <USB_DeactivateEndpoint+0x324>
 800f7fc:	687a      	ldr	r2, [r7, #4]
 800f7fe:	683b      	ldr	r3, [r7, #0]
 800f800:	781b      	ldrb	r3, [r3, #0]
 800f802:	009b      	lsls	r3, r3, #2
 800f804:	4413      	add	r3, r2
 800f806:	881b      	ldrh	r3, [r3, #0]
 800f808:	b29b      	uxth	r3, r3
 800f80a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f80e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f812:	853b      	strh	r3, [r7, #40]	; 0x28
 800f814:	687a      	ldr	r2, [r7, #4]
 800f816:	683b      	ldr	r3, [r7, #0]
 800f818:	781b      	ldrb	r3, [r3, #0]
 800f81a:	009b      	lsls	r3, r3, #2
 800f81c:	441a      	add	r2, r3
 800f81e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f820:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f824:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f828:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f82c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f830:	b29b      	uxth	r3, r3
 800f832:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800f834:	687a      	ldr	r2, [r7, #4]
 800f836:	683b      	ldr	r3, [r7, #0]
 800f838:	781b      	ldrb	r3, [r3, #0]
 800f83a:	009b      	lsls	r3, r3, #2
 800f83c:	4413      	add	r3, r2
 800f83e:	881b      	ldrh	r3, [r3, #0]
 800f840:	b29b      	uxth	r3, r3
 800f842:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f84a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800f84c:	687a      	ldr	r2, [r7, #4]
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	781b      	ldrb	r3, [r3, #0]
 800f852:	009b      	lsls	r3, r3, #2
 800f854:	441a      	add	r2, r3
 800f856:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800f858:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f85c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f860:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f868:	b29b      	uxth	r3, r3
 800f86a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f86c:	687a      	ldr	r2, [r7, #4]
 800f86e:	683b      	ldr	r3, [r7, #0]
 800f870:	781b      	ldrb	r3, [r3, #0]
 800f872:	009b      	lsls	r3, r3, #2
 800f874:	4413      	add	r3, r2
 800f876:	881b      	ldrh	r3, [r3, #0]
 800f878:	b29b      	uxth	r3, r3
 800f87a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f87e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f882:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f884:	687a      	ldr	r2, [r7, #4]
 800f886:	683b      	ldr	r3, [r7, #0]
 800f888:	781b      	ldrb	r3, [r3, #0]
 800f88a:	009b      	lsls	r3, r3, #2
 800f88c:	441a      	add	r2, r3
 800f88e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f890:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f894:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f898:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f89c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8a0:	b29b      	uxth	r3, r3
 800f8a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f8a4:	687a      	ldr	r2, [r7, #4]
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	781b      	ldrb	r3, [r3, #0]
 800f8aa:	009b      	lsls	r3, r3, #2
 800f8ac:	4413      	add	r3, r2
 800f8ae:	881b      	ldrh	r3, [r3, #0]
 800f8b0:	b29b      	uxth	r3, r3
 800f8b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f8b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f8ba:	847b      	strh	r3, [r7, #34]	; 0x22
 800f8bc:	687a      	ldr	r2, [r7, #4]
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	781b      	ldrb	r3, [r3, #0]
 800f8c2:	009b      	lsls	r3, r3, #2
 800f8c4:	441a      	add	r2, r3
 800f8c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f8c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f8cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f8d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f8d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8d8:	b29b      	uxth	r3, r3
 800f8da:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800f8dc:	2300      	movs	r3, #0
}
 800f8de:	4618      	mov	r0, r3
 800f8e0:	3734      	adds	r7, #52	; 0x34
 800f8e2:	46bd      	mov	sp, r7
 800f8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e8:	4770      	bx	lr

0800f8ea <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f8ea:	b580      	push	{r7, lr}
 800f8ec:	b0c2      	sub	sp, #264	; 0x108
 800f8ee:	af00      	add	r7, sp, #0
 800f8f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8f4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f8f8:	6018      	str	r0, [r3, #0]
 800f8fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f902:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f904:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f908:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	785b      	ldrb	r3, [r3, #1]
 800f910:	2b01      	cmp	r3, #1
 800f912:	f040 86b7 	bne.w	8010684 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800f916:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f91a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	699a      	ldr	r2, [r3, #24]
 800f922:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f926:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	691b      	ldr	r3, [r3, #16]
 800f92e:	429a      	cmp	r2, r3
 800f930:	d908      	bls.n	800f944 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800f932:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f936:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	691b      	ldr	r3, [r3, #16]
 800f93e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800f942:	e007      	b.n	800f954 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800f944:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f948:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	699b      	ldr	r3, [r3, #24]
 800f950:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800f954:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f958:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	7b1b      	ldrb	r3, [r3, #12]
 800f960:	2b00      	cmp	r3, #0
 800f962:	d13a      	bne.n	800f9da <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800f964:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f968:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	6959      	ldr	r1, [r3, #20]
 800f970:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f974:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	88da      	ldrh	r2, [r3, #6]
 800f97c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f980:	b29b      	uxth	r3, r3
 800f982:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f986:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f98a:	6800      	ldr	r0, [r0, #0]
 800f98c:	f001 fcb9 	bl	8011302 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f990:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f994:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	613b      	str	r3, [r7, #16]
 800f99c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f9aa:	b29b      	uxth	r3, r3
 800f9ac:	461a      	mov	r2, r3
 800f9ae:	693b      	ldr	r3, [r7, #16]
 800f9b0:	4413      	add	r3, r2
 800f9b2:	613b      	str	r3, [r7, #16]
 800f9b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	781b      	ldrb	r3, [r3, #0]
 800f9c0:	00da      	lsls	r2, r3, #3
 800f9c2:	693b      	ldr	r3, [r7, #16]
 800f9c4:	4413      	add	r3, r2
 800f9c6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f9ca:	60fb      	str	r3, [r7, #12]
 800f9cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9d0:	b29a      	uxth	r2, r3
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	801a      	strh	r2, [r3, #0]
 800f9d6:	f000 be1f 	b.w	8010618 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800f9da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	78db      	ldrb	r3, [r3, #3]
 800f9e6:	2b02      	cmp	r3, #2
 800f9e8:	f040 8462 	bne.w	80102b0 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800f9ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	6a1a      	ldr	r2, [r3, #32]
 800f9f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	691b      	ldr	r3, [r3, #16]
 800fa04:	429a      	cmp	r2, r3
 800fa06:	f240 83df 	bls.w	80101c8 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800fa0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa0e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fa12:	681a      	ldr	r2, [r3, #0]
 800fa14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	781b      	ldrb	r3, [r3, #0]
 800fa20:	009b      	lsls	r3, r3, #2
 800fa22:	4413      	add	r3, r2
 800fa24:	881b      	ldrh	r3, [r3, #0]
 800fa26:	b29b      	uxth	r3, r3
 800fa28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fa2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa30:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800fa34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fa3c:	681a      	ldr	r2, [r3, #0]
 800fa3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	009b      	lsls	r3, r3, #2
 800fa4c:	441a      	add	r2, r3
 800fa4e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800fa52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fa56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fa5a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800fa5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa62:	b29b      	uxth	r3, r3
 800fa64:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800fa66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	6a1a      	ldr	r2, [r3, #32]
 800fa72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa76:	1ad2      	subs	r2, r2, r3
 800fa78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800fa84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa88:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fa8c:	681a      	ldr	r2, [r3, #0]
 800fa8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	781b      	ldrb	r3, [r3, #0]
 800fa9a:	009b      	lsls	r3, r3, #2
 800fa9c:	4413      	add	r3, r2
 800fa9e:	881b      	ldrh	r3, [r3, #0]
 800faa0:	b29b      	uxth	r3, r3
 800faa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	f000 81c7 	beq.w	800fe3a <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800faac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fab0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	633b      	str	r3, [r7, #48]	; 0x30
 800fab8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fabc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	785b      	ldrb	r3, [r3, #1]
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d177      	bne.n	800fbb8 <USB_EPStartXfer+0x2ce>
 800fac8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800facc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	62bb      	str	r3, [r7, #40]	; 0x28
 800fad4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fad8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fae2:	b29b      	uxth	r3, r3
 800fae4:	461a      	mov	r2, r3
 800fae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fae8:	4413      	add	r3, r2
 800faea:	62bb      	str	r3, [r7, #40]	; 0x28
 800faec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800faf0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	781b      	ldrb	r3, [r3, #0]
 800faf8:	00da      	lsls	r2, r3, #3
 800fafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fafc:	4413      	add	r3, r2
 800fafe:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fb02:	627b      	str	r3, [r7, #36]	; 0x24
 800fb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb06:	881b      	ldrh	r3, [r3, #0]
 800fb08:	b29b      	uxth	r3, r3
 800fb0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fb0e:	b29a      	uxth	r2, r3
 800fb10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb12:	801a      	strh	r2, [r3, #0]
 800fb14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb18:	2b3e      	cmp	r3, #62	; 0x3e
 800fb1a:	d921      	bls.n	800fb60 <USB_EPStartXfer+0x276>
 800fb1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb20:	095b      	lsrs	r3, r3, #5
 800fb22:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800fb26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb2a:	f003 031f 	and.w	r3, r3, #31
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d104      	bne.n	800fb3c <USB_EPStartXfer+0x252>
 800fb32:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800fb36:	3b01      	subs	r3, #1
 800fb38:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800fb3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb3e:	881b      	ldrh	r3, [r3, #0]
 800fb40:	b29a      	uxth	r2, r3
 800fb42:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800fb46:	b29b      	uxth	r3, r3
 800fb48:	029b      	lsls	r3, r3, #10
 800fb4a:	b29b      	uxth	r3, r3
 800fb4c:	4313      	orrs	r3, r2
 800fb4e:	b29b      	uxth	r3, r3
 800fb50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fb54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fb58:	b29a      	uxth	r2, r3
 800fb5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb5c:	801a      	strh	r2, [r3, #0]
 800fb5e:	e050      	b.n	800fc02 <USB_EPStartXfer+0x318>
 800fb60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d10a      	bne.n	800fb7e <USB_EPStartXfer+0x294>
 800fb68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb6a:	881b      	ldrh	r3, [r3, #0]
 800fb6c:	b29b      	uxth	r3, r3
 800fb6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fb72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fb76:	b29a      	uxth	r2, r3
 800fb78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb7a:	801a      	strh	r2, [r3, #0]
 800fb7c:	e041      	b.n	800fc02 <USB_EPStartXfer+0x318>
 800fb7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb82:	085b      	lsrs	r3, r3, #1
 800fb84:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800fb88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb8c:	f003 0301 	and.w	r3, r3, #1
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d004      	beq.n	800fb9e <USB_EPStartXfer+0x2b4>
 800fb94:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800fb98:	3301      	adds	r3, #1
 800fb9a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800fb9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fba0:	881b      	ldrh	r3, [r3, #0]
 800fba2:	b29a      	uxth	r2, r3
 800fba4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800fba8:	b29b      	uxth	r3, r3
 800fbaa:	029b      	lsls	r3, r3, #10
 800fbac:	b29b      	uxth	r3, r3
 800fbae:	4313      	orrs	r3, r2
 800fbb0:	b29a      	uxth	r2, r3
 800fbb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbb4:	801a      	strh	r2, [r3, #0]
 800fbb6:	e024      	b.n	800fc02 <USB_EPStartXfer+0x318>
 800fbb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbbc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	785b      	ldrb	r3, [r3, #1]
 800fbc4:	2b01      	cmp	r3, #1
 800fbc6:	d11c      	bne.n	800fc02 <USB_EPStartXfer+0x318>
 800fbc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbcc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fbd6:	b29b      	uxth	r3, r3
 800fbd8:	461a      	mov	r2, r3
 800fbda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbdc:	4413      	add	r3, r2
 800fbde:	633b      	str	r3, [r7, #48]	; 0x30
 800fbe0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbe4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	781b      	ldrb	r3, [r3, #0]
 800fbec:	00da      	lsls	r2, r3, #3
 800fbee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbf0:	4413      	add	r3, r2
 800fbf2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fbf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fbf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fbfc:	b29a      	uxth	r2, r3
 800fbfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc00:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800fc02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	895b      	ldrh	r3, [r3, #10]
 800fc0e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fc12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	6959      	ldr	r1, [r3, #20]
 800fc1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc22:	b29b      	uxth	r3, r3
 800fc24:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800fc28:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800fc2c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800fc30:	6800      	ldr	r0, [r0, #0]
 800fc32:	f001 fb66 	bl	8011302 <USB_WritePMA>
            ep->xfer_buff += len;
 800fc36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	695a      	ldr	r2, [r3, #20]
 800fc42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc46:	441a      	add	r2, r3
 800fc48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800fc54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	6a1a      	ldr	r2, [r3, #32]
 800fc60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	691b      	ldr	r3, [r3, #16]
 800fc6c:	429a      	cmp	r2, r3
 800fc6e:	d90f      	bls.n	800fc90 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800fc70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	6a1a      	ldr	r2, [r3, #32]
 800fc7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc80:	1ad2      	subs	r2, r2, r3
 800fc82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	621a      	str	r2, [r3, #32]
 800fc8e:	e00e      	b.n	800fcae <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800fc90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	6a1b      	ldr	r3, [r3, #32]
 800fc9c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800fca0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fca4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	2200      	movs	r2, #0
 800fcac:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fcae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	785b      	ldrb	r3, [r3, #1]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d177      	bne.n	800fdae <USB_EPStartXfer+0x4c4>
 800fcbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	61bb      	str	r3, [r7, #24]
 800fcca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	461a      	mov	r2, r3
 800fcdc:	69bb      	ldr	r3, [r7, #24]
 800fcde:	4413      	add	r3, r2
 800fce0:	61bb      	str	r3, [r7, #24]
 800fce2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fce6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	781b      	ldrb	r3, [r3, #0]
 800fcee:	00da      	lsls	r2, r3, #3
 800fcf0:	69bb      	ldr	r3, [r7, #24]
 800fcf2:	4413      	add	r3, r2
 800fcf4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fcf8:	617b      	str	r3, [r7, #20]
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	881b      	ldrh	r3, [r3, #0]
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fd04:	b29a      	uxth	r2, r3
 800fd06:	697b      	ldr	r3, [r7, #20]
 800fd08:	801a      	strh	r2, [r3, #0]
 800fd0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd0e:	2b3e      	cmp	r3, #62	; 0x3e
 800fd10:	d921      	bls.n	800fd56 <USB_EPStartXfer+0x46c>
 800fd12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd16:	095b      	lsrs	r3, r3, #5
 800fd18:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800fd1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd20:	f003 031f 	and.w	r3, r3, #31
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d104      	bne.n	800fd32 <USB_EPStartXfer+0x448>
 800fd28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800fd2c:	3b01      	subs	r3, #1
 800fd2e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800fd32:	697b      	ldr	r3, [r7, #20]
 800fd34:	881b      	ldrh	r3, [r3, #0]
 800fd36:	b29a      	uxth	r2, r3
 800fd38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800fd3c:	b29b      	uxth	r3, r3
 800fd3e:	029b      	lsls	r3, r3, #10
 800fd40:	b29b      	uxth	r3, r3
 800fd42:	4313      	orrs	r3, r2
 800fd44:	b29b      	uxth	r3, r3
 800fd46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd4e:	b29a      	uxth	r2, r3
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	801a      	strh	r2, [r3, #0]
 800fd54:	e056      	b.n	800fe04 <USB_EPStartXfer+0x51a>
 800fd56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d10a      	bne.n	800fd74 <USB_EPStartXfer+0x48a>
 800fd5e:	697b      	ldr	r3, [r7, #20]
 800fd60:	881b      	ldrh	r3, [r3, #0]
 800fd62:	b29b      	uxth	r3, r3
 800fd64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd6c:	b29a      	uxth	r2, r3
 800fd6e:	697b      	ldr	r3, [r7, #20]
 800fd70:	801a      	strh	r2, [r3, #0]
 800fd72:	e047      	b.n	800fe04 <USB_EPStartXfer+0x51a>
 800fd74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd78:	085b      	lsrs	r3, r3, #1
 800fd7a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800fd7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd82:	f003 0301 	and.w	r3, r3, #1
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d004      	beq.n	800fd94 <USB_EPStartXfer+0x4aa>
 800fd8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800fd8e:	3301      	adds	r3, #1
 800fd90:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800fd94:	697b      	ldr	r3, [r7, #20]
 800fd96:	881b      	ldrh	r3, [r3, #0]
 800fd98:	b29a      	uxth	r2, r3
 800fd9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800fd9e:	b29b      	uxth	r3, r3
 800fda0:	029b      	lsls	r3, r3, #10
 800fda2:	b29b      	uxth	r3, r3
 800fda4:	4313      	orrs	r3, r2
 800fda6:	b29a      	uxth	r2, r3
 800fda8:	697b      	ldr	r3, [r7, #20]
 800fdaa:	801a      	strh	r2, [r3, #0]
 800fdac:	e02a      	b.n	800fe04 <USB_EPStartXfer+0x51a>
 800fdae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	785b      	ldrb	r3, [r3, #1]
 800fdba:	2b01      	cmp	r3, #1
 800fdbc:	d122      	bne.n	800fe04 <USB_EPStartXfer+0x51a>
 800fdbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	623b      	str	r3, [r7, #32]
 800fdca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fdd8:	b29b      	uxth	r3, r3
 800fdda:	461a      	mov	r2, r3
 800fddc:	6a3b      	ldr	r3, [r7, #32]
 800fdde:	4413      	add	r3, r2
 800fde0:	623b      	str	r3, [r7, #32]
 800fde2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fde6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	781b      	ldrb	r3, [r3, #0]
 800fdee:	00da      	lsls	r2, r3, #3
 800fdf0:	6a3b      	ldr	r3, [r7, #32]
 800fdf2:	4413      	add	r3, r2
 800fdf4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fdf8:	61fb      	str	r3, [r7, #28]
 800fdfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fdfe:	b29a      	uxth	r2, r3
 800fe00:	69fb      	ldr	r3, [r7, #28]
 800fe02:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800fe04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	891b      	ldrh	r3, [r3, #8]
 800fe10:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fe14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	6959      	ldr	r1, [r3, #20]
 800fe20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fe24:	b29b      	uxth	r3, r3
 800fe26:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800fe2a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800fe2e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800fe32:	6800      	ldr	r0, [r0, #0]
 800fe34:	f001 fa65 	bl	8011302 <USB_WritePMA>
 800fe38:	e3ee      	b.n	8010618 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fe3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	785b      	ldrb	r3, [r3, #1]
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d177      	bne.n	800ff3a <USB_EPStartXfer+0x650>
 800fe4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe4e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	64bb      	str	r3, [r7, #72]	; 0x48
 800fe56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fe64:	b29b      	uxth	r3, r3
 800fe66:	461a      	mov	r2, r3
 800fe68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fe6a:	4413      	add	r3, r2
 800fe6c:	64bb      	str	r3, [r7, #72]	; 0x48
 800fe6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	781b      	ldrb	r3, [r3, #0]
 800fe7a:	00da      	lsls	r2, r3, #3
 800fe7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fe7e:	4413      	add	r3, r2
 800fe80:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fe84:	647b      	str	r3, [r7, #68]	; 0x44
 800fe86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fe88:	881b      	ldrh	r3, [r3, #0]
 800fe8a:	b29b      	uxth	r3, r3
 800fe8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fe90:	b29a      	uxth	r2, r3
 800fe92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fe94:	801a      	strh	r2, [r3, #0]
 800fe96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fe9a:	2b3e      	cmp	r3, #62	; 0x3e
 800fe9c:	d921      	bls.n	800fee2 <USB_EPStartXfer+0x5f8>
 800fe9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fea2:	095b      	lsrs	r3, r3, #5
 800fea4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800fea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800feac:	f003 031f 	and.w	r3, r3, #31
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d104      	bne.n	800febe <USB_EPStartXfer+0x5d4>
 800feb4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800feb8:	3b01      	subs	r3, #1
 800feba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800febe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fec0:	881b      	ldrh	r3, [r3, #0]
 800fec2:	b29a      	uxth	r2, r3
 800fec4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800fec8:	b29b      	uxth	r3, r3
 800feca:	029b      	lsls	r3, r3, #10
 800fecc:	b29b      	uxth	r3, r3
 800fece:	4313      	orrs	r3, r2
 800fed0:	b29b      	uxth	r3, r3
 800fed2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fed6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800feda:	b29a      	uxth	r2, r3
 800fedc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fede:	801a      	strh	r2, [r3, #0]
 800fee0:	e056      	b.n	800ff90 <USB_EPStartXfer+0x6a6>
 800fee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d10a      	bne.n	800ff00 <USB_EPStartXfer+0x616>
 800feea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800feec:	881b      	ldrh	r3, [r3, #0]
 800feee:	b29b      	uxth	r3, r3
 800fef0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fef4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fef8:	b29a      	uxth	r2, r3
 800fefa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fefc:	801a      	strh	r2, [r3, #0]
 800fefe:	e047      	b.n	800ff90 <USB_EPStartXfer+0x6a6>
 800ff00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff04:	085b      	lsrs	r3, r3, #1
 800ff06:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ff0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff0e:	f003 0301 	and.w	r3, r3, #1
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d004      	beq.n	800ff20 <USB_EPStartXfer+0x636>
 800ff16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ff1a:	3301      	adds	r3, #1
 800ff1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ff20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ff22:	881b      	ldrh	r3, [r3, #0]
 800ff24:	b29a      	uxth	r2, r3
 800ff26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ff2a:	b29b      	uxth	r3, r3
 800ff2c:	029b      	lsls	r3, r3, #10
 800ff2e:	b29b      	uxth	r3, r3
 800ff30:	4313      	orrs	r3, r2
 800ff32:	b29a      	uxth	r2, r3
 800ff34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ff36:	801a      	strh	r2, [r3, #0]
 800ff38:	e02a      	b.n	800ff90 <USB_EPStartXfer+0x6a6>
 800ff3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ff3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	785b      	ldrb	r3, [r3, #1]
 800ff46:	2b01      	cmp	r3, #1
 800ff48:	d122      	bne.n	800ff90 <USB_EPStartXfer+0x6a6>
 800ff4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ff4e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	653b      	str	r3, [r7, #80]	; 0x50
 800ff56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ff5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ff64:	b29b      	uxth	r3, r3
 800ff66:	461a      	mov	r2, r3
 800ff68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff6a:	4413      	add	r3, r2
 800ff6c:	653b      	str	r3, [r7, #80]	; 0x50
 800ff6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ff72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	781b      	ldrb	r3, [r3, #0]
 800ff7a:	00da      	lsls	r2, r3, #3
 800ff7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff7e:	4413      	add	r3, r2
 800ff80:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ff84:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ff86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff8a:	b29a      	uxth	r2, r3
 800ff8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff8e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ff90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ff94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	891b      	ldrh	r3, [r3, #8]
 800ff9c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ffa0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffa4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	6959      	ldr	r1, [r3, #20]
 800ffac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ffb0:	b29b      	uxth	r3, r3
 800ffb2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ffb6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ffba:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ffbe:	6800      	ldr	r0, [r0, #0]
 800ffc0:	f001 f99f 	bl	8011302 <USB_WritePMA>
            ep->xfer_buff += len;
 800ffc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	695a      	ldr	r2, [r3, #20]
 800ffd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ffd4:	441a      	add	r2, r3
 800ffd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffda:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ffe2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffe6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	6a1a      	ldr	r2, [r3, #32]
 800ffee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fff2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	691b      	ldr	r3, [r3, #16]
 800fffa:	429a      	cmp	r2, r3
 800fffc:	d90f      	bls.n	801001e <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800fffe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010002:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	6a1a      	ldr	r2, [r3, #32]
 801000a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801000e:	1ad2      	subs	r2, r2, r3
 8010010:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010014:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	621a      	str	r2, [r3, #32]
 801001c:	e00e      	b.n	801003c <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 801001e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010022:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	6a1b      	ldr	r3, [r3, #32]
 801002a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 801002e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010032:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	2200      	movs	r2, #0
 801003a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801003c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010040:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	643b      	str	r3, [r7, #64]	; 0x40
 8010048:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801004c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	785b      	ldrb	r3, [r3, #1]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d177      	bne.n	8010148 <USB_EPStartXfer+0x85e>
 8010058:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801005c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	63bb      	str	r3, [r7, #56]	; 0x38
 8010064:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010068:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010072:	b29b      	uxth	r3, r3
 8010074:	461a      	mov	r2, r3
 8010076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010078:	4413      	add	r3, r2
 801007a:	63bb      	str	r3, [r7, #56]	; 0x38
 801007c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010080:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	781b      	ldrb	r3, [r3, #0]
 8010088:	00da      	lsls	r2, r3, #3
 801008a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801008c:	4413      	add	r3, r2
 801008e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010092:	637b      	str	r3, [r7, #52]	; 0x34
 8010094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010096:	881b      	ldrh	r3, [r3, #0]
 8010098:	b29b      	uxth	r3, r3
 801009a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801009e:	b29a      	uxth	r2, r3
 80100a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100a2:	801a      	strh	r2, [r3, #0]
 80100a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80100a8:	2b3e      	cmp	r3, #62	; 0x3e
 80100aa:	d921      	bls.n	80100f0 <USB_EPStartXfer+0x806>
 80100ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80100b0:	095b      	lsrs	r3, r3, #5
 80100b2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80100b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80100ba:	f003 031f 	and.w	r3, r3, #31
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d104      	bne.n	80100cc <USB_EPStartXfer+0x7e2>
 80100c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80100c6:	3b01      	subs	r3, #1
 80100c8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80100cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100ce:	881b      	ldrh	r3, [r3, #0]
 80100d0:	b29a      	uxth	r2, r3
 80100d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80100d6:	b29b      	uxth	r3, r3
 80100d8:	029b      	lsls	r3, r3, #10
 80100da:	b29b      	uxth	r3, r3
 80100dc:	4313      	orrs	r3, r2
 80100de:	b29b      	uxth	r3, r3
 80100e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80100e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80100e8:	b29a      	uxth	r2, r3
 80100ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100ec:	801a      	strh	r2, [r3, #0]
 80100ee:	e050      	b.n	8010192 <USB_EPStartXfer+0x8a8>
 80100f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d10a      	bne.n	801010e <USB_EPStartXfer+0x824>
 80100f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100fa:	881b      	ldrh	r3, [r3, #0]
 80100fc:	b29b      	uxth	r3, r3
 80100fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010102:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010106:	b29a      	uxth	r2, r3
 8010108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801010a:	801a      	strh	r2, [r3, #0]
 801010c:	e041      	b.n	8010192 <USB_EPStartXfer+0x8a8>
 801010e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010112:	085b      	lsrs	r3, r3, #1
 8010114:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8010118:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801011c:	f003 0301 	and.w	r3, r3, #1
 8010120:	2b00      	cmp	r3, #0
 8010122:	d004      	beq.n	801012e <USB_EPStartXfer+0x844>
 8010124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8010128:	3301      	adds	r3, #1
 801012a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801012e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010130:	881b      	ldrh	r3, [r3, #0]
 8010132:	b29a      	uxth	r2, r3
 8010134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8010138:	b29b      	uxth	r3, r3
 801013a:	029b      	lsls	r3, r3, #10
 801013c:	b29b      	uxth	r3, r3
 801013e:	4313      	orrs	r3, r2
 8010140:	b29a      	uxth	r2, r3
 8010142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010144:	801a      	strh	r2, [r3, #0]
 8010146:	e024      	b.n	8010192 <USB_EPStartXfer+0x8a8>
 8010148:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801014c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	785b      	ldrb	r3, [r3, #1]
 8010154:	2b01      	cmp	r3, #1
 8010156:	d11c      	bne.n	8010192 <USB_EPStartXfer+0x8a8>
 8010158:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801015c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010166:	b29b      	uxth	r3, r3
 8010168:	461a      	mov	r2, r3
 801016a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801016c:	4413      	add	r3, r2
 801016e:	643b      	str	r3, [r7, #64]	; 0x40
 8010170:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010174:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	781b      	ldrb	r3, [r3, #0]
 801017c:	00da      	lsls	r2, r3, #3
 801017e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010180:	4413      	add	r3, r2
 8010182:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010186:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801018c:	b29a      	uxth	r2, r3
 801018e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010190:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010192:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010196:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	895b      	ldrh	r3, [r3, #10]
 801019e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80101a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80101a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	6959      	ldr	r1, [r3, #20]
 80101ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80101b2:	b29b      	uxth	r3, r3
 80101b4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80101b8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80101bc:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80101c0:	6800      	ldr	r0, [r0, #0]
 80101c2:	f001 f89e 	bl	8011302 <USB_WritePMA>
 80101c6:	e227      	b.n	8010618 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80101c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80101cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	6a1b      	ldr	r3, [r3, #32]
 80101d4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80101d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80101dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80101e0:	681a      	ldr	r2, [r3, #0]
 80101e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80101e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	781b      	ldrb	r3, [r3, #0]
 80101ee:	009b      	lsls	r3, r3, #2
 80101f0:	4413      	add	r3, r2
 80101f2:	881b      	ldrh	r3, [r3, #0]
 80101f4:	b29b      	uxth	r3, r3
 80101f6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80101fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80101fe:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8010202:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010206:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801020a:	681a      	ldr	r2, [r3, #0]
 801020c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010210:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010214:	681b      	ldr	r3, [r3, #0]
 8010216:	781b      	ldrb	r3, [r3, #0]
 8010218:	009b      	lsls	r3, r3, #2
 801021a:	441a      	add	r2, r3
 801021c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8010220:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010224:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010228:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801022c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010230:	b29b      	uxth	r3, r3
 8010232:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8010234:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010238:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010240:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010244:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801024e:	b29b      	uxth	r3, r3
 8010250:	461a      	mov	r2, r3
 8010252:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010254:	4413      	add	r3, r2
 8010256:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010258:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801025c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	781b      	ldrb	r3, [r3, #0]
 8010264:	00da      	lsls	r2, r3, #3
 8010266:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010268:	4413      	add	r3, r2
 801026a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 801026e:	65bb      	str	r3, [r7, #88]	; 0x58
 8010270:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010274:	b29a      	uxth	r2, r3
 8010276:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010278:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801027a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801027e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	891b      	ldrh	r3, [r3, #8]
 8010286:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801028a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801028e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	6959      	ldr	r1, [r3, #20]
 8010296:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801029a:	b29b      	uxth	r3, r3
 801029c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80102a0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80102a4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80102a8:	6800      	ldr	r0, [r0, #0]
 80102aa:	f001 f82a 	bl	8011302 <USB_WritePMA>
 80102ae:	e1b3      	b.n	8010618 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80102b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	6a1a      	ldr	r2, [r3, #32]
 80102bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80102c0:	1ad2      	subs	r2, r2, r3
 80102c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80102ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80102d6:	681a      	ldr	r2, [r3, #0]
 80102d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	781b      	ldrb	r3, [r3, #0]
 80102e4:	009b      	lsls	r3, r3, #2
 80102e6:	4413      	add	r3, r2
 80102e8:	881b      	ldrh	r3, [r3, #0]
 80102ea:	b29b      	uxth	r3, r3
 80102ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	f000 80c6 	beq.w	8010482 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80102f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	673b      	str	r3, [r7, #112]	; 0x70
 8010302:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010306:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	785b      	ldrb	r3, [r3, #1]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d177      	bne.n	8010402 <USB_EPStartXfer+0xb18>
 8010312:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010316:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	66bb      	str	r3, [r7, #104]	; 0x68
 801031e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010322:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801032c:	b29b      	uxth	r3, r3
 801032e:	461a      	mov	r2, r3
 8010330:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010332:	4413      	add	r3, r2
 8010334:	66bb      	str	r3, [r7, #104]	; 0x68
 8010336:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801033a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	781b      	ldrb	r3, [r3, #0]
 8010342:	00da      	lsls	r2, r3, #3
 8010344:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010346:	4413      	add	r3, r2
 8010348:	f203 4306 	addw	r3, r3, #1030	; 0x406
 801034c:	667b      	str	r3, [r7, #100]	; 0x64
 801034e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010350:	881b      	ldrh	r3, [r3, #0]
 8010352:	b29b      	uxth	r3, r3
 8010354:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010358:	b29a      	uxth	r2, r3
 801035a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801035c:	801a      	strh	r2, [r3, #0]
 801035e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010362:	2b3e      	cmp	r3, #62	; 0x3e
 8010364:	d921      	bls.n	80103aa <USB_EPStartXfer+0xac0>
 8010366:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801036a:	095b      	lsrs	r3, r3, #5
 801036c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8010370:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010374:	f003 031f 	and.w	r3, r3, #31
 8010378:	2b00      	cmp	r3, #0
 801037a:	d104      	bne.n	8010386 <USB_EPStartXfer+0xa9c>
 801037c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8010380:	3b01      	subs	r3, #1
 8010382:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8010386:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010388:	881b      	ldrh	r3, [r3, #0]
 801038a:	b29a      	uxth	r2, r3
 801038c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8010390:	b29b      	uxth	r3, r3
 8010392:	029b      	lsls	r3, r3, #10
 8010394:	b29b      	uxth	r3, r3
 8010396:	4313      	orrs	r3, r2
 8010398:	b29b      	uxth	r3, r3
 801039a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801039e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80103a2:	b29a      	uxth	r2, r3
 80103a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80103a6:	801a      	strh	r2, [r3, #0]
 80103a8:	e050      	b.n	801044c <USB_EPStartXfer+0xb62>
 80103aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d10a      	bne.n	80103c8 <USB_EPStartXfer+0xade>
 80103b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80103b4:	881b      	ldrh	r3, [r3, #0]
 80103b6:	b29b      	uxth	r3, r3
 80103b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80103bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80103c0:	b29a      	uxth	r2, r3
 80103c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80103c4:	801a      	strh	r2, [r3, #0]
 80103c6:	e041      	b.n	801044c <USB_EPStartXfer+0xb62>
 80103c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80103cc:	085b      	lsrs	r3, r3, #1
 80103ce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80103d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80103d6:	f003 0301 	and.w	r3, r3, #1
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d004      	beq.n	80103e8 <USB_EPStartXfer+0xafe>
 80103de:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80103e2:	3301      	adds	r3, #1
 80103e4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80103e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80103ea:	881b      	ldrh	r3, [r3, #0]
 80103ec:	b29a      	uxth	r2, r3
 80103ee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80103f2:	b29b      	uxth	r3, r3
 80103f4:	029b      	lsls	r3, r3, #10
 80103f6:	b29b      	uxth	r3, r3
 80103f8:	4313      	orrs	r3, r2
 80103fa:	b29a      	uxth	r2, r3
 80103fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80103fe:	801a      	strh	r2, [r3, #0]
 8010400:	e024      	b.n	801044c <USB_EPStartXfer+0xb62>
 8010402:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010406:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	785b      	ldrb	r3, [r3, #1]
 801040e:	2b01      	cmp	r3, #1
 8010410:	d11c      	bne.n	801044c <USB_EPStartXfer+0xb62>
 8010412:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010416:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010420:	b29b      	uxth	r3, r3
 8010422:	461a      	mov	r2, r3
 8010424:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010426:	4413      	add	r3, r2
 8010428:	673b      	str	r3, [r7, #112]	; 0x70
 801042a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801042e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	781b      	ldrb	r3, [r3, #0]
 8010436:	00da      	lsls	r2, r3, #3
 8010438:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801043a:	4413      	add	r3, r2
 801043c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010440:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010442:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010446:	b29a      	uxth	r2, r3
 8010448:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801044a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801044c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010450:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	895b      	ldrh	r3, [r3, #10]
 8010458:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801045c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010460:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	6959      	ldr	r1, [r3, #20]
 8010468:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801046c:	b29b      	uxth	r3, r3
 801046e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010472:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010476:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801047a:	6800      	ldr	r0, [r0, #0]
 801047c:	f000 ff41 	bl	8011302 <USB_WritePMA>
 8010480:	e0ca      	b.n	8010618 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8010482:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010486:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	785b      	ldrb	r3, [r3, #1]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d177      	bne.n	8010582 <USB_EPStartXfer+0xc98>
 8010492:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010496:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	67fb      	str	r3, [r7, #124]	; 0x7c
 801049e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80104a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80104ac:	b29b      	uxth	r3, r3
 80104ae:	461a      	mov	r2, r3
 80104b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80104b2:	4413      	add	r3, r2
 80104b4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80104b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80104ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	781b      	ldrb	r3, [r3, #0]
 80104c2:	00da      	lsls	r2, r3, #3
 80104c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80104c6:	4413      	add	r3, r2
 80104c8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80104cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80104ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80104d0:	881b      	ldrh	r3, [r3, #0]
 80104d2:	b29b      	uxth	r3, r3
 80104d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80104d8:	b29a      	uxth	r2, r3
 80104da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80104dc:	801a      	strh	r2, [r3, #0]
 80104de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80104e2:	2b3e      	cmp	r3, #62	; 0x3e
 80104e4:	d921      	bls.n	801052a <USB_EPStartXfer+0xc40>
 80104e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80104ea:	095b      	lsrs	r3, r3, #5
 80104ec:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80104f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80104f4:	f003 031f 	and.w	r3, r3, #31
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d104      	bne.n	8010506 <USB_EPStartXfer+0xc1c>
 80104fc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8010500:	3b01      	subs	r3, #1
 8010502:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8010506:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010508:	881b      	ldrh	r3, [r3, #0]
 801050a:	b29a      	uxth	r2, r3
 801050c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8010510:	b29b      	uxth	r3, r3
 8010512:	029b      	lsls	r3, r3, #10
 8010514:	b29b      	uxth	r3, r3
 8010516:	4313      	orrs	r3, r2
 8010518:	b29b      	uxth	r3, r3
 801051a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801051e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010522:	b29a      	uxth	r2, r3
 8010524:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010526:	801a      	strh	r2, [r3, #0]
 8010528:	e05c      	b.n	80105e4 <USB_EPStartXfer+0xcfa>
 801052a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801052e:	2b00      	cmp	r3, #0
 8010530:	d10a      	bne.n	8010548 <USB_EPStartXfer+0xc5e>
 8010532:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010534:	881b      	ldrh	r3, [r3, #0]
 8010536:	b29b      	uxth	r3, r3
 8010538:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801053c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010540:	b29a      	uxth	r2, r3
 8010542:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010544:	801a      	strh	r2, [r3, #0]
 8010546:	e04d      	b.n	80105e4 <USB_EPStartXfer+0xcfa>
 8010548:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801054c:	085b      	lsrs	r3, r3, #1
 801054e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8010552:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010556:	f003 0301 	and.w	r3, r3, #1
 801055a:	2b00      	cmp	r3, #0
 801055c:	d004      	beq.n	8010568 <USB_EPStartXfer+0xc7e>
 801055e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8010562:	3301      	adds	r3, #1
 8010564:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8010568:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801056a:	881b      	ldrh	r3, [r3, #0]
 801056c:	b29a      	uxth	r2, r3
 801056e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8010572:	b29b      	uxth	r3, r3
 8010574:	029b      	lsls	r3, r3, #10
 8010576:	b29b      	uxth	r3, r3
 8010578:	4313      	orrs	r3, r2
 801057a:	b29a      	uxth	r2, r3
 801057c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801057e:	801a      	strh	r2, [r3, #0]
 8010580:	e030      	b.n	80105e4 <USB_EPStartXfer+0xcfa>
 8010582:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010586:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	785b      	ldrb	r3, [r3, #1]
 801058e:	2b01      	cmp	r3, #1
 8010590:	d128      	bne.n	80105e4 <USB_EPStartXfer+0xcfa>
 8010592:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010596:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80105a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80105a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80105ae:	b29b      	uxth	r3, r3
 80105b0:	461a      	mov	r2, r3
 80105b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80105b6:	4413      	add	r3, r2
 80105b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80105bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80105c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	781b      	ldrb	r3, [r3, #0]
 80105c8:	00da      	lsls	r2, r3, #3
 80105ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80105ce:	4413      	add	r3, r2
 80105d0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80105d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80105d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80105dc:	b29a      	uxth	r2, r3
 80105de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80105e2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80105e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80105e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	891b      	ldrh	r3, [r3, #8]
 80105f0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80105f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80105f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	6959      	ldr	r1, [r3, #20]
 8010600:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010604:	b29b      	uxth	r3, r3
 8010606:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801060a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 801060e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010612:	6800      	ldr	r0, [r0, #0]
 8010614:	f000 fe75 	bl	8011302 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8010618:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801061c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010620:	681a      	ldr	r2, [r3, #0]
 8010622:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010626:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	781b      	ldrb	r3, [r3, #0]
 801062e:	009b      	lsls	r3, r3, #2
 8010630:	4413      	add	r3, r2
 8010632:	881b      	ldrh	r3, [r3, #0]
 8010634:	b29b      	uxth	r3, r3
 8010636:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801063a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801063e:	817b      	strh	r3, [r7, #10]
 8010640:	897b      	ldrh	r3, [r7, #10]
 8010642:	f083 0310 	eor.w	r3, r3, #16
 8010646:	817b      	strh	r3, [r7, #10]
 8010648:	897b      	ldrh	r3, [r7, #10]
 801064a:	f083 0320 	eor.w	r3, r3, #32
 801064e:	817b      	strh	r3, [r7, #10]
 8010650:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010654:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010658:	681a      	ldr	r2, [r3, #0]
 801065a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801065e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	781b      	ldrb	r3, [r3, #0]
 8010666:	009b      	lsls	r3, r3, #2
 8010668:	441a      	add	r2, r3
 801066a:	897b      	ldrh	r3, [r7, #10]
 801066c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010670:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010674:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801067c:	b29b      	uxth	r3, r3
 801067e:	8013      	strh	r3, [r2, #0]
 8010680:	f000 bcde 	b.w	8011040 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8010684:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010688:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	7b1b      	ldrb	r3, [r3, #12]
 8010690:	2b00      	cmp	r3, #0
 8010692:	f040 80bb 	bne.w	801080c <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8010696:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801069a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	699a      	ldr	r2, [r3, #24]
 80106a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	691b      	ldr	r3, [r3, #16]
 80106ae:	429a      	cmp	r2, r3
 80106b0:	d917      	bls.n	80106e2 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80106b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	691b      	ldr	r3, [r3, #16]
 80106be:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 80106c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	699a      	ldr	r2, [r3, #24]
 80106ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80106d2:	1ad2      	subs	r2, r2, r3
 80106d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	619a      	str	r2, [r3, #24]
 80106e0:	e00e      	b.n	8010700 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80106e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	699b      	ldr	r3, [r3, #24]
 80106ee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 80106f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	2200      	movs	r2, #0
 80106fe:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8010700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010704:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801070e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010712:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801071c:	b29b      	uxth	r3, r3
 801071e:	461a      	mov	r2, r3
 8010720:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010724:	4413      	add	r3, r2
 8010726:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801072a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801072e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	781b      	ldrb	r3, [r3, #0]
 8010736:	00da      	lsls	r2, r3, #3
 8010738:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801073c:	4413      	add	r3, r2
 801073e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010742:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8010746:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801074a:	881b      	ldrh	r3, [r3, #0]
 801074c:	b29b      	uxth	r3, r3
 801074e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010752:	b29a      	uxth	r2, r3
 8010754:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010758:	801a      	strh	r2, [r3, #0]
 801075a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801075e:	2b3e      	cmp	r3, #62	; 0x3e
 8010760:	d924      	bls.n	80107ac <USB_EPStartXfer+0xec2>
 8010762:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010766:	095b      	lsrs	r3, r3, #5
 8010768:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 801076c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010770:	f003 031f 	and.w	r3, r3, #31
 8010774:	2b00      	cmp	r3, #0
 8010776:	d104      	bne.n	8010782 <USB_EPStartXfer+0xe98>
 8010778:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801077c:	3b01      	subs	r3, #1
 801077e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8010782:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010786:	881b      	ldrh	r3, [r3, #0]
 8010788:	b29a      	uxth	r2, r3
 801078a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801078e:	b29b      	uxth	r3, r3
 8010790:	029b      	lsls	r3, r3, #10
 8010792:	b29b      	uxth	r3, r3
 8010794:	4313      	orrs	r3, r2
 8010796:	b29b      	uxth	r3, r3
 8010798:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801079c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80107a0:	b29a      	uxth	r2, r3
 80107a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80107a6:	801a      	strh	r2, [r3, #0]
 80107a8:	f000 bc10 	b.w	8010fcc <USB_EPStartXfer+0x16e2>
 80107ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d10c      	bne.n	80107ce <USB_EPStartXfer+0xee4>
 80107b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80107b8:	881b      	ldrh	r3, [r3, #0]
 80107ba:	b29b      	uxth	r3, r3
 80107bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80107c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80107c4:	b29a      	uxth	r2, r3
 80107c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80107ca:	801a      	strh	r2, [r3, #0]
 80107cc:	e3fe      	b.n	8010fcc <USB_EPStartXfer+0x16e2>
 80107ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80107d2:	085b      	lsrs	r3, r3, #1
 80107d4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80107d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80107dc:	f003 0301 	and.w	r3, r3, #1
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d004      	beq.n	80107ee <USB_EPStartXfer+0xf04>
 80107e4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80107e8:	3301      	adds	r3, #1
 80107ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80107ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80107f2:	881b      	ldrh	r3, [r3, #0]
 80107f4:	b29a      	uxth	r2, r3
 80107f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80107fa:	b29b      	uxth	r3, r3
 80107fc:	029b      	lsls	r3, r3, #10
 80107fe:	b29b      	uxth	r3, r3
 8010800:	4313      	orrs	r3, r2
 8010802:	b29a      	uxth	r2, r3
 8010804:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010808:	801a      	strh	r2, [r3, #0]
 801080a:	e3df      	b.n	8010fcc <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 801080c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010810:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	78db      	ldrb	r3, [r3, #3]
 8010818:	2b02      	cmp	r3, #2
 801081a:	f040 8218 	bne.w	8010c4e <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 801081e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010822:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	785b      	ldrb	r3, [r3, #1]
 801082a:	2b00      	cmp	r3, #0
 801082c:	f040 809d 	bne.w	801096a <USB_EPStartXfer+0x1080>
 8010830:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010834:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801083e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010842:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801084c:	b29b      	uxth	r3, r3
 801084e:	461a      	mov	r2, r3
 8010850:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8010854:	4413      	add	r3, r2
 8010856:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801085a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801085e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	781b      	ldrb	r3, [r3, #0]
 8010866:	00da      	lsls	r2, r3, #3
 8010868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801086c:	4413      	add	r3, r2
 801086e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010872:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8010876:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801087a:	881b      	ldrh	r3, [r3, #0]
 801087c:	b29b      	uxth	r3, r3
 801087e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010882:	b29a      	uxth	r2, r3
 8010884:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010888:	801a      	strh	r2, [r3, #0]
 801088a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801088e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	691b      	ldr	r3, [r3, #16]
 8010896:	2b3e      	cmp	r3, #62	; 0x3e
 8010898:	d92b      	bls.n	80108f2 <USB_EPStartXfer+0x1008>
 801089a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801089e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	691b      	ldr	r3, [r3, #16]
 80108a6:	095b      	lsrs	r3, r3, #5
 80108a8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80108ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	691b      	ldr	r3, [r3, #16]
 80108b8:	f003 031f 	and.w	r3, r3, #31
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d104      	bne.n	80108ca <USB_EPStartXfer+0xfe0>
 80108c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80108c4:	3b01      	subs	r3, #1
 80108c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80108ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80108ce:	881b      	ldrh	r3, [r3, #0]
 80108d0:	b29a      	uxth	r2, r3
 80108d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80108d6:	b29b      	uxth	r3, r3
 80108d8:	029b      	lsls	r3, r3, #10
 80108da:	b29b      	uxth	r3, r3
 80108dc:	4313      	orrs	r3, r2
 80108de:	b29b      	uxth	r3, r3
 80108e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80108e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80108e8:	b29a      	uxth	r2, r3
 80108ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80108ee:	801a      	strh	r2, [r3, #0]
 80108f0:	e070      	b.n	80109d4 <USB_EPStartXfer+0x10ea>
 80108f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	691b      	ldr	r3, [r3, #16]
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d10c      	bne.n	801091c <USB_EPStartXfer+0x1032>
 8010902:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010906:	881b      	ldrh	r3, [r3, #0]
 8010908:	b29b      	uxth	r3, r3
 801090a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801090e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010912:	b29a      	uxth	r2, r3
 8010914:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010918:	801a      	strh	r2, [r3, #0]
 801091a:	e05b      	b.n	80109d4 <USB_EPStartXfer+0x10ea>
 801091c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010920:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	691b      	ldr	r3, [r3, #16]
 8010928:	085b      	lsrs	r3, r3, #1
 801092a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 801092e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010932:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	691b      	ldr	r3, [r3, #16]
 801093a:	f003 0301 	and.w	r3, r3, #1
 801093e:	2b00      	cmp	r3, #0
 8010940:	d004      	beq.n	801094c <USB_EPStartXfer+0x1062>
 8010942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010946:	3301      	adds	r3, #1
 8010948:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 801094c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010950:	881b      	ldrh	r3, [r3, #0]
 8010952:	b29a      	uxth	r2, r3
 8010954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010958:	b29b      	uxth	r3, r3
 801095a:	029b      	lsls	r3, r3, #10
 801095c:	b29b      	uxth	r3, r3
 801095e:	4313      	orrs	r3, r2
 8010960:	b29a      	uxth	r2, r3
 8010962:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010966:	801a      	strh	r2, [r3, #0]
 8010968:	e034      	b.n	80109d4 <USB_EPStartXfer+0x10ea>
 801096a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801096e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	785b      	ldrb	r3, [r3, #1]
 8010976:	2b01      	cmp	r3, #1
 8010978:	d12c      	bne.n	80109d4 <USB_EPStartXfer+0x10ea>
 801097a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801097e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8010988:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801098c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010996:	b29b      	uxth	r3, r3
 8010998:	461a      	mov	r2, r3
 801099a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801099e:	4413      	add	r3, r2
 80109a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80109a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	781b      	ldrb	r3, [r3, #0]
 80109b0:	00da      	lsls	r2, r3, #3
 80109b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80109b6:	4413      	add	r3, r2
 80109b8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80109bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80109c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	691b      	ldr	r3, [r3, #16]
 80109cc:	b29a      	uxth	r2, r3
 80109ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80109d2:	801a      	strh	r2, [r3, #0]
 80109d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80109e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	785b      	ldrb	r3, [r3, #1]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	f040 809d 	bne.w	8010b2e <USB_EPStartXfer+0x1244>
 80109f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8010a02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a06:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010a10:	b29b      	uxth	r3, r3
 8010a12:	461a      	mov	r2, r3
 8010a14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010a18:	4413      	add	r3, r2
 8010a1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8010a1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	781b      	ldrb	r3, [r3, #0]
 8010a2a:	00da      	lsls	r2, r3, #3
 8010a2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010a30:	4413      	add	r3, r2
 8010a32:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010a36:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8010a3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010a3e:	881b      	ldrh	r3, [r3, #0]
 8010a40:	b29b      	uxth	r3, r3
 8010a42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010a46:	b29a      	uxth	r2, r3
 8010a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010a4c:	801a      	strh	r2, [r3, #0]
 8010a4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	691b      	ldr	r3, [r3, #16]
 8010a5a:	2b3e      	cmp	r3, #62	; 0x3e
 8010a5c:	d92b      	bls.n	8010ab6 <USB_EPStartXfer+0x11cc>
 8010a5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	691b      	ldr	r3, [r3, #16]
 8010a6a:	095b      	lsrs	r3, r3, #5
 8010a6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8010a70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	691b      	ldr	r3, [r3, #16]
 8010a7c:	f003 031f 	and.w	r3, r3, #31
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d104      	bne.n	8010a8e <USB_EPStartXfer+0x11a4>
 8010a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010a88:	3b01      	subs	r3, #1
 8010a8a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8010a8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010a92:	881b      	ldrh	r3, [r3, #0]
 8010a94:	b29a      	uxth	r2, r3
 8010a96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010a9a:	b29b      	uxth	r3, r3
 8010a9c:	029b      	lsls	r3, r3, #10
 8010a9e:	b29b      	uxth	r3, r3
 8010aa0:	4313      	orrs	r3, r2
 8010aa2:	b29b      	uxth	r3, r3
 8010aa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010aa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010aac:	b29a      	uxth	r2, r3
 8010aae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010ab2:	801a      	strh	r2, [r3, #0]
 8010ab4:	e069      	b.n	8010b8a <USB_EPStartXfer+0x12a0>
 8010ab6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010aba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	691b      	ldr	r3, [r3, #16]
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d10c      	bne.n	8010ae0 <USB_EPStartXfer+0x11f6>
 8010ac6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010aca:	881b      	ldrh	r3, [r3, #0]
 8010acc:	b29b      	uxth	r3, r3
 8010ace:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010ad2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ad6:	b29a      	uxth	r2, r3
 8010ad8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010adc:	801a      	strh	r2, [r3, #0]
 8010ade:	e054      	b.n	8010b8a <USB_EPStartXfer+0x12a0>
 8010ae0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ae4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	691b      	ldr	r3, [r3, #16]
 8010aec:	085b      	lsrs	r3, r3, #1
 8010aee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8010af2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010af6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	691b      	ldr	r3, [r3, #16]
 8010afe:	f003 0301 	and.w	r3, r3, #1
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d004      	beq.n	8010b10 <USB_EPStartXfer+0x1226>
 8010b06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010b0a:	3301      	adds	r3, #1
 8010b0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8010b10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010b14:	881b      	ldrh	r3, [r3, #0]
 8010b16:	b29a      	uxth	r2, r3
 8010b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010b1c:	b29b      	uxth	r3, r3
 8010b1e:	029b      	lsls	r3, r3, #10
 8010b20:	b29b      	uxth	r3, r3
 8010b22:	4313      	orrs	r3, r2
 8010b24:	b29a      	uxth	r2, r3
 8010b26:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010b2a:	801a      	strh	r2, [r3, #0]
 8010b2c:	e02d      	b.n	8010b8a <USB_EPStartXfer+0x12a0>
 8010b2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	785b      	ldrb	r3, [r3, #1]
 8010b3a:	2b01      	cmp	r3, #1
 8010b3c:	d125      	bne.n	8010b8a <USB_EPStartXfer+0x12a0>
 8010b3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b42:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010b4c:	b29b      	uxth	r3, r3
 8010b4e:	461a      	mov	r2, r3
 8010b50:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8010b54:	4413      	add	r3, r2
 8010b56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8010b5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	781b      	ldrb	r3, [r3, #0]
 8010b66:	00da      	lsls	r2, r3, #3
 8010b68:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8010b6c:	4413      	add	r3, r2
 8010b6e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010b72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8010b76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	691b      	ldr	r3, [r3, #16]
 8010b82:	b29a      	uxth	r2, r3
 8010b84:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8010b88:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8010b8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	69db      	ldr	r3, [r3, #28]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	f000 8218 	beq.w	8010fcc <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8010b9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ba0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010ba4:	681a      	ldr	r2, [r3, #0]
 8010ba6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010baa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	781b      	ldrb	r3, [r3, #0]
 8010bb2:	009b      	lsls	r3, r3, #2
 8010bb4:	4413      	add	r3, r2
 8010bb6:	881b      	ldrh	r3, [r3, #0]
 8010bb8:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8010bbc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010bc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d005      	beq.n	8010bd4 <USB_EPStartXfer+0x12ea>
 8010bc8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d10d      	bne.n	8010bf0 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8010bd4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010bd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	f040 81f5 	bne.w	8010fcc <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8010be2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	f040 81ee 	bne.w	8010fcc <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8010bf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010bf4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010bf8:	681a      	ldr	r2, [r3, #0]
 8010bfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010bfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	781b      	ldrb	r3, [r3, #0]
 8010c06:	009b      	lsls	r3, r3, #2
 8010c08:	4413      	add	r3, r2
 8010c0a:	881b      	ldrh	r3, [r3, #0]
 8010c0c:	b29b      	uxth	r3, r3
 8010c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010c16:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8010c1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010c22:	681a      	ldr	r2, [r3, #0]
 8010c24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	781b      	ldrb	r3, [r3, #0]
 8010c30:	009b      	lsls	r3, r3, #2
 8010c32:	441a      	add	r2, r3
 8010c34:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8010c38:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010c3c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010c40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010c44:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010c48:	b29b      	uxth	r3, r3
 8010c4a:	8013      	strh	r3, [r2, #0]
 8010c4c:	e1be      	b.n	8010fcc <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8010c4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	78db      	ldrb	r3, [r3, #3]
 8010c5a:	2b01      	cmp	r3, #1
 8010c5c:	f040 81b4 	bne.w	8010fc8 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8010c60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	699a      	ldr	r2, [r3, #24]
 8010c6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	691b      	ldr	r3, [r3, #16]
 8010c78:	429a      	cmp	r2, r3
 8010c7a:	d917      	bls.n	8010cac <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8010c7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	691b      	ldr	r3, [r3, #16]
 8010c88:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8010c8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	699a      	ldr	r2, [r3, #24]
 8010c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010c9c:	1ad2      	subs	r2, r2, r3
 8010c9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ca2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	619a      	str	r2, [r3, #24]
 8010caa:	e00e      	b.n	8010cca <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8010cac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cb0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	699b      	ldr	r3, [r3, #24]
 8010cb8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8010cbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	2200      	movs	r2, #0
 8010cc8:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8010cca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	785b      	ldrb	r3, [r3, #1]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	f040 8085 	bne.w	8010de6 <USB_EPStartXfer+0x14fc>
 8010cdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ce0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8010cea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010cf8:	b29b      	uxth	r3, r3
 8010cfa:	461a      	mov	r2, r3
 8010cfc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8010d00:	4413      	add	r3, r2
 8010d02:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8010d06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	781b      	ldrb	r3, [r3, #0]
 8010d12:	00da      	lsls	r2, r3, #3
 8010d14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8010d18:	4413      	add	r3, r2
 8010d1a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010d1e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010d22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010d26:	881b      	ldrh	r3, [r3, #0]
 8010d28:	b29b      	uxth	r3, r3
 8010d2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010d2e:	b29a      	uxth	r2, r3
 8010d30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010d34:	801a      	strh	r2, [r3, #0]
 8010d36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d3a:	2b3e      	cmp	r3, #62	; 0x3e
 8010d3c:	d923      	bls.n	8010d86 <USB_EPStartXfer+0x149c>
 8010d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d42:	095b      	lsrs	r3, r3, #5
 8010d44:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010d48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d4c:	f003 031f 	and.w	r3, r3, #31
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d104      	bne.n	8010d5e <USB_EPStartXfer+0x1474>
 8010d54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010d58:	3b01      	subs	r3, #1
 8010d5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010d5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010d62:	881b      	ldrh	r3, [r3, #0]
 8010d64:	b29a      	uxth	r2, r3
 8010d66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010d6a:	b29b      	uxth	r3, r3
 8010d6c:	029b      	lsls	r3, r3, #10
 8010d6e:	b29b      	uxth	r3, r3
 8010d70:	4313      	orrs	r3, r2
 8010d72:	b29b      	uxth	r3, r3
 8010d74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010d78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010d7c:	b29a      	uxth	r2, r3
 8010d7e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010d82:	801a      	strh	r2, [r3, #0]
 8010d84:	e060      	b.n	8010e48 <USB_EPStartXfer+0x155e>
 8010d86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d10c      	bne.n	8010da8 <USB_EPStartXfer+0x14be>
 8010d8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010d92:	881b      	ldrh	r3, [r3, #0]
 8010d94:	b29b      	uxth	r3, r3
 8010d96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010d9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010d9e:	b29a      	uxth	r2, r3
 8010da0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010da4:	801a      	strh	r2, [r3, #0]
 8010da6:	e04f      	b.n	8010e48 <USB_EPStartXfer+0x155e>
 8010da8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010dac:	085b      	lsrs	r3, r3, #1
 8010dae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010db2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010db6:	f003 0301 	and.w	r3, r3, #1
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d004      	beq.n	8010dc8 <USB_EPStartXfer+0x14de>
 8010dbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010dc2:	3301      	adds	r3, #1
 8010dc4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010dc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010dcc:	881b      	ldrh	r3, [r3, #0]
 8010dce:	b29a      	uxth	r2, r3
 8010dd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010dd4:	b29b      	uxth	r3, r3
 8010dd6:	029b      	lsls	r3, r3, #10
 8010dd8:	b29b      	uxth	r3, r3
 8010dda:	4313      	orrs	r3, r2
 8010ddc:	b29a      	uxth	r2, r3
 8010dde:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010de2:	801a      	strh	r2, [r3, #0]
 8010de4:	e030      	b.n	8010e48 <USB_EPStartXfer+0x155e>
 8010de6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	785b      	ldrb	r3, [r3, #1]
 8010df2:	2b01      	cmp	r3, #1
 8010df4:	d128      	bne.n	8010e48 <USB_EPStartXfer+0x155e>
 8010df6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dfa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8010e04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e08:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010e12:	b29b      	uxth	r3, r3
 8010e14:	461a      	mov	r2, r3
 8010e16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8010e1a:	4413      	add	r3, r2
 8010e1c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8010e20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	781b      	ldrb	r3, [r3, #0]
 8010e2c:	00da      	lsls	r2, r3, #3
 8010e2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8010e32:	4413      	add	r3, r2
 8010e34:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010e38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8010e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e40:	b29a      	uxth	r2, r3
 8010e42:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8010e46:	801a      	strh	r2, [r3, #0]
 8010e48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e4c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010e56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	785b      	ldrb	r3, [r3, #1]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	f040 8085 	bne.w	8010f72 <USB_EPStartXfer+0x1688>
 8010e68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8010e76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e7a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010e84:	b29b      	uxth	r3, r3
 8010e86:	461a      	mov	r2, r3
 8010e88:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8010e8c:	4413      	add	r3, r2
 8010e8e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8010e92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	781b      	ldrb	r3, [r3, #0]
 8010e9e:	00da      	lsls	r2, r3, #3
 8010ea0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8010ea4:	4413      	add	r3, r2
 8010ea6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010eaa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010eae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010eb2:	881b      	ldrh	r3, [r3, #0]
 8010eb4:	b29b      	uxth	r3, r3
 8010eb6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010eba:	b29a      	uxth	r2, r3
 8010ebc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010ec0:	801a      	strh	r2, [r3, #0]
 8010ec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010ec6:	2b3e      	cmp	r3, #62	; 0x3e
 8010ec8:	d923      	bls.n	8010f12 <USB_EPStartXfer+0x1628>
 8010eca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010ece:	095b      	lsrs	r3, r3, #5
 8010ed0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010ed8:	f003 031f 	and.w	r3, r3, #31
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d104      	bne.n	8010eea <USB_EPStartXfer+0x1600>
 8010ee0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010ee4:	3b01      	subs	r3, #1
 8010ee6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010eea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010eee:	881b      	ldrh	r3, [r3, #0]
 8010ef0:	b29a      	uxth	r2, r3
 8010ef2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010ef6:	b29b      	uxth	r3, r3
 8010ef8:	029b      	lsls	r3, r3, #10
 8010efa:	b29b      	uxth	r3, r3
 8010efc:	4313      	orrs	r3, r2
 8010efe:	b29b      	uxth	r3, r3
 8010f00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010f04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010f08:	b29a      	uxth	r2, r3
 8010f0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010f0e:	801a      	strh	r2, [r3, #0]
 8010f10:	e05c      	b.n	8010fcc <USB_EPStartXfer+0x16e2>
 8010f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d10c      	bne.n	8010f34 <USB_EPStartXfer+0x164a>
 8010f1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010f1e:	881b      	ldrh	r3, [r3, #0]
 8010f20:	b29b      	uxth	r3, r3
 8010f22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010f26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010f2a:	b29a      	uxth	r2, r3
 8010f2c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010f30:	801a      	strh	r2, [r3, #0]
 8010f32:	e04b      	b.n	8010fcc <USB_EPStartXfer+0x16e2>
 8010f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f38:	085b      	lsrs	r3, r3, #1
 8010f3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010f3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f42:	f003 0301 	and.w	r3, r3, #1
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d004      	beq.n	8010f54 <USB_EPStartXfer+0x166a>
 8010f4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010f4e:	3301      	adds	r3, #1
 8010f50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010f54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010f58:	881b      	ldrh	r3, [r3, #0]
 8010f5a:	b29a      	uxth	r2, r3
 8010f5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010f60:	b29b      	uxth	r3, r3
 8010f62:	029b      	lsls	r3, r3, #10
 8010f64:	b29b      	uxth	r3, r3
 8010f66:	4313      	orrs	r3, r2
 8010f68:	b29a      	uxth	r2, r3
 8010f6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010f6e:	801a      	strh	r2, [r3, #0]
 8010f70:	e02c      	b.n	8010fcc <USB_EPStartXfer+0x16e2>
 8010f72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	785b      	ldrb	r3, [r3, #1]
 8010f7e:	2b01      	cmp	r3, #1
 8010f80:	d124      	bne.n	8010fcc <USB_EPStartXfer+0x16e2>
 8010f82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f86:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010f90:	b29b      	uxth	r3, r3
 8010f92:	461a      	mov	r2, r3
 8010f94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010f98:	4413      	add	r3, r2
 8010f9a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010f9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010fa2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	781b      	ldrb	r3, [r3, #0]
 8010faa:	00da      	lsls	r2, r3, #3
 8010fac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010fb0:	4413      	add	r3, r2
 8010fb2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010fb6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8010fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010fbe:	b29a      	uxth	r2, r3
 8010fc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010fc4:	801a      	strh	r2, [r3, #0]
 8010fc6:	e001      	b.n	8010fcc <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8010fc8:	2301      	movs	r3, #1
 8010fca:	e03a      	b.n	8011042 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010fcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010fd0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010fd4:	681a      	ldr	r2, [r3, #0]
 8010fd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010fda:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	781b      	ldrb	r3, [r3, #0]
 8010fe2:	009b      	lsls	r3, r3, #2
 8010fe4:	4413      	add	r3, r2
 8010fe6:	881b      	ldrh	r3, [r3, #0]
 8010fe8:	b29b      	uxth	r3, r3
 8010fea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010ff2:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8010ff6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8010ffa:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8010ffe:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8011002:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8011006:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 801100a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 801100e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011012:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011016:	681a      	ldr	r2, [r3, #0]
 8011018:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801101c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	781b      	ldrb	r3, [r3, #0]
 8011024:	009b      	lsls	r3, r3, #2
 8011026:	441a      	add	r2, r3
 8011028:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 801102c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011030:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011034:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011038:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801103c:	b29b      	uxth	r3, r3
 801103e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011040:	2300      	movs	r3, #0
}
 8011042:	4618      	mov	r0, r3
 8011044:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8011048:	46bd      	mov	sp, r7
 801104a:	bd80      	pop	{r7, pc}

0801104c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801104c:	b480      	push	{r7}
 801104e:	b085      	sub	sp, #20
 8011050:	af00      	add	r7, sp, #0
 8011052:	6078      	str	r0, [r7, #4]
 8011054:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011056:	683b      	ldr	r3, [r7, #0]
 8011058:	785b      	ldrb	r3, [r3, #1]
 801105a:	2b00      	cmp	r3, #0
 801105c:	d020      	beq.n	80110a0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801105e:	687a      	ldr	r2, [r7, #4]
 8011060:	683b      	ldr	r3, [r7, #0]
 8011062:	781b      	ldrb	r3, [r3, #0]
 8011064:	009b      	lsls	r3, r3, #2
 8011066:	4413      	add	r3, r2
 8011068:	881b      	ldrh	r3, [r3, #0]
 801106a:	b29b      	uxth	r3, r3
 801106c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011070:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011074:	81bb      	strh	r3, [r7, #12]
 8011076:	89bb      	ldrh	r3, [r7, #12]
 8011078:	f083 0310 	eor.w	r3, r3, #16
 801107c:	81bb      	strh	r3, [r7, #12]
 801107e:	687a      	ldr	r2, [r7, #4]
 8011080:	683b      	ldr	r3, [r7, #0]
 8011082:	781b      	ldrb	r3, [r3, #0]
 8011084:	009b      	lsls	r3, r3, #2
 8011086:	441a      	add	r2, r3
 8011088:	89bb      	ldrh	r3, [r7, #12]
 801108a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801108e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011092:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801109a:	b29b      	uxth	r3, r3
 801109c:	8013      	strh	r3, [r2, #0]
 801109e:	e01f      	b.n	80110e0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80110a0:	687a      	ldr	r2, [r7, #4]
 80110a2:	683b      	ldr	r3, [r7, #0]
 80110a4:	781b      	ldrb	r3, [r3, #0]
 80110a6:	009b      	lsls	r3, r3, #2
 80110a8:	4413      	add	r3, r2
 80110aa:	881b      	ldrh	r3, [r3, #0]
 80110ac:	b29b      	uxth	r3, r3
 80110ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80110b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80110b6:	81fb      	strh	r3, [r7, #14]
 80110b8:	89fb      	ldrh	r3, [r7, #14]
 80110ba:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80110be:	81fb      	strh	r3, [r7, #14]
 80110c0:	687a      	ldr	r2, [r7, #4]
 80110c2:	683b      	ldr	r3, [r7, #0]
 80110c4:	781b      	ldrb	r3, [r3, #0]
 80110c6:	009b      	lsls	r3, r3, #2
 80110c8:	441a      	add	r2, r3
 80110ca:	89fb      	ldrh	r3, [r7, #14]
 80110cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80110d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80110d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80110d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80110dc:	b29b      	uxth	r3, r3
 80110de:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80110e0:	2300      	movs	r3, #0
}
 80110e2:	4618      	mov	r0, r3
 80110e4:	3714      	adds	r7, #20
 80110e6:	46bd      	mov	sp, r7
 80110e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ec:	4770      	bx	lr

080110ee <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80110ee:	b480      	push	{r7}
 80110f0:	b087      	sub	sp, #28
 80110f2:	af00      	add	r7, sp, #0
 80110f4:	6078      	str	r0, [r7, #4]
 80110f6:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80110f8:	683b      	ldr	r3, [r7, #0]
 80110fa:	7b1b      	ldrb	r3, [r3, #12]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	f040 809d 	bne.w	801123c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8011102:	683b      	ldr	r3, [r7, #0]
 8011104:	785b      	ldrb	r3, [r3, #1]
 8011106:	2b00      	cmp	r3, #0
 8011108:	d04c      	beq.n	80111a4 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801110a:	687a      	ldr	r2, [r7, #4]
 801110c:	683b      	ldr	r3, [r7, #0]
 801110e:	781b      	ldrb	r3, [r3, #0]
 8011110:	009b      	lsls	r3, r3, #2
 8011112:	4413      	add	r3, r2
 8011114:	881b      	ldrh	r3, [r3, #0]
 8011116:	823b      	strh	r3, [r7, #16]
 8011118:	8a3b      	ldrh	r3, [r7, #16]
 801111a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801111e:	2b00      	cmp	r3, #0
 8011120:	d01b      	beq.n	801115a <USB_EPClearStall+0x6c>
 8011122:	687a      	ldr	r2, [r7, #4]
 8011124:	683b      	ldr	r3, [r7, #0]
 8011126:	781b      	ldrb	r3, [r3, #0]
 8011128:	009b      	lsls	r3, r3, #2
 801112a:	4413      	add	r3, r2
 801112c:	881b      	ldrh	r3, [r3, #0]
 801112e:	b29b      	uxth	r3, r3
 8011130:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011138:	81fb      	strh	r3, [r7, #14]
 801113a:	687a      	ldr	r2, [r7, #4]
 801113c:	683b      	ldr	r3, [r7, #0]
 801113e:	781b      	ldrb	r3, [r3, #0]
 8011140:	009b      	lsls	r3, r3, #2
 8011142:	441a      	add	r2, r3
 8011144:	89fb      	ldrh	r3, [r7, #14]
 8011146:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801114a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801114e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011152:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011156:	b29b      	uxth	r3, r3
 8011158:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801115a:	683b      	ldr	r3, [r7, #0]
 801115c:	78db      	ldrb	r3, [r3, #3]
 801115e:	2b01      	cmp	r3, #1
 8011160:	d06c      	beq.n	801123c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011162:	687a      	ldr	r2, [r7, #4]
 8011164:	683b      	ldr	r3, [r7, #0]
 8011166:	781b      	ldrb	r3, [r3, #0]
 8011168:	009b      	lsls	r3, r3, #2
 801116a:	4413      	add	r3, r2
 801116c:	881b      	ldrh	r3, [r3, #0]
 801116e:	b29b      	uxth	r3, r3
 8011170:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011174:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011178:	81bb      	strh	r3, [r7, #12]
 801117a:	89bb      	ldrh	r3, [r7, #12]
 801117c:	f083 0320 	eor.w	r3, r3, #32
 8011180:	81bb      	strh	r3, [r7, #12]
 8011182:	687a      	ldr	r2, [r7, #4]
 8011184:	683b      	ldr	r3, [r7, #0]
 8011186:	781b      	ldrb	r3, [r3, #0]
 8011188:	009b      	lsls	r3, r3, #2
 801118a:	441a      	add	r2, r3
 801118c:	89bb      	ldrh	r3, [r7, #12]
 801118e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011192:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011196:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801119a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801119e:	b29b      	uxth	r3, r3
 80111a0:	8013      	strh	r3, [r2, #0]
 80111a2:	e04b      	b.n	801123c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80111a4:	687a      	ldr	r2, [r7, #4]
 80111a6:	683b      	ldr	r3, [r7, #0]
 80111a8:	781b      	ldrb	r3, [r3, #0]
 80111aa:	009b      	lsls	r3, r3, #2
 80111ac:	4413      	add	r3, r2
 80111ae:	881b      	ldrh	r3, [r3, #0]
 80111b0:	82fb      	strh	r3, [r7, #22]
 80111b2:	8afb      	ldrh	r3, [r7, #22]
 80111b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d01b      	beq.n	80111f4 <USB_EPClearStall+0x106>
 80111bc:	687a      	ldr	r2, [r7, #4]
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	781b      	ldrb	r3, [r3, #0]
 80111c2:	009b      	lsls	r3, r3, #2
 80111c4:	4413      	add	r3, r2
 80111c6:	881b      	ldrh	r3, [r3, #0]
 80111c8:	b29b      	uxth	r3, r3
 80111ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80111ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80111d2:	82bb      	strh	r3, [r7, #20]
 80111d4:	687a      	ldr	r2, [r7, #4]
 80111d6:	683b      	ldr	r3, [r7, #0]
 80111d8:	781b      	ldrb	r3, [r3, #0]
 80111da:	009b      	lsls	r3, r3, #2
 80111dc:	441a      	add	r2, r3
 80111de:	8abb      	ldrh	r3, [r7, #20]
 80111e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80111e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80111e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80111ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111f0:	b29b      	uxth	r3, r3
 80111f2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80111f4:	687a      	ldr	r2, [r7, #4]
 80111f6:	683b      	ldr	r3, [r7, #0]
 80111f8:	781b      	ldrb	r3, [r3, #0]
 80111fa:	009b      	lsls	r3, r3, #2
 80111fc:	4413      	add	r3, r2
 80111fe:	881b      	ldrh	r3, [r3, #0]
 8011200:	b29b      	uxth	r3, r3
 8011202:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801120a:	827b      	strh	r3, [r7, #18]
 801120c:	8a7b      	ldrh	r3, [r7, #18]
 801120e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8011212:	827b      	strh	r3, [r7, #18]
 8011214:	8a7b      	ldrh	r3, [r7, #18]
 8011216:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 801121a:	827b      	strh	r3, [r7, #18]
 801121c:	687a      	ldr	r2, [r7, #4]
 801121e:	683b      	ldr	r3, [r7, #0]
 8011220:	781b      	ldrb	r3, [r3, #0]
 8011222:	009b      	lsls	r3, r3, #2
 8011224:	441a      	add	r2, r3
 8011226:	8a7b      	ldrh	r3, [r7, #18]
 8011228:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801122c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011230:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011238:	b29b      	uxth	r3, r3
 801123a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 801123c:	2300      	movs	r3, #0
}
 801123e:	4618      	mov	r0, r3
 8011240:	371c      	adds	r7, #28
 8011242:	46bd      	mov	sp, r7
 8011244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011248:	4770      	bx	lr

0801124a <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 801124a:	b480      	push	{r7}
 801124c:	b083      	sub	sp, #12
 801124e:	af00      	add	r7, sp, #0
 8011250:	6078      	str	r0, [r7, #4]
 8011252:	460b      	mov	r3, r1
 8011254:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8011256:	78fb      	ldrb	r3, [r7, #3]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d103      	bne.n	8011264 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	2280      	movs	r2, #128	; 0x80
 8011260:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8011264:	2300      	movs	r3, #0
}
 8011266:	4618      	mov	r0, r3
 8011268:	370c      	adds	r7, #12
 801126a:	46bd      	mov	sp, r7
 801126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011270:	4770      	bx	lr

08011272 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8011272:	b480      	push	{r7}
 8011274:	b083      	sub	sp, #12
 8011276:	af00      	add	r7, sp, #0
 8011278:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8011280:	b29b      	uxth	r3, r3
 8011282:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011286:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801128a:	b29a      	uxth	r2, r3
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8011292:	2300      	movs	r3, #0
}
 8011294:	4618      	mov	r0, r3
 8011296:	370c      	adds	r7, #12
 8011298:	46bd      	mov	sp, r7
 801129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129e:	4770      	bx	lr

080112a0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80112a0:	b480      	push	{r7}
 80112a2:	b083      	sub	sp, #12
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80112ae:	b29b      	uxth	r3, r3
 80112b0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80112b4:	b29a      	uxth	r2, r3
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80112bc:	2300      	movs	r3, #0
}
 80112be:	4618      	mov	r0, r3
 80112c0:	370c      	adds	r7, #12
 80112c2:	46bd      	mov	sp, r7
 80112c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c8:	4770      	bx	lr

080112ca <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80112ca:	b480      	push	{r7}
 80112cc:	b085      	sub	sp, #20
 80112ce:	af00      	add	r7, sp, #0
 80112d0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80112d8:	b29b      	uxth	r3, r3
 80112da:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80112dc:	68fb      	ldr	r3, [r7, #12]
}
 80112de:	4618      	mov	r0, r3
 80112e0:	3714      	adds	r7, #20
 80112e2:	46bd      	mov	sp, r7
 80112e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e8:	4770      	bx	lr

080112ea <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80112ea:	b480      	push	{r7}
 80112ec:	b083      	sub	sp, #12
 80112ee:	af00      	add	r7, sp, #0
 80112f0:	6078      	str	r0, [r7, #4]
 80112f2:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80112f4:	2300      	movs	r3, #0
}
 80112f6:	4618      	mov	r0, r3
 80112f8:	370c      	adds	r7, #12
 80112fa:	46bd      	mov	sp, r7
 80112fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011300:	4770      	bx	lr

08011302 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011302:	b480      	push	{r7}
 8011304:	b08b      	sub	sp, #44	; 0x2c
 8011306:	af00      	add	r7, sp, #0
 8011308:	60f8      	str	r0, [r7, #12]
 801130a:	60b9      	str	r1, [r7, #8]
 801130c:	4611      	mov	r1, r2
 801130e:	461a      	mov	r2, r3
 8011310:	460b      	mov	r3, r1
 8011312:	80fb      	strh	r3, [r7, #6]
 8011314:	4613      	mov	r3, r2
 8011316:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8011318:	88bb      	ldrh	r3, [r7, #4]
 801131a:	3301      	adds	r3, #1
 801131c:	085b      	lsrs	r3, r3, #1
 801131e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011320:	68fb      	ldr	r3, [r7, #12]
 8011322:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011324:	68bb      	ldr	r3, [r7, #8]
 8011326:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011328:	88fa      	ldrh	r2, [r7, #6]
 801132a:	697b      	ldr	r3, [r7, #20]
 801132c:	4413      	add	r3, r2
 801132e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011332:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011334:	69bb      	ldr	r3, [r7, #24]
 8011336:	627b      	str	r3, [r7, #36]	; 0x24
 8011338:	e01b      	b.n	8011372 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 801133a:	69fb      	ldr	r3, [r7, #28]
 801133c:	781b      	ldrb	r3, [r3, #0]
 801133e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8011340:	69fb      	ldr	r3, [r7, #28]
 8011342:	3301      	adds	r3, #1
 8011344:	781b      	ldrb	r3, [r3, #0]
 8011346:	021b      	lsls	r3, r3, #8
 8011348:	b21a      	sxth	r2, r3
 801134a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801134e:	4313      	orrs	r3, r2
 8011350:	b21b      	sxth	r3, r3
 8011352:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8011354:	6a3b      	ldr	r3, [r7, #32]
 8011356:	8a7a      	ldrh	r2, [r7, #18]
 8011358:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801135a:	6a3b      	ldr	r3, [r7, #32]
 801135c:	3302      	adds	r3, #2
 801135e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8011360:	69fb      	ldr	r3, [r7, #28]
 8011362:	3301      	adds	r3, #1
 8011364:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8011366:	69fb      	ldr	r3, [r7, #28]
 8011368:	3301      	adds	r3, #1
 801136a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801136e:	3b01      	subs	r3, #1
 8011370:	627b      	str	r3, [r7, #36]	; 0x24
 8011372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011374:	2b00      	cmp	r3, #0
 8011376:	d1e0      	bne.n	801133a <USB_WritePMA+0x38>
  }
}
 8011378:	bf00      	nop
 801137a:	bf00      	nop
 801137c:	372c      	adds	r7, #44	; 0x2c
 801137e:	46bd      	mov	sp, r7
 8011380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011384:	4770      	bx	lr

08011386 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011386:	b480      	push	{r7}
 8011388:	b08b      	sub	sp, #44	; 0x2c
 801138a:	af00      	add	r7, sp, #0
 801138c:	60f8      	str	r0, [r7, #12]
 801138e:	60b9      	str	r1, [r7, #8]
 8011390:	4611      	mov	r1, r2
 8011392:	461a      	mov	r2, r3
 8011394:	460b      	mov	r3, r1
 8011396:	80fb      	strh	r3, [r7, #6]
 8011398:	4613      	mov	r3, r2
 801139a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 801139c:	88bb      	ldrh	r3, [r7, #4]
 801139e:	085b      	lsrs	r3, r3, #1
 80113a0:	b29b      	uxth	r3, r3
 80113a2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80113a8:	68bb      	ldr	r3, [r7, #8]
 80113aa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80113ac:	88fa      	ldrh	r2, [r7, #6]
 80113ae:	697b      	ldr	r3, [r7, #20]
 80113b0:	4413      	add	r3, r2
 80113b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80113b6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80113b8:	69bb      	ldr	r3, [r7, #24]
 80113ba:	627b      	str	r3, [r7, #36]	; 0x24
 80113bc:	e018      	b.n	80113f0 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80113be:	6a3b      	ldr	r3, [r7, #32]
 80113c0:	881b      	ldrh	r3, [r3, #0]
 80113c2:	b29b      	uxth	r3, r3
 80113c4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80113c6:	6a3b      	ldr	r3, [r7, #32]
 80113c8:	3302      	adds	r3, #2
 80113ca:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80113cc:	693b      	ldr	r3, [r7, #16]
 80113ce:	b2da      	uxtb	r2, r3
 80113d0:	69fb      	ldr	r3, [r7, #28]
 80113d2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80113d4:	69fb      	ldr	r3, [r7, #28]
 80113d6:	3301      	adds	r3, #1
 80113d8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80113da:	693b      	ldr	r3, [r7, #16]
 80113dc:	0a1b      	lsrs	r3, r3, #8
 80113de:	b2da      	uxtb	r2, r3
 80113e0:	69fb      	ldr	r3, [r7, #28]
 80113e2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80113e4:	69fb      	ldr	r3, [r7, #28]
 80113e6:	3301      	adds	r3, #1
 80113e8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80113ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113ec:	3b01      	subs	r3, #1
 80113ee:	627b      	str	r3, [r7, #36]	; 0x24
 80113f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d1e3      	bne.n	80113be <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80113f6:	88bb      	ldrh	r3, [r7, #4]
 80113f8:	f003 0301 	and.w	r3, r3, #1
 80113fc:	b29b      	uxth	r3, r3
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d007      	beq.n	8011412 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8011402:	6a3b      	ldr	r3, [r7, #32]
 8011404:	881b      	ldrh	r3, [r3, #0]
 8011406:	b29b      	uxth	r3, r3
 8011408:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801140a:	693b      	ldr	r3, [r7, #16]
 801140c:	b2da      	uxtb	r2, r3
 801140e:	69fb      	ldr	r3, [r7, #28]
 8011410:	701a      	strb	r2, [r3, #0]
  }
}
 8011412:	bf00      	nop
 8011414:	372c      	adds	r7, #44	; 0x2c
 8011416:	46bd      	mov	sp, r7
 8011418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801141c:	4770      	bx	lr
	...

08011420 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011420:	b580      	push	{r7, lr}
 8011422:	b084      	sub	sp, #16
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
 8011428:	460b      	mov	r3, r1
 801142a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801142c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8011430:	f003 fa30 	bl	8014894 <USBD_static_malloc>
 8011434:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d109      	bne.n	8011450 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	32b0      	adds	r2, #176	; 0xb0
 8011446:	2100      	movs	r1, #0
 8011448:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 801144c:	2302      	movs	r3, #2
 801144e:	e0d4      	b.n	80115fa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8011450:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8011454:	2100      	movs	r1, #0
 8011456:	68f8      	ldr	r0, [r7, #12]
 8011458:	f005 f9cf 	bl	80167fa <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	32b0      	adds	r2, #176	; 0xb0
 8011466:	68f9      	ldr	r1, [r7, #12]
 8011468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	32b0      	adds	r2, #176	; 0xb0
 8011476:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	7c1b      	ldrb	r3, [r3, #16]
 8011484:	2b00      	cmp	r3, #0
 8011486:	d138      	bne.n	80114fa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011488:	4b5e      	ldr	r3, [pc, #376]	; (8011604 <USBD_CDC_Init+0x1e4>)
 801148a:	7819      	ldrb	r1, [r3, #0]
 801148c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011490:	2202      	movs	r2, #2
 8011492:	6878      	ldr	r0, [r7, #4]
 8011494:	f003 f800 	bl	8014498 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011498:	4b5a      	ldr	r3, [pc, #360]	; (8011604 <USBD_CDC_Init+0x1e4>)
 801149a:	781b      	ldrb	r3, [r3, #0]
 801149c:	f003 020f 	and.w	r2, r3, #15
 80114a0:	6879      	ldr	r1, [r7, #4]
 80114a2:	4613      	mov	r3, r2
 80114a4:	009b      	lsls	r3, r3, #2
 80114a6:	4413      	add	r3, r2
 80114a8:	009b      	lsls	r3, r3, #2
 80114aa:	440b      	add	r3, r1
 80114ac:	3324      	adds	r3, #36	; 0x24
 80114ae:	2201      	movs	r2, #1
 80114b0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80114b2:	4b55      	ldr	r3, [pc, #340]	; (8011608 <USBD_CDC_Init+0x1e8>)
 80114b4:	7819      	ldrb	r1, [r3, #0]
 80114b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80114ba:	2202      	movs	r2, #2
 80114bc:	6878      	ldr	r0, [r7, #4]
 80114be:	f002 ffeb 	bl	8014498 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80114c2:	4b51      	ldr	r3, [pc, #324]	; (8011608 <USBD_CDC_Init+0x1e8>)
 80114c4:	781b      	ldrb	r3, [r3, #0]
 80114c6:	f003 020f 	and.w	r2, r3, #15
 80114ca:	6879      	ldr	r1, [r7, #4]
 80114cc:	4613      	mov	r3, r2
 80114ce:	009b      	lsls	r3, r3, #2
 80114d0:	4413      	add	r3, r2
 80114d2:	009b      	lsls	r3, r3, #2
 80114d4:	440b      	add	r3, r1
 80114d6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80114da:	2201      	movs	r2, #1
 80114dc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80114de:	4b4b      	ldr	r3, [pc, #300]	; (801160c <USBD_CDC_Init+0x1ec>)
 80114e0:	781b      	ldrb	r3, [r3, #0]
 80114e2:	f003 020f 	and.w	r2, r3, #15
 80114e6:	6879      	ldr	r1, [r7, #4]
 80114e8:	4613      	mov	r3, r2
 80114ea:	009b      	lsls	r3, r3, #2
 80114ec:	4413      	add	r3, r2
 80114ee:	009b      	lsls	r3, r3, #2
 80114f0:	440b      	add	r3, r1
 80114f2:	3326      	adds	r3, #38	; 0x26
 80114f4:	2210      	movs	r2, #16
 80114f6:	801a      	strh	r2, [r3, #0]
 80114f8:	e035      	b.n	8011566 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80114fa:	4b42      	ldr	r3, [pc, #264]	; (8011604 <USBD_CDC_Init+0x1e4>)
 80114fc:	7819      	ldrb	r1, [r3, #0]
 80114fe:	2340      	movs	r3, #64	; 0x40
 8011500:	2202      	movs	r2, #2
 8011502:	6878      	ldr	r0, [r7, #4]
 8011504:	f002 ffc8 	bl	8014498 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011508:	4b3e      	ldr	r3, [pc, #248]	; (8011604 <USBD_CDC_Init+0x1e4>)
 801150a:	781b      	ldrb	r3, [r3, #0]
 801150c:	f003 020f 	and.w	r2, r3, #15
 8011510:	6879      	ldr	r1, [r7, #4]
 8011512:	4613      	mov	r3, r2
 8011514:	009b      	lsls	r3, r3, #2
 8011516:	4413      	add	r3, r2
 8011518:	009b      	lsls	r3, r3, #2
 801151a:	440b      	add	r3, r1
 801151c:	3324      	adds	r3, #36	; 0x24
 801151e:	2201      	movs	r2, #1
 8011520:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011522:	4b39      	ldr	r3, [pc, #228]	; (8011608 <USBD_CDC_Init+0x1e8>)
 8011524:	7819      	ldrb	r1, [r3, #0]
 8011526:	2340      	movs	r3, #64	; 0x40
 8011528:	2202      	movs	r2, #2
 801152a:	6878      	ldr	r0, [r7, #4]
 801152c:	f002 ffb4 	bl	8014498 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011530:	4b35      	ldr	r3, [pc, #212]	; (8011608 <USBD_CDC_Init+0x1e8>)
 8011532:	781b      	ldrb	r3, [r3, #0]
 8011534:	f003 020f 	and.w	r2, r3, #15
 8011538:	6879      	ldr	r1, [r7, #4]
 801153a:	4613      	mov	r3, r2
 801153c:	009b      	lsls	r3, r3, #2
 801153e:	4413      	add	r3, r2
 8011540:	009b      	lsls	r3, r3, #2
 8011542:	440b      	add	r3, r1
 8011544:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011548:	2201      	movs	r2, #1
 801154a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801154c:	4b2f      	ldr	r3, [pc, #188]	; (801160c <USBD_CDC_Init+0x1ec>)
 801154e:	781b      	ldrb	r3, [r3, #0]
 8011550:	f003 020f 	and.w	r2, r3, #15
 8011554:	6879      	ldr	r1, [r7, #4]
 8011556:	4613      	mov	r3, r2
 8011558:	009b      	lsls	r3, r3, #2
 801155a:	4413      	add	r3, r2
 801155c:	009b      	lsls	r3, r3, #2
 801155e:	440b      	add	r3, r1
 8011560:	3326      	adds	r3, #38	; 0x26
 8011562:	2210      	movs	r2, #16
 8011564:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011566:	4b29      	ldr	r3, [pc, #164]	; (801160c <USBD_CDC_Init+0x1ec>)
 8011568:	7819      	ldrb	r1, [r3, #0]
 801156a:	2308      	movs	r3, #8
 801156c:	2203      	movs	r2, #3
 801156e:	6878      	ldr	r0, [r7, #4]
 8011570:	f002 ff92 	bl	8014498 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8011574:	4b25      	ldr	r3, [pc, #148]	; (801160c <USBD_CDC_Init+0x1ec>)
 8011576:	781b      	ldrb	r3, [r3, #0]
 8011578:	f003 020f 	and.w	r2, r3, #15
 801157c:	6879      	ldr	r1, [r7, #4]
 801157e:	4613      	mov	r3, r2
 8011580:	009b      	lsls	r3, r3, #2
 8011582:	4413      	add	r3, r2
 8011584:	009b      	lsls	r3, r3, #2
 8011586:	440b      	add	r3, r1
 8011588:	3324      	adds	r3, #36	; 0x24
 801158a:	2201      	movs	r2, #1
 801158c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	2200      	movs	r2, #0
 8011592:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801159c:	687a      	ldr	r2, [r7, #4]
 801159e:	33b0      	adds	r3, #176	; 0xb0
 80115a0:	009b      	lsls	r3, r3, #2
 80115a2:	4413      	add	r3, r2
 80115a4:	685b      	ldr	r3, [r3, #4]
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	2200      	movs	r2, #0
 80115ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	2200      	movs	r2, #0
 80115b6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d101      	bne.n	80115c8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80115c4:	2302      	movs	r3, #2
 80115c6:	e018      	b.n	80115fa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	7c1b      	ldrb	r3, [r3, #16]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d10a      	bne.n	80115e6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80115d0:	4b0d      	ldr	r3, [pc, #52]	; (8011608 <USBD_CDC_Init+0x1e8>)
 80115d2:	7819      	ldrb	r1, [r3, #0]
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80115da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80115de:	6878      	ldr	r0, [r7, #4]
 80115e0:	f003 f8d6 	bl	8014790 <USBD_LL_PrepareReceive>
 80115e4:	e008      	b.n	80115f8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80115e6:	4b08      	ldr	r3, [pc, #32]	; (8011608 <USBD_CDC_Init+0x1e8>)
 80115e8:	7819      	ldrb	r1, [r3, #0]
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80115f0:	2340      	movs	r3, #64	; 0x40
 80115f2:	6878      	ldr	r0, [r7, #4]
 80115f4:	f003 f8cc 	bl	8014790 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80115f8:	2300      	movs	r3, #0
}
 80115fa:	4618      	mov	r0, r3
 80115fc:	3710      	adds	r7, #16
 80115fe:	46bd      	mov	sp, r7
 8011600:	bd80      	pop	{r7, pc}
 8011602:	bf00      	nop
 8011604:	200000b7 	.word	0x200000b7
 8011608:	200000b8 	.word	0x200000b8
 801160c:	200000b9 	.word	0x200000b9

08011610 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011610:	b580      	push	{r7, lr}
 8011612:	b082      	sub	sp, #8
 8011614:	af00      	add	r7, sp, #0
 8011616:	6078      	str	r0, [r7, #4]
 8011618:	460b      	mov	r3, r1
 801161a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801161c:	4b3a      	ldr	r3, [pc, #232]	; (8011708 <USBD_CDC_DeInit+0xf8>)
 801161e:	781b      	ldrb	r3, [r3, #0]
 8011620:	4619      	mov	r1, r3
 8011622:	6878      	ldr	r0, [r7, #4]
 8011624:	f002 ff76 	bl	8014514 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8011628:	4b37      	ldr	r3, [pc, #220]	; (8011708 <USBD_CDC_DeInit+0xf8>)
 801162a:	781b      	ldrb	r3, [r3, #0]
 801162c:	f003 020f 	and.w	r2, r3, #15
 8011630:	6879      	ldr	r1, [r7, #4]
 8011632:	4613      	mov	r3, r2
 8011634:	009b      	lsls	r3, r3, #2
 8011636:	4413      	add	r3, r2
 8011638:	009b      	lsls	r3, r3, #2
 801163a:	440b      	add	r3, r1
 801163c:	3324      	adds	r3, #36	; 0x24
 801163e:	2200      	movs	r2, #0
 8011640:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8011642:	4b32      	ldr	r3, [pc, #200]	; (801170c <USBD_CDC_DeInit+0xfc>)
 8011644:	781b      	ldrb	r3, [r3, #0]
 8011646:	4619      	mov	r1, r3
 8011648:	6878      	ldr	r0, [r7, #4]
 801164a:	f002 ff63 	bl	8014514 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801164e:	4b2f      	ldr	r3, [pc, #188]	; (801170c <USBD_CDC_DeInit+0xfc>)
 8011650:	781b      	ldrb	r3, [r3, #0]
 8011652:	f003 020f 	and.w	r2, r3, #15
 8011656:	6879      	ldr	r1, [r7, #4]
 8011658:	4613      	mov	r3, r2
 801165a:	009b      	lsls	r3, r3, #2
 801165c:	4413      	add	r3, r2
 801165e:	009b      	lsls	r3, r3, #2
 8011660:	440b      	add	r3, r1
 8011662:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011666:	2200      	movs	r2, #0
 8011668:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801166a:	4b29      	ldr	r3, [pc, #164]	; (8011710 <USBD_CDC_DeInit+0x100>)
 801166c:	781b      	ldrb	r3, [r3, #0]
 801166e:	4619      	mov	r1, r3
 8011670:	6878      	ldr	r0, [r7, #4]
 8011672:	f002 ff4f 	bl	8014514 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8011676:	4b26      	ldr	r3, [pc, #152]	; (8011710 <USBD_CDC_DeInit+0x100>)
 8011678:	781b      	ldrb	r3, [r3, #0]
 801167a:	f003 020f 	and.w	r2, r3, #15
 801167e:	6879      	ldr	r1, [r7, #4]
 8011680:	4613      	mov	r3, r2
 8011682:	009b      	lsls	r3, r3, #2
 8011684:	4413      	add	r3, r2
 8011686:	009b      	lsls	r3, r3, #2
 8011688:	440b      	add	r3, r1
 801168a:	3324      	adds	r3, #36	; 0x24
 801168c:	2200      	movs	r2, #0
 801168e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8011690:	4b1f      	ldr	r3, [pc, #124]	; (8011710 <USBD_CDC_DeInit+0x100>)
 8011692:	781b      	ldrb	r3, [r3, #0]
 8011694:	f003 020f 	and.w	r2, r3, #15
 8011698:	6879      	ldr	r1, [r7, #4]
 801169a:	4613      	mov	r3, r2
 801169c:	009b      	lsls	r3, r3, #2
 801169e:	4413      	add	r3, r2
 80116a0:	009b      	lsls	r3, r3, #2
 80116a2:	440b      	add	r3, r1
 80116a4:	3326      	adds	r3, #38	; 0x26
 80116a6:	2200      	movs	r2, #0
 80116a8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	32b0      	adds	r2, #176	; 0xb0
 80116b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d01f      	beq.n	80116fc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80116c2:	687a      	ldr	r2, [r7, #4]
 80116c4:	33b0      	adds	r3, #176	; 0xb0
 80116c6:	009b      	lsls	r3, r3, #2
 80116c8:	4413      	add	r3, r2
 80116ca:	685b      	ldr	r3, [r3, #4]
 80116cc:	685b      	ldr	r3, [r3, #4]
 80116ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	32b0      	adds	r2, #176	; 0xb0
 80116da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116de:	4618      	mov	r0, r3
 80116e0:	f003 f8e6 	bl	80148b0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	32b0      	adds	r2, #176	; 0xb0
 80116ee:	2100      	movs	r1, #0
 80116f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	2200      	movs	r2, #0
 80116f8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80116fc:	2300      	movs	r3, #0
}
 80116fe:	4618      	mov	r0, r3
 8011700:	3708      	adds	r7, #8
 8011702:	46bd      	mov	sp, r7
 8011704:	bd80      	pop	{r7, pc}
 8011706:	bf00      	nop
 8011708:	200000b7 	.word	0x200000b7
 801170c:	200000b8 	.word	0x200000b8
 8011710:	200000b9 	.word	0x200000b9

08011714 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011714:	b580      	push	{r7, lr}
 8011716:	b086      	sub	sp, #24
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
 801171c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	32b0      	adds	r2, #176	; 0xb0
 8011728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801172c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801172e:	2300      	movs	r3, #0
 8011730:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011732:	2300      	movs	r3, #0
 8011734:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011736:	2300      	movs	r3, #0
 8011738:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801173a:	693b      	ldr	r3, [r7, #16]
 801173c:	2b00      	cmp	r3, #0
 801173e:	d101      	bne.n	8011744 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8011740:	2303      	movs	r3, #3
 8011742:	e0bf      	b.n	80118c4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011744:	683b      	ldr	r3, [r7, #0]
 8011746:	781b      	ldrb	r3, [r3, #0]
 8011748:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801174c:	2b00      	cmp	r3, #0
 801174e:	d050      	beq.n	80117f2 <USBD_CDC_Setup+0xde>
 8011750:	2b20      	cmp	r3, #32
 8011752:	f040 80af 	bne.w	80118b4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011756:	683b      	ldr	r3, [r7, #0]
 8011758:	88db      	ldrh	r3, [r3, #6]
 801175a:	2b00      	cmp	r3, #0
 801175c:	d03a      	beq.n	80117d4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801175e:	683b      	ldr	r3, [r7, #0]
 8011760:	781b      	ldrb	r3, [r3, #0]
 8011762:	b25b      	sxtb	r3, r3
 8011764:	2b00      	cmp	r3, #0
 8011766:	da1b      	bge.n	80117a0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801176e:	687a      	ldr	r2, [r7, #4]
 8011770:	33b0      	adds	r3, #176	; 0xb0
 8011772:	009b      	lsls	r3, r3, #2
 8011774:	4413      	add	r3, r2
 8011776:	685b      	ldr	r3, [r3, #4]
 8011778:	689b      	ldr	r3, [r3, #8]
 801177a:	683a      	ldr	r2, [r7, #0]
 801177c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801177e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011780:	683a      	ldr	r2, [r7, #0]
 8011782:	88d2      	ldrh	r2, [r2, #6]
 8011784:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011786:	683b      	ldr	r3, [r7, #0]
 8011788:	88db      	ldrh	r3, [r3, #6]
 801178a:	2b07      	cmp	r3, #7
 801178c:	bf28      	it	cs
 801178e:	2307      	movcs	r3, #7
 8011790:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011792:	693b      	ldr	r3, [r7, #16]
 8011794:	89fa      	ldrh	r2, [r7, #14]
 8011796:	4619      	mov	r1, r3
 8011798:	6878      	ldr	r0, [r7, #4]
 801179a:	f001 fd21 	bl	80131e0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801179e:	e090      	b.n	80118c2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	785a      	ldrb	r2, [r3, #1]
 80117a4:	693b      	ldr	r3, [r7, #16]
 80117a6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80117aa:	683b      	ldr	r3, [r7, #0]
 80117ac:	88db      	ldrh	r3, [r3, #6]
 80117ae:	2b3f      	cmp	r3, #63	; 0x3f
 80117b0:	d803      	bhi.n	80117ba <USBD_CDC_Setup+0xa6>
 80117b2:	683b      	ldr	r3, [r7, #0]
 80117b4:	88db      	ldrh	r3, [r3, #6]
 80117b6:	b2da      	uxtb	r2, r3
 80117b8:	e000      	b.n	80117bc <USBD_CDC_Setup+0xa8>
 80117ba:	2240      	movs	r2, #64	; 0x40
 80117bc:	693b      	ldr	r3, [r7, #16]
 80117be:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80117c2:	6939      	ldr	r1, [r7, #16]
 80117c4:	693b      	ldr	r3, [r7, #16]
 80117c6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80117ca:	461a      	mov	r2, r3
 80117cc:	6878      	ldr	r0, [r7, #4]
 80117ce:	f001 fd33 	bl	8013238 <USBD_CtlPrepareRx>
      break;
 80117d2:	e076      	b.n	80118c2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80117da:	687a      	ldr	r2, [r7, #4]
 80117dc:	33b0      	adds	r3, #176	; 0xb0
 80117de:	009b      	lsls	r3, r3, #2
 80117e0:	4413      	add	r3, r2
 80117e2:	685b      	ldr	r3, [r3, #4]
 80117e4:	689b      	ldr	r3, [r3, #8]
 80117e6:	683a      	ldr	r2, [r7, #0]
 80117e8:	7850      	ldrb	r0, [r2, #1]
 80117ea:	2200      	movs	r2, #0
 80117ec:	6839      	ldr	r1, [r7, #0]
 80117ee:	4798      	blx	r3
      break;
 80117f0:	e067      	b.n	80118c2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80117f2:	683b      	ldr	r3, [r7, #0]
 80117f4:	785b      	ldrb	r3, [r3, #1]
 80117f6:	2b0b      	cmp	r3, #11
 80117f8:	d851      	bhi.n	801189e <USBD_CDC_Setup+0x18a>
 80117fa:	a201      	add	r2, pc, #4	; (adr r2, 8011800 <USBD_CDC_Setup+0xec>)
 80117fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011800:	08011831 	.word	0x08011831
 8011804:	080118ad 	.word	0x080118ad
 8011808:	0801189f 	.word	0x0801189f
 801180c:	0801189f 	.word	0x0801189f
 8011810:	0801189f 	.word	0x0801189f
 8011814:	0801189f 	.word	0x0801189f
 8011818:	0801189f 	.word	0x0801189f
 801181c:	0801189f 	.word	0x0801189f
 8011820:	0801189f 	.word	0x0801189f
 8011824:	0801189f 	.word	0x0801189f
 8011828:	0801185b 	.word	0x0801185b
 801182c:	08011885 	.word	0x08011885
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011836:	b2db      	uxtb	r3, r3
 8011838:	2b03      	cmp	r3, #3
 801183a:	d107      	bne.n	801184c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801183c:	f107 030a 	add.w	r3, r7, #10
 8011840:	2202      	movs	r2, #2
 8011842:	4619      	mov	r1, r3
 8011844:	6878      	ldr	r0, [r7, #4]
 8011846:	f001 fccb 	bl	80131e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801184a:	e032      	b.n	80118b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801184c:	6839      	ldr	r1, [r7, #0]
 801184e:	6878      	ldr	r0, [r7, #4]
 8011850:	f001 fc55 	bl	80130fe <USBD_CtlError>
            ret = USBD_FAIL;
 8011854:	2303      	movs	r3, #3
 8011856:	75fb      	strb	r3, [r7, #23]
          break;
 8011858:	e02b      	b.n	80118b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011860:	b2db      	uxtb	r3, r3
 8011862:	2b03      	cmp	r3, #3
 8011864:	d107      	bne.n	8011876 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8011866:	f107 030d 	add.w	r3, r7, #13
 801186a:	2201      	movs	r2, #1
 801186c:	4619      	mov	r1, r3
 801186e:	6878      	ldr	r0, [r7, #4]
 8011870:	f001 fcb6 	bl	80131e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011874:	e01d      	b.n	80118b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8011876:	6839      	ldr	r1, [r7, #0]
 8011878:	6878      	ldr	r0, [r7, #4]
 801187a:	f001 fc40 	bl	80130fe <USBD_CtlError>
            ret = USBD_FAIL;
 801187e:	2303      	movs	r3, #3
 8011880:	75fb      	strb	r3, [r7, #23]
          break;
 8011882:	e016      	b.n	80118b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801188a:	b2db      	uxtb	r3, r3
 801188c:	2b03      	cmp	r3, #3
 801188e:	d00f      	beq.n	80118b0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8011890:	6839      	ldr	r1, [r7, #0]
 8011892:	6878      	ldr	r0, [r7, #4]
 8011894:	f001 fc33 	bl	80130fe <USBD_CtlError>
            ret = USBD_FAIL;
 8011898:	2303      	movs	r3, #3
 801189a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801189c:	e008      	b.n	80118b0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801189e:	6839      	ldr	r1, [r7, #0]
 80118a0:	6878      	ldr	r0, [r7, #4]
 80118a2:	f001 fc2c 	bl	80130fe <USBD_CtlError>
          ret = USBD_FAIL;
 80118a6:	2303      	movs	r3, #3
 80118a8:	75fb      	strb	r3, [r7, #23]
          break;
 80118aa:	e002      	b.n	80118b2 <USBD_CDC_Setup+0x19e>
          break;
 80118ac:	bf00      	nop
 80118ae:	e008      	b.n	80118c2 <USBD_CDC_Setup+0x1ae>
          break;
 80118b0:	bf00      	nop
      }
      break;
 80118b2:	e006      	b.n	80118c2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80118b4:	6839      	ldr	r1, [r7, #0]
 80118b6:	6878      	ldr	r0, [r7, #4]
 80118b8:	f001 fc21 	bl	80130fe <USBD_CtlError>
      ret = USBD_FAIL;
 80118bc:	2303      	movs	r3, #3
 80118be:	75fb      	strb	r3, [r7, #23]
      break;
 80118c0:	bf00      	nop
  }

  return (uint8_t)ret;
 80118c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80118c4:	4618      	mov	r0, r3
 80118c6:	3718      	adds	r7, #24
 80118c8:	46bd      	mov	sp, r7
 80118ca:	bd80      	pop	{r7, pc}

080118cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80118cc:	b580      	push	{r7, lr}
 80118ce:	b084      	sub	sp, #16
 80118d0:	af00      	add	r7, sp, #0
 80118d2:	6078      	str	r0, [r7, #4]
 80118d4:	460b      	mov	r3, r1
 80118d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80118de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	32b0      	adds	r2, #176	; 0xb0
 80118ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d101      	bne.n	80118f6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80118f2:	2303      	movs	r3, #3
 80118f4:	e065      	b.n	80119c2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	32b0      	adds	r2, #176	; 0xb0
 8011900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011904:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8011906:	78fb      	ldrb	r3, [r7, #3]
 8011908:	f003 020f 	and.w	r2, r3, #15
 801190c:	6879      	ldr	r1, [r7, #4]
 801190e:	4613      	mov	r3, r2
 8011910:	009b      	lsls	r3, r3, #2
 8011912:	4413      	add	r3, r2
 8011914:	009b      	lsls	r3, r3, #2
 8011916:	440b      	add	r3, r1
 8011918:	3318      	adds	r3, #24
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	2b00      	cmp	r3, #0
 801191e:	d02f      	beq.n	8011980 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8011920:	78fb      	ldrb	r3, [r7, #3]
 8011922:	f003 020f 	and.w	r2, r3, #15
 8011926:	6879      	ldr	r1, [r7, #4]
 8011928:	4613      	mov	r3, r2
 801192a:	009b      	lsls	r3, r3, #2
 801192c:	4413      	add	r3, r2
 801192e:	009b      	lsls	r3, r3, #2
 8011930:	440b      	add	r3, r1
 8011932:	3318      	adds	r3, #24
 8011934:	681a      	ldr	r2, [r3, #0]
 8011936:	78fb      	ldrb	r3, [r7, #3]
 8011938:	f003 010f 	and.w	r1, r3, #15
 801193c:	68f8      	ldr	r0, [r7, #12]
 801193e:	460b      	mov	r3, r1
 8011940:	009b      	lsls	r3, r3, #2
 8011942:	440b      	add	r3, r1
 8011944:	00db      	lsls	r3, r3, #3
 8011946:	4403      	add	r3, r0
 8011948:	3338      	adds	r3, #56	; 0x38
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	fbb2 f1f3 	udiv	r1, r2, r3
 8011950:	fb01 f303 	mul.w	r3, r1, r3
 8011954:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8011956:	2b00      	cmp	r3, #0
 8011958:	d112      	bne.n	8011980 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801195a:	78fb      	ldrb	r3, [r7, #3]
 801195c:	f003 020f 	and.w	r2, r3, #15
 8011960:	6879      	ldr	r1, [r7, #4]
 8011962:	4613      	mov	r3, r2
 8011964:	009b      	lsls	r3, r3, #2
 8011966:	4413      	add	r3, r2
 8011968:	009b      	lsls	r3, r3, #2
 801196a:	440b      	add	r3, r1
 801196c:	3318      	adds	r3, #24
 801196e:	2200      	movs	r2, #0
 8011970:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011972:	78f9      	ldrb	r1, [r7, #3]
 8011974:	2300      	movs	r3, #0
 8011976:	2200      	movs	r2, #0
 8011978:	6878      	ldr	r0, [r7, #4]
 801197a:	f002 fed1 	bl	8014720 <USBD_LL_Transmit>
 801197e:	e01f      	b.n	80119c0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8011980:	68bb      	ldr	r3, [r7, #8]
 8011982:	2200      	movs	r2, #0
 8011984:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801198e:	687a      	ldr	r2, [r7, #4]
 8011990:	33b0      	adds	r3, #176	; 0xb0
 8011992:	009b      	lsls	r3, r3, #2
 8011994:	4413      	add	r3, r2
 8011996:	685b      	ldr	r3, [r3, #4]
 8011998:	691b      	ldr	r3, [r3, #16]
 801199a:	2b00      	cmp	r3, #0
 801199c:	d010      	beq.n	80119c0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80119a4:	687a      	ldr	r2, [r7, #4]
 80119a6:	33b0      	adds	r3, #176	; 0xb0
 80119a8:	009b      	lsls	r3, r3, #2
 80119aa:	4413      	add	r3, r2
 80119ac:	685b      	ldr	r3, [r3, #4]
 80119ae:	691b      	ldr	r3, [r3, #16]
 80119b0:	68ba      	ldr	r2, [r7, #8]
 80119b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80119b6:	68ba      	ldr	r2, [r7, #8]
 80119b8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80119bc:	78fa      	ldrb	r2, [r7, #3]
 80119be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80119c0:	2300      	movs	r3, #0
}
 80119c2:	4618      	mov	r0, r3
 80119c4:	3710      	adds	r7, #16
 80119c6:	46bd      	mov	sp, r7
 80119c8:	bd80      	pop	{r7, pc}

080119ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80119ca:	b580      	push	{r7, lr}
 80119cc:	b084      	sub	sp, #16
 80119ce:	af00      	add	r7, sp, #0
 80119d0:	6078      	str	r0, [r7, #4]
 80119d2:	460b      	mov	r3, r1
 80119d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	32b0      	adds	r2, #176	; 0xb0
 80119e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80119e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	32b0      	adds	r2, #176	; 0xb0
 80119f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d101      	bne.n	80119fc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80119f8:	2303      	movs	r3, #3
 80119fa:	e01a      	b.n	8011a32 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80119fc:	78fb      	ldrb	r3, [r7, #3]
 80119fe:	4619      	mov	r1, r3
 8011a00:	6878      	ldr	r0, [r7, #4]
 8011a02:	f002 fefd 	bl	8014800 <USBD_LL_GetRxDataSize>
 8011a06:	4602      	mov	r2, r0
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8011a14:	687a      	ldr	r2, [r7, #4]
 8011a16:	33b0      	adds	r3, #176	; 0xb0
 8011a18:	009b      	lsls	r3, r3, #2
 8011a1a:	4413      	add	r3, r2
 8011a1c:	685b      	ldr	r3, [r3, #4]
 8011a1e:	68db      	ldr	r3, [r3, #12]
 8011a20:	68fa      	ldr	r2, [r7, #12]
 8011a22:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8011a26:	68fa      	ldr	r2, [r7, #12]
 8011a28:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011a2c:	4611      	mov	r1, r2
 8011a2e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011a30:	2300      	movs	r3, #0
}
 8011a32:	4618      	mov	r0, r3
 8011a34:	3710      	adds	r7, #16
 8011a36:	46bd      	mov	sp, r7
 8011a38:	bd80      	pop	{r7, pc}

08011a3a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011a3a:	b580      	push	{r7, lr}
 8011a3c:	b084      	sub	sp, #16
 8011a3e:	af00      	add	r7, sp, #0
 8011a40:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	32b0      	adds	r2, #176	; 0xb0
 8011a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a50:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d101      	bne.n	8011a5c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011a58:	2303      	movs	r3, #3
 8011a5a:	e025      	b.n	8011aa8 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8011a62:	687a      	ldr	r2, [r7, #4]
 8011a64:	33b0      	adds	r3, #176	; 0xb0
 8011a66:	009b      	lsls	r3, r3, #2
 8011a68:	4413      	add	r3, r2
 8011a6a:	685b      	ldr	r3, [r3, #4]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d01a      	beq.n	8011aa6 <USBD_CDC_EP0_RxReady+0x6c>
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8011a76:	2bff      	cmp	r3, #255	; 0xff
 8011a78:	d015      	beq.n	8011aa6 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8011a80:	687a      	ldr	r2, [r7, #4]
 8011a82:	33b0      	adds	r3, #176	; 0xb0
 8011a84:	009b      	lsls	r3, r3, #2
 8011a86:	4413      	add	r3, r2
 8011a88:	685b      	ldr	r3, [r3, #4]
 8011a8a:	689b      	ldr	r3, [r3, #8]
 8011a8c:	68fa      	ldr	r2, [r7, #12]
 8011a8e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8011a92:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8011a94:	68fa      	ldr	r2, [r7, #12]
 8011a96:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8011a9a:	b292      	uxth	r2, r2
 8011a9c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	22ff      	movs	r2, #255	; 0xff
 8011aa2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8011aa6:	2300      	movs	r3, #0
}
 8011aa8:	4618      	mov	r0, r3
 8011aaa:	3710      	adds	r7, #16
 8011aac:	46bd      	mov	sp, r7
 8011aae:	bd80      	pop	{r7, pc}

08011ab0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b086      	sub	sp, #24
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8011ab8:	2182      	movs	r1, #130	; 0x82
 8011aba:	4818      	ldr	r0, [pc, #96]	; (8011b1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8011abc:	f000 fcbd 	bl	801243a <USBD_GetEpDesc>
 8011ac0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8011ac2:	2101      	movs	r1, #1
 8011ac4:	4815      	ldr	r0, [pc, #84]	; (8011b1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8011ac6:	f000 fcb8 	bl	801243a <USBD_GetEpDesc>
 8011aca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8011acc:	2181      	movs	r1, #129	; 0x81
 8011ace:	4813      	ldr	r0, [pc, #76]	; (8011b1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8011ad0:	f000 fcb3 	bl	801243a <USBD_GetEpDesc>
 8011ad4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8011ad6:	697b      	ldr	r3, [r7, #20]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d002      	beq.n	8011ae2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8011adc:	697b      	ldr	r3, [r7, #20]
 8011ade:	2210      	movs	r2, #16
 8011ae0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8011ae2:	693b      	ldr	r3, [r7, #16]
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d006      	beq.n	8011af6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011ae8:	693b      	ldr	r3, [r7, #16]
 8011aea:	2200      	movs	r2, #0
 8011aec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011af0:	711a      	strb	r2, [r3, #4]
 8011af2:	2200      	movs	r2, #0
 8011af4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d006      	beq.n	8011b0a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	2200      	movs	r2, #0
 8011b00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011b04:	711a      	strb	r2, [r3, #4]
 8011b06:	2200      	movs	r2, #0
 8011b08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	2243      	movs	r2, #67	; 0x43
 8011b0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8011b10:	4b02      	ldr	r3, [pc, #8]	; (8011b1c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8011b12:	4618      	mov	r0, r3
 8011b14:	3718      	adds	r7, #24
 8011b16:	46bd      	mov	sp, r7
 8011b18:	bd80      	pop	{r7, pc}
 8011b1a:	bf00      	nop
 8011b1c:	20000074 	.word	0x20000074

08011b20 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011b20:	b580      	push	{r7, lr}
 8011b22:	b086      	sub	sp, #24
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8011b28:	2182      	movs	r1, #130	; 0x82
 8011b2a:	4818      	ldr	r0, [pc, #96]	; (8011b8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8011b2c:	f000 fc85 	bl	801243a <USBD_GetEpDesc>
 8011b30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8011b32:	2101      	movs	r1, #1
 8011b34:	4815      	ldr	r0, [pc, #84]	; (8011b8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8011b36:	f000 fc80 	bl	801243a <USBD_GetEpDesc>
 8011b3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8011b3c:	2181      	movs	r1, #129	; 0x81
 8011b3e:	4813      	ldr	r0, [pc, #76]	; (8011b8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8011b40:	f000 fc7b 	bl	801243a <USBD_GetEpDesc>
 8011b44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8011b46:	697b      	ldr	r3, [r7, #20]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d002      	beq.n	8011b52 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8011b4c:	697b      	ldr	r3, [r7, #20]
 8011b4e:	2210      	movs	r2, #16
 8011b50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8011b52:	693b      	ldr	r3, [r7, #16]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d006      	beq.n	8011b66 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8011b58:	693b      	ldr	r3, [r7, #16]
 8011b5a:	2200      	movs	r2, #0
 8011b5c:	711a      	strb	r2, [r3, #4]
 8011b5e:	2200      	movs	r2, #0
 8011b60:	f042 0202 	orr.w	r2, r2, #2
 8011b64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d006      	beq.n	8011b7a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	2200      	movs	r2, #0
 8011b70:	711a      	strb	r2, [r3, #4]
 8011b72:	2200      	movs	r2, #0
 8011b74:	f042 0202 	orr.w	r2, r2, #2
 8011b78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	2243      	movs	r2, #67	; 0x43
 8011b7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8011b80:	4b02      	ldr	r3, [pc, #8]	; (8011b8c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8011b82:	4618      	mov	r0, r3
 8011b84:	3718      	adds	r7, #24
 8011b86:	46bd      	mov	sp, r7
 8011b88:	bd80      	pop	{r7, pc}
 8011b8a:	bf00      	nop
 8011b8c:	20000074 	.word	0x20000074

08011b90 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011b90:	b580      	push	{r7, lr}
 8011b92:	b086      	sub	sp, #24
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8011b98:	2182      	movs	r1, #130	; 0x82
 8011b9a:	4818      	ldr	r0, [pc, #96]	; (8011bfc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8011b9c:	f000 fc4d 	bl	801243a <USBD_GetEpDesc>
 8011ba0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8011ba2:	2101      	movs	r1, #1
 8011ba4:	4815      	ldr	r0, [pc, #84]	; (8011bfc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8011ba6:	f000 fc48 	bl	801243a <USBD_GetEpDesc>
 8011baa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8011bac:	2181      	movs	r1, #129	; 0x81
 8011bae:	4813      	ldr	r0, [pc, #76]	; (8011bfc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8011bb0:	f000 fc43 	bl	801243a <USBD_GetEpDesc>
 8011bb4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8011bb6:	697b      	ldr	r3, [r7, #20]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d002      	beq.n	8011bc2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8011bbc:	697b      	ldr	r3, [r7, #20]
 8011bbe:	2210      	movs	r2, #16
 8011bc0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8011bc2:	693b      	ldr	r3, [r7, #16]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d006      	beq.n	8011bd6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011bc8:	693b      	ldr	r3, [r7, #16]
 8011bca:	2200      	movs	r2, #0
 8011bcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011bd0:	711a      	strb	r2, [r3, #4]
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d006      	beq.n	8011bea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	2200      	movs	r2, #0
 8011be0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011be4:	711a      	strb	r2, [r3, #4]
 8011be6:	2200      	movs	r2, #0
 8011be8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	2243      	movs	r2, #67	; 0x43
 8011bee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8011bf0:	4b02      	ldr	r3, [pc, #8]	; (8011bfc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	3718      	adds	r7, #24
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	bd80      	pop	{r7, pc}
 8011bfa:	bf00      	nop
 8011bfc:	20000074 	.word	0x20000074

08011c00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011c00:	b480      	push	{r7}
 8011c02:	b083      	sub	sp, #12
 8011c04:	af00      	add	r7, sp, #0
 8011c06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	220a      	movs	r2, #10
 8011c0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011c0e:	4b03      	ldr	r3, [pc, #12]	; (8011c1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011c10:	4618      	mov	r0, r3
 8011c12:	370c      	adds	r7, #12
 8011c14:	46bd      	mov	sp, r7
 8011c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c1a:	4770      	bx	lr
 8011c1c:	20000030 	.word	0x20000030

08011c20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011c20:	b480      	push	{r7}
 8011c22:	b083      	sub	sp, #12
 8011c24:	af00      	add	r7, sp, #0
 8011c26:	6078      	str	r0, [r7, #4]
 8011c28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011c2a:	683b      	ldr	r3, [r7, #0]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d101      	bne.n	8011c34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011c30:	2303      	movs	r3, #3
 8011c32:	e009      	b.n	8011c48 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8011c3a:	687a      	ldr	r2, [r7, #4]
 8011c3c:	33b0      	adds	r3, #176	; 0xb0
 8011c3e:	009b      	lsls	r3, r3, #2
 8011c40:	4413      	add	r3, r2
 8011c42:	683a      	ldr	r2, [r7, #0]
 8011c44:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8011c46:	2300      	movs	r3, #0
}
 8011c48:	4618      	mov	r0, r3
 8011c4a:	370c      	adds	r7, #12
 8011c4c:	46bd      	mov	sp, r7
 8011c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c52:	4770      	bx	lr

08011c54 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8011c54:	b480      	push	{r7}
 8011c56:	b087      	sub	sp, #28
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	60f8      	str	r0, [r7, #12]
 8011c5c:	60b9      	str	r1, [r7, #8]
 8011c5e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	32b0      	adds	r2, #176	; 0xb0
 8011c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c6e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8011c70:	697b      	ldr	r3, [r7, #20]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d101      	bne.n	8011c7a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8011c76:	2303      	movs	r3, #3
 8011c78:	e008      	b.n	8011c8c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8011c7a:	697b      	ldr	r3, [r7, #20]
 8011c7c:	68ba      	ldr	r2, [r7, #8]
 8011c7e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8011c82:	697b      	ldr	r3, [r7, #20]
 8011c84:	687a      	ldr	r2, [r7, #4]
 8011c86:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8011c8a:	2300      	movs	r3, #0
}
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	371c      	adds	r7, #28
 8011c90:	46bd      	mov	sp, r7
 8011c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c96:	4770      	bx	lr

08011c98 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011c98:	b480      	push	{r7}
 8011c9a:	b085      	sub	sp, #20
 8011c9c:	af00      	add	r7, sp, #0
 8011c9e:	6078      	str	r0, [r7, #4]
 8011ca0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	32b0      	adds	r2, #176	; 0xb0
 8011cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cb0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d101      	bne.n	8011cbc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8011cb8:	2303      	movs	r3, #3
 8011cba:	e004      	b.n	8011cc6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8011cbc:	68fb      	ldr	r3, [r7, #12]
 8011cbe:	683a      	ldr	r2, [r7, #0]
 8011cc0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8011cc4:	2300      	movs	r3, #0
}
 8011cc6:	4618      	mov	r0, r3
 8011cc8:	3714      	adds	r7, #20
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd0:	4770      	bx	lr
	...

08011cd4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b084      	sub	sp, #16
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	32b0      	adds	r2, #176	; 0xb0
 8011ce6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cea:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8011cec:	2301      	movs	r3, #1
 8011cee:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8011cf0:	68bb      	ldr	r3, [r7, #8]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d101      	bne.n	8011cfa <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8011cf6:	2303      	movs	r3, #3
 8011cf8:	e025      	b.n	8011d46 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8011cfa:	68bb      	ldr	r3, [r7, #8]
 8011cfc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d11f      	bne.n	8011d44 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8011d04:	68bb      	ldr	r3, [r7, #8]
 8011d06:	2201      	movs	r2, #1
 8011d08:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8011d0c:	4b10      	ldr	r3, [pc, #64]	; (8011d50 <USBD_CDC_TransmitPacket+0x7c>)
 8011d0e:	781b      	ldrb	r3, [r3, #0]
 8011d10:	f003 020f 	and.w	r2, r3, #15
 8011d14:	68bb      	ldr	r3, [r7, #8]
 8011d16:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8011d1a:	6878      	ldr	r0, [r7, #4]
 8011d1c:	4613      	mov	r3, r2
 8011d1e:	009b      	lsls	r3, r3, #2
 8011d20:	4413      	add	r3, r2
 8011d22:	009b      	lsls	r3, r3, #2
 8011d24:	4403      	add	r3, r0
 8011d26:	3318      	adds	r3, #24
 8011d28:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8011d2a:	4b09      	ldr	r3, [pc, #36]	; (8011d50 <USBD_CDC_TransmitPacket+0x7c>)
 8011d2c:	7819      	ldrb	r1, [r3, #0]
 8011d2e:	68bb      	ldr	r3, [r7, #8]
 8011d30:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011d34:	68bb      	ldr	r3, [r7, #8]
 8011d36:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011d3a:	6878      	ldr	r0, [r7, #4]
 8011d3c:	f002 fcf0 	bl	8014720 <USBD_LL_Transmit>

    ret = USBD_OK;
 8011d40:	2300      	movs	r3, #0
 8011d42:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8011d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d46:	4618      	mov	r0, r3
 8011d48:	3710      	adds	r7, #16
 8011d4a:	46bd      	mov	sp, r7
 8011d4c:	bd80      	pop	{r7, pc}
 8011d4e:	bf00      	nop
 8011d50:	200000b7 	.word	0x200000b7

08011d54 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b084      	sub	sp, #16
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	32b0      	adds	r2, #176	; 0xb0
 8011d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d6a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	32b0      	adds	r2, #176	; 0xb0
 8011d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d101      	bne.n	8011d82 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8011d7e:	2303      	movs	r3, #3
 8011d80:	e018      	b.n	8011db4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	7c1b      	ldrb	r3, [r3, #16]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d10a      	bne.n	8011da0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011d8a:	4b0c      	ldr	r3, [pc, #48]	; (8011dbc <USBD_CDC_ReceivePacket+0x68>)
 8011d8c:	7819      	ldrb	r1, [r3, #0]
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011d94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011d98:	6878      	ldr	r0, [r7, #4]
 8011d9a:	f002 fcf9 	bl	8014790 <USBD_LL_PrepareReceive>
 8011d9e:	e008      	b.n	8011db2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011da0:	4b06      	ldr	r3, [pc, #24]	; (8011dbc <USBD_CDC_ReceivePacket+0x68>)
 8011da2:	7819      	ldrb	r1, [r3, #0]
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011daa:	2340      	movs	r3, #64	; 0x40
 8011dac:	6878      	ldr	r0, [r7, #4]
 8011dae:	f002 fcef 	bl	8014790 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011db2:	2300      	movs	r3, #0
}
 8011db4:	4618      	mov	r0, r3
 8011db6:	3710      	adds	r7, #16
 8011db8:	46bd      	mov	sp, r7
 8011dba:	bd80      	pop	{r7, pc}
 8011dbc:	200000b8 	.word	0x200000b8

08011dc0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b086      	sub	sp, #24
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	60f8      	str	r0, [r7, #12]
 8011dc8:	60b9      	str	r1, [r7, #8]
 8011dca:	4613      	mov	r3, r2
 8011dcc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011dce:	68fb      	ldr	r3, [r7, #12]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d101      	bne.n	8011dd8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011dd4:	2303      	movs	r3, #3
 8011dd6:	e01f      	b.n	8011e18 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	2200      	movs	r2, #0
 8011ddc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	2200      	movs	r2, #0
 8011de4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	2200      	movs	r2, #0
 8011dec:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011df0:	68bb      	ldr	r3, [r7, #8]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d003      	beq.n	8011dfe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	68ba      	ldr	r2, [r7, #8]
 8011dfa:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	2201      	movs	r2, #1
 8011e02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	79fa      	ldrb	r2, [r7, #7]
 8011e0a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011e0c:	68f8      	ldr	r0, [r7, #12]
 8011e0e:	f002 faaf 	bl	8014370 <USBD_LL_Init>
 8011e12:	4603      	mov	r3, r0
 8011e14:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e18:	4618      	mov	r0, r3
 8011e1a:	3718      	adds	r7, #24
 8011e1c:	46bd      	mov	sp, r7
 8011e1e:	bd80      	pop	{r7, pc}

08011e20 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011e20:	b580      	push	{r7, lr}
 8011e22:	b084      	sub	sp, #16
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	6078      	str	r0, [r7, #4]
 8011e28:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011e2a:	2300      	movs	r3, #0
 8011e2c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011e2e:	683b      	ldr	r3, [r7, #0]
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d101      	bne.n	8011e38 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011e34:	2303      	movs	r3, #3
 8011e36:	e025      	b.n	8011e84 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	683a      	ldr	r2, [r7, #0]
 8011e3c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	32ae      	adds	r2, #174	; 0xae
 8011e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d00f      	beq.n	8011e74 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	32ae      	adds	r2, #174	; 0xae
 8011e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e64:	f107 020e 	add.w	r2, r7, #14
 8011e68:	4610      	mov	r0, r2
 8011e6a:	4798      	blx	r3
 8011e6c:	4602      	mov	r2, r0
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8011e7a:	1c5a      	adds	r2, r3, #1
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8011e82:	2300      	movs	r3, #0
}
 8011e84:	4618      	mov	r0, r3
 8011e86:	3710      	adds	r7, #16
 8011e88:	46bd      	mov	sp, r7
 8011e8a:	bd80      	pop	{r7, pc}

08011e8c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011e8c:	b580      	push	{r7, lr}
 8011e8e:	b082      	sub	sp, #8
 8011e90:	af00      	add	r7, sp, #0
 8011e92:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011e94:	6878      	ldr	r0, [r7, #4]
 8011e96:	f002 facd 	bl	8014434 <USBD_LL_Start>
 8011e9a:	4603      	mov	r3, r0
}
 8011e9c:	4618      	mov	r0, r3
 8011e9e:	3708      	adds	r7, #8
 8011ea0:	46bd      	mov	sp, r7
 8011ea2:	bd80      	pop	{r7, pc}

08011ea4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8011ea4:	b480      	push	{r7}
 8011ea6:	b083      	sub	sp, #12
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011eac:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8011eae:	4618      	mov	r0, r3
 8011eb0:	370c      	adds	r7, #12
 8011eb2:	46bd      	mov	sp, r7
 8011eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb8:	4770      	bx	lr

08011eba <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011eba:	b580      	push	{r7, lr}
 8011ebc:	b084      	sub	sp, #16
 8011ebe:	af00      	add	r7, sp, #0
 8011ec0:	6078      	str	r0, [r7, #4]
 8011ec2:	460b      	mov	r3, r1
 8011ec4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d009      	beq.n	8011ee8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	78fa      	ldrb	r2, [r7, #3]
 8011ede:	4611      	mov	r1, r2
 8011ee0:	6878      	ldr	r0, [r7, #4]
 8011ee2:	4798      	blx	r3
 8011ee4:	4603      	mov	r3, r0
 8011ee6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011eea:	4618      	mov	r0, r3
 8011eec:	3710      	adds	r7, #16
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	bd80      	pop	{r7, pc}

08011ef2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011ef2:	b580      	push	{r7, lr}
 8011ef4:	b084      	sub	sp, #16
 8011ef6:	af00      	add	r7, sp, #0
 8011ef8:	6078      	str	r0, [r7, #4]
 8011efa:	460b      	mov	r3, r1
 8011efc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011efe:	2300      	movs	r3, #0
 8011f00:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f08:	685b      	ldr	r3, [r3, #4]
 8011f0a:	78fa      	ldrb	r2, [r7, #3]
 8011f0c:	4611      	mov	r1, r2
 8011f0e:	6878      	ldr	r0, [r7, #4]
 8011f10:	4798      	blx	r3
 8011f12:	4603      	mov	r3, r0
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d001      	beq.n	8011f1c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8011f18:	2303      	movs	r3, #3
 8011f1a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f1e:	4618      	mov	r0, r3
 8011f20:	3710      	adds	r7, #16
 8011f22:	46bd      	mov	sp, r7
 8011f24:	bd80      	pop	{r7, pc}

08011f26 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011f26:	b580      	push	{r7, lr}
 8011f28:	b084      	sub	sp, #16
 8011f2a:	af00      	add	r7, sp, #0
 8011f2c:	6078      	str	r0, [r7, #4]
 8011f2e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011f36:	6839      	ldr	r1, [r7, #0]
 8011f38:	4618      	mov	r0, r3
 8011f3a:	f001 f8a6 	bl	801308a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	2201      	movs	r2, #1
 8011f42:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8011f4c:	461a      	mov	r2, r3
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011f5a:	f003 031f 	and.w	r3, r3, #31
 8011f5e:	2b02      	cmp	r3, #2
 8011f60:	d01a      	beq.n	8011f98 <USBD_LL_SetupStage+0x72>
 8011f62:	2b02      	cmp	r3, #2
 8011f64:	d822      	bhi.n	8011fac <USBD_LL_SetupStage+0x86>
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d002      	beq.n	8011f70 <USBD_LL_SetupStage+0x4a>
 8011f6a:	2b01      	cmp	r3, #1
 8011f6c:	d00a      	beq.n	8011f84 <USBD_LL_SetupStage+0x5e>
 8011f6e:	e01d      	b.n	8011fac <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011f76:	4619      	mov	r1, r3
 8011f78:	6878      	ldr	r0, [r7, #4]
 8011f7a:	f000 fad3 	bl	8012524 <USBD_StdDevReq>
 8011f7e:	4603      	mov	r3, r0
 8011f80:	73fb      	strb	r3, [r7, #15]
      break;
 8011f82:	e020      	b.n	8011fc6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011f8a:	4619      	mov	r1, r3
 8011f8c:	6878      	ldr	r0, [r7, #4]
 8011f8e:	f000 fb3b 	bl	8012608 <USBD_StdItfReq>
 8011f92:	4603      	mov	r3, r0
 8011f94:	73fb      	strb	r3, [r7, #15]
      break;
 8011f96:	e016      	b.n	8011fc6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011f9e:	4619      	mov	r1, r3
 8011fa0:	6878      	ldr	r0, [r7, #4]
 8011fa2:	f000 fb9d 	bl	80126e0 <USBD_StdEPReq>
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	73fb      	strb	r3, [r7, #15]
      break;
 8011faa:	e00c      	b.n	8011fc6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011fb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011fb6:	b2db      	uxtb	r3, r3
 8011fb8:	4619      	mov	r1, r3
 8011fba:	6878      	ldr	r0, [r7, #4]
 8011fbc:	f002 fae0 	bl	8014580 <USBD_LL_StallEP>
 8011fc0:	4603      	mov	r3, r0
 8011fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8011fc4:	bf00      	nop
  }

  return ret;
 8011fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fc8:	4618      	mov	r0, r3
 8011fca:	3710      	adds	r7, #16
 8011fcc:	46bd      	mov	sp, r7
 8011fce:	bd80      	pop	{r7, pc}

08011fd0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011fd0:	b580      	push	{r7, lr}
 8011fd2:	b086      	sub	sp, #24
 8011fd4:	af00      	add	r7, sp, #0
 8011fd6:	60f8      	str	r0, [r7, #12]
 8011fd8:	460b      	mov	r3, r1
 8011fda:	607a      	str	r2, [r7, #4]
 8011fdc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8011fde:	2300      	movs	r3, #0
 8011fe0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8011fe2:	7afb      	ldrb	r3, [r7, #11]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d16e      	bne.n	80120c6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8011fe8:	68fb      	ldr	r3, [r7, #12]
 8011fea:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011fee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011ff0:	68fb      	ldr	r3, [r7, #12]
 8011ff2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011ff6:	2b03      	cmp	r3, #3
 8011ff8:	f040 8098 	bne.w	801212c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8011ffc:	693b      	ldr	r3, [r7, #16]
 8011ffe:	689a      	ldr	r2, [r3, #8]
 8012000:	693b      	ldr	r3, [r7, #16]
 8012002:	68db      	ldr	r3, [r3, #12]
 8012004:	429a      	cmp	r2, r3
 8012006:	d913      	bls.n	8012030 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8012008:	693b      	ldr	r3, [r7, #16]
 801200a:	689a      	ldr	r2, [r3, #8]
 801200c:	693b      	ldr	r3, [r7, #16]
 801200e:	68db      	ldr	r3, [r3, #12]
 8012010:	1ad2      	subs	r2, r2, r3
 8012012:	693b      	ldr	r3, [r7, #16]
 8012014:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012016:	693b      	ldr	r3, [r7, #16]
 8012018:	68da      	ldr	r2, [r3, #12]
 801201a:	693b      	ldr	r3, [r7, #16]
 801201c:	689b      	ldr	r3, [r3, #8]
 801201e:	4293      	cmp	r3, r2
 8012020:	bf28      	it	cs
 8012022:	4613      	movcs	r3, r2
 8012024:	461a      	mov	r2, r3
 8012026:	6879      	ldr	r1, [r7, #4]
 8012028:	68f8      	ldr	r0, [r7, #12]
 801202a:	f001 f922 	bl	8013272 <USBD_CtlContinueRx>
 801202e:	e07d      	b.n	801212c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8012036:	f003 031f 	and.w	r3, r3, #31
 801203a:	2b02      	cmp	r3, #2
 801203c:	d014      	beq.n	8012068 <USBD_LL_DataOutStage+0x98>
 801203e:	2b02      	cmp	r3, #2
 8012040:	d81d      	bhi.n	801207e <USBD_LL_DataOutStage+0xae>
 8012042:	2b00      	cmp	r3, #0
 8012044:	d002      	beq.n	801204c <USBD_LL_DataOutStage+0x7c>
 8012046:	2b01      	cmp	r3, #1
 8012048:	d003      	beq.n	8012052 <USBD_LL_DataOutStage+0x82>
 801204a:	e018      	b.n	801207e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801204c:	2300      	movs	r3, #0
 801204e:	75bb      	strb	r3, [r7, #22]
            break;
 8012050:	e018      	b.n	8012084 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8012058:	b2db      	uxtb	r3, r3
 801205a:	4619      	mov	r1, r3
 801205c:	68f8      	ldr	r0, [r7, #12]
 801205e:	f000 f9d2 	bl	8012406 <USBD_CoreFindIF>
 8012062:	4603      	mov	r3, r0
 8012064:	75bb      	strb	r3, [r7, #22]
            break;
 8012066:	e00d      	b.n	8012084 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 801206e:	b2db      	uxtb	r3, r3
 8012070:	4619      	mov	r1, r3
 8012072:	68f8      	ldr	r0, [r7, #12]
 8012074:	f000 f9d4 	bl	8012420 <USBD_CoreFindEP>
 8012078:	4603      	mov	r3, r0
 801207a:	75bb      	strb	r3, [r7, #22]
            break;
 801207c:	e002      	b.n	8012084 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801207e:	2300      	movs	r3, #0
 8012080:	75bb      	strb	r3, [r7, #22]
            break;
 8012082:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8012084:	7dbb      	ldrb	r3, [r7, #22]
 8012086:	2b00      	cmp	r3, #0
 8012088:	d119      	bne.n	80120be <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012090:	b2db      	uxtb	r3, r3
 8012092:	2b03      	cmp	r3, #3
 8012094:	d113      	bne.n	80120be <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8012096:	7dba      	ldrb	r2, [r7, #22]
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	32ae      	adds	r2, #174	; 0xae
 801209c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120a0:	691b      	ldr	r3, [r3, #16]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d00b      	beq.n	80120be <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80120a6:	7dba      	ldrb	r2, [r7, #22]
 80120a8:	68fb      	ldr	r3, [r7, #12]
 80120aa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80120ae:	7dba      	ldrb	r2, [r7, #22]
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	32ae      	adds	r2, #174	; 0xae
 80120b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120b8:	691b      	ldr	r3, [r3, #16]
 80120ba:	68f8      	ldr	r0, [r7, #12]
 80120bc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80120be:	68f8      	ldr	r0, [r7, #12]
 80120c0:	f001 f8e8 	bl	8013294 <USBD_CtlSendStatus>
 80120c4:	e032      	b.n	801212c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80120c6:	7afb      	ldrb	r3, [r7, #11]
 80120c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80120cc:	b2db      	uxtb	r3, r3
 80120ce:	4619      	mov	r1, r3
 80120d0:	68f8      	ldr	r0, [r7, #12]
 80120d2:	f000 f9a5 	bl	8012420 <USBD_CoreFindEP>
 80120d6:	4603      	mov	r3, r0
 80120d8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80120da:	7dbb      	ldrb	r3, [r7, #22]
 80120dc:	2bff      	cmp	r3, #255	; 0xff
 80120de:	d025      	beq.n	801212c <USBD_LL_DataOutStage+0x15c>
 80120e0:	7dbb      	ldrb	r3, [r7, #22]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d122      	bne.n	801212c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80120ec:	b2db      	uxtb	r3, r3
 80120ee:	2b03      	cmp	r3, #3
 80120f0:	d117      	bne.n	8012122 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80120f2:	7dba      	ldrb	r2, [r7, #22]
 80120f4:	68fb      	ldr	r3, [r7, #12]
 80120f6:	32ae      	adds	r2, #174	; 0xae
 80120f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120fc:	699b      	ldr	r3, [r3, #24]
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d00f      	beq.n	8012122 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8012102:	7dba      	ldrb	r2, [r7, #22]
 8012104:	68fb      	ldr	r3, [r7, #12]
 8012106:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801210a:	7dba      	ldrb	r2, [r7, #22]
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	32ae      	adds	r2, #174	; 0xae
 8012110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012114:	699b      	ldr	r3, [r3, #24]
 8012116:	7afa      	ldrb	r2, [r7, #11]
 8012118:	4611      	mov	r1, r2
 801211a:	68f8      	ldr	r0, [r7, #12]
 801211c:	4798      	blx	r3
 801211e:	4603      	mov	r3, r0
 8012120:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8012122:	7dfb      	ldrb	r3, [r7, #23]
 8012124:	2b00      	cmp	r3, #0
 8012126:	d001      	beq.n	801212c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8012128:	7dfb      	ldrb	r3, [r7, #23]
 801212a:	e000      	b.n	801212e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801212c:	2300      	movs	r3, #0
}
 801212e:	4618      	mov	r0, r3
 8012130:	3718      	adds	r7, #24
 8012132:	46bd      	mov	sp, r7
 8012134:	bd80      	pop	{r7, pc}

08012136 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012136:	b580      	push	{r7, lr}
 8012138:	b086      	sub	sp, #24
 801213a:	af00      	add	r7, sp, #0
 801213c:	60f8      	str	r0, [r7, #12]
 801213e:	460b      	mov	r3, r1
 8012140:	607a      	str	r2, [r7, #4]
 8012142:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8012144:	7afb      	ldrb	r3, [r7, #11]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d16f      	bne.n	801222a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	3314      	adds	r3, #20
 801214e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8012156:	2b02      	cmp	r3, #2
 8012158:	d15a      	bne.n	8012210 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801215a:	693b      	ldr	r3, [r7, #16]
 801215c:	689a      	ldr	r2, [r3, #8]
 801215e:	693b      	ldr	r3, [r7, #16]
 8012160:	68db      	ldr	r3, [r3, #12]
 8012162:	429a      	cmp	r2, r3
 8012164:	d914      	bls.n	8012190 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012166:	693b      	ldr	r3, [r7, #16]
 8012168:	689a      	ldr	r2, [r3, #8]
 801216a:	693b      	ldr	r3, [r7, #16]
 801216c:	68db      	ldr	r3, [r3, #12]
 801216e:	1ad2      	subs	r2, r2, r3
 8012170:	693b      	ldr	r3, [r7, #16]
 8012172:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012174:	693b      	ldr	r3, [r7, #16]
 8012176:	689b      	ldr	r3, [r3, #8]
 8012178:	461a      	mov	r2, r3
 801217a:	6879      	ldr	r1, [r7, #4]
 801217c:	68f8      	ldr	r0, [r7, #12]
 801217e:	f001 f84a 	bl	8013216 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012182:	2300      	movs	r3, #0
 8012184:	2200      	movs	r2, #0
 8012186:	2100      	movs	r1, #0
 8012188:	68f8      	ldr	r0, [r7, #12]
 801218a:	f002 fb01 	bl	8014790 <USBD_LL_PrepareReceive>
 801218e:	e03f      	b.n	8012210 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012190:	693b      	ldr	r3, [r7, #16]
 8012192:	68da      	ldr	r2, [r3, #12]
 8012194:	693b      	ldr	r3, [r7, #16]
 8012196:	689b      	ldr	r3, [r3, #8]
 8012198:	429a      	cmp	r2, r3
 801219a:	d11c      	bne.n	80121d6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801219c:	693b      	ldr	r3, [r7, #16]
 801219e:	685a      	ldr	r2, [r3, #4]
 80121a0:	693b      	ldr	r3, [r7, #16]
 80121a2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80121a4:	429a      	cmp	r2, r3
 80121a6:	d316      	bcc.n	80121d6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80121a8:	693b      	ldr	r3, [r7, #16]
 80121aa:	685a      	ldr	r2, [r3, #4]
 80121ac:	68fb      	ldr	r3, [r7, #12]
 80121ae:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80121b2:	429a      	cmp	r2, r3
 80121b4:	d20f      	bcs.n	80121d6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80121b6:	2200      	movs	r2, #0
 80121b8:	2100      	movs	r1, #0
 80121ba:	68f8      	ldr	r0, [r7, #12]
 80121bc:	f001 f82b 	bl	8013216 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	2200      	movs	r2, #0
 80121c4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80121c8:	2300      	movs	r3, #0
 80121ca:	2200      	movs	r2, #0
 80121cc:	2100      	movs	r1, #0
 80121ce:	68f8      	ldr	r0, [r7, #12]
 80121d0:	f002 fade 	bl	8014790 <USBD_LL_PrepareReceive>
 80121d4:	e01c      	b.n	8012210 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80121d6:	68fb      	ldr	r3, [r7, #12]
 80121d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121dc:	b2db      	uxtb	r3, r3
 80121de:	2b03      	cmp	r3, #3
 80121e0:	d10f      	bne.n	8012202 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80121e8:	68db      	ldr	r3, [r3, #12]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d009      	beq.n	8012202 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	2200      	movs	r2, #0
 80121f2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80121fc:	68db      	ldr	r3, [r3, #12]
 80121fe:	68f8      	ldr	r0, [r7, #12]
 8012200:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012202:	2180      	movs	r1, #128	; 0x80
 8012204:	68f8      	ldr	r0, [r7, #12]
 8012206:	f002 f9bb 	bl	8014580 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801220a:	68f8      	ldr	r0, [r7, #12]
 801220c:	f001 f855 	bl	80132ba <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8012216:	2b00      	cmp	r3, #0
 8012218:	d03a      	beq.n	8012290 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801221a:	68f8      	ldr	r0, [r7, #12]
 801221c:	f7ff fe42 	bl	8011ea4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	2200      	movs	r2, #0
 8012224:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8012228:	e032      	b.n	8012290 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801222a:	7afb      	ldrb	r3, [r7, #11]
 801222c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8012230:	b2db      	uxtb	r3, r3
 8012232:	4619      	mov	r1, r3
 8012234:	68f8      	ldr	r0, [r7, #12]
 8012236:	f000 f8f3 	bl	8012420 <USBD_CoreFindEP>
 801223a:	4603      	mov	r3, r0
 801223c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801223e:	7dfb      	ldrb	r3, [r7, #23]
 8012240:	2bff      	cmp	r3, #255	; 0xff
 8012242:	d025      	beq.n	8012290 <USBD_LL_DataInStage+0x15a>
 8012244:	7dfb      	ldrb	r3, [r7, #23]
 8012246:	2b00      	cmp	r3, #0
 8012248:	d122      	bne.n	8012290 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012250:	b2db      	uxtb	r3, r3
 8012252:	2b03      	cmp	r3, #3
 8012254:	d11c      	bne.n	8012290 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8012256:	7dfa      	ldrb	r2, [r7, #23]
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	32ae      	adds	r2, #174	; 0xae
 801225c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012260:	695b      	ldr	r3, [r3, #20]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d014      	beq.n	8012290 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8012266:	7dfa      	ldrb	r2, [r7, #23]
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801226e:	7dfa      	ldrb	r2, [r7, #23]
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	32ae      	adds	r2, #174	; 0xae
 8012274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012278:	695b      	ldr	r3, [r3, #20]
 801227a:	7afa      	ldrb	r2, [r7, #11]
 801227c:	4611      	mov	r1, r2
 801227e:	68f8      	ldr	r0, [r7, #12]
 8012280:	4798      	blx	r3
 8012282:	4603      	mov	r3, r0
 8012284:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8012286:	7dbb      	ldrb	r3, [r7, #22]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d001      	beq.n	8012290 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801228c:	7dbb      	ldrb	r3, [r7, #22]
 801228e:	e000      	b.n	8012292 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8012290:	2300      	movs	r3, #0
}
 8012292:	4618      	mov	r0, r3
 8012294:	3718      	adds	r7, #24
 8012296:	46bd      	mov	sp, r7
 8012298:	bd80      	pop	{r7, pc}

0801229a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801229a:	b580      	push	{r7, lr}
 801229c:	b084      	sub	sp, #16
 801229e:	af00      	add	r7, sp, #0
 80122a0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80122a2:	2300      	movs	r3, #0
 80122a4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	2201      	movs	r2, #1
 80122aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	2200      	movs	r2, #0
 80122b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	2200      	movs	r2, #0
 80122ba:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	2200      	movs	r2, #0
 80122c0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	2200      	movs	r2, #0
 80122c8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d014      	beq.n	8012300 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80122dc:	685b      	ldr	r3, [r3, #4]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d00e      	beq.n	8012300 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80122e8:	685b      	ldr	r3, [r3, #4]
 80122ea:	687a      	ldr	r2, [r7, #4]
 80122ec:	6852      	ldr	r2, [r2, #4]
 80122ee:	b2d2      	uxtb	r2, r2
 80122f0:	4611      	mov	r1, r2
 80122f2:	6878      	ldr	r0, [r7, #4]
 80122f4:	4798      	blx	r3
 80122f6:	4603      	mov	r3, r0
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d001      	beq.n	8012300 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80122fc:	2303      	movs	r3, #3
 80122fe:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012300:	2340      	movs	r3, #64	; 0x40
 8012302:	2200      	movs	r2, #0
 8012304:	2100      	movs	r1, #0
 8012306:	6878      	ldr	r0, [r7, #4]
 8012308:	f002 f8c6 	bl	8014498 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	2201      	movs	r2, #1
 8012310:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	2240      	movs	r2, #64	; 0x40
 8012318:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801231c:	2340      	movs	r3, #64	; 0x40
 801231e:	2200      	movs	r2, #0
 8012320:	2180      	movs	r1, #128	; 0x80
 8012322:	6878      	ldr	r0, [r7, #4]
 8012324:	f002 f8b8 	bl	8014498 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	2201      	movs	r2, #1
 801232c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	2240      	movs	r2, #64	; 0x40
 8012332:	621a      	str	r2, [r3, #32]

  return ret;
 8012334:	7bfb      	ldrb	r3, [r7, #15]
}
 8012336:	4618      	mov	r0, r3
 8012338:	3710      	adds	r7, #16
 801233a:	46bd      	mov	sp, r7
 801233c:	bd80      	pop	{r7, pc}

0801233e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801233e:	b480      	push	{r7}
 8012340:	b083      	sub	sp, #12
 8012342:	af00      	add	r7, sp, #0
 8012344:	6078      	str	r0, [r7, #4]
 8012346:	460b      	mov	r3, r1
 8012348:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	78fa      	ldrb	r2, [r7, #3]
 801234e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012350:	2300      	movs	r3, #0
}
 8012352:	4618      	mov	r0, r3
 8012354:	370c      	adds	r7, #12
 8012356:	46bd      	mov	sp, r7
 8012358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801235c:	4770      	bx	lr

0801235e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801235e:	b480      	push	{r7}
 8012360:	b083      	sub	sp, #12
 8012362:	af00      	add	r7, sp, #0
 8012364:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801236c:	b2db      	uxtb	r3, r3
 801236e:	2b04      	cmp	r3, #4
 8012370:	d006      	beq.n	8012380 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012378:	b2da      	uxtb	r2, r3
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	2204      	movs	r2, #4
 8012384:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8012388:	2300      	movs	r3, #0
}
 801238a:	4618      	mov	r0, r3
 801238c:	370c      	adds	r7, #12
 801238e:	46bd      	mov	sp, r7
 8012390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012394:	4770      	bx	lr

08012396 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012396:	b480      	push	{r7}
 8012398:	b083      	sub	sp, #12
 801239a:	af00      	add	r7, sp, #0
 801239c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123a4:	b2db      	uxtb	r3, r3
 80123a6:	2b04      	cmp	r3, #4
 80123a8:	d106      	bne.n	80123b8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80123b0:	b2da      	uxtb	r2, r3
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80123b8:	2300      	movs	r3, #0
}
 80123ba:	4618      	mov	r0, r3
 80123bc:	370c      	adds	r7, #12
 80123be:	46bd      	mov	sp, r7
 80123c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123c4:	4770      	bx	lr

080123c6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80123c6:	b580      	push	{r7, lr}
 80123c8:	b082      	sub	sp, #8
 80123ca:	af00      	add	r7, sp, #0
 80123cc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123d4:	b2db      	uxtb	r3, r3
 80123d6:	2b03      	cmp	r3, #3
 80123d8:	d110      	bne.n	80123fc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d00b      	beq.n	80123fc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80123ea:	69db      	ldr	r3, [r3, #28]
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d005      	beq.n	80123fc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80123f6:	69db      	ldr	r3, [r3, #28]
 80123f8:	6878      	ldr	r0, [r7, #4]
 80123fa:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80123fc:	2300      	movs	r3, #0
}
 80123fe:	4618      	mov	r0, r3
 8012400:	3708      	adds	r7, #8
 8012402:	46bd      	mov	sp, r7
 8012404:	bd80      	pop	{r7, pc}

08012406 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012406:	b480      	push	{r7}
 8012408:	b083      	sub	sp, #12
 801240a:	af00      	add	r7, sp, #0
 801240c:	6078      	str	r0, [r7, #4]
 801240e:	460b      	mov	r3, r1
 8012410:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012412:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012414:	4618      	mov	r0, r3
 8012416:	370c      	adds	r7, #12
 8012418:	46bd      	mov	sp, r7
 801241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801241e:	4770      	bx	lr

08012420 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012420:	b480      	push	{r7}
 8012422:	b083      	sub	sp, #12
 8012424:	af00      	add	r7, sp, #0
 8012426:	6078      	str	r0, [r7, #4]
 8012428:	460b      	mov	r3, r1
 801242a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801242c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801242e:	4618      	mov	r0, r3
 8012430:	370c      	adds	r7, #12
 8012432:	46bd      	mov	sp, r7
 8012434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012438:	4770      	bx	lr

0801243a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801243a:	b580      	push	{r7, lr}
 801243c:	b086      	sub	sp, #24
 801243e:	af00      	add	r7, sp, #0
 8012440:	6078      	str	r0, [r7, #4]
 8012442:	460b      	mov	r3, r1
 8012444:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801244e:	2300      	movs	r3, #0
 8012450:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	885b      	ldrh	r3, [r3, #2]
 8012456:	b29a      	uxth	r2, r3
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	781b      	ldrb	r3, [r3, #0]
 801245c:	b29b      	uxth	r3, r3
 801245e:	429a      	cmp	r2, r3
 8012460:	d920      	bls.n	80124a4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8012462:	68fb      	ldr	r3, [r7, #12]
 8012464:	781b      	ldrb	r3, [r3, #0]
 8012466:	b29b      	uxth	r3, r3
 8012468:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801246a:	e013      	b.n	8012494 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801246c:	f107 030a 	add.w	r3, r7, #10
 8012470:	4619      	mov	r1, r3
 8012472:	6978      	ldr	r0, [r7, #20]
 8012474:	f000 f81b 	bl	80124ae <USBD_GetNextDesc>
 8012478:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801247a:	697b      	ldr	r3, [r7, #20]
 801247c:	785b      	ldrb	r3, [r3, #1]
 801247e:	2b05      	cmp	r3, #5
 8012480:	d108      	bne.n	8012494 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8012482:	697b      	ldr	r3, [r7, #20]
 8012484:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8012486:	693b      	ldr	r3, [r7, #16]
 8012488:	789b      	ldrb	r3, [r3, #2]
 801248a:	78fa      	ldrb	r2, [r7, #3]
 801248c:	429a      	cmp	r2, r3
 801248e:	d008      	beq.n	80124a2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8012490:	2300      	movs	r3, #0
 8012492:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	885b      	ldrh	r3, [r3, #2]
 8012498:	b29a      	uxth	r2, r3
 801249a:	897b      	ldrh	r3, [r7, #10]
 801249c:	429a      	cmp	r2, r3
 801249e:	d8e5      	bhi.n	801246c <USBD_GetEpDesc+0x32>
 80124a0:	e000      	b.n	80124a4 <USBD_GetEpDesc+0x6a>
          break;
 80124a2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80124a4:	693b      	ldr	r3, [r7, #16]
}
 80124a6:	4618      	mov	r0, r3
 80124a8:	3718      	adds	r7, #24
 80124aa:	46bd      	mov	sp, r7
 80124ac:	bd80      	pop	{r7, pc}

080124ae <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80124ae:	b480      	push	{r7}
 80124b0:	b085      	sub	sp, #20
 80124b2:	af00      	add	r7, sp, #0
 80124b4:	6078      	str	r0, [r7, #4]
 80124b6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80124bc:	683b      	ldr	r3, [r7, #0]
 80124be:	881a      	ldrh	r2, [r3, #0]
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	781b      	ldrb	r3, [r3, #0]
 80124c4:	b29b      	uxth	r3, r3
 80124c6:	4413      	add	r3, r2
 80124c8:	b29a      	uxth	r2, r3
 80124ca:	683b      	ldr	r3, [r7, #0]
 80124cc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	781b      	ldrb	r3, [r3, #0]
 80124d2:	461a      	mov	r2, r3
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	4413      	add	r3, r2
 80124d8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80124da:	68fb      	ldr	r3, [r7, #12]
}
 80124dc:	4618      	mov	r0, r3
 80124de:	3714      	adds	r7, #20
 80124e0:	46bd      	mov	sp, r7
 80124e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124e6:	4770      	bx	lr

080124e8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80124e8:	b480      	push	{r7}
 80124ea:	b087      	sub	sp, #28
 80124ec:	af00      	add	r7, sp, #0
 80124ee:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80124f4:	697b      	ldr	r3, [r7, #20]
 80124f6:	781b      	ldrb	r3, [r3, #0]
 80124f8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80124fa:	697b      	ldr	r3, [r7, #20]
 80124fc:	3301      	adds	r3, #1
 80124fe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012500:	697b      	ldr	r3, [r7, #20]
 8012502:	781b      	ldrb	r3, [r3, #0]
 8012504:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012506:	8a3b      	ldrh	r3, [r7, #16]
 8012508:	021b      	lsls	r3, r3, #8
 801250a:	b21a      	sxth	r2, r3
 801250c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012510:	4313      	orrs	r3, r2
 8012512:	b21b      	sxth	r3, r3
 8012514:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012516:	89fb      	ldrh	r3, [r7, #14]
}
 8012518:	4618      	mov	r0, r3
 801251a:	371c      	adds	r7, #28
 801251c:	46bd      	mov	sp, r7
 801251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012522:	4770      	bx	lr

08012524 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012524:	b580      	push	{r7, lr}
 8012526:	b084      	sub	sp, #16
 8012528:	af00      	add	r7, sp, #0
 801252a:	6078      	str	r0, [r7, #4]
 801252c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801252e:	2300      	movs	r3, #0
 8012530:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012532:	683b      	ldr	r3, [r7, #0]
 8012534:	781b      	ldrb	r3, [r3, #0]
 8012536:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801253a:	2b40      	cmp	r3, #64	; 0x40
 801253c:	d005      	beq.n	801254a <USBD_StdDevReq+0x26>
 801253e:	2b40      	cmp	r3, #64	; 0x40
 8012540:	d857      	bhi.n	80125f2 <USBD_StdDevReq+0xce>
 8012542:	2b00      	cmp	r3, #0
 8012544:	d00f      	beq.n	8012566 <USBD_StdDevReq+0x42>
 8012546:	2b20      	cmp	r3, #32
 8012548:	d153      	bne.n	80125f2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	32ae      	adds	r2, #174	; 0xae
 8012554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012558:	689b      	ldr	r3, [r3, #8]
 801255a:	6839      	ldr	r1, [r7, #0]
 801255c:	6878      	ldr	r0, [r7, #4]
 801255e:	4798      	blx	r3
 8012560:	4603      	mov	r3, r0
 8012562:	73fb      	strb	r3, [r7, #15]
      break;
 8012564:	e04a      	b.n	80125fc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012566:	683b      	ldr	r3, [r7, #0]
 8012568:	785b      	ldrb	r3, [r3, #1]
 801256a:	2b09      	cmp	r3, #9
 801256c:	d83b      	bhi.n	80125e6 <USBD_StdDevReq+0xc2>
 801256e:	a201      	add	r2, pc, #4	; (adr r2, 8012574 <USBD_StdDevReq+0x50>)
 8012570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012574:	080125c9 	.word	0x080125c9
 8012578:	080125dd 	.word	0x080125dd
 801257c:	080125e7 	.word	0x080125e7
 8012580:	080125d3 	.word	0x080125d3
 8012584:	080125e7 	.word	0x080125e7
 8012588:	080125a7 	.word	0x080125a7
 801258c:	0801259d 	.word	0x0801259d
 8012590:	080125e7 	.word	0x080125e7
 8012594:	080125bf 	.word	0x080125bf
 8012598:	080125b1 	.word	0x080125b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801259c:	6839      	ldr	r1, [r7, #0]
 801259e:	6878      	ldr	r0, [r7, #4]
 80125a0:	f000 fa3c 	bl	8012a1c <USBD_GetDescriptor>
          break;
 80125a4:	e024      	b.n	80125f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80125a6:	6839      	ldr	r1, [r7, #0]
 80125a8:	6878      	ldr	r0, [r7, #4]
 80125aa:	f000 fbcb 	bl	8012d44 <USBD_SetAddress>
          break;
 80125ae:	e01f      	b.n	80125f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80125b0:	6839      	ldr	r1, [r7, #0]
 80125b2:	6878      	ldr	r0, [r7, #4]
 80125b4:	f000 fc0a 	bl	8012dcc <USBD_SetConfig>
 80125b8:	4603      	mov	r3, r0
 80125ba:	73fb      	strb	r3, [r7, #15]
          break;
 80125bc:	e018      	b.n	80125f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80125be:	6839      	ldr	r1, [r7, #0]
 80125c0:	6878      	ldr	r0, [r7, #4]
 80125c2:	f000 fcad 	bl	8012f20 <USBD_GetConfig>
          break;
 80125c6:	e013      	b.n	80125f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80125c8:	6839      	ldr	r1, [r7, #0]
 80125ca:	6878      	ldr	r0, [r7, #4]
 80125cc:	f000 fcde 	bl	8012f8c <USBD_GetStatus>
          break;
 80125d0:	e00e      	b.n	80125f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80125d2:	6839      	ldr	r1, [r7, #0]
 80125d4:	6878      	ldr	r0, [r7, #4]
 80125d6:	f000 fd0d 	bl	8012ff4 <USBD_SetFeature>
          break;
 80125da:	e009      	b.n	80125f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80125dc:	6839      	ldr	r1, [r7, #0]
 80125de:	6878      	ldr	r0, [r7, #4]
 80125e0:	f000 fd31 	bl	8013046 <USBD_ClrFeature>
          break;
 80125e4:	e004      	b.n	80125f0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80125e6:	6839      	ldr	r1, [r7, #0]
 80125e8:	6878      	ldr	r0, [r7, #4]
 80125ea:	f000 fd88 	bl	80130fe <USBD_CtlError>
          break;
 80125ee:	bf00      	nop
      }
      break;
 80125f0:	e004      	b.n	80125fc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80125f2:	6839      	ldr	r1, [r7, #0]
 80125f4:	6878      	ldr	r0, [r7, #4]
 80125f6:	f000 fd82 	bl	80130fe <USBD_CtlError>
      break;
 80125fa:	bf00      	nop
  }

  return ret;
 80125fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80125fe:	4618      	mov	r0, r3
 8012600:	3710      	adds	r7, #16
 8012602:	46bd      	mov	sp, r7
 8012604:	bd80      	pop	{r7, pc}
 8012606:	bf00      	nop

08012608 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012608:	b580      	push	{r7, lr}
 801260a:	b084      	sub	sp, #16
 801260c:	af00      	add	r7, sp, #0
 801260e:	6078      	str	r0, [r7, #4]
 8012610:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012612:	2300      	movs	r3, #0
 8012614:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012616:	683b      	ldr	r3, [r7, #0]
 8012618:	781b      	ldrb	r3, [r3, #0]
 801261a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801261e:	2b40      	cmp	r3, #64	; 0x40
 8012620:	d005      	beq.n	801262e <USBD_StdItfReq+0x26>
 8012622:	2b40      	cmp	r3, #64	; 0x40
 8012624:	d852      	bhi.n	80126cc <USBD_StdItfReq+0xc4>
 8012626:	2b00      	cmp	r3, #0
 8012628:	d001      	beq.n	801262e <USBD_StdItfReq+0x26>
 801262a:	2b20      	cmp	r3, #32
 801262c:	d14e      	bne.n	80126cc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012634:	b2db      	uxtb	r3, r3
 8012636:	3b01      	subs	r3, #1
 8012638:	2b02      	cmp	r3, #2
 801263a:	d840      	bhi.n	80126be <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801263c:	683b      	ldr	r3, [r7, #0]
 801263e:	889b      	ldrh	r3, [r3, #4]
 8012640:	b2db      	uxtb	r3, r3
 8012642:	2b01      	cmp	r3, #1
 8012644:	d836      	bhi.n	80126b4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	889b      	ldrh	r3, [r3, #4]
 801264a:	b2db      	uxtb	r3, r3
 801264c:	4619      	mov	r1, r3
 801264e:	6878      	ldr	r0, [r7, #4]
 8012650:	f7ff fed9 	bl	8012406 <USBD_CoreFindIF>
 8012654:	4603      	mov	r3, r0
 8012656:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012658:	7bbb      	ldrb	r3, [r7, #14]
 801265a:	2bff      	cmp	r3, #255	; 0xff
 801265c:	d01d      	beq.n	801269a <USBD_StdItfReq+0x92>
 801265e:	7bbb      	ldrb	r3, [r7, #14]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d11a      	bne.n	801269a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8012664:	7bba      	ldrb	r2, [r7, #14]
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	32ae      	adds	r2, #174	; 0xae
 801266a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801266e:	689b      	ldr	r3, [r3, #8]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d00f      	beq.n	8012694 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8012674:	7bba      	ldrb	r2, [r7, #14]
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801267c:	7bba      	ldrb	r2, [r7, #14]
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	32ae      	adds	r2, #174	; 0xae
 8012682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012686:	689b      	ldr	r3, [r3, #8]
 8012688:	6839      	ldr	r1, [r7, #0]
 801268a:	6878      	ldr	r0, [r7, #4]
 801268c:	4798      	blx	r3
 801268e:	4603      	mov	r3, r0
 8012690:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012692:	e004      	b.n	801269e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8012694:	2303      	movs	r3, #3
 8012696:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012698:	e001      	b.n	801269e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801269a:	2303      	movs	r3, #3
 801269c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801269e:	683b      	ldr	r3, [r7, #0]
 80126a0:	88db      	ldrh	r3, [r3, #6]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d110      	bne.n	80126c8 <USBD_StdItfReq+0xc0>
 80126a6:	7bfb      	ldrb	r3, [r7, #15]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d10d      	bne.n	80126c8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80126ac:	6878      	ldr	r0, [r7, #4]
 80126ae:	f000 fdf1 	bl	8013294 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80126b2:	e009      	b.n	80126c8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80126b4:	6839      	ldr	r1, [r7, #0]
 80126b6:	6878      	ldr	r0, [r7, #4]
 80126b8:	f000 fd21 	bl	80130fe <USBD_CtlError>
          break;
 80126bc:	e004      	b.n	80126c8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80126be:	6839      	ldr	r1, [r7, #0]
 80126c0:	6878      	ldr	r0, [r7, #4]
 80126c2:	f000 fd1c 	bl	80130fe <USBD_CtlError>
          break;
 80126c6:	e000      	b.n	80126ca <USBD_StdItfReq+0xc2>
          break;
 80126c8:	bf00      	nop
      }
      break;
 80126ca:	e004      	b.n	80126d6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80126cc:	6839      	ldr	r1, [r7, #0]
 80126ce:	6878      	ldr	r0, [r7, #4]
 80126d0:	f000 fd15 	bl	80130fe <USBD_CtlError>
      break;
 80126d4:	bf00      	nop
  }

  return ret;
 80126d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80126d8:	4618      	mov	r0, r3
 80126da:	3710      	adds	r7, #16
 80126dc:	46bd      	mov	sp, r7
 80126de:	bd80      	pop	{r7, pc}

080126e0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b084      	sub	sp, #16
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
 80126e8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80126ea:	2300      	movs	r3, #0
 80126ec:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80126ee:	683b      	ldr	r3, [r7, #0]
 80126f0:	889b      	ldrh	r3, [r3, #4]
 80126f2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80126f4:	683b      	ldr	r3, [r7, #0]
 80126f6:	781b      	ldrb	r3, [r3, #0]
 80126f8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80126fc:	2b40      	cmp	r3, #64	; 0x40
 80126fe:	d007      	beq.n	8012710 <USBD_StdEPReq+0x30>
 8012700:	2b40      	cmp	r3, #64	; 0x40
 8012702:	f200 817f 	bhi.w	8012a04 <USBD_StdEPReq+0x324>
 8012706:	2b00      	cmp	r3, #0
 8012708:	d02a      	beq.n	8012760 <USBD_StdEPReq+0x80>
 801270a:	2b20      	cmp	r3, #32
 801270c:	f040 817a 	bne.w	8012a04 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8012710:	7bbb      	ldrb	r3, [r7, #14]
 8012712:	4619      	mov	r1, r3
 8012714:	6878      	ldr	r0, [r7, #4]
 8012716:	f7ff fe83 	bl	8012420 <USBD_CoreFindEP>
 801271a:	4603      	mov	r3, r0
 801271c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801271e:	7b7b      	ldrb	r3, [r7, #13]
 8012720:	2bff      	cmp	r3, #255	; 0xff
 8012722:	f000 8174 	beq.w	8012a0e <USBD_StdEPReq+0x32e>
 8012726:	7b7b      	ldrb	r3, [r7, #13]
 8012728:	2b00      	cmp	r3, #0
 801272a:	f040 8170 	bne.w	8012a0e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801272e:	7b7a      	ldrb	r2, [r7, #13]
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8012736:	7b7a      	ldrb	r2, [r7, #13]
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	32ae      	adds	r2, #174	; 0xae
 801273c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012740:	689b      	ldr	r3, [r3, #8]
 8012742:	2b00      	cmp	r3, #0
 8012744:	f000 8163 	beq.w	8012a0e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8012748:	7b7a      	ldrb	r2, [r7, #13]
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	32ae      	adds	r2, #174	; 0xae
 801274e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012752:	689b      	ldr	r3, [r3, #8]
 8012754:	6839      	ldr	r1, [r7, #0]
 8012756:	6878      	ldr	r0, [r7, #4]
 8012758:	4798      	blx	r3
 801275a:	4603      	mov	r3, r0
 801275c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801275e:	e156      	b.n	8012a0e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012760:	683b      	ldr	r3, [r7, #0]
 8012762:	785b      	ldrb	r3, [r3, #1]
 8012764:	2b03      	cmp	r3, #3
 8012766:	d008      	beq.n	801277a <USBD_StdEPReq+0x9a>
 8012768:	2b03      	cmp	r3, #3
 801276a:	f300 8145 	bgt.w	80129f8 <USBD_StdEPReq+0x318>
 801276e:	2b00      	cmp	r3, #0
 8012770:	f000 809b 	beq.w	80128aa <USBD_StdEPReq+0x1ca>
 8012774:	2b01      	cmp	r3, #1
 8012776:	d03c      	beq.n	80127f2 <USBD_StdEPReq+0x112>
 8012778:	e13e      	b.n	80129f8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012780:	b2db      	uxtb	r3, r3
 8012782:	2b02      	cmp	r3, #2
 8012784:	d002      	beq.n	801278c <USBD_StdEPReq+0xac>
 8012786:	2b03      	cmp	r3, #3
 8012788:	d016      	beq.n	80127b8 <USBD_StdEPReq+0xd8>
 801278a:	e02c      	b.n	80127e6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801278c:	7bbb      	ldrb	r3, [r7, #14]
 801278e:	2b00      	cmp	r3, #0
 8012790:	d00d      	beq.n	80127ae <USBD_StdEPReq+0xce>
 8012792:	7bbb      	ldrb	r3, [r7, #14]
 8012794:	2b80      	cmp	r3, #128	; 0x80
 8012796:	d00a      	beq.n	80127ae <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012798:	7bbb      	ldrb	r3, [r7, #14]
 801279a:	4619      	mov	r1, r3
 801279c:	6878      	ldr	r0, [r7, #4]
 801279e:	f001 feef 	bl	8014580 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80127a2:	2180      	movs	r1, #128	; 0x80
 80127a4:	6878      	ldr	r0, [r7, #4]
 80127a6:	f001 feeb 	bl	8014580 <USBD_LL_StallEP>
 80127aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80127ac:	e020      	b.n	80127f0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80127ae:	6839      	ldr	r1, [r7, #0]
 80127b0:	6878      	ldr	r0, [r7, #4]
 80127b2:	f000 fca4 	bl	80130fe <USBD_CtlError>
              break;
 80127b6:	e01b      	b.n	80127f0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80127b8:	683b      	ldr	r3, [r7, #0]
 80127ba:	885b      	ldrh	r3, [r3, #2]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d10e      	bne.n	80127de <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80127c0:	7bbb      	ldrb	r3, [r7, #14]
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d00b      	beq.n	80127de <USBD_StdEPReq+0xfe>
 80127c6:	7bbb      	ldrb	r3, [r7, #14]
 80127c8:	2b80      	cmp	r3, #128	; 0x80
 80127ca:	d008      	beq.n	80127de <USBD_StdEPReq+0xfe>
 80127cc:	683b      	ldr	r3, [r7, #0]
 80127ce:	88db      	ldrh	r3, [r3, #6]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d104      	bne.n	80127de <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80127d4:	7bbb      	ldrb	r3, [r7, #14]
 80127d6:	4619      	mov	r1, r3
 80127d8:	6878      	ldr	r0, [r7, #4]
 80127da:	f001 fed1 	bl	8014580 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80127de:	6878      	ldr	r0, [r7, #4]
 80127e0:	f000 fd58 	bl	8013294 <USBD_CtlSendStatus>

              break;
 80127e4:	e004      	b.n	80127f0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80127e6:	6839      	ldr	r1, [r7, #0]
 80127e8:	6878      	ldr	r0, [r7, #4]
 80127ea:	f000 fc88 	bl	80130fe <USBD_CtlError>
              break;
 80127ee:	bf00      	nop
          }
          break;
 80127f0:	e107      	b.n	8012a02 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80127f8:	b2db      	uxtb	r3, r3
 80127fa:	2b02      	cmp	r3, #2
 80127fc:	d002      	beq.n	8012804 <USBD_StdEPReq+0x124>
 80127fe:	2b03      	cmp	r3, #3
 8012800:	d016      	beq.n	8012830 <USBD_StdEPReq+0x150>
 8012802:	e04b      	b.n	801289c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012804:	7bbb      	ldrb	r3, [r7, #14]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d00d      	beq.n	8012826 <USBD_StdEPReq+0x146>
 801280a:	7bbb      	ldrb	r3, [r7, #14]
 801280c:	2b80      	cmp	r3, #128	; 0x80
 801280e:	d00a      	beq.n	8012826 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012810:	7bbb      	ldrb	r3, [r7, #14]
 8012812:	4619      	mov	r1, r3
 8012814:	6878      	ldr	r0, [r7, #4]
 8012816:	f001 feb3 	bl	8014580 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801281a:	2180      	movs	r1, #128	; 0x80
 801281c:	6878      	ldr	r0, [r7, #4]
 801281e:	f001 feaf 	bl	8014580 <USBD_LL_StallEP>
 8012822:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012824:	e040      	b.n	80128a8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8012826:	6839      	ldr	r1, [r7, #0]
 8012828:	6878      	ldr	r0, [r7, #4]
 801282a:	f000 fc68 	bl	80130fe <USBD_CtlError>
              break;
 801282e:	e03b      	b.n	80128a8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012830:	683b      	ldr	r3, [r7, #0]
 8012832:	885b      	ldrh	r3, [r3, #2]
 8012834:	2b00      	cmp	r3, #0
 8012836:	d136      	bne.n	80128a6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012838:	7bbb      	ldrb	r3, [r7, #14]
 801283a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801283e:	2b00      	cmp	r3, #0
 8012840:	d004      	beq.n	801284c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012842:	7bbb      	ldrb	r3, [r7, #14]
 8012844:	4619      	mov	r1, r3
 8012846:	6878      	ldr	r0, [r7, #4]
 8012848:	f001 fed0 	bl	80145ec <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801284c:	6878      	ldr	r0, [r7, #4]
 801284e:	f000 fd21 	bl	8013294 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8012852:	7bbb      	ldrb	r3, [r7, #14]
 8012854:	4619      	mov	r1, r3
 8012856:	6878      	ldr	r0, [r7, #4]
 8012858:	f7ff fde2 	bl	8012420 <USBD_CoreFindEP>
 801285c:	4603      	mov	r3, r0
 801285e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012860:	7b7b      	ldrb	r3, [r7, #13]
 8012862:	2bff      	cmp	r3, #255	; 0xff
 8012864:	d01f      	beq.n	80128a6 <USBD_StdEPReq+0x1c6>
 8012866:	7b7b      	ldrb	r3, [r7, #13]
 8012868:	2b00      	cmp	r3, #0
 801286a:	d11c      	bne.n	80128a6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 801286c:	7b7a      	ldrb	r2, [r7, #13]
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8012874:	7b7a      	ldrb	r2, [r7, #13]
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	32ae      	adds	r2, #174	; 0xae
 801287a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801287e:	689b      	ldr	r3, [r3, #8]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d010      	beq.n	80128a6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012884:	7b7a      	ldrb	r2, [r7, #13]
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	32ae      	adds	r2, #174	; 0xae
 801288a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801288e:	689b      	ldr	r3, [r3, #8]
 8012890:	6839      	ldr	r1, [r7, #0]
 8012892:	6878      	ldr	r0, [r7, #4]
 8012894:	4798      	blx	r3
 8012896:	4603      	mov	r3, r0
 8012898:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801289a:	e004      	b.n	80128a6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801289c:	6839      	ldr	r1, [r7, #0]
 801289e:	6878      	ldr	r0, [r7, #4]
 80128a0:	f000 fc2d 	bl	80130fe <USBD_CtlError>
              break;
 80128a4:	e000      	b.n	80128a8 <USBD_StdEPReq+0x1c8>
              break;
 80128a6:	bf00      	nop
          }
          break;
 80128a8:	e0ab      	b.n	8012a02 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80128b0:	b2db      	uxtb	r3, r3
 80128b2:	2b02      	cmp	r3, #2
 80128b4:	d002      	beq.n	80128bc <USBD_StdEPReq+0x1dc>
 80128b6:	2b03      	cmp	r3, #3
 80128b8:	d032      	beq.n	8012920 <USBD_StdEPReq+0x240>
 80128ba:	e097      	b.n	80129ec <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80128bc:	7bbb      	ldrb	r3, [r7, #14]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d007      	beq.n	80128d2 <USBD_StdEPReq+0x1f2>
 80128c2:	7bbb      	ldrb	r3, [r7, #14]
 80128c4:	2b80      	cmp	r3, #128	; 0x80
 80128c6:	d004      	beq.n	80128d2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80128c8:	6839      	ldr	r1, [r7, #0]
 80128ca:	6878      	ldr	r0, [r7, #4]
 80128cc:	f000 fc17 	bl	80130fe <USBD_CtlError>
                break;
 80128d0:	e091      	b.n	80129f6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80128d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	da0b      	bge.n	80128f2 <USBD_StdEPReq+0x212>
 80128da:	7bbb      	ldrb	r3, [r7, #14]
 80128dc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80128e0:	4613      	mov	r3, r2
 80128e2:	009b      	lsls	r3, r3, #2
 80128e4:	4413      	add	r3, r2
 80128e6:	009b      	lsls	r3, r3, #2
 80128e8:	3310      	adds	r3, #16
 80128ea:	687a      	ldr	r2, [r7, #4]
 80128ec:	4413      	add	r3, r2
 80128ee:	3304      	adds	r3, #4
 80128f0:	e00b      	b.n	801290a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80128f2:	7bbb      	ldrb	r3, [r7, #14]
 80128f4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80128f8:	4613      	mov	r3, r2
 80128fa:	009b      	lsls	r3, r3, #2
 80128fc:	4413      	add	r3, r2
 80128fe:	009b      	lsls	r3, r3, #2
 8012900:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8012904:	687a      	ldr	r2, [r7, #4]
 8012906:	4413      	add	r3, r2
 8012908:	3304      	adds	r3, #4
 801290a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801290c:	68bb      	ldr	r3, [r7, #8]
 801290e:	2200      	movs	r2, #0
 8012910:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012912:	68bb      	ldr	r3, [r7, #8]
 8012914:	2202      	movs	r2, #2
 8012916:	4619      	mov	r1, r3
 8012918:	6878      	ldr	r0, [r7, #4]
 801291a:	f000 fc61 	bl	80131e0 <USBD_CtlSendData>
              break;
 801291e:	e06a      	b.n	80129f6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012920:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012924:	2b00      	cmp	r3, #0
 8012926:	da11      	bge.n	801294c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012928:	7bbb      	ldrb	r3, [r7, #14]
 801292a:	f003 020f 	and.w	r2, r3, #15
 801292e:	6879      	ldr	r1, [r7, #4]
 8012930:	4613      	mov	r3, r2
 8012932:	009b      	lsls	r3, r3, #2
 8012934:	4413      	add	r3, r2
 8012936:	009b      	lsls	r3, r3, #2
 8012938:	440b      	add	r3, r1
 801293a:	3324      	adds	r3, #36	; 0x24
 801293c:	881b      	ldrh	r3, [r3, #0]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d117      	bne.n	8012972 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8012942:	6839      	ldr	r1, [r7, #0]
 8012944:	6878      	ldr	r0, [r7, #4]
 8012946:	f000 fbda 	bl	80130fe <USBD_CtlError>
                  break;
 801294a:	e054      	b.n	80129f6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801294c:	7bbb      	ldrb	r3, [r7, #14]
 801294e:	f003 020f 	and.w	r2, r3, #15
 8012952:	6879      	ldr	r1, [r7, #4]
 8012954:	4613      	mov	r3, r2
 8012956:	009b      	lsls	r3, r3, #2
 8012958:	4413      	add	r3, r2
 801295a:	009b      	lsls	r3, r3, #2
 801295c:	440b      	add	r3, r1
 801295e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8012962:	881b      	ldrh	r3, [r3, #0]
 8012964:	2b00      	cmp	r3, #0
 8012966:	d104      	bne.n	8012972 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8012968:	6839      	ldr	r1, [r7, #0]
 801296a:	6878      	ldr	r0, [r7, #4]
 801296c:	f000 fbc7 	bl	80130fe <USBD_CtlError>
                  break;
 8012970:	e041      	b.n	80129f6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012972:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012976:	2b00      	cmp	r3, #0
 8012978:	da0b      	bge.n	8012992 <USBD_StdEPReq+0x2b2>
 801297a:	7bbb      	ldrb	r3, [r7, #14]
 801297c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012980:	4613      	mov	r3, r2
 8012982:	009b      	lsls	r3, r3, #2
 8012984:	4413      	add	r3, r2
 8012986:	009b      	lsls	r3, r3, #2
 8012988:	3310      	adds	r3, #16
 801298a:	687a      	ldr	r2, [r7, #4]
 801298c:	4413      	add	r3, r2
 801298e:	3304      	adds	r3, #4
 8012990:	e00b      	b.n	80129aa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012992:	7bbb      	ldrb	r3, [r7, #14]
 8012994:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012998:	4613      	mov	r3, r2
 801299a:	009b      	lsls	r3, r3, #2
 801299c:	4413      	add	r3, r2
 801299e:	009b      	lsls	r3, r3, #2
 80129a0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80129a4:	687a      	ldr	r2, [r7, #4]
 80129a6:	4413      	add	r3, r2
 80129a8:	3304      	adds	r3, #4
 80129aa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80129ac:	7bbb      	ldrb	r3, [r7, #14]
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d002      	beq.n	80129b8 <USBD_StdEPReq+0x2d8>
 80129b2:	7bbb      	ldrb	r3, [r7, #14]
 80129b4:	2b80      	cmp	r3, #128	; 0x80
 80129b6:	d103      	bne.n	80129c0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80129b8:	68bb      	ldr	r3, [r7, #8]
 80129ba:	2200      	movs	r2, #0
 80129bc:	601a      	str	r2, [r3, #0]
 80129be:	e00e      	b.n	80129de <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80129c0:	7bbb      	ldrb	r3, [r7, #14]
 80129c2:	4619      	mov	r1, r3
 80129c4:	6878      	ldr	r0, [r7, #4]
 80129c6:	f001 fe47 	bl	8014658 <USBD_LL_IsStallEP>
 80129ca:	4603      	mov	r3, r0
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d003      	beq.n	80129d8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80129d0:	68bb      	ldr	r3, [r7, #8]
 80129d2:	2201      	movs	r2, #1
 80129d4:	601a      	str	r2, [r3, #0]
 80129d6:	e002      	b.n	80129de <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80129d8:	68bb      	ldr	r3, [r7, #8]
 80129da:	2200      	movs	r2, #0
 80129dc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80129de:	68bb      	ldr	r3, [r7, #8]
 80129e0:	2202      	movs	r2, #2
 80129e2:	4619      	mov	r1, r3
 80129e4:	6878      	ldr	r0, [r7, #4]
 80129e6:	f000 fbfb 	bl	80131e0 <USBD_CtlSendData>
              break;
 80129ea:	e004      	b.n	80129f6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80129ec:	6839      	ldr	r1, [r7, #0]
 80129ee:	6878      	ldr	r0, [r7, #4]
 80129f0:	f000 fb85 	bl	80130fe <USBD_CtlError>
              break;
 80129f4:	bf00      	nop
          }
          break;
 80129f6:	e004      	b.n	8012a02 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80129f8:	6839      	ldr	r1, [r7, #0]
 80129fa:	6878      	ldr	r0, [r7, #4]
 80129fc:	f000 fb7f 	bl	80130fe <USBD_CtlError>
          break;
 8012a00:	bf00      	nop
      }
      break;
 8012a02:	e005      	b.n	8012a10 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8012a04:	6839      	ldr	r1, [r7, #0]
 8012a06:	6878      	ldr	r0, [r7, #4]
 8012a08:	f000 fb79 	bl	80130fe <USBD_CtlError>
      break;
 8012a0c:	e000      	b.n	8012a10 <USBD_StdEPReq+0x330>
      break;
 8012a0e:	bf00      	nop
  }

  return ret;
 8012a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a12:	4618      	mov	r0, r3
 8012a14:	3710      	adds	r7, #16
 8012a16:	46bd      	mov	sp, r7
 8012a18:	bd80      	pop	{r7, pc}
	...

08012a1c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a1c:	b580      	push	{r7, lr}
 8012a1e:	b084      	sub	sp, #16
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]
 8012a24:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012a26:	2300      	movs	r3, #0
 8012a28:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012a2e:	2300      	movs	r3, #0
 8012a30:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012a32:	683b      	ldr	r3, [r7, #0]
 8012a34:	885b      	ldrh	r3, [r3, #2]
 8012a36:	0a1b      	lsrs	r3, r3, #8
 8012a38:	b29b      	uxth	r3, r3
 8012a3a:	3b01      	subs	r3, #1
 8012a3c:	2b0e      	cmp	r3, #14
 8012a3e:	f200 8152 	bhi.w	8012ce6 <USBD_GetDescriptor+0x2ca>
 8012a42:	a201      	add	r2, pc, #4	; (adr r2, 8012a48 <USBD_GetDescriptor+0x2c>)
 8012a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a48:	08012ab9 	.word	0x08012ab9
 8012a4c:	08012ad1 	.word	0x08012ad1
 8012a50:	08012b11 	.word	0x08012b11
 8012a54:	08012ce7 	.word	0x08012ce7
 8012a58:	08012ce7 	.word	0x08012ce7
 8012a5c:	08012c87 	.word	0x08012c87
 8012a60:	08012cb3 	.word	0x08012cb3
 8012a64:	08012ce7 	.word	0x08012ce7
 8012a68:	08012ce7 	.word	0x08012ce7
 8012a6c:	08012ce7 	.word	0x08012ce7
 8012a70:	08012ce7 	.word	0x08012ce7
 8012a74:	08012ce7 	.word	0x08012ce7
 8012a78:	08012ce7 	.word	0x08012ce7
 8012a7c:	08012ce7 	.word	0x08012ce7
 8012a80:	08012a85 	.word	0x08012a85
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a8a:	69db      	ldr	r3, [r3, #28]
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d00b      	beq.n	8012aa8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a96:	69db      	ldr	r3, [r3, #28]
 8012a98:	687a      	ldr	r2, [r7, #4]
 8012a9a:	7c12      	ldrb	r2, [r2, #16]
 8012a9c:	f107 0108 	add.w	r1, r7, #8
 8012aa0:	4610      	mov	r0, r2
 8012aa2:	4798      	blx	r3
 8012aa4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012aa6:	e126      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012aa8:	6839      	ldr	r1, [r7, #0]
 8012aaa:	6878      	ldr	r0, [r7, #4]
 8012aac:	f000 fb27 	bl	80130fe <USBD_CtlError>
        err++;
 8012ab0:	7afb      	ldrb	r3, [r7, #11]
 8012ab2:	3301      	adds	r3, #1
 8012ab4:	72fb      	strb	r3, [r7, #11]
      break;
 8012ab6:	e11e      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	687a      	ldr	r2, [r7, #4]
 8012ac2:	7c12      	ldrb	r2, [r2, #16]
 8012ac4:	f107 0108 	add.w	r1, r7, #8
 8012ac8:	4610      	mov	r0, r2
 8012aca:	4798      	blx	r3
 8012acc:	60f8      	str	r0, [r7, #12]
      break;
 8012ace:	e112      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	7c1b      	ldrb	r3, [r3, #16]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d10d      	bne.n	8012af4 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012ae0:	f107 0208 	add.w	r2, r7, #8
 8012ae4:	4610      	mov	r0, r2
 8012ae6:	4798      	blx	r3
 8012ae8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012aea:	68fb      	ldr	r3, [r7, #12]
 8012aec:	3301      	adds	r3, #1
 8012aee:	2202      	movs	r2, #2
 8012af0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8012af2:	e100      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012afc:	f107 0208 	add.w	r2, r7, #8
 8012b00:	4610      	mov	r0, r2
 8012b02:	4798      	blx	r3
 8012b04:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012b06:	68fb      	ldr	r3, [r7, #12]
 8012b08:	3301      	adds	r3, #1
 8012b0a:	2202      	movs	r2, #2
 8012b0c:	701a      	strb	r2, [r3, #0]
      break;
 8012b0e:	e0f2      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	885b      	ldrh	r3, [r3, #2]
 8012b14:	b2db      	uxtb	r3, r3
 8012b16:	2b05      	cmp	r3, #5
 8012b18:	f200 80ac 	bhi.w	8012c74 <USBD_GetDescriptor+0x258>
 8012b1c:	a201      	add	r2, pc, #4	; (adr r2, 8012b24 <USBD_GetDescriptor+0x108>)
 8012b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b22:	bf00      	nop
 8012b24:	08012b3d 	.word	0x08012b3d
 8012b28:	08012b71 	.word	0x08012b71
 8012b2c:	08012ba5 	.word	0x08012ba5
 8012b30:	08012bd9 	.word	0x08012bd9
 8012b34:	08012c0d 	.word	0x08012c0d
 8012b38:	08012c41 	.word	0x08012c41
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012b42:	685b      	ldr	r3, [r3, #4]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d00b      	beq.n	8012b60 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012b4e:	685b      	ldr	r3, [r3, #4]
 8012b50:	687a      	ldr	r2, [r7, #4]
 8012b52:	7c12      	ldrb	r2, [r2, #16]
 8012b54:	f107 0108 	add.w	r1, r7, #8
 8012b58:	4610      	mov	r0, r2
 8012b5a:	4798      	blx	r3
 8012b5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012b5e:	e091      	b.n	8012c84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012b60:	6839      	ldr	r1, [r7, #0]
 8012b62:	6878      	ldr	r0, [r7, #4]
 8012b64:	f000 facb 	bl	80130fe <USBD_CtlError>
            err++;
 8012b68:	7afb      	ldrb	r3, [r7, #11]
 8012b6a:	3301      	adds	r3, #1
 8012b6c:	72fb      	strb	r3, [r7, #11]
          break;
 8012b6e:	e089      	b.n	8012c84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012b76:	689b      	ldr	r3, [r3, #8]
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	d00b      	beq.n	8012b94 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012b82:	689b      	ldr	r3, [r3, #8]
 8012b84:	687a      	ldr	r2, [r7, #4]
 8012b86:	7c12      	ldrb	r2, [r2, #16]
 8012b88:	f107 0108 	add.w	r1, r7, #8
 8012b8c:	4610      	mov	r0, r2
 8012b8e:	4798      	blx	r3
 8012b90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012b92:	e077      	b.n	8012c84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012b94:	6839      	ldr	r1, [r7, #0]
 8012b96:	6878      	ldr	r0, [r7, #4]
 8012b98:	f000 fab1 	bl	80130fe <USBD_CtlError>
            err++;
 8012b9c:	7afb      	ldrb	r3, [r7, #11]
 8012b9e:	3301      	adds	r3, #1
 8012ba0:	72fb      	strb	r3, [r7, #11]
          break;
 8012ba2:	e06f      	b.n	8012c84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012baa:	68db      	ldr	r3, [r3, #12]
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d00b      	beq.n	8012bc8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012bb6:	68db      	ldr	r3, [r3, #12]
 8012bb8:	687a      	ldr	r2, [r7, #4]
 8012bba:	7c12      	ldrb	r2, [r2, #16]
 8012bbc:	f107 0108 	add.w	r1, r7, #8
 8012bc0:	4610      	mov	r0, r2
 8012bc2:	4798      	blx	r3
 8012bc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012bc6:	e05d      	b.n	8012c84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012bc8:	6839      	ldr	r1, [r7, #0]
 8012bca:	6878      	ldr	r0, [r7, #4]
 8012bcc:	f000 fa97 	bl	80130fe <USBD_CtlError>
            err++;
 8012bd0:	7afb      	ldrb	r3, [r7, #11]
 8012bd2:	3301      	adds	r3, #1
 8012bd4:	72fb      	strb	r3, [r7, #11]
          break;
 8012bd6:	e055      	b.n	8012c84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012bde:	691b      	ldr	r3, [r3, #16]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d00b      	beq.n	8012bfc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012bea:	691b      	ldr	r3, [r3, #16]
 8012bec:	687a      	ldr	r2, [r7, #4]
 8012bee:	7c12      	ldrb	r2, [r2, #16]
 8012bf0:	f107 0108 	add.w	r1, r7, #8
 8012bf4:	4610      	mov	r0, r2
 8012bf6:	4798      	blx	r3
 8012bf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012bfa:	e043      	b.n	8012c84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012bfc:	6839      	ldr	r1, [r7, #0]
 8012bfe:	6878      	ldr	r0, [r7, #4]
 8012c00:	f000 fa7d 	bl	80130fe <USBD_CtlError>
            err++;
 8012c04:	7afb      	ldrb	r3, [r7, #11]
 8012c06:	3301      	adds	r3, #1
 8012c08:	72fb      	strb	r3, [r7, #11]
          break;
 8012c0a:	e03b      	b.n	8012c84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c12:	695b      	ldr	r3, [r3, #20]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d00b      	beq.n	8012c30 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c1e:	695b      	ldr	r3, [r3, #20]
 8012c20:	687a      	ldr	r2, [r7, #4]
 8012c22:	7c12      	ldrb	r2, [r2, #16]
 8012c24:	f107 0108 	add.w	r1, r7, #8
 8012c28:	4610      	mov	r0, r2
 8012c2a:	4798      	blx	r3
 8012c2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012c2e:	e029      	b.n	8012c84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012c30:	6839      	ldr	r1, [r7, #0]
 8012c32:	6878      	ldr	r0, [r7, #4]
 8012c34:	f000 fa63 	bl	80130fe <USBD_CtlError>
            err++;
 8012c38:	7afb      	ldrb	r3, [r7, #11]
 8012c3a:	3301      	adds	r3, #1
 8012c3c:	72fb      	strb	r3, [r7, #11]
          break;
 8012c3e:	e021      	b.n	8012c84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c46:	699b      	ldr	r3, [r3, #24]
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d00b      	beq.n	8012c64 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c52:	699b      	ldr	r3, [r3, #24]
 8012c54:	687a      	ldr	r2, [r7, #4]
 8012c56:	7c12      	ldrb	r2, [r2, #16]
 8012c58:	f107 0108 	add.w	r1, r7, #8
 8012c5c:	4610      	mov	r0, r2
 8012c5e:	4798      	blx	r3
 8012c60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012c62:	e00f      	b.n	8012c84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012c64:	6839      	ldr	r1, [r7, #0]
 8012c66:	6878      	ldr	r0, [r7, #4]
 8012c68:	f000 fa49 	bl	80130fe <USBD_CtlError>
            err++;
 8012c6c:	7afb      	ldrb	r3, [r7, #11]
 8012c6e:	3301      	adds	r3, #1
 8012c70:	72fb      	strb	r3, [r7, #11]
          break;
 8012c72:	e007      	b.n	8012c84 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012c74:	6839      	ldr	r1, [r7, #0]
 8012c76:	6878      	ldr	r0, [r7, #4]
 8012c78:	f000 fa41 	bl	80130fe <USBD_CtlError>
          err++;
 8012c7c:	7afb      	ldrb	r3, [r7, #11]
 8012c7e:	3301      	adds	r3, #1
 8012c80:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8012c82:	bf00      	nop
      }
      break;
 8012c84:	e037      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	7c1b      	ldrb	r3, [r3, #16]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d109      	bne.n	8012ca2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012c96:	f107 0208 	add.w	r2, r7, #8
 8012c9a:	4610      	mov	r0, r2
 8012c9c:	4798      	blx	r3
 8012c9e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012ca0:	e029      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012ca2:	6839      	ldr	r1, [r7, #0]
 8012ca4:	6878      	ldr	r0, [r7, #4]
 8012ca6:	f000 fa2a 	bl	80130fe <USBD_CtlError>
        err++;
 8012caa:	7afb      	ldrb	r3, [r7, #11]
 8012cac:	3301      	adds	r3, #1
 8012cae:	72fb      	strb	r3, [r7, #11]
      break;
 8012cb0:	e021      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	7c1b      	ldrb	r3, [r3, #16]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d10d      	bne.n	8012cd6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012cc2:	f107 0208 	add.w	r2, r7, #8
 8012cc6:	4610      	mov	r0, r2
 8012cc8:	4798      	blx	r3
 8012cca:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	3301      	adds	r3, #1
 8012cd0:	2207      	movs	r2, #7
 8012cd2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012cd4:	e00f      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012cd6:	6839      	ldr	r1, [r7, #0]
 8012cd8:	6878      	ldr	r0, [r7, #4]
 8012cda:	f000 fa10 	bl	80130fe <USBD_CtlError>
        err++;
 8012cde:	7afb      	ldrb	r3, [r7, #11]
 8012ce0:	3301      	adds	r3, #1
 8012ce2:	72fb      	strb	r3, [r7, #11]
      break;
 8012ce4:	e007      	b.n	8012cf6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8012ce6:	6839      	ldr	r1, [r7, #0]
 8012ce8:	6878      	ldr	r0, [r7, #4]
 8012cea:	f000 fa08 	bl	80130fe <USBD_CtlError>
      err++;
 8012cee:	7afb      	ldrb	r3, [r7, #11]
 8012cf0:	3301      	adds	r3, #1
 8012cf2:	72fb      	strb	r3, [r7, #11]
      break;
 8012cf4:	bf00      	nop
  }

  if (err != 0U)
 8012cf6:	7afb      	ldrb	r3, [r7, #11]
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	d11e      	bne.n	8012d3a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8012cfc:	683b      	ldr	r3, [r7, #0]
 8012cfe:	88db      	ldrh	r3, [r3, #6]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d016      	beq.n	8012d32 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8012d04:	893b      	ldrh	r3, [r7, #8]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d00e      	beq.n	8012d28 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8012d0a:	683b      	ldr	r3, [r7, #0]
 8012d0c:	88da      	ldrh	r2, [r3, #6]
 8012d0e:	893b      	ldrh	r3, [r7, #8]
 8012d10:	4293      	cmp	r3, r2
 8012d12:	bf28      	it	cs
 8012d14:	4613      	movcs	r3, r2
 8012d16:	b29b      	uxth	r3, r3
 8012d18:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8012d1a:	893b      	ldrh	r3, [r7, #8]
 8012d1c:	461a      	mov	r2, r3
 8012d1e:	68f9      	ldr	r1, [r7, #12]
 8012d20:	6878      	ldr	r0, [r7, #4]
 8012d22:	f000 fa5d 	bl	80131e0 <USBD_CtlSendData>
 8012d26:	e009      	b.n	8012d3c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012d28:	6839      	ldr	r1, [r7, #0]
 8012d2a:	6878      	ldr	r0, [r7, #4]
 8012d2c:	f000 f9e7 	bl	80130fe <USBD_CtlError>
 8012d30:	e004      	b.n	8012d3c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012d32:	6878      	ldr	r0, [r7, #4]
 8012d34:	f000 faae 	bl	8013294 <USBD_CtlSendStatus>
 8012d38:	e000      	b.n	8012d3c <USBD_GetDescriptor+0x320>
    return;
 8012d3a:	bf00      	nop
  }
}
 8012d3c:	3710      	adds	r7, #16
 8012d3e:	46bd      	mov	sp, r7
 8012d40:	bd80      	pop	{r7, pc}
 8012d42:	bf00      	nop

08012d44 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d44:	b580      	push	{r7, lr}
 8012d46:	b084      	sub	sp, #16
 8012d48:	af00      	add	r7, sp, #0
 8012d4a:	6078      	str	r0, [r7, #4]
 8012d4c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012d4e:	683b      	ldr	r3, [r7, #0]
 8012d50:	889b      	ldrh	r3, [r3, #4]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d131      	bne.n	8012dba <USBD_SetAddress+0x76>
 8012d56:	683b      	ldr	r3, [r7, #0]
 8012d58:	88db      	ldrh	r3, [r3, #6]
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d12d      	bne.n	8012dba <USBD_SetAddress+0x76>
 8012d5e:	683b      	ldr	r3, [r7, #0]
 8012d60:	885b      	ldrh	r3, [r3, #2]
 8012d62:	2b7f      	cmp	r3, #127	; 0x7f
 8012d64:	d829      	bhi.n	8012dba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012d66:	683b      	ldr	r3, [r7, #0]
 8012d68:	885b      	ldrh	r3, [r3, #2]
 8012d6a:	b2db      	uxtb	r3, r3
 8012d6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012d70:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012d78:	b2db      	uxtb	r3, r3
 8012d7a:	2b03      	cmp	r3, #3
 8012d7c:	d104      	bne.n	8012d88 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012d7e:	6839      	ldr	r1, [r7, #0]
 8012d80:	6878      	ldr	r0, [r7, #4]
 8012d82:	f000 f9bc 	bl	80130fe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012d86:	e01d      	b.n	8012dc4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	7bfa      	ldrb	r2, [r7, #15]
 8012d8c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012d90:	7bfb      	ldrb	r3, [r7, #15]
 8012d92:	4619      	mov	r1, r3
 8012d94:	6878      	ldr	r0, [r7, #4]
 8012d96:	f001 fc8d 	bl	80146b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012d9a:	6878      	ldr	r0, [r7, #4]
 8012d9c:	f000 fa7a 	bl	8013294 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012da0:	7bfb      	ldrb	r3, [r7, #15]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d004      	beq.n	8012db0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	2202      	movs	r2, #2
 8012daa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012dae:	e009      	b.n	8012dc4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	2201      	movs	r2, #1
 8012db4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012db8:	e004      	b.n	8012dc4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012dba:	6839      	ldr	r1, [r7, #0]
 8012dbc:	6878      	ldr	r0, [r7, #4]
 8012dbe:	f000 f99e 	bl	80130fe <USBD_CtlError>
  }
}
 8012dc2:	bf00      	nop
 8012dc4:	bf00      	nop
 8012dc6:	3710      	adds	r7, #16
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	bd80      	pop	{r7, pc}

08012dcc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012dcc:	b580      	push	{r7, lr}
 8012dce:	b084      	sub	sp, #16
 8012dd0:	af00      	add	r7, sp, #0
 8012dd2:	6078      	str	r0, [r7, #4]
 8012dd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012dd6:	2300      	movs	r3, #0
 8012dd8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012dda:	683b      	ldr	r3, [r7, #0]
 8012ddc:	885b      	ldrh	r3, [r3, #2]
 8012dde:	b2da      	uxtb	r2, r3
 8012de0:	4b4e      	ldr	r3, [pc, #312]	; (8012f1c <USBD_SetConfig+0x150>)
 8012de2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012de4:	4b4d      	ldr	r3, [pc, #308]	; (8012f1c <USBD_SetConfig+0x150>)
 8012de6:	781b      	ldrb	r3, [r3, #0]
 8012de8:	2b01      	cmp	r3, #1
 8012dea:	d905      	bls.n	8012df8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012dec:	6839      	ldr	r1, [r7, #0]
 8012dee:	6878      	ldr	r0, [r7, #4]
 8012df0:	f000 f985 	bl	80130fe <USBD_CtlError>
    return USBD_FAIL;
 8012df4:	2303      	movs	r3, #3
 8012df6:	e08c      	b.n	8012f12 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012dfe:	b2db      	uxtb	r3, r3
 8012e00:	2b02      	cmp	r3, #2
 8012e02:	d002      	beq.n	8012e0a <USBD_SetConfig+0x3e>
 8012e04:	2b03      	cmp	r3, #3
 8012e06:	d029      	beq.n	8012e5c <USBD_SetConfig+0x90>
 8012e08:	e075      	b.n	8012ef6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012e0a:	4b44      	ldr	r3, [pc, #272]	; (8012f1c <USBD_SetConfig+0x150>)
 8012e0c:	781b      	ldrb	r3, [r3, #0]
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d020      	beq.n	8012e54 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8012e12:	4b42      	ldr	r3, [pc, #264]	; (8012f1c <USBD_SetConfig+0x150>)
 8012e14:	781b      	ldrb	r3, [r3, #0]
 8012e16:	461a      	mov	r2, r3
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012e1c:	4b3f      	ldr	r3, [pc, #252]	; (8012f1c <USBD_SetConfig+0x150>)
 8012e1e:	781b      	ldrb	r3, [r3, #0]
 8012e20:	4619      	mov	r1, r3
 8012e22:	6878      	ldr	r0, [r7, #4]
 8012e24:	f7ff f849 	bl	8011eba <USBD_SetClassConfig>
 8012e28:	4603      	mov	r3, r0
 8012e2a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012e2c:	7bfb      	ldrb	r3, [r7, #15]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d008      	beq.n	8012e44 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8012e32:	6839      	ldr	r1, [r7, #0]
 8012e34:	6878      	ldr	r0, [r7, #4]
 8012e36:	f000 f962 	bl	80130fe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	2202      	movs	r2, #2
 8012e3e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012e42:	e065      	b.n	8012f10 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012e44:	6878      	ldr	r0, [r7, #4]
 8012e46:	f000 fa25 	bl	8013294 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	2203      	movs	r2, #3
 8012e4e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012e52:	e05d      	b.n	8012f10 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8012e54:	6878      	ldr	r0, [r7, #4]
 8012e56:	f000 fa1d 	bl	8013294 <USBD_CtlSendStatus>
      break;
 8012e5a:	e059      	b.n	8012f10 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012e5c:	4b2f      	ldr	r3, [pc, #188]	; (8012f1c <USBD_SetConfig+0x150>)
 8012e5e:	781b      	ldrb	r3, [r3, #0]
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d112      	bne.n	8012e8a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	2202      	movs	r2, #2
 8012e68:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8012e6c:	4b2b      	ldr	r3, [pc, #172]	; (8012f1c <USBD_SetConfig+0x150>)
 8012e6e:	781b      	ldrb	r3, [r3, #0]
 8012e70:	461a      	mov	r2, r3
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012e76:	4b29      	ldr	r3, [pc, #164]	; (8012f1c <USBD_SetConfig+0x150>)
 8012e78:	781b      	ldrb	r3, [r3, #0]
 8012e7a:	4619      	mov	r1, r3
 8012e7c:	6878      	ldr	r0, [r7, #4]
 8012e7e:	f7ff f838 	bl	8011ef2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012e82:	6878      	ldr	r0, [r7, #4]
 8012e84:	f000 fa06 	bl	8013294 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012e88:	e042      	b.n	8012f10 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8012e8a:	4b24      	ldr	r3, [pc, #144]	; (8012f1c <USBD_SetConfig+0x150>)
 8012e8c:	781b      	ldrb	r3, [r3, #0]
 8012e8e:	461a      	mov	r2, r3
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	685b      	ldr	r3, [r3, #4]
 8012e94:	429a      	cmp	r2, r3
 8012e96:	d02a      	beq.n	8012eee <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	685b      	ldr	r3, [r3, #4]
 8012e9c:	b2db      	uxtb	r3, r3
 8012e9e:	4619      	mov	r1, r3
 8012ea0:	6878      	ldr	r0, [r7, #4]
 8012ea2:	f7ff f826 	bl	8011ef2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012ea6:	4b1d      	ldr	r3, [pc, #116]	; (8012f1c <USBD_SetConfig+0x150>)
 8012ea8:	781b      	ldrb	r3, [r3, #0]
 8012eaa:	461a      	mov	r2, r3
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012eb0:	4b1a      	ldr	r3, [pc, #104]	; (8012f1c <USBD_SetConfig+0x150>)
 8012eb2:	781b      	ldrb	r3, [r3, #0]
 8012eb4:	4619      	mov	r1, r3
 8012eb6:	6878      	ldr	r0, [r7, #4]
 8012eb8:	f7fe ffff 	bl	8011eba <USBD_SetClassConfig>
 8012ebc:	4603      	mov	r3, r0
 8012ebe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012ec0:	7bfb      	ldrb	r3, [r7, #15]
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d00f      	beq.n	8012ee6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8012ec6:	6839      	ldr	r1, [r7, #0]
 8012ec8:	6878      	ldr	r0, [r7, #4]
 8012eca:	f000 f918 	bl	80130fe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	685b      	ldr	r3, [r3, #4]
 8012ed2:	b2db      	uxtb	r3, r3
 8012ed4:	4619      	mov	r1, r3
 8012ed6:	6878      	ldr	r0, [r7, #4]
 8012ed8:	f7ff f80b 	bl	8011ef2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	2202      	movs	r2, #2
 8012ee0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012ee4:	e014      	b.n	8012f10 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012ee6:	6878      	ldr	r0, [r7, #4]
 8012ee8:	f000 f9d4 	bl	8013294 <USBD_CtlSendStatus>
      break;
 8012eec:	e010      	b.n	8012f10 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8012eee:	6878      	ldr	r0, [r7, #4]
 8012ef0:	f000 f9d0 	bl	8013294 <USBD_CtlSendStatus>
      break;
 8012ef4:	e00c      	b.n	8012f10 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8012ef6:	6839      	ldr	r1, [r7, #0]
 8012ef8:	6878      	ldr	r0, [r7, #4]
 8012efa:	f000 f900 	bl	80130fe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012efe:	4b07      	ldr	r3, [pc, #28]	; (8012f1c <USBD_SetConfig+0x150>)
 8012f00:	781b      	ldrb	r3, [r3, #0]
 8012f02:	4619      	mov	r1, r3
 8012f04:	6878      	ldr	r0, [r7, #4]
 8012f06:	f7fe fff4 	bl	8011ef2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8012f0a:	2303      	movs	r3, #3
 8012f0c:	73fb      	strb	r3, [r7, #15]
      break;
 8012f0e:	bf00      	nop
  }

  return ret;
 8012f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f12:	4618      	mov	r0, r3
 8012f14:	3710      	adds	r7, #16
 8012f16:	46bd      	mov	sp, r7
 8012f18:	bd80      	pop	{r7, pc}
 8012f1a:	bf00      	nop
 8012f1c:	20001370 	.word	0x20001370

08012f20 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b082      	sub	sp, #8
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	6078      	str	r0, [r7, #4]
 8012f28:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8012f2a:	683b      	ldr	r3, [r7, #0]
 8012f2c:	88db      	ldrh	r3, [r3, #6]
 8012f2e:	2b01      	cmp	r3, #1
 8012f30:	d004      	beq.n	8012f3c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012f32:	6839      	ldr	r1, [r7, #0]
 8012f34:	6878      	ldr	r0, [r7, #4]
 8012f36:	f000 f8e2 	bl	80130fe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8012f3a:	e023      	b.n	8012f84 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012f42:	b2db      	uxtb	r3, r3
 8012f44:	2b02      	cmp	r3, #2
 8012f46:	dc02      	bgt.n	8012f4e <USBD_GetConfig+0x2e>
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	dc03      	bgt.n	8012f54 <USBD_GetConfig+0x34>
 8012f4c:	e015      	b.n	8012f7a <USBD_GetConfig+0x5a>
 8012f4e:	2b03      	cmp	r3, #3
 8012f50:	d00b      	beq.n	8012f6a <USBD_GetConfig+0x4a>
 8012f52:	e012      	b.n	8012f7a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	2200      	movs	r2, #0
 8012f58:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	3308      	adds	r3, #8
 8012f5e:	2201      	movs	r2, #1
 8012f60:	4619      	mov	r1, r3
 8012f62:	6878      	ldr	r0, [r7, #4]
 8012f64:	f000 f93c 	bl	80131e0 <USBD_CtlSendData>
        break;
 8012f68:	e00c      	b.n	8012f84 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	3304      	adds	r3, #4
 8012f6e:	2201      	movs	r2, #1
 8012f70:	4619      	mov	r1, r3
 8012f72:	6878      	ldr	r0, [r7, #4]
 8012f74:	f000 f934 	bl	80131e0 <USBD_CtlSendData>
        break;
 8012f78:	e004      	b.n	8012f84 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012f7a:	6839      	ldr	r1, [r7, #0]
 8012f7c:	6878      	ldr	r0, [r7, #4]
 8012f7e:	f000 f8be 	bl	80130fe <USBD_CtlError>
        break;
 8012f82:	bf00      	nop
}
 8012f84:	bf00      	nop
 8012f86:	3708      	adds	r7, #8
 8012f88:	46bd      	mov	sp, r7
 8012f8a:	bd80      	pop	{r7, pc}

08012f8c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b082      	sub	sp, #8
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	6078      	str	r0, [r7, #4]
 8012f94:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012f9c:	b2db      	uxtb	r3, r3
 8012f9e:	3b01      	subs	r3, #1
 8012fa0:	2b02      	cmp	r3, #2
 8012fa2:	d81e      	bhi.n	8012fe2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012fa4:	683b      	ldr	r3, [r7, #0]
 8012fa6:	88db      	ldrh	r3, [r3, #6]
 8012fa8:	2b02      	cmp	r3, #2
 8012faa:	d004      	beq.n	8012fb6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012fac:	6839      	ldr	r1, [r7, #0]
 8012fae:	6878      	ldr	r0, [r7, #4]
 8012fb0:	f000 f8a5 	bl	80130fe <USBD_CtlError>
        break;
 8012fb4:	e01a      	b.n	8012fec <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	2201      	movs	r2, #1
 8012fba:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d005      	beq.n	8012fd2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	68db      	ldr	r3, [r3, #12]
 8012fca:	f043 0202 	orr.w	r2, r3, #2
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	330c      	adds	r3, #12
 8012fd6:	2202      	movs	r2, #2
 8012fd8:	4619      	mov	r1, r3
 8012fda:	6878      	ldr	r0, [r7, #4]
 8012fdc:	f000 f900 	bl	80131e0 <USBD_CtlSendData>
      break;
 8012fe0:	e004      	b.n	8012fec <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012fe2:	6839      	ldr	r1, [r7, #0]
 8012fe4:	6878      	ldr	r0, [r7, #4]
 8012fe6:	f000 f88a 	bl	80130fe <USBD_CtlError>
      break;
 8012fea:	bf00      	nop
  }
}
 8012fec:	bf00      	nop
 8012fee:	3708      	adds	r7, #8
 8012ff0:	46bd      	mov	sp, r7
 8012ff2:	bd80      	pop	{r7, pc}

08012ff4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ff4:	b580      	push	{r7, lr}
 8012ff6:	b082      	sub	sp, #8
 8012ff8:	af00      	add	r7, sp, #0
 8012ffa:	6078      	str	r0, [r7, #4]
 8012ffc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012ffe:	683b      	ldr	r3, [r7, #0]
 8013000:	885b      	ldrh	r3, [r3, #2]
 8013002:	2b01      	cmp	r3, #1
 8013004:	d107      	bne.n	8013016 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	2201      	movs	r2, #1
 801300a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801300e:	6878      	ldr	r0, [r7, #4]
 8013010:	f000 f940 	bl	8013294 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8013014:	e013      	b.n	801303e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8013016:	683b      	ldr	r3, [r7, #0]
 8013018:	885b      	ldrh	r3, [r3, #2]
 801301a:	2b02      	cmp	r3, #2
 801301c:	d10b      	bne.n	8013036 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801301e:	683b      	ldr	r3, [r7, #0]
 8013020:	889b      	ldrh	r3, [r3, #4]
 8013022:	0a1b      	lsrs	r3, r3, #8
 8013024:	b29b      	uxth	r3, r3
 8013026:	b2da      	uxtb	r2, r3
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801302e:	6878      	ldr	r0, [r7, #4]
 8013030:	f000 f930 	bl	8013294 <USBD_CtlSendStatus>
}
 8013034:	e003      	b.n	801303e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8013036:	6839      	ldr	r1, [r7, #0]
 8013038:	6878      	ldr	r0, [r7, #4]
 801303a:	f000 f860 	bl	80130fe <USBD_CtlError>
}
 801303e:	bf00      	nop
 8013040:	3708      	adds	r7, #8
 8013042:	46bd      	mov	sp, r7
 8013044:	bd80      	pop	{r7, pc}

08013046 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013046:	b580      	push	{r7, lr}
 8013048:	b082      	sub	sp, #8
 801304a:	af00      	add	r7, sp, #0
 801304c:	6078      	str	r0, [r7, #4]
 801304e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013056:	b2db      	uxtb	r3, r3
 8013058:	3b01      	subs	r3, #1
 801305a:	2b02      	cmp	r3, #2
 801305c:	d80b      	bhi.n	8013076 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801305e:	683b      	ldr	r3, [r7, #0]
 8013060:	885b      	ldrh	r3, [r3, #2]
 8013062:	2b01      	cmp	r3, #1
 8013064:	d10c      	bne.n	8013080 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	2200      	movs	r2, #0
 801306a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801306e:	6878      	ldr	r0, [r7, #4]
 8013070:	f000 f910 	bl	8013294 <USBD_CtlSendStatus>
      }
      break;
 8013074:	e004      	b.n	8013080 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013076:	6839      	ldr	r1, [r7, #0]
 8013078:	6878      	ldr	r0, [r7, #4]
 801307a:	f000 f840 	bl	80130fe <USBD_CtlError>
      break;
 801307e:	e000      	b.n	8013082 <USBD_ClrFeature+0x3c>
      break;
 8013080:	bf00      	nop
  }
}
 8013082:	bf00      	nop
 8013084:	3708      	adds	r7, #8
 8013086:	46bd      	mov	sp, r7
 8013088:	bd80      	pop	{r7, pc}

0801308a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801308a:	b580      	push	{r7, lr}
 801308c:	b084      	sub	sp, #16
 801308e:	af00      	add	r7, sp, #0
 8013090:	6078      	str	r0, [r7, #4]
 8013092:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013094:	683b      	ldr	r3, [r7, #0]
 8013096:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	781a      	ldrb	r2, [r3, #0]
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	3301      	adds	r3, #1
 80130a4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80130a6:	68fb      	ldr	r3, [r7, #12]
 80130a8:	781a      	ldrb	r2, [r3, #0]
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	3301      	adds	r3, #1
 80130b2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80130b4:	68f8      	ldr	r0, [r7, #12]
 80130b6:	f7ff fa17 	bl	80124e8 <SWAPBYTE>
 80130ba:	4603      	mov	r3, r0
 80130bc:	461a      	mov	r2, r3
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	3301      	adds	r3, #1
 80130c6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	3301      	adds	r3, #1
 80130cc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80130ce:	68f8      	ldr	r0, [r7, #12]
 80130d0:	f7ff fa0a 	bl	80124e8 <SWAPBYTE>
 80130d4:	4603      	mov	r3, r0
 80130d6:	461a      	mov	r2, r3
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	3301      	adds	r3, #1
 80130e0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80130e2:	68fb      	ldr	r3, [r7, #12]
 80130e4:	3301      	adds	r3, #1
 80130e6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80130e8:	68f8      	ldr	r0, [r7, #12]
 80130ea:	f7ff f9fd 	bl	80124e8 <SWAPBYTE>
 80130ee:	4603      	mov	r3, r0
 80130f0:	461a      	mov	r2, r3
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	80da      	strh	r2, [r3, #6]
}
 80130f6:	bf00      	nop
 80130f8:	3710      	adds	r7, #16
 80130fa:	46bd      	mov	sp, r7
 80130fc:	bd80      	pop	{r7, pc}

080130fe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80130fe:	b580      	push	{r7, lr}
 8013100:	b082      	sub	sp, #8
 8013102:	af00      	add	r7, sp, #0
 8013104:	6078      	str	r0, [r7, #4]
 8013106:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013108:	2180      	movs	r1, #128	; 0x80
 801310a:	6878      	ldr	r0, [r7, #4]
 801310c:	f001 fa38 	bl	8014580 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013110:	2100      	movs	r1, #0
 8013112:	6878      	ldr	r0, [r7, #4]
 8013114:	f001 fa34 	bl	8014580 <USBD_LL_StallEP>
}
 8013118:	bf00      	nop
 801311a:	3708      	adds	r7, #8
 801311c:	46bd      	mov	sp, r7
 801311e:	bd80      	pop	{r7, pc}

08013120 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013120:	b580      	push	{r7, lr}
 8013122:	b086      	sub	sp, #24
 8013124:	af00      	add	r7, sp, #0
 8013126:	60f8      	str	r0, [r7, #12]
 8013128:	60b9      	str	r1, [r7, #8]
 801312a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801312c:	2300      	movs	r3, #0
 801312e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	2b00      	cmp	r3, #0
 8013134:	d036      	beq.n	80131a4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801313a:	6938      	ldr	r0, [r7, #16]
 801313c:	f000 f836 	bl	80131ac <USBD_GetLen>
 8013140:	4603      	mov	r3, r0
 8013142:	3301      	adds	r3, #1
 8013144:	b29b      	uxth	r3, r3
 8013146:	005b      	lsls	r3, r3, #1
 8013148:	b29a      	uxth	r2, r3
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801314e:	7dfb      	ldrb	r3, [r7, #23]
 8013150:	68ba      	ldr	r2, [r7, #8]
 8013152:	4413      	add	r3, r2
 8013154:	687a      	ldr	r2, [r7, #4]
 8013156:	7812      	ldrb	r2, [r2, #0]
 8013158:	701a      	strb	r2, [r3, #0]
  idx++;
 801315a:	7dfb      	ldrb	r3, [r7, #23]
 801315c:	3301      	adds	r3, #1
 801315e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013160:	7dfb      	ldrb	r3, [r7, #23]
 8013162:	68ba      	ldr	r2, [r7, #8]
 8013164:	4413      	add	r3, r2
 8013166:	2203      	movs	r2, #3
 8013168:	701a      	strb	r2, [r3, #0]
  idx++;
 801316a:	7dfb      	ldrb	r3, [r7, #23]
 801316c:	3301      	adds	r3, #1
 801316e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013170:	e013      	b.n	801319a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8013172:	7dfb      	ldrb	r3, [r7, #23]
 8013174:	68ba      	ldr	r2, [r7, #8]
 8013176:	4413      	add	r3, r2
 8013178:	693a      	ldr	r2, [r7, #16]
 801317a:	7812      	ldrb	r2, [r2, #0]
 801317c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801317e:	693b      	ldr	r3, [r7, #16]
 8013180:	3301      	adds	r3, #1
 8013182:	613b      	str	r3, [r7, #16]
    idx++;
 8013184:	7dfb      	ldrb	r3, [r7, #23]
 8013186:	3301      	adds	r3, #1
 8013188:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801318a:	7dfb      	ldrb	r3, [r7, #23]
 801318c:	68ba      	ldr	r2, [r7, #8]
 801318e:	4413      	add	r3, r2
 8013190:	2200      	movs	r2, #0
 8013192:	701a      	strb	r2, [r3, #0]
    idx++;
 8013194:	7dfb      	ldrb	r3, [r7, #23]
 8013196:	3301      	adds	r3, #1
 8013198:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801319a:	693b      	ldr	r3, [r7, #16]
 801319c:	781b      	ldrb	r3, [r3, #0]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d1e7      	bne.n	8013172 <USBD_GetString+0x52>
 80131a2:	e000      	b.n	80131a6 <USBD_GetString+0x86>
    return;
 80131a4:	bf00      	nop
  }
}
 80131a6:	3718      	adds	r7, #24
 80131a8:	46bd      	mov	sp, r7
 80131aa:	bd80      	pop	{r7, pc}

080131ac <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80131ac:	b480      	push	{r7}
 80131ae:	b085      	sub	sp, #20
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80131b4:	2300      	movs	r3, #0
 80131b6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80131bc:	e005      	b.n	80131ca <USBD_GetLen+0x1e>
  {
    len++;
 80131be:	7bfb      	ldrb	r3, [r7, #15]
 80131c0:	3301      	adds	r3, #1
 80131c2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80131c4:	68bb      	ldr	r3, [r7, #8]
 80131c6:	3301      	adds	r3, #1
 80131c8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80131ca:	68bb      	ldr	r3, [r7, #8]
 80131cc:	781b      	ldrb	r3, [r3, #0]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d1f5      	bne.n	80131be <USBD_GetLen+0x12>
  }

  return len;
 80131d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	3714      	adds	r7, #20
 80131d8:	46bd      	mov	sp, r7
 80131da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131de:	4770      	bx	lr

080131e0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80131e0:	b580      	push	{r7, lr}
 80131e2:	b084      	sub	sp, #16
 80131e4:	af00      	add	r7, sp, #0
 80131e6:	60f8      	str	r0, [r7, #12]
 80131e8:	60b9      	str	r1, [r7, #8]
 80131ea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	2202      	movs	r2, #2
 80131f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	687a      	ldr	r2, [r7, #4]
 80131f8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	687a      	ldr	r2, [r7, #4]
 80131fe:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	68ba      	ldr	r2, [r7, #8]
 8013204:	2100      	movs	r1, #0
 8013206:	68f8      	ldr	r0, [r7, #12]
 8013208:	f001 fa8a 	bl	8014720 <USBD_LL_Transmit>

  return USBD_OK;
 801320c:	2300      	movs	r3, #0
}
 801320e:	4618      	mov	r0, r3
 8013210:	3710      	adds	r7, #16
 8013212:	46bd      	mov	sp, r7
 8013214:	bd80      	pop	{r7, pc}

08013216 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013216:	b580      	push	{r7, lr}
 8013218:	b084      	sub	sp, #16
 801321a:	af00      	add	r7, sp, #0
 801321c:	60f8      	str	r0, [r7, #12]
 801321e:	60b9      	str	r1, [r7, #8]
 8013220:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	68ba      	ldr	r2, [r7, #8]
 8013226:	2100      	movs	r1, #0
 8013228:	68f8      	ldr	r0, [r7, #12]
 801322a:	f001 fa79 	bl	8014720 <USBD_LL_Transmit>

  return USBD_OK;
 801322e:	2300      	movs	r3, #0
}
 8013230:	4618      	mov	r0, r3
 8013232:	3710      	adds	r7, #16
 8013234:	46bd      	mov	sp, r7
 8013236:	bd80      	pop	{r7, pc}

08013238 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013238:	b580      	push	{r7, lr}
 801323a:	b084      	sub	sp, #16
 801323c:	af00      	add	r7, sp, #0
 801323e:	60f8      	str	r0, [r7, #12]
 8013240:	60b9      	str	r1, [r7, #8]
 8013242:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	2203      	movs	r2, #3
 8013248:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801324c:	68fb      	ldr	r3, [r7, #12]
 801324e:	687a      	ldr	r2, [r7, #4]
 8013250:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	687a      	ldr	r2, [r7, #4]
 8013258:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	68ba      	ldr	r2, [r7, #8]
 8013260:	2100      	movs	r1, #0
 8013262:	68f8      	ldr	r0, [r7, #12]
 8013264:	f001 fa94 	bl	8014790 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013268:	2300      	movs	r3, #0
}
 801326a:	4618      	mov	r0, r3
 801326c:	3710      	adds	r7, #16
 801326e:	46bd      	mov	sp, r7
 8013270:	bd80      	pop	{r7, pc}

08013272 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013272:	b580      	push	{r7, lr}
 8013274:	b084      	sub	sp, #16
 8013276:	af00      	add	r7, sp, #0
 8013278:	60f8      	str	r0, [r7, #12]
 801327a:	60b9      	str	r1, [r7, #8]
 801327c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	68ba      	ldr	r2, [r7, #8]
 8013282:	2100      	movs	r1, #0
 8013284:	68f8      	ldr	r0, [r7, #12]
 8013286:	f001 fa83 	bl	8014790 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801328a:	2300      	movs	r3, #0
}
 801328c:	4618      	mov	r0, r3
 801328e:	3710      	adds	r7, #16
 8013290:	46bd      	mov	sp, r7
 8013292:	bd80      	pop	{r7, pc}

08013294 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013294:	b580      	push	{r7, lr}
 8013296:	b082      	sub	sp, #8
 8013298:	af00      	add	r7, sp, #0
 801329a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	2204      	movs	r2, #4
 80132a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80132a4:	2300      	movs	r3, #0
 80132a6:	2200      	movs	r2, #0
 80132a8:	2100      	movs	r1, #0
 80132aa:	6878      	ldr	r0, [r7, #4]
 80132ac:	f001 fa38 	bl	8014720 <USBD_LL_Transmit>

  return USBD_OK;
 80132b0:	2300      	movs	r3, #0
}
 80132b2:	4618      	mov	r0, r3
 80132b4:	3708      	adds	r7, #8
 80132b6:	46bd      	mov	sp, r7
 80132b8:	bd80      	pop	{r7, pc}

080132ba <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80132ba:	b580      	push	{r7, lr}
 80132bc:	b082      	sub	sp, #8
 80132be:	af00      	add	r7, sp, #0
 80132c0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	2205      	movs	r2, #5
 80132c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80132ca:	2300      	movs	r3, #0
 80132cc:	2200      	movs	r2, #0
 80132ce:	2100      	movs	r1, #0
 80132d0:	6878      	ldr	r0, [r7, #4]
 80132d2:	f001 fa5d 	bl	8014790 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80132d6:	2300      	movs	r3, #0
}
 80132d8:	4618      	mov	r0, r3
 80132da:	3708      	adds	r7, #8
 80132dc:	46bd      	mov	sp, r7
 80132de:	bd80      	pop	{r7, pc}

080132e0 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 80132e0:	b580      	push	{r7, lr}
 80132e2:	b082      	sub	sp, #8
 80132e4:	af00      	add	r7, sp, #0
 80132e6:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
 80132e8:	6878      	ldr	r0, [r7, #4]
 80132ea:	f7f3 f893 	bl	8006414 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 80132ee:	bf00      	nop
 80132f0:	3708      	adds	r7, #8
 80132f2:	46bd      	mov	sp, r7
 80132f4:	bd80      	pop	{r7, pc}

080132f6 <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 80132f6:	b580      	push	{r7, lr}
 80132f8:	b082      	sub	sp, #8
 80132fa:	af00      	add	r7, sp, #0
 80132fc:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 80132fe:	e002      	b.n	8013306 <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 8013300:	2001      	movs	r0, #1
 8013302:	f7ff ffed 	bl	80132e0 <SPIF_Delay>
  while (Handle->Lock)
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	7b1b      	ldrb	r3, [r3, #12]
 801330a:	2b00      	cmp	r3, #0
 801330c:	d1f8      	bne.n	8013300 <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	2201      	movs	r2, #1
 8013312:	731a      	strb	r2, [r3, #12]
}
 8013314:	bf00      	nop
 8013316:	3708      	adds	r7, #8
 8013318:	46bd      	mov	sp, r7
 801331a:	bd80      	pop	{r7, pc}

0801331c <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 801331c:	b480      	push	{r7}
 801331e:	b083      	sub	sp, #12
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	2200      	movs	r2, #0
 8013328:	731a      	strb	r2, [r3, #12]
}
 801332a:	bf00      	nop
 801332c:	370c      	adds	r7, #12
 801332e:	46bd      	mov	sp, r7
 8013330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013334:	4770      	bx	lr

08013336 <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 8013336:	b580      	push	{r7, lr}
 8013338:	b084      	sub	sp, #16
 801333a:	af00      	add	r7, sp, #0
 801333c:	6078      	str	r0, [r7, #4]
 801333e:	460b      	mov	r3, r1
 8013340:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	6858      	ldr	r0, [r3, #4]
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	691b      	ldr	r3, [r3, #16]
 801334a:	b29b      	uxth	r3, r3
 801334c:	78fa      	ldrb	r2, [r7, #3]
 801334e:	4619      	mov	r1, r3
 8013350:	f7f5 f83a 	bl	80083c8 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 8013354:	2300      	movs	r3, #0
 8013356:	60fb      	str	r3, [r7, #12]
 8013358:	e002      	b.n	8013360 <SPIF_CsPin+0x2a>
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	3301      	adds	r3, #1
 801335e:	60fb      	str	r3, [r7, #12]
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	2b09      	cmp	r3, #9
 8013364:	ddf9      	ble.n	801335a <SPIF_CsPin+0x24>
}
 8013366:	bf00      	nop
 8013368:	bf00      	nop
 801336a:	3710      	adds	r7, #16
 801336c:	46bd      	mov	sp, r7
 801336e:	bd80      	pop	{r7, pc}

08013370 <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8013370:	b580      	push	{r7, lr}
 8013372:	b086      	sub	sp, #24
 8013374:	af00      	add	r7, sp, #0
 8013376:	60f8      	str	r0, [r7, #12]
 8013378:	60b9      	str	r1, [r7, #8]
 801337a:	607a      	str	r2, [r7, #4]
 801337c:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 801337e:	2300      	movs	r3, #0
 8013380:	75fb      	strb	r3, [r7, #23]
  else
  {
    dprintf("SPIF TIMEOUT\r\n");
  }
#elif (SPIF_PLATFORM == SPIF_PLATFORM_HAL_DMA)
  uint32_t startTime = HAL_GetTick();
 8013382:	f7f3 f83b 	bl	80063fc <HAL_GetTick>
 8013386:	6138      	str	r0, [r7, #16]
  if (HAL_SPI_TransmitReceive_DMA(Handle->HSpi, Tx, Rx, Size) != HAL_OK)
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	6818      	ldr	r0, [r3, #0]
 801338c:	683b      	ldr	r3, [r7, #0]
 801338e:	b29b      	uxth	r3, r3
 8013390:	687a      	ldr	r2, [r7, #4]
 8013392:	68b9      	ldr	r1, [r7, #8]
 8013394:	f7f8 feda 	bl	800c14c <HAL_SPI_TransmitReceive_DMA>
 8013398:	4603      	mov	r3, r0
 801339a:	2b00      	cmp	r3, #0
 801339c:	d11a      	bne.n	80133d4 <SPIF_TransmitReceive+0x64>
  }
  else
  {
    while (1)
    {
      SPIF_Delay(1);
 801339e:	2001      	movs	r0, #1
 80133a0:	f7ff ff9e 	bl	80132e0 <SPIF_Delay>
      if (HAL_GetTick() - startTime >= Timeout)
 80133a4:	f7f3 f82a 	bl	80063fc <HAL_GetTick>
 80133a8:	4602      	mov	r2, r0
 80133aa:	693b      	ldr	r3, [r7, #16]
 80133ac:	1ad3      	subs	r3, r2, r3
 80133ae:	6a3a      	ldr	r2, [r7, #32]
 80133b0:	429a      	cmp	r2, r3
 80133b2:	d805      	bhi.n	80133c0 <SPIF_TransmitReceive+0x50>
      {
        dprintf("SPIF TIMEOUT\r\n");
        HAL_SPI_DMAStop(Handle->HSpi);
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	4618      	mov	r0, r3
 80133ba:	f7f9 f84b 	bl	800c454 <HAL_SPI_DMAStop>
        break;
 80133be:	e009      	b.n	80133d4 <SPIF_TransmitReceive+0x64>
      }
      if (HAL_SPI_GetState(Handle->HSpi) == HAL_SPI_STATE_READY)
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	4618      	mov	r0, r3
 80133c6:	f7f9 f9bf 	bl	800c748 <HAL_SPI_GetState>
 80133ca:	4603      	mov	r3, r0
 80133cc:	2b01      	cmp	r3, #1
 80133ce:	d1e6      	bne.n	801339e <SPIF_TransmitReceive+0x2e>
      {
        retVal = true;
 80133d0:	2301      	movs	r3, #1
 80133d2:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 80133d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80133d6:	4618      	mov	r0, r3
 80133d8:	3718      	adds	r7, #24
 80133da:	46bd      	mov	sp, r7
 80133dc:	bd80      	pop	{r7, pc}

080133de <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 80133de:	b580      	push	{r7, lr}
 80133e0:	b086      	sub	sp, #24
 80133e2:	af00      	add	r7, sp, #0
 80133e4:	60f8      	str	r0, [r7, #12]
 80133e6:	60b9      	str	r1, [r7, #8]
 80133e8:	607a      	str	r2, [r7, #4]
 80133ea:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80133ec:	2300      	movs	r3, #0
 80133ee:	75fb      	strb	r3, [r7, #23]
  else
  {
    dprintf("SPIF TIMEOUT\r\n");
  }
#elif (SPIF_PLATFORM == SPIF_PLATFORM_HAL_DMA)
  uint32_t startTime = HAL_GetTick();
 80133f0:	f7f3 f804 	bl	80063fc <HAL_GetTick>
 80133f4:	6138      	str	r0, [r7, #16]
  if (HAL_SPI_Transmit_DMA(Handle->HSpi, Tx, Size) != HAL_OK)
 80133f6:	68fb      	ldr	r3, [r7, #12]
 80133f8:	681b      	ldr	r3, [r3, #0]
 80133fa:	687a      	ldr	r2, [r7, #4]
 80133fc:	b292      	uxth	r2, r2
 80133fe:	68b9      	ldr	r1, [r7, #8]
 8013400:	4618      	mov	r0, r3
 8013402:	f7f8 fc93 	bl	800bd2c <HAL_SPI_Transmit_DMA>
 8013406:	4603      	mov	r3, r0
 8013408:	2b00      	cmp	r3, #0
 801340a:	d11a      	bne.n	8013442 <SPIF_Transmit+0x64>
  }
  else
  {
    while (1)
    {
      SPIF_Delay(1);
 801340c:	2001      	movs	r0, #1
 801340e:	f7ff ff67 	bl	80132e0 <SPIF_Delay>
      if (HAL_GetTick() - startTime >= Timeout)
 8013412:	f7f2 fff3 	bl	80063fc <HAL_GetTick>
 8013416:	4602      	mov	r2, r0
 8013418:	693b      	ldr	r3, [r7, #16]
 801341a:	1ad3      	subs	r3, r2, r3
 801341c:	683a      	ldr	r2, [r7, #0]
 801341e:	429a      	cmp	r2, r3
 8013420:	d805      	bhi.n	801342e <SPIF_Transmit+0x50>
      {
        dprintf("SPIF TIMEOUT\r\n");
        HAL_SPI_DMAStop(Handle->HSpi);
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	681b      	ldr	r3, [r3, #0]
 8013426:	4618      	mov	r0, r3
 8013428:	f7f9 f814 	bl	800c454 <HAL_SPI_DMAStop>
        break;
 801342c:	e009      	b.n	8013442 <SPIF_Transmit+0x64>
      }
      if (HAL_SPI_GetState(Handle->HSpi) == HAL_SPI_STATE_READY)
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	4618      	mov	r0, r3
 8013434:	f7f9 f988 	bl	800c748 <HAL_SPI_GetState>
 8013438:	4603      	mov	r3, r0
 801343a:	2b01      	cmp	r3, #1
 801343c:	d1e6      	bne.n	801340c <SPIF_Transmit+0x2e>
      {
        retVal = true;
 801343e:	2301      	movs	r3, #1
 8013440:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8013442:	7dfb      	ldrb	r3, [r7, #23]
}
 8013444:	4618      	mov	r0, r3
 8013446:	3718      	adds	r7, #24
 8013448:	46bd      	mov	sp, r7
 801344a:	bd80      	pop	{r7, pc}

0801344c <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 801344c:	b580      	push	{r7, lr}
 801344e:	b086      	sub	sp, #24
 8013450:	af00      	add	r7, sp, #0
 8013452:	60f8      	str	r0, [r7, #12]
 8013454:	60b9      	str	r1, [r7, #8]
 8013456:	607a      	str	r2, [r7, #4]
 8013458:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 801345a:	2300      	movs	r3, #0
 801345c:	75fb      	strb	r3, [r7, #23]
  else
  {
    dprintf("SPIF TIMEOUT\r\n");
  }
#elif (SPIF_PLATFORM == SPIF_PLATFORM_HAL_DMA)
  uint32_t startTime = HAL_GetTick();
 801345e:	f7f2 ffcd 	bl	80063fc <HAL_GetTick>
 8013462:	6138      	str	r0, [r7, #16]
  if (HAL_SPI_Receive_DMA(Handle->HSpi, Rx, Size) != HAL_OK)
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	681b      	ldr	r3, [r3, #0]
 8013468:	687a      	ldr	r2, [r7, #4]
 801346a:	b292      	uxth	r2, r2
 801346c:	68b9      	ldr	r1, [r7, #8]
 801346e:	4618      	mov	r0, r3
 8013470:	f7f8 fd4c 	bl	800bf0c <HAL_SPI_Receive_DMA>
 8013474:	4603      	mov	r3, r0
 8013476:	2b00      	cmp	r3, #0
 8013478:	d11a      	bne.n	80134b0 <SPIF_Receive+0x64>
  }
  else
  {
    while (1)
    {
      SPIF_Delay(1);
 801347a:	2001      	movs	r0, #1
 801347c:	f7ff ff30 	bl	80132e0 <SPIF_Delay>
      if (HAL_GetTick() - startTime >= Timeout)
 8013480:	f7f2 ffbc 	bl	80063fc <HAL_GetTick>
 8013484:	4602      	mov	r2, r0
 8013486:	693b      	ldr	r3, [r7, #16]
 8013488:	1ad3      	subs	r3, r2, r3
 801348a:	683a      	ldr	r2, [r7, #0]
 801348c:	429a      	cmp	r2, r3
 801348e:	d805      	bhi.n	801349c <SPIF_Receive+0x50>
      {
        dprintf("SPIF TIMEOUT\r\n");
        HAL_SPI_DMAStop(Handle->HSpi);
 8013490:	68fb      	ldr	r3, [r7, #12]
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	4618      	mov	r0, r3
 8013496:	f7f8 ffdd 	bl	800c454 <HAL_SPI_DMAStop>
        break;
 801349a:	e009      	b.n	80134b0 <SPIF_Receive+0x64>
      }
      if (HAL_SPI_GetState(Handle->HSpi) == HAL_SPI_STATE_READY)
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	681b      	ldr	r3, [r3, #0]
 80134a0:	4618      	mov	r0, r3
 80134a2:	f7f9 f951 	bl	800c748 <HAL_SPI_GetState>
 80134a6:	4603      	mov	r3, r0
 80134a8:	2b01      	cmp	r3, #1
 80134aa:	d1e6      	bne.n	801347a <SPIF_Receive+0x2e>
      {
        retVal = true;
 80134ac:	2301      	movs	r3, #1
 80134ae:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 80134b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80134b2:	4618      	mov	r0, r3
 80134b4:	3718      	adds	r7, #24
 80134b6:	46bd      	mov	sp, r7
 80134b8:	bd80      	pop	{r7, pc}

080134ba <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 80134ba:	b580      	push	{r7, lr}
 80134bc:	b084      	sub	sp, #16
 80134be:	af00      	add	r7, sp, #0
 80134c0:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 80134c2:	2301      	movs	r3, #1
 80134c4:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 80134c6:	2306      	movs	r3, #6
 80134c8:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 80134ca:	2100      	movs	r1, #0
 80134cc:	6878      	ldr	r0, [r7, #4]
 80134ce:	f7ff ff32 	bl	8013336 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 80134d2:	f107 010c 	add.w	r1, r7, #12
 80134d6:	2364      	movs	r3, #100	; 0x64
 80134d8:	2201      	movs	r2, #1
 80134da:	6878      	ldr	r0, [r7, #4]
 80134dc:	f7ff ff7f 	bl	80133de <SPIF_Transmit>
 80134e0:	4603      	mov	r3, r0
 80134e2:	f083 0301 	eor.w	r3, r3, #1
 80134e6:	b2db      	uxtb	r3, r3
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d001      	beq.n	80134f0 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 80134ec:	2300      	movs	r3, #0
 80134ee:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 80134f0:	2101      	movs	r1, #1
 80134f2:	6878      	ldr	r0, [r7, #4]
 80134f4:	f7ff ff1f 	bl	8013336 <SPIF_CsPin>
  return retVal;
 80134f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80134fa:	4618      	mov	r0, r3
 80134fc:	3710      	adds	r7, #16
 80134fe:	46bd      	mov	sp, r7
 8013500:	bd80      	pop	{r7, pc}

08013502 <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 8013502:	b580      	push	{r7, lr}
 8013504:	b084      	sub	sp, #16
 8013506:	af00      	add	r7, sp, #0
 8013508:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 801350a:	2301      	movs	r3, #1
 801350c:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 801350e:	2304      	movs	r3, #4
 8013510:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8013512:	2100      	movs	r1, #0
 8013514:	6878      	ldr	r0, [r7, #4]
 8013516:	f7ff ff0e 	bl	8013336 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 801351a:	f107 010c 	add.w	r1, r7, #12
 801351e:	2364      	movs	r3, #100	; 0x64
 8013520:	2201      	movs	r2, #1
 8013522:	6878      	ldr	r0, [r7, #4]
 8013524:	f7ff ff5b 	bl	80133de <SPIF_Transmit>
 8013528:	4603      	mov	r3, r0
 801352a:	f083 0301 	eor.w	r3, r3, #1
 801352e:	b2db      	uxtb	r3, r3
 8013530:	2b00      	cmp	r3, #0
 8013532:	d001      	beq.n	8013538 <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 8013534:	2300      	movs	r3, #0
 8013536:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8013538:	2101      	movs	r1, #1
 801353a:	6878      	ldr	r0, [r7, #4]
 801353c:	f7ff fefb 	bl	8013336 <SPIF_CsPin>
  return retVal;
 8013540:	7bfb      	ldrb	r3, [r7, #15]
}
 8013542:	4618      	mov	r0, r3
 8013544:	3710      	adds	r7, #16
 8013546:	46bd      	mov	sp, r7
 8013548:	bd80      	pop	{r7, pc}

0801354a <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 801354a:	b580      	push	{r7, lr}
 801354c:	b086      	sub	sp, #24
 801354e:	af02      	add	r7, sp, #8
 8013550:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 8013552:	2300      	movs	r3, #0
 8013554:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 8013556:	f24a 5305 	movw	r3, #42245	; 0xa505
 801355a:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 801355c:	2100      	movs	r1, #0
 801355e:	6878      	ldr	r0, [r7, #4]
 8013560:	f7ff fee9 	bl	8013336 <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8013564:	f107 0208 	add.w	r2, r7, #8
 8013568:	f107 010c 	add.w	r1, r7, #12
 801356c:	2364      	movs	r3, #100	; 0x64
 801356e:	9300      	str	r3, [sp, #0]
 8013570:	2302      	movs	r3, #2
 8013572:	6878      	ldr	r0, [r7, #4]
 8013574:	f7ff fefc 	bl	8013370 <SPIF_TransmitReceive>
 8013578:	4603      	mov	r3, r0
 801357a:	2b00      	cmp	r3, #0
 801357c:	d001      	beq.n	8013582 <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 801357e:	7a7b      	ldrb	r3, [r7, #9]
 8013580:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8013582:	2101      	movs	r1, #1
 8013584:	6878      	ldr	r0, [r7, #4]
 8013586:	f7ff fed6 	bl	8013336 <SPIF_CsPin>
  return retVal;
 801358a:	7bfb      	ldrb	r3, [r7, #15]
}
 801358c:	4618      	mov	r0, r3
 801358e:	3710      	adds	r7, #16
 8013590:	46bd      	mov	sp, r7
 8013592:	bd80      	pop	{r7, pc}

08013594 <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 8013594:	b580      	push	{r7, lr}
 8013596:	b084      	sub	sp, #16
 8013598:	af00      	add	r7, sp, #0
 801359a:	6078      	str	r0, [r7, #4]
 801359c:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 801359e:	2300      	movs	r3, #0
 80135a0:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 80135a2:	f7f2 ff2b 	bl	80063fc <HAL_GetTick>
 80135a6:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 80135a8:	2001      	movs	r0, #1
 80135aa:	f7ff fe99 	bl	80132e0 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 80135ae:	f7f2 ff25 	bl	80063fc <HAL_GetTick>
 80135b2:	4602      	mov	r2, r0
 80135b4:	68bb      	ldr	r3, [r7, #8]
 80135b6:	1ad3      	subs	r3, r2, r3
 80135b8:	683a      	ldr	r2, [r7, #0]
 80135ba:	429a      	cmp	r2, r3
 80135bc:	d90a      	bls.n	80135d4 <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 80135be:	6878      	ldr	r0, [r7, #4]
 80135c0:	f7ff ffc3 	bl	801354a <SPIF_ReadReg1>
 80135c4:	4603      	mov	r3, r0
 80135c6:	f003 0301 	and.w	r3, r3, #1
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d1ec      	bne.n	80135a8 <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 80135ce:	2301      	movs	r3, #1
 80135d0:	73fb      	strb	r3, [r7, #15]
      break;
 80135d2:	e000      	b.n	80135d6 <SPIF_WaitForWriting+0x42>
      break;
 80135d4:	bf00      	nop
    }
  }
  return retVal;
 80135d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80135d8:	4618      	mov	r0, r3
 80135da:	3710      	adds	r7, #16
 80135dc:	46bd      	mov	sp, r7
 80135de:	bd80      	pop	{r7, pc}

080135e0 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 80135e0:	b580      	push	{r7, lr}
 80135e2:	b088      	sub	sp, #32
 80135e4:	af02      	add	r7, sp, #8
 80135e6:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 80135e8:	f06f 0360 	mvn.w	r3, #96	; 0x60
 80135ec:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 80135ee:	2300      	movs	r3, #0
 80135f0:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 80135f2:	2100      	movs	r1, #0
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f7ff fe9e 	bl	8013336 <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 80135fa:	f107 020c 	add.w	r2, r7, #12
 80135fe:	f107 0110 	add.w	r1, r7, #16
 8013602:	2364      	movs	r3, #100	; 0x64
 8013604:	9300      	str	r3, [sp, #0]
 8013606:	2304      	movs	r3, #4
 8013608:	6878      	ldr	r0, [r7, #4]
 801360a:	f7ff feb1 	bl	8013370 <SPIF_TransmitReceive>
 801360e:	4603      	mov	r3, r0
 8013610:	f083 0301 	eor.w	r3, r3, #1
 8013614:	b2db      	uxtb	r3, r3
 8013616:	2b00      	cmp	r3, #0
 8013618:	d004      	beq.n	8013624 <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 801361a:	2101      	movs	r1, #1
 801361c:	6878      	ldr	r0, [r7, #4]
 801361e:	f7ff fe8a 	bl	8013336 <SPIF_CsPin>
      break;
 8013622:	e16f      	b.n	8013904 <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 8013624:	2101      	movs	r1, #1
 8013626:	6878      	ldr	r0, [r7, #4]
 8013628:	f7ff fe85 	bl	8013336 <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 801362c:	7b7a      	ldrb	r2, [r7, #13]
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 8013632:	7bba      	ldrb	r2, [r7, #14]
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 8013638:	7bfa      	ldrb	r2, [r7, #15]
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	7a1b      	ldrb	r3, [r3, #8]
 8013642:	2bef      	cmp	r3, #239	; 0xef
 8013644:	f000 80f0 	beq.w	8013828 <SPIF_FindChip+0x248>
 8013648:	2bef      	cmp	r3, #239	; 0xef
 801364a:	f300 80e9 	bgt.w	8013820 <SPIF_FindChip+0x240>
 801364e:	2bc8      	cmp	r3, #200	; 0xc8
 8013650:	f300 80e6 	bgt.w	8013820 <SPIF_FindChip+0x240>
 8013654:	2b85      	cmp	r3, #133	; 0x85
 8013656:	da0c      	bge.n	8013672 <SPIF_FindChip+0x92>
 8013658:	2b62      	cmp	r3, #98	; 0x62
 801365a:	f000 80e7 	beq.w	801382c <SPIF_FindChip+0x24c>
 801365e:	2b62      	cmp	r3, #98	; 0x62
 8013660:	f300 80de 	bgt.w	8013820 <SPIF_FindChip+0x240>
 8013664:	2b20      	cmp	r3, #32
 8013666:	f300 80d9 	bgt.w	801381c <SPIF_FindChip+0x23c>
 801366a:	2b00      	cmp	r3, #0
 801366c:	f300 8090 	bgt.w	8013790 <SPIF_FindChip+0x1b0>
 8013670:	e0d6      	b.n	8013820 <SPIF_FindChip+0x240>
 8013672:	3b85      	subs	r3, #133	; 0x85
 8013674:	2b43      	cmp	r3, #67	; 0x43
 8013676:	f200 80d3 	bhi.w	8013820 <SPIF_FindChip+0x240>
 801367a:	a201      	add	r2, pc, #4	; (adr r2, 8013680 <SPIF_FindChip+0xa0>)
 801367c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013680:	08013831 	.word	0x08013831
 8013684:	08013821 	.word	0x08013821
 8013688:	08013821 	.word	0x08013821
 801368c:	08013821 	.word	0x08013821
 8013690:	08013831 	.word	0x08013831
 8013694:	08013821 	.word	0x08013821
 8013698:	08013821 	.word	0x08013821
 801369c:	08013831 	.word	0x08013831
 80136a0:	08013821 	.word	0x08013821
 80136a4:	08013821 	.word	0x08013821
 80136a8:	08013821 	.word	0x08013821
 80136ac:	08013821 	.word	0x08013821
 80136b0:	08013821 	.word	0x08013821
 80136b4:	08013821 	.word	0x08013821
 80136b8:	08013821 	.word	0x08013821
 80136bc:	08013821 	.word	0x08013821
 80136c0:	08013821 	.word	0x08013821
 80136c4:	08013821 	.word	0x08013821
 80136c8:	08013821 	.word	0x08013821
 80136cc:	08013821 	.word	0x08013821
 80136d0:	08013821 	.word	0x08013821
 80136d4:	08013821 	.word	0x08013821
 80136d8:	08013821 	.word	0x08013821
 80136dc:	08013821 	.word	0x08013821
 80136e0:	08013831 	.word	0x08013831
 80136e4:	08013821 	.word	0x08013821
 80136e8:	08013821 	.word	0x08013821
 80136ec:	08013821 	.word	0x08013821
 80136f0:	08013831 	.word	0x08013831
 80136f4:	08013821 	.word	0x08013821
 80136f8:	08013821 	.word	0x08013821
 80136fc:	08013821 	.word	0x08013821
 8013700:	08013821 	.word	0x08013821
 8013704:	08013821 	.word	0x08013821
 8013708:	08013821 	.word	0x08013821
 801370c:	08013821 	.word	0x08013821
 8013710:	08013821 	.word	0x08013821
 8013714:	08013821 	.word	0x08013821
 8013718:	08013821 	.word	0x08013821
 801371c:	08013821 	.word	0x08013821
 8013720:	08013831 	.word	0x08013831
 8013724:	08013821 	.word	0x08013821
 8013728:	08013821 	.word	0x08013821
 801372c:	08013821 	.word	0x08013821
 8013730:	08013821 	.word	0x08013821
 8013734:	08013821 	.word	0x08013821
 8013738:	08013821 	.word	0x08013821
 801373c:	08013821 	.word	0x08013821
 8013740:	08013821 	.word	0x08013821
 8013744:	08013821 	.word	0x08013821
 8013748:	08013821 	.word	0x08013821
 801374c:	08013821 	.word	0x08013821
 8013750:	08013821 	.word	0x08013821
 8013754:	08013821 	.word	0x08013821
 8013758:	08013821 	.word	0x08013821
 801375c:	08013821 	.word	0x08013821
 8013760:	08013821 	.word	0x08013821
 8013764:	08013821 	.word	0x08013821
 8013768:	08013831 	.word	0x08013831
 801376c:	08013821 	.word	0x08013821
 8013770:	08013821 	.word	0x08013821
 8013774:	08013831 	.word	0x08013831
 8013778:	08013821 	.word	0x08013821
 801377c:	08013821 	.word	0x08013821
 8013780:	08013821 	.word	0x08013821
 8013784:	08013821 	.word	0x08013821
 8013788:	08013821 	.word	0x08013821
 801378c:	08013831 	.word	0x08013831
 8013790:	3b01      	subs	r3, #1
 8013792:	2b1f      	cmp	r3, #31
 8013794:	d844      	bhi.n	8013820 <SPIF_FindChip+0x240>
 8013796:	a201      	add	r2, pc, #4	; (adr r2, 801379c <SPIF_FindChip+0x1bc>)
 8013798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801379c:	08013835 	.word	0x08013835
 80137a0:	08013821 	.word	0x08013821
 80137a4:	08013821 	.word	0x08013821
 80137a8:	08013835 	.word	0x08013835
 80137ac:	08013821 	.word	0x08013821
 80137b0:	08013821 	.word	0x08013821
 80137b4:	08013821 	.word	0x08013821
 80137b8:	08013821 	.word	0x08013821
 80137bc:	08013821 	.word	0x08013821
 80137c0:	08013821 	.word	0x08013821
 80137c4:	08013821 	.word	0x08013821
 80137c8:	08013821 	.word	0x08013821
 80137cc:	08013821 	.word	0x08013821
 80137d0:	08013821 	.word	0x08013821
 80137d4:	08013821 	.word	0x08013821
 80137d8:	08013821 	.word	0x08013821
 80137dc:	08013821 	.word	0x08013821
 80137e0:	08013821 	.word	0x08013821
 80137e4:	08013821 	.word	0x08013821
 80137e8:	08013821 	.word	0x08013821
 80137ec:	08013821 	.word	0x08013821
 80137f0:	08013821 	.word	0x08013821
 80137f4:	08013821 	.word	0x08013821
 80137f8:	08013821 	.word	0x08013821
 80137fc:	08013821 	.word	0x08013821
 8013800:	08013821 	.word	0x08013821
 8013804:	08013821 	.word	0x08013821
 8013808:	08013835 	.word	0x08013835
 801380c:	08013821 	.word	0x08013821
 8013810:	08013821 	.word	0x08013821
 8013814:	08013821 	.word	0x08013821
 8013818:	08013835 	.word	0x08013835
 801381c:	2b37      	cmp	r3, #55	; 0x37
 801381e:	d00b      	beq.n	8013838 <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	2200      	movs	r2, #0
 8013824:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 8013826:	e008      	b.n	801383a <SPIF_FindChip+0x25a>
      break;
 8013828:	bf00      	nop
 801382a:	e006      	b.n	801383a <SPIF_FindChip+0x25a>
      break;
 801382c:	bf00      	nop
 801382e:	e004      	b.n	801383a <SPIF_FindChip+0x25a>
      break;
 8013830:	bf00      	nop
 8013832:	e002      	b.n	801383a <SPIF_FindChip+0x25a>
      break;
 8013834:	bf00      	nop
 8013836:	e000      	b.n	801383a <SPIF_FindChip+0x25a>
      break;
 8013838:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	7a5b      	ldrb	r3, [r3, #9]
 801383e:	3b11      	subs	r3, #17
 8013840:	2b0f      	cmp	r3, #15
 8013842:	d84e      	bhi.n	80138e2 <SPIF_FindChip+0x302>
 8013844:	a201      	add	r2, pc, #4	; (adr r2, 801384c <SPIF_FindChip+0x26c>)
 8013846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801384a:	bf00      	nop
 801384c:	0801388d 	.word	0x0801388d
 8013850:	08013895 	.word	0x08013895
 8013854:	0801389d 	.word	0x0801389d
 8013858:	080138a5 	.word	0x080138a5
 801385c:	080138ad 	.word	0x080138ad
 8013860:	080138b5 	.word	0x080138b5
 8013864:	080138bd 	.word	0x080138bd
 8013868:	080138c5 	.word	0x080138c5
 801386c:	080138cf 	.word	0x080138cf
 8013870:	080138e3 	.word	0x080138e3
 8013874:	080138e3 	.word	0x080138e3
 8013878:	080138e3 	.word	0x080138e3
 801387c:	080138e3 	.word	0x080138e3
 8013880:	080138e3 	.word	0x080138e3
 8013884:	080138e3 	.word	0x080138e3
 8013888:	080138d9 	.word	0x080138d9
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	2202      	movs	r2, #2
 8013890:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 8013892:	e02a      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	2204      	movs	r2, #4
 8013898:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 801389a:	e026      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	2208      	movs	r2, #8
 80138a0:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 80138a2:	e022      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	2210      	movs	r2, #16
 80138a8:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 80138aa:	e01e      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	2220      	movs	r2, #32
 80138b0:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 80138b2:	e01a      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	2240      	movs	r2, #64	; 0x40
 80138b8:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 80138ba:	e016      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	2280      	movs	r2, #128	; 0x80
 80138c0:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 80138c2:	e012      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80138ca:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 80138cc:	e00d      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80138d4:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 80138d6:	e008      	b.n	80138ea <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80138de:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 80138e0:	e003      	b.n	80138ea <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	2200      	movs	r2, #0
 80138e6:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 80138e8:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	69db      	ldr	r3, [r3, #28]
 80138ee:	011a      	lsls	r2, r3, #4
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	699b      	ldr	r3, [r3, #24]
 80138f8:	031b      	lsls	r3, r3, #12
 80138fa:	0a1a      	lsrs	r2, r3, #8
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 8013900:	2301      	movs	r3, #1
 8013902:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8013904:	7dfb      	ldrb	r3, [r7, #23]
}
 8013906:	4618      	mov	r0, r3
 8013908:	3718      	adds	r7, #24
 801390a:	46bd      	mov	sp, r7
 801390c:	bd80      	pop	{r7, pc}
 801390e:	bf00      	nop

08013910 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8013910:	b580      	push	{r7, lr}
 8013912:	b08a      	sub	sp, #40	; 0x28
 8013914:	af00      	add	r7, sp, #0
 8013916:	60f8      	str	r0, [r7, #12]
 8013918:	60b9      	str	r1, [r7, #8]
 801391a:	607a      	str	r2, [r7, #4]
 801391c:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 801391e:	2300      	movs	r3, #0
 8013920:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 8013924:	2300      	movs	r3, #0
 8013926:	623b      	str	r3, [r7, #32]
 8013928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801392a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 801392e:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	695b      	ldr	r3, [r3, #20]
 8013934:	68ba      	ldr	r2, [r7, #8]
 8013936:	429a      	cmp	r2, r3
 8013938:	f080 8084 	bcs.w	8013a44 <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 801393c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801393e:	2bff      	cmp	r3, #255	; 0xff
 8013940:	f200 8082 	bhi.w	8013a48 <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 8013944:	683a      	ldr	r2, [r7, #0]
 8013946:	69fb      	ldr	r3, [r7, #28]
 8013948:	429a      	cmp	r2, r3
 801394a:	d901      	bls.n	8013950 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 801394c:	69fb      	ldr	r3, [r7, #28]
 801394e:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 8013950:	68bb      	ldr	r3, [r7, #8]
 8013952:	021b      	lsls	r3, r3, #8
 8013954:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013956:	4413      	add	r3, r2
 8013958:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 801395a:	68f8      	ldr	r0, [r7, #12]
 801395c:	f7ff fdad 	bl	80134ba <SPIF_WriteEnable>
 8013960:	4603      	mov	r3, r0
 8013962:	f083 0301 	eor.w	r3, r3, #1
 8013966:	b2db      	uxtb	r3, r3
 8013968:	2b00      	cmp	r3, #0
 801396a:	d16f      	bne.n	8013a4c <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 801396c:	2100      	movs	r1, #0
 801396e:	68f8      	ldr	r0, [r7, #12]
 8013970:	f7ff fce1 	bl	8013336 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8013974:	68fb      	ldr	r3, [r7, #12]
 8013976:	69db      	ldr	r3, [r3, #28]
 8013978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801397c:	d322      	bcc.n	80139c4 <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 801397e:	2312      	movs	r3, #18
 8013980:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 8013982:	6a3b      	ldr	r3, [r7, #32]
 8013984:	0e1b      	lsrs	r3, r3, #24
 8013986:	b2db      	uxtb	r3, r3
 8013988:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 801398a:	6a3b      	ldr	r3, [r7, #32]
 801398c:	0c1b      	lsrs	r3, r3, #16
 801398e:	b2db      	uxtb	r3, r3
 8013990:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 8013992:	6a3b      	ldr	r3, [r7, #32]
 8013994:	0a1b      	lsrs	r3, r3, #8
 8013996:	b2db      	uxtb	r3, r3
 8013998:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 801399a:	6a3b      	ldr	r3, [r7, #32]
 801399c:	b2db      	uxtb	r3, r3
 801399e:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 80139a0:	f107 0114 	add.w	r1, r7, #20
 80139a4:	2364      	movs	r3, #100	; 0x64
 80139a6:	2205      	movs	r2, #5
 80139a8:	68f8      	ldr	r0, [r7, #12]
 80139aa:	f7ff fd18 	bl	80133de <SPIF_Transmit>
 80139ae:	4603      	mov	r3, r0
 80139b0:	f083 0301 	eor.w	r3, r3, #1
 80139b4:	b2db      	uxtb	r3, r3
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d023      	beq.n	8013a02 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 80139ba:	2101      	movs	r1, #1
 80139bc:	68f8      	ldr	r0, [r7, #12]
 80139be:	f7ff fcba 	bl	8013336 <SPIF_CsPin>
        break;
 80139c2:	e044      	b.n	8013a4e <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 80139c4:	2302      	movs	r3, #2
 80139c6:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 80139c8:	6a3b      	ldr	r3, [r7, #32]
 80139ca:	0c1b      	lsrs	r3, r3, #16
 80139cc:	b2db      	uxtb	r3, r3
 80139ce:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 80139d0:	6a3b      	ldr	r3, [r7, #32]
 80139d2:	0a1b      	lsrs	r3, r3, #8
 80139d4:	b2db      	uxtb	r3, r3
 80139d6:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 80139d8:	6a3b      	ldr	r3, [r7, #32]
 80139da:	b2db      	uxtb	r3, r3
 80139dc:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80139de:	f107 0114 	add.w	r1, r7, #20
 80139e2:	2364      	movs	r3, #100	; 0x64
 80139e4:	2204      	movs	r2, #4
 80139e6:	68f8      	ldr	r0, [r7, #12]
 80139e8:	f7ff fcf9 	bl	80133de <SPIF_Transmit>
 80139ec:	4603      	mov	r3, r0
 80139ee:	f083 0301 	eor.w	r3, r3, #1
 80139f2:	b2db      	uxtb	r3, r3
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d004      	beq.n	8013a02 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 80139f8:	2101      	movs	r1, #1
 80139fa:	68f8      	ldr	r0, [r7, #12]
 80139fc:	f7ff fc9b 	bl	8013336 <SPIF_CsPin>
        break;
 8013a00:	e025      	b.n	8013a4e <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 8013a02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013a06:	683a      	ldr	r2, [r7, #0]
 8013a08:	6879      	ldr	r1, [r7, #4]
 8013a0a:	68f8      	ldr	r0, [r7, #12]
 8013a0c:	f7ff fce7 	bl	80133de <SPIF_Transmit>
 8013a10:	4603      	mov	r3, r0
 8013a12:	f083 0301 	eor.w	r3, r3, #1
 8013a16:	b2db      	uxtb	r3, r3
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d004      	beq.n	8013a26 <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 8013a1c:	2101      	movs	r1, #1
 8013a1e:	68f8      	ldr	r0, [r7, #12]
 8013a20:	f7ff fc89 	bl	8013336 <SPIF_CsPin>
      break;
 8013a24:	e013      	b.n	8013a4e <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 8013a26:	2101      	movs	r1, #1
 8013a28:	68f8      	ldr	r0, [r7, #12]
 8013a2a:	f7ff fc84 	bl	8013336 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8013a2e:	2164      	movs	r1, #100	; 0x64
 8013a30:	68f8      	ldr	r0, [r7, #12]
 8013a32:	f7ff fdaf 	bl	8013594 <SPIF_WaitForWriting>
 8013a36:	4603      	mov	r3, r0
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d008      	beq.n	8013a4e <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 8013a3c:	2301      	movs	r3, #1
 8013a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013a42:	e004      	b.n	8013a4e <SPIF_WriteFn+0x13e>
      break;
 8013a44:	bf00      	nop
 8013a46:	e002      	b.n	8013a4e <SPIF_WriteFn+0x13e>
      break;
 8013a48:	bf00      	nop
 8013a4a:	e000      	b.n	8013a4e <SPIF_WriteFn+0x13e>
      break;
 8013a4c:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8013a4e:	68f8      	ldr	r0, [r7, #12]
 8013a50:	f7ff fd57 	bl	8013502 <SPIF_WriteDisable>
  return retVal;
 8013a54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8013a58:	4618      	mov	r0, r3
 8013a5a:	3728      	adds	r7, #40	; 0x28
 8013a5c:	46bd      	mov	sp, r7
 8013a5e:	bd80      	pop	{r7, pc}

08013a60 <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 8013a60:	b580      	push	{r7, lr}
 8013a62:	b086      	sub	sp, #24
 8013a64:	af00      	add	r7, sp, #0
 8013a66:	60f8      	str	r0, [r7, #12]
 8013a68:	60b9      	str	r1, [r7, #8]
 8013a6a:	607a      	str	r2, [r7, #4]
 8013a6c:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8013a6e:	2300      	movs	r3, #0
 8013a70:	75fb      	strb	r3, [r7, #23]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_ReadAddress() START ADDRESS %ld\r\n", Address);
    SPIF_CsPin(Handle, 0);
 8013a72:	2100      	movs	r1, #0
 8013a74:	68f8      	ldr	r0, [r7, #12]
 8013a76:	f7ff fc5e 	bl	8013336 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8013a7a:	68fb      	ldr	r3, [r7, #12]
 8013a7c:	69db      	ldr	r3, [r3, #28]
 8013a7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013a82:	d322      	bcc.n	8013aca <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 8013a84:	2313      	movs	r3, #19
 8013a86:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 8013a88:	68bb      	ldr	r3, [r7, #8]
 8013a8a:	0e1b      	lsrs	r3, r3, #24
 8013a8c:	b2db      	uxtb	r3, r3
 8013a8e:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 8013a90:	68bb      	ldr	r3, [r7, #8]
 8013a92:	0c1b      	lsrs	r3, r3, #16
 8013a94:	b2db      	uxtb	r3, r3
 8013a96:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 8013a98:	68bb      	ldr	r3, [r7, #8]
 8013a9a:	0a1b      	lsrs	r3, r3, #8
 8013a9c:	b2db      	uxtb	r3, r3
 8013a9e:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 8013aa0:	68bb      	ldr	r3, [r7, #8]
 8013aa2:	b2db      	uxtb	r3, r3
 8013aa4:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8013aa6:	f107 0110 	add.w	r1, r7, #16
 8013aaa:	2364      	movs	r3, #100	; 0x64
 8013aac:	2205      	movs	r2, #5
 8013aae:	68f8      	ldr	r0, [r7, #12]
 8013ab0:	f7ff fc95 	bl	80133de <SPIF_Transmit>
 8013ab4:	4603      	mov	r3, r0
 8013ab6:	f083 0301 	eor.w	r3, r3, #1
 8013aba:	b2db      	uxtb	r3, r3
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d023      	beq.n	8013b08 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8013ac0:	2101      	movs	r1, #1
 8013ac2:	68f8      	ldr	r0, [r7, #12]
 8013ac4:	f7ff fc37 	bl	8013336 <SPIF_CsPin>
        break;
 8013ac8:	e036      	b.n	8013b38 <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 8013aca:	2303      	movs	r3, #3
 8013acc:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 8013ace:	68bb      	ldr	r3, [r7, #8]
 8013ad0:	0c1b      	lsrs	r3, r3, #16
 8013ad2:	b2db      	uxtb	r3, r3
 8013ad4:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 8013ad6:	68bb      	ldr	r3, [r7, #8]
 8013ad8:	0a1b      	lsrs	r3, r3, #8
 8013ada:	b2db      	uxtb	r3, r3
 8013adc:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 8013ade:	68bb      	ldr	r3, [r7, #8]
 8013ae0:	b2db      	uxtb	r3, r3
 8013ae2:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8013ae4:	f107 0110 	add.w	r1, r7, #16
 8013ae8:	2364      	movs	r3, #100	; 0x64
 8013aea:	2204      	movs	r2, #4
 8013aec:	68f8      	ldr	r0, [r7, #12]
 8013aee:	f7ff fc76 	bl	80133de <SPIF_Transmit>
 8013af2:	4603      	mov	r3, r0
 8013af4:	f083 0301 	eor.w	r3, r3, #1
 8013af8:	b2db      	uxtb	r3, r3
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	d004      	beq.n	8013b08 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8013afe:	2101      	movs	r1, #1
 8013b00:	68f8      	ldr	r0, [r7, #12]
 8013b02:	f7ff fc18 	bl	8013336 <SPIF_CsPin>
        break;
 8013b06:	e017      	b.n	8013b38 <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 8013b08:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013b0c:	683a      	ldr	r2, [r7, #0]
 8013b0e:	6879      	ldr	r1, [r7, #4]
 8013b10:	68f8      	ldr	r0, [r7, #12]
 8013b12:	f7ff fc9b 	bl	801344c <SPIF_Receive>
 8013b16:	4603      	mov	r3, r0
 8013b18:	f083 0301 	eor.w	r3, r3, #1
 8013b1c:	b2db      	uxtb	r3, r3
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d004      	beq.n	8013b2c <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 8013b22:	2101      	movs	r1, #1
 8013b24:	68f8      	ldr	r0, [r7, #12]
 8013b26:	f7ff fc06 	bl	8013336 <SPIF_CsPin>
      break;
 8013b2a:	e005      	b.n	8013b38 <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8013b2c:	2101      	movs	r1, #1
 8013b2e:	68f8      	ldr	r0, [r7, #12]
 8013b30:	f7ff fc01 	bl	8013336 <SPIF_CsPin>
      }
      dprintf(", 0x%02X", Data[i]);
    }
    dprintf("\r\n}\r\n");
#endif
    retVal = true;
 8013b34:	2301      	movs	r3, #1
 8013b36:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8013b38:	7dfb      	ldrb	r3, [r7, #23]
}
 8013b3a:	4618      	mov	r0, r3
 8013b3c:	3718      	adds	r7, #24
 8013b3e:	46bd      	mov	sp, r7
 8013b40:	bd80      	pop	{r7, pc}

08013b42 <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 8013b42:	b580      	push	{r7, lr}
 8013b44:	b086      	sub	sp, #24
 8013b46:	af00      	add	r7, sp, #0
 8013b48:	60f8      	str	r0, [r7, #12]
 8013b4a:	60b9      	str	r1, [r7, #8]
 8013b4c:	607a      	str	r2, [r7, #4]
 8013b4e:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 8013b50:	2300      	movs	r3, #0
 8013b52:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	d03a      	beq.n	8013bd0 <SPIF_Init+0x8e>
 8013b5a:	68bb      	ldr	r3, [r7, #8]
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d037      	beq.n	8013bd0 <SPIF_Init+0x8e>
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d034      	beq.n	8013bd0 <SPIF_Init+0x8e>
 8013b66:	68fb      	ldr	r3, [r7, #12]
 8013b68:	7a9b      	ldrb	r3, [r3, #10]
 8013b6a:	2b01      	cmp	r3, #1
 8013b6c:	d030      	beq.n	8013bd0 <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 8013b6e:	2220      	movs	r2, #32
 8013b70:	2100      	movs	r1, #0
 8013b72:	68f8      	ldr	r0, [r7, #12]
 8013b74:	f002 fe41 	bl	80167fa <memset>
    Handle->HSpi = HSpi;
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	68ba      	ldr	r2, [r7, #8]
 8013b7c:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 8013b7e:	68fb      	ldr	r3, [r7, #12]
 8013b80:	687a      	ldr	r2, [r7, #4]
 8013b82:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 8013b84:	887a      	ldrh	r2, [r7, #2]
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 8013b8a:	2101      	movs	r1, #1
 8013b8c:	68f8      	ldr	r0, [r7, #12]
 8013b8e:	f7ff fbd2 	bl	8013336 <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 8013b92:	e002      	b.n	8013b9a <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 8013b94:	2001      	movs	r0, #1
 8013b96:	f7ff fba3 	bl	80132e0 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 8013b9a:	f7f2 fc2f 	bl	80063fc <HAL_GetTick>
 8013b9e:	4603      	mov	r3, r0
 8013ba0:	2b13      	cmp	r3, #19
 8013ba2:	d9f7      	bls.n	8013b94 <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 8013ba4:	68f8      	ldr	r0, [r7, #12]
 8013ba6:	f7ff fcac 	bl	8013502 <SPIF_WriteDisable>
 8013baa:	4603      	mov	r3, r0
 8013bac:	f083 0301 	eor.w	r3, r3, #1
 8013bb0:	b2db      	uxtb	r3, r3
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d10b      	bne.n	8013bce <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 8013bb6:	68f8      	ldr	r0, [r7, #12]
 8013bb8:	f7ff fd12 	bl	80135e0 <SPIF_FindChip>
 8013bbc:	4603      	mov	r3, r0
 8013bbe:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 8013bc0:	7dfb      	ldrb	r3, [r7, #23]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d004      	beq.n	8013bd0 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	2201      	movs	r2, #1
 8013bca:	729a      	strb	r2, [r3, #10]
 8013bcc:	e000      	b.n	8013bd0 <SPIF_Init+0x8e>
      break;
 8013bce:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 8013bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013bd2:	4618      	mov	r0, r3
 8013bd4:	3718      	adds	r7, #24
 8013bd6:	46bd      	mov	sp, r7
 8013bd8:	bd80      	pop	{r7, pc}

08013bda <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 8013bda:	b580      	push	{r7, lr}
 8013bdc:	b086      	sub	sp, #24
 8013bde:	af00      	add	r7, sp, #0
 8013be0:	6078      	str	r0, [r7, #4]
 8013be2:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 8013be4:	6878      	ldr	r0, [r7, #4]
 8013be6:	f7ff fb86 	bl	80132f6 <SPIF_Lock>
  bool retVal = false;
 8013bea:	2300      	movs	r3, #0
 8013bec:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 8013bee:	683b      	ldr	r3, [r7, #0]
 8013bf0:	031b      	lsls	r3, r3, #12
 8013bf2:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	699b      	ldr	r3, [r3, #24]
 8013bf8:	683a      	ldr	r2, [r7, #0]
 8013bfa:	429a      	cmp	r2, r3
 8013bfc:	d262      	bcs.n	8013cc4 <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 8013bfe:	6878      	ldr	r0, [r7, #4]
 8013c00:	f7ff fc5b 	bl	80134ba <SPIF_WriteEnable>
 8013c04:	4603      	mov	r3, r0
 8013c06:	f083 0301 	eor.w	r3, r3, #1
 8013c0a:	b2db      	uxtb	r3, r3
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d15b      	bne.n	8013cc8 <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8013c10:	2100      	movs	r1, #0
 8013c12:	6878      	ldr	r0, [r7, #4]
 8013c14:	f7ff fb8f 	bl	8013336 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	69db      	ldr	r3, [r3, #28]
 8013c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013c20:	d322      	bcc.n	8013c68 <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 8013c22:	2321      	movs	r3, #33	; 0x21
 8013c24:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 8013c26:	693b      	ldr	r3, [r7, #16]
 8013c28:	0e1b      	lsrs	r3, r3, #24
 8013c2a:	b2db      	uxtb	r3, r3
 8013c2c:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8013c2e:	693b      	ldr	r3, [r7, #16]
 8013c30:	0c1b      	lsrs	r3, r3, #16
 8013c32:	b2db      	uxtb	r3, r3
 8013c34:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 8013c36:	693b      	ldr	r3, [r7, #16]
 8013c38:	0a1b      	lsrs	r3, r3, #8
 8013c3a:	b2db      	uxtb	r3, r3
 8013c3c:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 8013c3e:	693b      	ldr	r3, [r7, #16]
 8013c40:	b2db      	uxtb	r3, r3
 8013c42:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8013c44:	f107 0108 	add.w	r1, r7, #8
 8013c48:	2364      	movs	r3, #100	; 0x64
 8013c4a:	2205      	movs	r2, #5
 8013c4c:	6878      	ldr	r0, [r7, #4]
 8013c4e:	f7ff fbc6 	bl	80133de <SPIF_Transmit>
 8013c52:	4603      	mov	r3, r0
 8013c54:	f083 0301 	eor.w	r3, r3, #1
 8013c58:	b2db      	uxtb	r3, r3
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d023      	beq.n	8013ca6 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8013c5e:	2101      	movs	r1, #1
 8013c60:	6878      	ldr	r0, [r7, #4]
 8013c62:	f7ff fb68 	bl	8013336 <SPIF_CsPin>
        break;
 8013c66:	e030      	b.n	8013cca <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 8013c68:	2320      	movs	r3, #32
 8013c6a:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 8013c6c:	693b      	ldr	r3, [r7, #16]
 8013c6e:	0c1b      	lsrs	r3, r3, #16
 8013c70:	b2db      	uxtb	r3, r3
 8013c72:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 8013c74:	693b      	ldr	r3, [r7, #16]
 8013c76:	0a1b      	lsrs	r3, r3, #8
 8013c78:	b2db      	uxtb	r3, r3
 8013c7a:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 8013c7c:	693b      	ldr	r3, [r7, #16]
 8013c7e:	b2db      	uxtb	r3, r3
 8013c80:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8013c82:	f107 0108 	add.w	r1, r7, #8
 8013c86:	2364      	movs	r3, #100	; 0x64
 8013c88:	2204      	movs	r2, #4
 8013c8a:	6878      	ldr	r0, [r7, #4]
 8013c8c:	f7ff fba7 	bl	80133de <SPIF_Transmit>
 8013c90:	4603      	mov	r3, r0
 8013c92:	f083 0301 	eor.w	r3, r3, #1
 8013c96:	b2db      	uxtb	r3, r3
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d004      	beq.n	8013ca6 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8013c9c:	2101      	movs	r1, #1
 8013c9e:	6878      	ldr	r0, [r7, #4]
 8013ca0:	f7ff fb49 	bl	8013336 <SPIF_CsPin>
        break;
 8013ca4:	e011      	b.n	8013cca <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 8013ca6:	2101      	movs	r1, #1
 8013ca8:	6878      	ldr	r0, [r7, #4]
 8013caa:	f7ff fb44 	bl	8013336 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 8013cae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013cb2:	6878      	ldr	r0, [r7, #4]
 8013cb4:	f7ff fc6e 	bl	8013594 <SPIF_WaitForWriting>
 8013cb8:	4603      	mov	r3, r0
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d005      	beq.n	8013cca <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 8013cbe:	2301      	movs	r3, #1
 8013cc0:	75fb      	strb	r3, [r7, #23]
 8013cc2:	e002      	b.n	8013cca <SPIF_EraseSector+0xf0>
      break;
 8013cc4:	bf00      	nop
 8013cc6:	e000      	b.n	8013cca <SPIF_EraseSector+0xf0>
      break;
 8013cc8:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8013cca:	6878      	ldr	r0, [r7, #4]
 8013ccc:	f7ff fc19 	bl	8013502 <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 8013cd0:	6878      	ldr	r0, [r7, #4]
 8013cd2:	f7ff fb23 	bl	801331c <SPIF_UnLock>
  return retVal;
 8013cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8013cd8:	4618      	mov	r0, r3
 8013cda:	3718      	adds	r7, #24
 8013cdc:	46bd      	mov	sp, r7
 8013cde:	bd80      	pop	{r7, pc}

08013ce0 <SPIF_WritePage>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WritePage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8013ce0:	b580      	push	{r7, lr}
 8013ce2:	b088      	sub	sp, #32
 8013ce4:	af02      	add	r7, sp, #8
 8013ce6:	60f8      	str	r0, [r7, #12]
 8013ce8:	60b9      	str	r1, [r7, #8]
 8013cea:	607a      	str	r2, [r7, #4]
 8013cec:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8013cee:	68f8      	ldr	r0, [r7, #12]
 8013cf0:	f7ff fb01 	bl	80132f6 <SPIF_Lock>
  bool retVal = false;
 8013cf4:	2300      	movs	r3, #0
 8013cf6:	75fb      	strb	r3, [r7, #23]
  retVal = SPIF_WriteFn(Handle, PageNumber, Data, Size, Offset);
 8013cf8:	6a3b      	ldr	r3, [r7, #32]
 8013cfa:	9300      	str	r3, [sp, #0]
 8013cfc:	683b      	ldr	r3, [r7, #0]
 8013cfe:	687a      	ldr	r2, [r7, #4]
 8013d00:	68b9      	ldr	r1, [r7, #8]
 8013d02:	68f8      	ldr	r0, [r7, #12]
 8013d04:	f7ff fe04 	bl	8013910 <SPIF_WriteFn>
 8013d08:	4603      	mov	r3, r0
 8013d0a:	75fb      	strb	r3, [r7, #23]
  SPIF_UnLock(Handle);
 8013d0c:	68f8      	ldr	r0, [r7, #12]
 8013d0e:	f7ff fb05 	bl	801331c <SPIF_UnLock>
  return retVal;
 8013d12:	7dfb      	ldrb	r3, [r7, #23]
}
 8013d14:	4618      	mov	r0, r3
 8013d16:	3718      	adds	r7, #24
 8013d18:	46bd      	mov	sp, r7
 8013d1a:	bd80      	pop	{r7, pc}

08013d1c <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8013d1c:	b580      	push	{r7, lr}
 8013d1e:	b088      	sub	sp, #32
 8013d20:	af00      	add	r7, sp, #0
 8013d22:	60f8      	str	r0, [r7, #12]
 8013d24:	60b9      	str	r1, [r7, #8]
 8013d26:	607a      	str	r2, [r7, #4]
 8013d28:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8013d2a:	68f8      	ldr	r0, [r7, #12]
 8013d2c:	f7ff fae3 	bl	80132f6 <SPIF_Lock>
  bool retVal = false;
 8013d30:	2300      	movs	r3, #0
 8013d32:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 8013d34:	68bb      	ldr	r3, [r7, #8]
 8013d36:	021b      	lsls	r3, r3, #8
 8013d38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013d3a:	4413      	add	r3, r2
 8013d3c:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 8013d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d40:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8013d44:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 8013d46:	683a      	ldr	r2, [r7, #0]
 8013d48:	697b      	ldr	r3, [r7, #20]
 8013d4a:	429a      	cmp	r2, r3
 8013d4c:	d901      	bls.n	8013d52 <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 8013d4e:	697b      	ldr	r3, [r7, #20]
 8013d50:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8013d52:	683b      	ldr	r3, [r7, #0]
 8013d54:	687a      	ldr	r2, [r7, #4]
 8013d56:	69b9      	ldr	r1, [r7, #24]
 8013d58:	68f8      	ldr	r0, [r7, #12]
 8013d5a:	f7ff fe81 	bl	8013a60 <SPIF_ReadFn>
 8013d5e:	4603      	mov	r3, r0
 8013d60:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8013d62:	68f8      	ldr	r0, [r7, #12]
 8013d64:	f7ff fada 	bl	801331c <SPIF_UnLock>
  return retVal;
 8013d68:	7ffb      	ldrb	r3, [r7, #31]
}
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	3720      	adds	r7, #32
 8013d6e:	46bd      	mov	sp, r7
 8013d70:	bd80      	pop	{r7, pc}
	...

08013d74 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013d74:	b580      	push	{r7, lr}
 8013d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013d78:	2200      	movs	r2, #0
 8013d7a:	4912      	ldr	r1, [pc, #72]	; (8013dc4 <MX_USB_DEVICE_Init+0x50>)
 8013d7c:	4812      	ldr	r0, [pc, #72]	; (8013dc8 <MX_USB_DEVICE_Init+0x54>)
 8013d7e:	f7fe f81f 	bl	8011dc0 <USBD_Init>
 8013d82:	4603      	mov	r3, r0
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	d001      	beq.n	8013d8c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013d88:	f7ed fe91 	bl	8001aae <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8013d8c:	490f      	ldr	r1, [pc, #60]	; (8013dcc <MX_USB_DEVICE_Init+0x58>)
 8013d8e:	480e      	ldr	r0, [pc, #56]	; (8013dc8 <MX_USB_DEVICE_Init+0x54>)
 8013d90:	f7fe f846 	bl	8011e20 <USBD_RegisterClass>
 8013d94:	4603      	mov	r3, r0
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d001      	beq.n	8013d9e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013d9a:	f7ed fe88 	bl	8001aae <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8013d9e:	490c      	ldr	r1, [pc, #48]	; (8013dd0 <MX_USB_DEVICE_Init+0x5c>)
 8013da0:	4809      	ldr	r0, [pc, #36]	; (8013dc8 <MX_USB_DEVICE_Init+0x54>)
 8013da2:	f7fd ff3d 	bl	8011c20 <USBD_CDC_RegisterInterface>
 8013da6:	4603      	mov	r3, r0
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d001      	beq.n	8013db0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013dac:	f7ed fe7f 	bl	8001aae <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013db0:	4805      	ldr	r0, [pc, #20]	; (8013dc8 <MX_USB_DEVICE_Init+0x54>)
 8013db2:	f7fe f86b 	bl	8011e8c <USBD_Start>
 8013db6:	4603      	mov	r3, r0
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d001      	beq.n	8013dc0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013dbc:	f7ed fe77 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013dc0:	bf00      	nop
 8013dc2:	bd80      	pop	{r7, pc}
 8013dc4:	200000d0 	.word	0x200000d0
 8013dc8:	20001374 	.word	0x20001374
 8013dcc:	2000003c 	.word	0x2000003c
 8013dd0:	200000bc 	.word	0x200000bc

08013dd4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013dd4:	b580      	push	{r7, lr}
 8013dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013dd8:	2200      	movs	r2, #0
 8013dda:	4905      	ldr	r1, [pc, #20]	; (8013df0 <CDC_Init_FS+0x1c>)
 8013ddc:	4805      	ldr	r0, [pc, #20]	; (8013df4 <CDC_Init_FS+0x20>)
 8013dde:	f7fd ff39 	bl	8011c54 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013de2:	4905      	ldr	r1, [pc, #20]	; (8013df8 <CDC_Init_FS+0x24>)
 8013de4:	4803      	ldr	r0, [pc, #12]	; (8013df4 <CDC_Init_FS+0x20>)
 8013de6:	f7fd ff57 	bl	8011c98 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8013dea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013dec:	4618      	mov	r0, r3
 8013dee:	bd80      	pop	{r7, pc}
 8013df0:	20001a50 	.word	0x20001a50
 8013df4:	20001374 	.word	0x20001374
 8013df8:	20001650 	.word	0x20001650

08013dfc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013dfc:	b480      	push	{r7}
 8013dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013e00:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013e02:	4618      	mov	r0, r3
 8013e04:	46bd      	mov	sp, r7
 8013e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e0a:	4770      	bx	lr

08013e0c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013e0c:	b480      	push	{r7}
 8013e0e:	b083      	sub	sp, #12
 8013e10:	af00      	add	r7, sp, #0
 8013e12:	4603      	mov	r3, r0
 8013e14:	6039      	str	r1, [r7, #0]
 8013e16:	71fb      	strb	r3, [r7, #7]
 8013e18:	4613      	mov	r3, r2
 8013e1a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013e1c:	79fb      	ldrb	r3, [r7, #7]
 8013e1e:	2b23      	cmp	r3, #35	; 0x23
 8013e20:	d84a      	bhi.n	8013eb8 <CDC_Control_FS+0xac>
 8013e22:	a201      	add	r2, pc, #4	; (adr r2, 8013e28 <CDC_Control_FS+0x1c>)
 8013e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e28:	08013eb9 	.word	0x08013eb9
 8013e2c:	08013eb9 	.word	0x08013eb9
 8013e30:	08013eb9 	.word	0x08013eb9
 8013e34:	08013eb9 	.word	0x08013eb9
 8013e38:	08013eb9 	.word	0x08013eb9
 8013e3c:	08013eb9 	.word	0x08013eb9
 8013e40:	08013eb9 	.word	0x08013eb9
 8013e44:	08013eb9 	.word	0x08013eb9
 8013e48:	08013eb9 	.word	0x08013eb9
 8013e4c:	08013eb9 	.word	0x08013eb9
 8013e50:	08013eb9 	.word	0x08013eb9
 8013e54:	08013eb9 	.word	0x08013eb9
 8013e58:	08013eb9 	.word	0x08013eb9
 8013e5c:	08013eb9 	.word	0x08013eb9
 8013e60:	08013eb9 	.word	0x08013eb9
 8013e64:	08013eb9 	.word	0x08013eb9
 8013e68:	08013eb9 	.word	0x08013eb9
 8013e6c:	08013eb9 	.word	0x08013eb9
 8013e70:	08013eb9 	.word	0x08013eb9
 8013e74:	08013eb9 	.word	0x08013eb9
 8013e78:	08013eb9 	.word	0x08013eb9
 8013e7c:	08013eb9 	.word	0x08013eb9
 8013e80:	08013eb9 	.word	0x08013eb9
 8013e84:	08013eb9 	.word	0x08013eb9
 8013e88:	08013eb9 	.word	0x08013eb9
 8013e8c:	08013eb9 	.word	0x08013eb9
 8013e90:	08013eb9 	.word	0x08013eb9
 8013e94:	08013eb9 	.word	0x08013eb9
 8013e98:	08013eb9 	.word	0x08013eb9
 8013e9c:	08013eb9 	.word	0x08013eb9
 8013ea0:	08013eb9 	.word	0x08013eb9
 8013ea4:	08013eb9 	.word	0x08013eb9
 8013ea8:	08013eb9 	.word	0x08013eb9
 8013eac:	08013eb9 	.word	0x08013eb9
 8013eb0:	08013eb9 	.word	0x08013eb9
 8013eb4:	08013eb9 	.word	0x08013eb9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013eb8:	bf00      	nop
  }

  return (USBD_OK);
 8013eba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013ebc:	4618      	mov	r0, r3
 8013ebe:	370c      	adds	r7, #12
 8013ec0:	46bd      	mov	sp, r7
 8013ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ec6:	4770      	bx	lr

08013ec8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013ec8:	b580      	push	{r7, lr}
 8013eca:	b084      	sub	sp, #16
 8013ecc:	af00      	add	r7, sp, #0
 8013ece:	6078      	str	r0, [r7, #4]
 8013ed0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013ed2:	6879      	ldr	r1, [r7, #4]
 8013ed4:	480f      	ldr	r0, [pc, #60]	; (8013f14 <CDC_Receive_FS+0x4c>)
 8013ed6:	f7fd fedf 	bl	8011c98 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013eda:	480e      	ldr	r0, [pc, #56]	; (8013f14 <CDC_Receive_FS+0x4c>)
 8013edc:	f7fd ff3a 	bl	8011d54 <USBD_CDC_ReceivePacket>

  memset (usbbuffer, '\0', 64);  // clear the buffer
 8013ee0:	2240      	movs	r2, #64	; 0x40
 8013ee2:	2100      	movs	r1, #0
 8013ee4:	480c      	ldr	r0, [pc, #48]	; (8013f18 <CDC_Receive_FS+0x50>)
 8013ee6:	f002 fc88 	bl	80167fa <memset>
  uint8_t len = (uint8_t)*Len;
 8013eea:	683b      	ldr	r3, [r7, #0]
 8013eec:	681b      	ldr	r3, [r3, #0]
 8013eee:	73fb      	strb	r3, [r7, #15]
  memcpy((uint8_t *) usbbuffer,(uint8_t *) Buf, len);  // copy the data to the buffer
 8013ef0:	7bfb      	ldrb	r3, [r7, #15]
 8013ef2:	461a      	mov	r2, r3
 8013ef4:	6879      	ldr	r1, [r7, #4]
 8013ef6:	4808      	ldr	r0, [pc, #32]	; (8013f18 <CDC_Receive_FS+0x50>)
 8013ef8:	f002 fd9b 	bl	8016a32 <memcpy>
  memset(Buf, '\0', len);
 8013efc:	7bfb      	ldrb	r3, [r7, #15]
 8013efe:	461a      	mov	r2, r3
 8013f00:	2100      	movs	r1, #0
 8013f02:	6878      	ldr	r0, [r7, #4]
 8013f04:	f002 fc79 	bl	80167fa <memset>





  return (USBD_OK);
 8013f08:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	3710      	adds	r7, #16
 8013f0e:	46bd      	mov	sp, r7
 8013f10:	bd80      	pop	{r7, pc}
 8013f12:	bf00      	nop
 8013f14:	20001374 	.word	0x20001374
 8013f18:	20000a9c 	.word	0x20000a9c

08013f1c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8013f1c:	b580      	push	{r7, lr}
 8013f1e:	b084      	sub	sp, #16
 8013f20:	af00      	add	r7, sp, #0
 8013f22:	6078      	str	r0, [r7, #4]
 8013f24:	460b      	mov	r3, r1
 8013f26:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8013f28:	2300      	movs	r3, #0
 8013f2a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8013f2c:	4b0d      	ldr	r3, [pc, #52]	; (8013f64 <CDC_Transmit_FS+0x48>)
 8013f2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013f32:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8013f34:	68bb      	ldr	r3, [r7, #8]
 8013f36:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d001      	beq.n	8013f42 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8013f3e:	2301      	movs	r3, #1
 8013f40:	e00b      	b.n	8013f5a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8013f42:	887b      	ldrh	r3, [r7, #2]
 8013f44:	461a      	mov	r2, r3
 8013f46:	6879      	ldr	r1, [r7, #4]
 8013f48:	4806      	ldr	r0, [pc, #24]	; (8013f64 <CDC_Transmit_FS+0x48>)
 8013f4a:	f7fd fe83 	bl	8011c54 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8013f4e:	4805      	ldr	r0, [pc, #20]	; (8013f64 <CDC_Transmit_FS+0x48>)
 8013f50:	f7fd fec0 	bl	8011cd4 <USBD_CDC_TransmitPacket>
 8013f54:	4603      	mov	r3, r0
 8013f56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8013f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	3710      	adds	r7, #16
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	bd80      	pop	{r7, pc}
 8013f62:	bf00      	nop
 8013f64:	20001374 	.word	0x20001374

08013f68 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8013f68:	b480      	push	{r7}
 8013f6a:	b087      	sub	sp, #28
 8013f6c:	af00      	add	r7, sp, #0
 8013f6e:	60f8      	str	r0, [r7, #12]
 8013f70:	60b9      	str	r1, [r7, #8]
 8013f72:	4613      	mov	r3, r2
 8013f74:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8013f76:	2300      	movs	r3, #0
 8013f78:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8013f7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013f7e:	4618      	mov	r0, r3
 8013f80:	371c      	adds	r7, #28
 8013f82:	46bd      	mov	sp, r7
 8013f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f88:	4770      	bx	lr
	...

08013f8c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013f8c:	b480      	push	{r7}
 8013f8e:	b083      	sub	sp, #12
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	4603      	mov	r3, r0
 8013f94:	6039      	str	r1, [r7, #0]
 8013f96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013f98:	683b      	ldr	r3, [r7, #0]
 8013f9a:	2212      	movs	r2, #18
 8013f9c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8013f9e:	4b03      	ldr	r3, [pc, #12]	; (8013fac <USBD_FS_DeviceDescriptor+0x20>)
}
 8013fa0:	4618      	mov	r0, r3
 8013fa2:	370c      	adds	r7, #12
 8013fa4:	46bd      	mov	sp, r7
 8013fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013faa:	4770      	bx	lr
 8013fac:	200000f0 	.word	0x200000f0

08013fb0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013fb0:	b480      	push	{r7}
 8013fb2:	b083      	sub	sp, #12
 8013fb4:	af00      	add	r7, sp, #0
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	6039      	str	r1, [r7, #0]
 8013fba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013fbc:	683b      	ldr	r3, [r7, #0]
 8013fbe:	2204      	movs	r2, #4
 8013fc0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013fc2:	4b03      	ldr	r3, [pc, #12]	; (8013fd0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	370c      	adds	r7, #12
 8013fc8:	46bd      	mov	sp, r7
 8013fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fce:	4770      	bx	lr
 8013fd0:	20000110 	.word	0x20000110

08013fd4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013fd4:	b580      	push	{r7, lr}
 8013fd6:	b082      	sub	sp, #8
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	4603      	mov	r3, r0
 8013fdc:	6039      	str	r1, [r7, #0]
 8013fde:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013fe0:	79fb      	ldrb	r3, [r7, #7]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d105      	bne.n	8013ff2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013fe6:	683a      	ldr	r2, [r7, #0]
 8013fe8:	4907      	ldr	r1, [pc, #28]	; (8014008 <USBD_FS_ProductStrDescriptor+0x34>)
 8013fea:	4808      	ldr	r0, [pc, #32]	; (801400c <USBD_FS_ProductStrDescriptor+0x38>)
 8013fec:	f7ff f898 	bl	8013120 <USBD_GetString>
 8013ff0:	e004      	b.n	8013ffc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013ff2:	683a      	ldr	r2, [r7, #0]
 8013ff4:	4904      	ldr	r1, [pc, #16]	; (8014008 <USBD_FS_ProductStrDescriptor+0x34>)
 8013ff6:	4805      	ldr	r0, [pc, #20]	; (801400c <USBD_FS_ProductStrDescriptor+0x38>)
 8013ff8:	f7ff f892 	bl	8013120 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013ffc:	4b02      	ldr	r3, [pc, #8]	; (8014008 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013ffe:	4618      	mov	r0, r3
 8014000:	3708      	adds	r7, #8
 8014002:	46bd      	mov	sp, r7
 8014004:	bd80      	pop	{r7, pc}
 8014006:	bf00      	nop
 8014008:	20001e50 	.word	0x20001e50
 801400c:	0801b0bc 	.word	0x0801b0bc

08014010 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014010:	b580      	push	{r7, lr}
 8014012:	b082      	sub	sp, #8
 8014014:	af00      	add	r7, sp, #0
 8014016:	4603      	mov	r3, r0
 8014018:	6039      	str	r1, [r7, #0]
 801401a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801401c:	683a      	ldr	r2, [r7, #0]
 801401e:	4904      	ldr	r1, [pc, #16]	; (8014030 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014020:	4804      	ldr	r0, [pc, #16]	; (8014034 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014022:	f7ff f87d 	bl	8013120 <USBD_GetString>
  return USBD_StrDesc;
 8014026:	4b02      	ldr	r3, [pc, #8]	; (8014030 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014028:	4618      	mov	r0, r3
 801402a:	3708      	adds	r7, #8
 801402c:	46bd      	mov	sp, r7
 801402e:	bd80      	pop	{r7, pc}
 8014030:	20001e50 	.word	0x20001e50
 8014034:	0801b0c8 	.word	0x0801b0c8

08014038 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014038:	b580      	push	{r7, lr}
 801403a:	b082      	sub	sp, #8
 801403c:	af00      	add	r7, sp, #0
 801403e:	4603      	mov	r3, r0
 8014040:	6039      	str	r1, [r7, #0]
 8014042:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014044:	683b      	ldr	r3, [r7, #0]
 8014046:	221a      	movs	r2, #26
 8014048:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801404a:	f000 f855 	bl	80140f8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801404e:	4b02      	ldr	r3, [pc, #8]	; (8014058 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014050:	4618      	mov	r0, r3
 8014052:	3708      	adds	r7, #8
 8014054:	46bd      	mov	sp, r7
 8014056:	bd80      	pop	{r7, pc}
 8014058:	20000114 	.word	0x20000114

0801405c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b082      	sub	sp, #8
 8014060:	af00      	add	r7, sp, #0
 8014062:	4603      	mov	r3, r0
 8014064:	6039      	str	r1, [r7, #0]
 8014066:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014068:	79fb      	ldrb	r3, [r7, #7]
 801406a:	2b00      	cmp	r3, #0
 801406c:	d105      	bne.n	801407a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801406e:	683a      	ldr	r2, [r7, #0]
 8014070:	4907      	ldr	r1, [pc, #28]	; (8014090 <USBD_FS_ConfigStrDescriptor+0x34>)
 8014072:	4808      	ldr	r0, [pc, #32]	; (8014094 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014074:	f7ff f854 	bl	8013120 <USBD_GetString>
 8014078:	e004      	b.n	8014084 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801407a:	683a      	ldr	r2, [r7, #0]
 801407c:	4904      	ldr	r1, [pc, #16]	; (8014090 <USBD_FS_ConfigStrDescriptor+0x34>)
 801407e:	4805      	ldr	r0, [pc, #20]	; (8014094 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014080:	f7ff f84e 	bl	8013120 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014084:	4b02      	ldr	r3, [pc, #8]	; (8014090 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8014086:	4618      	mov	r0, r3
 8014088:	3708      	adds	r7, #8
 801408a:	46bd      	mov	sp, r7
 801408c:	bd80      	pop	{r7, pc}
 801408e:	bf00      	nop
 8014090:	20001e50 	.word	0x20001e50
 8014094:	0801b0dc 	.word	0x0801b0dc

08014098 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014098:	b580      	push	{r7, lr}
 801409a:	b082      	sub	sp, #8
 801409c:	af00      	add	r7, sp, #0
 801409e:	4603      	mov	r3, r0
 80140a0:	6039      	str	r1, [r7, #0]
 80140a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80140a4:	79fb      	ldrb	r3, [r7, #7]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d105      	bne.n	80140b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80140aa:	683a      	ldr	r2, [r7, #0]
 80140ac:	4907      	ldr	r1, [pc, #28]	; (80140cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80140ae:	4808      	ldr	r0, [pc, #32]	; (80140d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80140b0:	f7ff f836 	bl	8013120 <USBD_GetString>
 80140b4:	e004      	b.n	80140c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80140b6:	683a      	ldr	r2, [r7, #0]
 80140b8:	4904      	ldr	r1, [pc, #16]	; (80140cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80140ba:	4805      	ldr	r0, [pc, #20]	; (80140d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80140bc:	f7ff f830 	bl	8013120 <USBD_GetString>
  }
  return USBD_StrDesc;
 80140c0:	4b02      	ldr	r3, [pc, #8]	; (80140cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80140c2:	4618      	mov	r0, r3
 80140c4:	3708      	adds	r7, #8
 80140c6:	46bd      	mov	sp, r7
 80140c8:	bd80      	pop	{r7, pc}
 80140ca:	bf00      	nop
 80140cc:	20001e50 	.word	0x20001e50
 80140d0:	0801b0e8 	.word	0x0801b0e8

080140d4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80140d4:	b480      	push	{r7}
 80140d6:	b083      	sub	sp, #12
 80140d8:	af00      	add	r7, sp, #0
 80140da:	4603      	mov	r3, r0
 80140dc:	6039      	str	r1, [r7, #0]
 80140de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80140e0:	683b      	ldr	r3, [r7, #0]
 80140e2:	220c      	movs	r2, #12
 80140e4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80140e6:	4b03      	ldr	r3, [pc, #12]	; (80140f4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80140e8:	4618      	mov	r0, r3
 80140ea:	370c      	adds	r7, #12
 80140ec:	46bd      	mov	sp, r7
 80140ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140f2:	4770      	bx	lr
 80140f4:	20000104 	.word	0x20000104

080140f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80140f8:	b580      	push	{r7, lr}
 80140fa:	b084      	sub	sp, #16
 80140fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80140fe:	4b0f      	ldr	r3, [pc, #60]	; (801413c <Get_SerialNum+0x44>)
 8014100:	681b      	ldr	r3, [r3, #0]
 8014102:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014104:	4b0e      	ldr	r3, [pc, #56]	; (8014140 <Get_SerialNum+0x48>)
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801410a:	4b0e      	ldr	r3, [pc, #56]	; (8014144 <Get_SerialNum+0x4c>)
 801410c:	681b      	ldr	r3, [r3, #0]
 801410e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014110:	68fa      	ldr	r2, [r7, #12]
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	4413      	add	r3, r2
 8014116:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014118:	68fb      	ldr	r3, [r7, #12]
 801411a:	2b00      	cmp	r3, #0
 801411c:	d009      	beq.n	8014132 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801411e:	2208      	movs	r2, #8
 8014120:	4909      	ldr	r1, [pc, #36]	; (8014148 <Get_SerialNum+0x50>)
 8014122:	68f8      	ldr	r0, [r7, #12]
 8014124:	f000 f814 	bl	8014150 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014128:	2204      	movs	r2, #4
 801412a:	4908      	ldr	r1, [pc, #32]	; (801414c <Get_SerialNum+0x54>)
 801412c:	68b8      	ldr	r0, [r7, #8]
 801412e:	f000 f80f 	bl	8014150 <IntToUnicode>
  }
}
 8014132:	bf00      	nop
 8014134:	3710      	adds	r7, #16
 8014136:	46bd      	mov	sp, r7
 8014138:	bd80      	pop	{r7, pc}
 801413a:	bf00      	nop
 801413c:	1fff7590 	.word	0x1fff7590
 8014140:	1fff7594 	.word	0x1fff7594
 8014144:	1fff7598 	.word	0x1fff7598
 8014148:	20000116 	.word	0x20000116
 801414c:	20000126 	.word	0x20000126

08014150 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014150:	b480      	push	{r7}
 8014152:	b087      	sub	sp, #28
 8014154:	af00      	add	r7, sp, #0
 8014156:	60f8      	str	r0, [r7, #12]
 8014158:	60b9      	str	r1, [r7, #8]
 801415a:	4613      	mov	r3, r2
 801415c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801415e:	2300      	movs	r3, #0
 8014160:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014162:	2300      	movs	r3, #0
 8014164:	75fb      	strb	r3, [r7, #23]
 8014166:	e027      	b.n	80141b8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	0f1b      	lsrs	r3, r3, #28
 801416c:	2b09      	cmp	r3, #9
 801416e:	d80b      	bhi.n	8014188 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014170:	68fb      	ldr	r3, [r7, #12]
 8014172:	0f1b      	lsrs	r3, r3, #28
 8014174:	b2da      	uxtb	r2, r3
 8014176:	7dfb      	ldrb	r3, [r7, #23]
 8014178:	005b      	lsls	r3, r3, #1
 801417a:	4619      	mov	r1, r3
 801417c:	68bb      	ldr	r3, [r7, #8]
 801417e:	440b      	add	r3, r1
 8014180:	3230      	adds	r2, #48	; 0x30
 8014182:	b2d2      	uxtb	r2, r2
 8014184:	701a      	strb	r2, [r3, #0]
 8014186:	e00a      	b.n	801419e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014188:	68fb      	ldr	r3, [r7, #12]
 801418a:	0f1b      	lsrs	r3, r3, #28
 801418c:	b2da      	uxtb	r2, r3
 801418e:	7dfb      	ldrb	r3, [r7, #23]
 8014190:	005b      	lsls	r3, r3, #1
 8014192:	4619      	mov	r1, r3
 8014194:	68bb      	ldr	r3, [r7, #8]
 8014196:	440b      	add	r3, r1
 8014198:	3237      	adds	r2, #55	; 0x37
 801419a:	b2d2      	uxtb	r2, r2
 801419c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	011b      	lsls	r3, r3, #4
 80141a2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80141a4:	7dfb      	ldrb	r3, [r7, #23]
 80141a6:	005b      	lsls	r3, r3, #1
 80141a8:	3301      	adds	r3, #1
 80141aa:	68ba      	ldr	r2, [r7, #8]
 80141ac:	4413      	add	r3, r2
 80141ae:	2200      	movs	r2, #0
 80141b0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80141b2:	7dfb      	ldrb	r3, [r7, #23]
 80141b4:	3301      	adds	r3, #1
 80141b6:	75fb      	strb	r3, [r7, #23]
 80141b8:	7dfa      	ldrb	r2, [r7, #23]
 80141ba:	79fb      	ldrb	r3, [r7, #7]
 80141bc:	429a      	cmp	r2, r3
 80141be:	d3d3      	bcc.n	8014168 <IntToUnicode+0x18>
  }
}
 80141c0:	bf00      	nop
 80141c2:	bf00      	nop
 80141c4:	371c      	adds	r7, #28
 80141c6:	46bd      	mov	sp, r7
 80141c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141cc:	4770      	bx	lr
	...

080141d0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80141d0:	b580      	push	{r7, lr}
 80141d2:	b084      	sub	sp, #16
 80141d4:	af00      	add	r7, sp, #0
 80141d6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	4a0d      	ldr	r2, [pc, #52]	; (8014214 <HAL_PCD_MspInit+0x44>)
 80141de:	4293      	cmp	r3, r2
 80141e0:	d113      	bne.n	801420a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80141e2:	4b0d      	ldr	r3, [pc, #52]	; (8014218 <HAL_PCD_MspInit+0x48>)
 80141e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80141e6:	4a0c      	ldr	r2, [pc, #48]	; (8014218 <HAL_PCD_MspInit+0x48>)
 80141e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80141ec:	6593      	str	r3, [r2, #88]	; 0x58
 80141ee:	4b0a      	ldr	r3, [pc, #40]	; (8014218 <HAL_PCD_MspInit+0x48>)
 80141f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80141f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80141f6:	60fb      	str	r3, [r7, #12]
 80141f8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 80141fa:	2200      	movs	r2, #0
 80141fc:	2100      	movs	r1, #0
 80141fe:	2043      	movs	r0, #67	; 0x43
 8014200:	f7f3 fca7 	bl	8007b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8014204:	2043      	movs	r0, #67	; 0x43
 8014206:	f7f3 fcc0 	bl	8007b8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801420a:	bf00      	nop
 801420c:	3710      	adds	r7, #16
 801420e:	46bd      	mov	sp, r7
 8014210:	bd80      	pop	{r7, pc}
 8014212:	bf00      	nop
 8014214:	40006800 	.word	0x40006800
 8014218:	40021000 	.word	0x40021000

0801421c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801421c:	b580      	push	{r7, lr}
 801421e:	b082      	sub	sp, #8
 8014220:	af00      	add	r7, sp, #0
 8014222:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	f8d3 22f4 	ldr.w	r2, [r3, #756]	; 0x2f4
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8014230:	4619      	mov	r1, r3
 8014232:	4610      	mov	r0, r2
 8014234:	f7fd fe77 	bl	8011f26 <USBD_LL_SetupStage>
}
 8014238:	bf00      	nop
 801423a:	3708      	adds	r7, #8
 801423c:	46bd      	mov	sp, r7
 801423e:	bd80      	pop	{r7, pc}

08014240 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014240:	b580      	push	{r7, lr}
 8014242:	b082      	sub	sp, #8
 8014244:	af00      	add	r7, sp, #0
 8014246:	6078      	str	r0, [r7, #4]
 8014248:	460b      	mov	r3, r1
 801424a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	f8d3 02f4 	ldr.w	r0, [r3, #756]	; 0x2f4
 8014252:	78fa      	ldrb	r2, [r7, #3]
 8014254:	6879      	ldr	r1, [r7, #4]
 8014256:	4613      	mov	r3, r2
 8014258:	009b      	lsls	r3, r3, #2
 801425a:	4413      	add	r3, r2
 801425c:	00db      	lsls	r3, r3, #3
 801425e:	440b      	add	r3, r1
 8014260:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8014264:	681a      	ldr	r2, [r3, #0]
 8014266:	78fb      	ldrb	r3, [r7, #3]
 8014268:	4619      	mov	r1, r3
 801426a:	f7fd feb1 	bl	8011fd0 <USBD_LL_DataOutStage>
}
 801426e:	bf00      	nop
 8014270:	3708      	adds	r7, #8
 8014272:	46bd      	mov	sp, r7
 8014274:	bd80      	pop	{r7, pc}

08014276 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014276:	b580      	push	{r7, lr}
 8014278:	b082      	sub	sp, #8
 801427a:	af00      	add	r7, sp, #0
 801427c:	6078      	str	r0, [r7, #4]
 801427e:	460b      	mov	r3, r1
 8014280:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	f8d3 02f4 	ldr.w	r0, [r3, #756]	; 0x2f4
 8014288:	78fa      	ldrb	r2, [r7, #3]
 801428a:	6879      	ldr	r1, [r7, #4]
 801428c:	4613      	mov	r3, r2
 801428e:	009b      	lsls	r3, r3, #2
 8014290:	4413      	add	r3, r2
 8014292:	00db      	lsls	r3, r3, #3
 8014294:	440b      	add	r3, r1
 8014296:	333c      	adds	r3, #60	; 0x3c
 8014298:	681a      	ldr	r2, [r3, #0]
 801429a:	78fb      	ldrb	r3, [r7, #3]
 801429c:	4619      	mov	r1, r3
 801429e:	f7fd ff4a 	bl	8012136 <USBD_LL_DataInStage>
}
 80142a2:	bf00      	nop
 80142a4:	3708      	adds	r7, #8
 80142a6:	46bd      	mov	sp, r7
 80142a8:	bd80      	pop	{r7, pc}

080142aa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80142aa:	b580      	push	{r7, lr}
 80142ac:	b082      	sub	sp, #8
 80142ae:	af00      	add	r7, sp, #0
 80142b0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 80142b8:	4618      	mov	r0, r3
 80142ba:	f7fe f884 	bl	80123c6 <USBD_LL_SOF>
}
 80142be:	bf00      	nop
 80142c0:	3708      	adds	r7, #8
 80142c2:	46bd      	mov	sp, r7
 80142c4:	bd80      	pop	{r7, pc}

080142c6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80142c6:	b580      	push	{r7, lr}
 80142c8:	b084      	sub	sp, #16
 80142ca:	af00      	add	r7, sp, #0
 80142cc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80142ce:	2301      	movs	r3, #1
 80142d0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	689b      	ldr	r3, [r3, #8]
 80142d6:	2b02      	cmp	r3, #2
 80142d8:	d001      	beq.n	80142de <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80142da:	f7ed fbe8 	bl	8001aae <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 80142e4:	7bfa      	ldrb	r2, [r7, #15]
 80142e6:	4611      	mov	r1, r2
 80142e8:	4618      	mov	r0, r3
 80142ea:	f7fe f828 	bl	801233e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 80142f4:	4618      	mov	r0, r3
 80142f6:	f7fd ffd0 	bl	801229a <USBD_LL_Reset>
}
 80142fa:	bf00      	nop
 80142fc:	3710      	adds	r7, #16
 80142fe:	46bd      	mov	sp, r7
 8014300:	bd80      	pop	{r7, pc}
	...

08014304 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014304:	b580      	push	{r7, lr}
 8014306:	b082      	sub	sp, #8
 8014308:	af00      	add	r7, sp, #0
 801430a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8014312:	4618      	mov	r0, r3
 8014314:	f7fe f823 	bl	801235e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	699b      	ldr	r3, [r3, #24]
 801431c:	2b00      	cmp	r3, #0
 801431e:	d005      	beq.n	801432c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014320:	4b04      	ldr	r3, [pc, #16]	; (8014334 <HAL_PCD_SuspendCallback+0x30>)
 8014322:	691b      	ldr	r3, [r3, #16]
 8014324:	4a03      	ldr	r2, [pc, #12]	; (8014334 <HAL_PCD_SuspendCallback+0x30>)
 8014326:	f043 0306 	orr.w	r3, r3, #6
 801432a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801432c:	bf00      	nop
 801432e:	3708      	adds	r7, #8
 8014330:	46bd      	mov	sp, r7
 8014332:	bd80      	pop	{r7, pc}
 8014334:	e000ed00 	.word	0xe000ed00

08014338 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014338:	b580      	push	{r7, lr}
 801433a:	b082      	sub	sp, #8
 801433c:	af00      	add	r7, sp, #0
 801433e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	699b      	ldr	r3, [r3, #24]
 8014344:	2b00      	cmp	r3, #0
 8014346:	d007      	beq.n	8014358 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014348:	4b08      	ldr	r3, [pc, #32]	; (801436c <HAL_PCD_ResumeCallback+0x34>)
 801434a:	691b      	ldr	r3, [r3, #16]
 801434c:	4a07      	ldr	r2, [pc, #28]	; (801436c <HAL_PCD_ResumeCallback+0x34>)
 801434e:	f023 0306 	bic.w	r3, r3, #6
 8014352:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8014354:	f000 fab6 	bl	80148c4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 801435e:	4618      	mov	r0, r3
 8014360:	f7fe f819 	bl	8012396 <USBD_LL_Resume>
}
 8014364:	bf00      	nop
 8014366:	3708      	adds	r7, #8
 8014368:	46bd      	mov	sp, r7
 801436a:	bd80      	pop	{r7, pc}
 801436c:	e000ed00 	.word	0xe000ed00

08014370 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014370:	b580      	push	{r7, lr}
 8014372:	b082      	sub	sp, #8
 8014374:	af00      	add	r7, sp, #0
 8014376:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8014378:	f7f6 fb04 	bl	800a984 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 801437c:	4a2b      	ldr	r2, [pc, #172]	; (801442c <USBD_LL_Init+0xbc>)
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	f8c2 32f4 	str.w	r3, [r2, #756]	; 0x2f4
  pdev->pData = &hpcd_USB_FS;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	4a29      	ldr	r2, [pc, #164]	; (801442c <USBD_LL_Init+0xbc>)
 8014388:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_FS.Instance = USB;
 801438c:	4b27      	ldr	r3, [pc, #156]	; (801442c <USBD_LL_Init+0xbc>)
 801438e:	4a28      	ldr	r2, [pc, #160]	; (8014430 <USBD_LL_Init+0xc0>)
 8014390:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8014392:	4b26      	ldr	r3, [pc, #152]	; (801442c <USBD_LL_Init+0xbc>)
 8014394:	2208      	movs	r2, #8
 8014396:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8014398:	4b24      	ldr	r3, [pc, #144]	; (801442c <USBD_LL_Init+0xbc>)
 801439a:	2202      	movs	r2, #2
 801439c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801439e:	4b23      	ldr	r3, [pc, #140]	; (801442c <USBD_LL_Init+0xbc>)
 80143a0:	2202      	movs	r2, #2
 80143a2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80143a4:	4b21      	ldr	r3, [pc, #132]	; (801442c <USBD_LL_Init+0xbc>)
 80143a6:	2200      	movs	r2, #0
 80143a8:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80143aa:	4b20      	ldr	r3, [pc, #128]	; (801442c <USBD_LL_Init+0xbc>)
 80143ac:	2200      	movs	r2, #0
 80143ae:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80143b0:	4b1e      	ldr	r3, [pc, #120]	; (801442c <USBD_LL_Init+0xbc>)
 80143b2:	2200      	movs	r2, #0
 80143b4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80143b6:	4b1d      	ldr	r3, [pc, #116]	; (801442c <USBD_LL_Init+0xbc>)
 80143b8:	2200      	movs	r2, #0
 80143ba:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80143bc:	481b      	ldr	r0, [pc, #108]	; (801442c <USBD_LL_Init+0xbc>)
 80143be:	f7f4 fcff 	bl	8008dc0 <HAL_PCD_Init>
 80143c2:	4603      	mov	r3, r0
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	d001      	beq.n	80143cc <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 80143c8:	f7ed fb71 	bl	8001aae <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80143d2:	2318      	movs	r3, #24
 80143d4:	2200      	movs	r2, #0
 80143d6:	2100      	movs	r1, #0
 80143d8:	f7f6 fa03 	bl	800a7e2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80143dc:	687b      	ldr	r3, [r7, #4]
 80143de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80143e2:	2358      	movs	r3, #88	; 0x58
 80143e4:	2200      	movs	r2, #0
 80143e6:	2180      	movs	r1, #128	; 0x80
 80143e8:	f7f6 f9fb 	bl	800a7e2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80143f2:	23c0      	movs	r3, #192	; 0xc0
 80143f4:	2200      	movs	r2, #0
 80143f6:	2181      	movs	r1, #129	; 0x81
 80143f8:	f7f6 f9f3 	bl	800a7e2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8014402:	f44f 7388 	mov.w	r3, #272	; 0x110
 8014406:	2200      	movs	r2, #0
 8014408:	2101      	movs	r1, #1
 801440a:	f7f6 f9ea 	bl	800a7e2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8014414:	f44f 7380 	mov.w	r3, #256	; 0x100
 8014418:	2200      	movs	r2, #0
 801441a:	2182      	movs	r1, #130	; 0x82
 801441c:	f7f6 f9e1 	bl	800a7e2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8014420:	2300      	movs	r3, #0
}
 8014422:	4618      	mov	r0, r3
 8014424:	3708      	adds	r7, #8
 8014426:	46bd      	mov	sp, r7
 8014428:	bd80      	pop	{r7, pc}
 801442a:	bf00      	nop
 801442c:	20002050 	.word	0x20002050
 8014430:	40006800 	.word	0x40006800

08014434 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014434:	b580      	push	{r7, lr}
 8014436:	b084      	sub	sp, #16
 8014438:	af00      	add	r7, sp, #0
 801443a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801443c:	2300      	movs	r3, #0
 801443e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014440:	2300      	movs	r3, #0
 8014442:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801444a:	4618      	mov	r0, r3
 801444c:	f7f4 fdbe 	bl	8008fcc <HAL_PCD_Start>
 8014450:	4603      	mov	r3, r0
 8014452:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014454:	7bbb      	ldrb	r3, [r7, #14]
 8014456:	2b03      	cmp	r3, #3
 8014458:	d816      	bhi.n	8014488 <USBD_LL_Start+0x54>
 801445a:	a201      	add	r2, pc, #4	; (adr r2, 8014460 <USBD_LL_Start+0x2c>)
 801445c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014460:	08014471 	.word	0x08014471
 8014464:	08014477 	.word	0x08014477
 8014468:	0801447d 	.word	0x0801447d
 801446c:	08014483 	.word	0x08014483
    case HAL_OK :
      usb_status = USBD_OK;
 8014470:	2300      	movs	r3, #0
 8014472:	73fb      	strb	r3, [r7, #15]
    break;
 8014474:	e00b      	b.n	801448e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014476:	2303      	movs	r3, #3
 8014478:	73fb      	strb	r3, [r7, #15]
    break;
 801447a:	e008      	b.n	801448e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801447c:	2301      	movs	r3, #1
 801447e:	73fb      	strb	r3, [r7, #15]
    break;
 8014480:	e005      	b.n	801448e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014482:	2303      	movs	r3, #3
 8014484:	73fb      	strb	r3, [r7, #15]
    break;
 8014486:	e002      	b.n	801448e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8014488:	2303      	movs	r3, #3
 801448a:	73fb      	strb	r3, [r7, #15]
    break;
 801448c:	bf00      	nop
  }
  return usb_status;
 801448e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014490:	4618      	mov	r0, r3
 8014492:	3710      	adds	r7, #16
 8014494:	46bd      	mov	sp, r7
 8014496:	bd80      	pop	{r7, pc}

08014498 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014498:	b580      	push	{r7, lr}
 801449a:	b084      	sub	sp, #16
 801449c:	af00      	add	r7, sp, #0
 801449e:	6078      	str	r0, [r7, #4]
 80144a0:	4608      	mov	r0, r1
 80144a2:	4611      	mov	r1, r2
 80144a4:	461a      	mov	r2, r3
 80144a6:	4603      	mov	r3, r0
 80144a8:	70fb      	strb	r3, [r7, #3]
 80144aa:	460b      	mov	r3, r1
 80144ac:	70bb      	strb	r3, [r7, #2]
 80144ae:	4613      	mov	r3, r2
 80144b0:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80144b2:	2300      	movs	r3, #0
 80144b4:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80144b6:	2300      	movs	r3, #0
 80144b8:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80144c0:	78bb      	ldrb	r3, [r7, #2]
 80144c2:	883a      	ldrh	r2, [r7, #0]
 80144c4:	78f9      	ldrb	r1, [r7, #3]
 80144c6:	f7f4 feef 	bl	80092a8 <HAL_PCD_EP_Open>
 80144ca:	4603      	mov	r3, r0
 80144cc:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80144ce:	7bbb      	ldrb	r3, [r7, #14]
 80144d0:	2b03      	cmp	r3, #3
 80144d2:	d817      	bhi.n	8014504 <USBD_LL_OpenEP+0x6c>
 80144d4:	a201      	add	r2, pc, #4	; (adr r2, 80144dc <USBD_LL_OpenEP+0x44>)
 80144d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144da:	bf00      	nop
 80144dc:	080144ed 	.word	0x080144ed
 80144e0:	080144f3 	.word	0x080144f3
 80144e4:	080144f9 	.word	0x080144f9
 80144e8:	080144ff 	.word	0x080144ff
    case HAL_OK :
      usb_status = USBD_OK;
 80144ec:	2300      	movs	r3, #0
 80144ee:	73fb      	strb	r3, [r7, #15]
    break;
 80144f0:	e00b      	b.n	801450a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80144f2:	2303      	movs	r3, #3
 80144f4:	73fb      	strb	r3, [r7, #15]
    break;
 80144f6:	e008      	b.n	801450a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80144f8:	2301      	movs	r3, #1
 80144fa:	73fb      	strb	r3, [r7, #15]
    break;
 80144fc:	e005      	b.n	801450a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80144fe:	2303      	movs	r3, #3
 8014500:	73fb      	strb	r3, [r7, #15]
    break;
 8014502:	e002      	b.n	801450a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8014504:	2303      	movs	r3, #3
 8014506:	73fb      	strb	r3, [r7, #15]
    break;
 8014508:	bf00      	nop
  }
  return usb_status;
 801450a:	7bfb      	ldrb	r3, [r7, #15]
}
 801450c:	4618      	mov	r0, r3
 801450e:	3710      	adds	r7, #16
 8014510:	46bd      	mov	sp, r7
 8014512:	bd80      	pop	{r7, pc}

08014514 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014514:	b580      	push	{r7, lr}
 8014516:	b084      	sub	sp, #16
 8014518:	af00      	add	r7, sp, #0
 801451a:	6078      	str	r0, [r7, #4]
 801451c:	460b      	mov	r3, r1
 801451e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014520:	2300      	movs	r3, #0
 8014522:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014524:	2300      	movs	r3, #0
 8014526:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801452e:	78fa      	ldrb	r2, [r7, #3]
 8014530:	4611      	mov	r1, r2
 8014532:	4618      	mov	r0, r3
 8014534:	f7f4 ff15 	bl	8009362 <HAL_PCD_EP_Close>
 8014538:	4603      	mov	r3, r0
 801453a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801453c:	7bbb      	ldrb	r3, [r7, #14]
 801453e:	2b03      	cmp	r3, #3
 8014540:	d816      	bhi.n	8014570 <USBD_LL_CloseEP+0x5c>
 8014542:	a201      	add	r2, pc, #4	; (adr r2, 8014548 <USBD_LL_CloseEP+0x34>)
 8014544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014548:	08014559 	.word	0x08014559
 801454c:	0801455f 	.word	0x0801455f
 8014550:	08014565 	.word	0x08014565
 8014554:	0801456b 	.word	0x0801456b
    case HAL_OK :
      usb_status = USBD_OK;
 8014558:	2300      	movs	r3, #0
 801455a:	73fb      	strb	r3, [r7, #15]
    break;
 801455c:	e00b      	b.n	8014576 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801455e:	2303      	movs	r3, #3
 8014560:	73fb      	strb	r3, [r7, #15]
    break;
 8014562:	e008      	b.n	8014576 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014564:	2301      	movs	r3, #1
 8014566:	73fb      	strb	r3, [r7, #15]
    break;
 8014568:	e005      	b.n	8014576 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801456a:	2303      	movs	r3, #3
 801456c:	73fb      	strb	r3, [r7, #15]
    break;
 801456e:	e002      	b.n	8014576 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014570:	2303      	movs	r3, #3
 8014572:	73fb      	strb	r3, [r7, #15]
    break;
 8014574:	bf00      	nop
  }
  return usb_status;
 8014576:	7bfb      	ldrb	r3, [r7, #15]
}
 8014578:	4618      	mov	r0, r3
 801457a:	3710      	adds	r7, #16
 801457c:	46bd      	mov	sp, r7
 801457e:	bd80      	pop	{r7, pc}

08014580 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014580:	b580      	push	{r7, lr}
 8014582:	b084      	sub	sp, #16
 8014584:	af00      	add	r7, sp, #0
 8014586:	6078      	str	r0, [r7, #4]
 8014588:	460b      	mov	r3, r1
 801458a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801458c:	2300      	movs	r3, #0
 801458e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014590:	2300      	movs	r3, #0
 8014592:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801459a:	78fa      	ldrb	r2, [r7, #3]
 801459c:	4611      	mov	r1, r2
 801459e:	4618      	mov	r0, r3
 80145a0:	f7f4 ffa7 	bl	80094f2 <HAL_PCD_EP_SetStall>
 80145a4:	4603      	mov	r3, r0
 80145a6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80145a8:	7bbb      	ldrb	r3, [r7, #14]
 80145aa:	2b03      	cmp	r3, #3
 80145ac:	d816      	bhi.n	80145dc <USBD_LL_StallEP+0x5c>
 80145ae:	a201      	add	r2, pc, #4	; (adr r2, 80145b4 <USBD_LL_StallEP+0x34>)
 80145b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145b4:	080145c5 	.word	0x080145c5
 80145b8:	080145cb 	.word	0x080145cb
 80145bc:	080145d1 	.word	0x080145d1
 80145c0:	080145d7 	.word	0x080145d7
    case HAL_OK :
      usb_status = USBD_OK;
 80145c4:	2300      	movs	r3, #0
 80145c6:	73fb      	strb	r3, [r7, #15]
    break;
 80145c8:	e00b      	b.n	80145e2 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80145ca:	2303      	movs	r3, #3
 80145cc:	73fb      	strb	r3, [r7, #15]
    break;
 80145ce:	e008      	b.n	80145e2 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80145d0:	2301      	movs	r3, #1
 80145d2:	73fb      	strb	r3, [r7, #15]
    break;
 80145d4:	e005      	b.n	80145e2 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80145d6:	2303      	movs	r3, #3
 80145d8:	73fb      	strb	r3, [r7, #15]
    break;
 80145da:	e002      	b.n	80145e2 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80145dc:	2303      	movs	r3, #3
 80145de:	73fb      	strb	r3, [r7, #15]
    break;
 80145e0:	bf00      	nop
  }
  return usb_status;
 80145e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80145e4:	4618      	mov	r0, r3
 80145e6:	3710      	adds	r7, #16
 80145e8:	46bd      	mov	sp, r7
 80145ea:	bd80      	pop	{r7, pc}

080145ec <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80145ec:	b580      	push	{r7, lr}
 80145ee:	b084      	sub	sp, #16
 80145f0:	af00      	add	r7, sp, #0
 80145f2:	6078      	str	r0, [r7, #4]
 80145f4:	460b      	mov	r3, r1
 80145f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80145f8:	2300      	movs	r3, #0
 80145fa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80145fc:	2300      	movs	r3, #0
 80145fe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8014606:	78fa      	ldrb	r2, [r7, #3]
 8014608:	4611      	mov	r1, r2
 801460a:	4618      	mov	r0, r3
 801460c:	f7f4 ffd1 	bl	80095b2 <HAL_PCD_EP_ClrStall>
 8014610:	4603      	mov	r3, r0
 8014612:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014614:	7bbb      	ldrb	r3, [r7, #14]
 8014616:	2b03      	cmp	r3, #3
 8014618:	d816      	bhi.n	8014648 <USBD_LL_ClearStallEP+0x5c>
 801461a:	a201      	add	r2, pc, #4	; (adr r2, 8014620 <USBD_LL_ClearStallEP+0x34>)
 801461c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014620:	08014631 	.word	0x08014631
 8014624:	08014637 	.word	0x08014637
 8014628:	0801463d 	.word	0x0801463d
 801462c:	08014643 	.word	0x08014643
    case HAL_OK :
      usb_status = USBD_OK;
 8014630:	2300      	movs	r3, #0
 8014632:	73fb      	strb	r3, [r7, #15]
    break;
 8014634:	e00b      	b.n	801464e <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014636:	2303      	movs	r3, #3
 8014638:	73fb      	strb	r3, [r7, #15]
    break;
 801463a:	e008      	b.n	801464e <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801463c:	2301      	movs	r3, #1
 801463e:	73fb      	strb	r3, [r7, #15]
    break;
 8014640:	e005      	b.n	801464e <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014642:	2303      	movs	r3, #3
 8014644:	73fb      	strb	r3, [r7, #15]
    break;
 8014646:	e002      	b.n	801464e <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014648:	2303      	movs	r3, #3
 801464a:	73fb      	strb	r3, [r7, #15]
    break;
 801464c:	bf00      	nop
  }
  return usb_status;
 801464e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014650:	4618      	mov	r0, r3
 8014652:	3710      	adds	r7, #16
 8014654:	46bd      	mov	sp, r7
 8014656:	bd80      	pop	{r7, pc}

08014658 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014658:	b480      	push	{r7}
 801465a:	b085      	sub	sp, #20
 801465c:	af00      	add	r7, sp, #0
 801465e:	6078      	str	r0, [r7, #4]
 8014660:	460b      	mov	r3, r1
 8014662:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801466a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801466c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014670:	2b00      	cmp	r3, #0
 8014672:	da0c      	bge.n	801468e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014674:	78fb      	ldrb	r3, [r7, #3]
 8014676:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801467a:	68f9      	ldr	r1, [r7, #12]
 801467c:	1c5a      	adds	r2, r3, #1
 801467e:	4613      	mov	r3, r2
 8014680:	009b      	lsls	r3, r3, #2
 8014682:	4413      	add	r3, r2
 8014684:	00db      	lsls	r3, r3, #3
 8014686:	440b      	add	r3, r1
 8014688:	3302      	adds	r3, #2
 801468a:	781b      	ldrb	r3, [r3, #0]
 801468c:	e00b      	b.n	80146a6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801468e:	78fb      	ldrb	r3, [r7, #3]
 8014690:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014694:	68f9      	ldr	r1, [r7, #12]
 8014696:	4613      	mov	r3, r2
 8014698:	009b      	lsls	r3, r3, #2
 801469a:	4413      	add	r3, r2
 801469c:	00db      	lsls	r3, r3, #3
 801469e:	440b      	add	r3, r1
 80146a0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80146a4:	781b      	ldrb	r3, [r3, #0]
  }
}
 80146a6:	4618      	mov	r0, r3
 80146a8:	3714      	adds	r7, #20
 80146aa:	46bd      	mov	sp, r7
 80146ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146b0:	4770      	bx	lr
	...

080146b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80146b4:	b580      	push	{r7, lr}
 80146b6:	b084      	sub	sp, #16
 80146b8:	af00      	add	r7, sp, #0
 80146ba:	6078      	str	r0, [r7, #4]
 80146bc:	460b      	mov	r3, r1
 80146be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80146c0:	2300      	movs	r3, #0
 80146c2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80146c4:	2300      	movs	r3, #0
 80146c6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80146ce:	78fa      	ldrb	r2, [r7, #3]
 80146d0:	4611      	mov	r1, r2
 80146d2:	4618      	mov	r0, r3
 80146d4:	f7f4 fdc3 	bl	800925e <HAL_PCD_SetAddress>
 80146d8:	4603      	mov	r3, r0
 80146da:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80146dc:	7bbb      	ldrb	r3, [r7, #14]
 80146de:	2b03      	cmp	r3, #3
 80146e0:	d816      	bhi.n	8014710 <USBD_LL_SetUSBAddress+0x5c>
 80146e2:	a201      	add	r2, pc, #4	; (adr r2, 80146e8 <USBD_LL_SetUSBAddress+0x34>)
 80146e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146e8:	080146f9 	.word	0x080146f9
 80146ec:	080146ff 	.word	0x080146ff
 80146f0:	08014705 	.word	0x08014705
 80146f4:	0801470b 	.word	0x0801470b
    case HAL_OK :
      usb_status = USBD_OK;
 80146f8:	2300      	movs	r3, #0
 80146fa:	73fb      	strb	r3, [r7, #15]
    break;
 80146fc:	e00b      	b.n	8014716 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80146fe:	2303      	movs	r3, #3
 8014700:	73fb      	strb	r3, [r7, #15]
    break;
 8014702:	e008      	b.n	8014716 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014704:	2301      	movs	r3, #1
 8014706:	73fb      	strb	r3, [r7, #15]
    break;
 8014708:	e005      	b.n	8014716 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801470a:	2303      	movs	r3, #3
 801470c:	73fb      	strb	r3, [r7, #15]
    break;
 801470e:	e002      	b.n	8014716 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8014710:	2303      	movs	r3, #3
 8014712:	73fb      	strb	r3, [r7, #15]
    break;
 8014714:	bf00      	nop
  }
  return usb_status;
 8014716:	7bfb      	ldrb	r3, [r7, #15]
}
 8014718:	4618      	mov	r0, r3
 801471a:	3710      	adds	r7, #16
 801471c:	46bd      	mov	sp, r7
 801471e:	bd80      	pop	{r7, pc}

08014720 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014720:	b580      	push	{r7, lr}
 8014722:	b086      	sub	sp, #24
 8014724:	af00      	add	r7, sp, #0
 8014726:	60f8      	str	r0, [r7, #12]
 8014728:	607a      	str	r2, [r7, #4]
 801472a:	603b      	str	r3, [r7, #0]
 801472c:	460b      	mov	r3, r1
 801472e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014730:	2300      	movs	r3, #0
 8014732:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014734:	2300      	movs	r3, #0
 8014736:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014738:	68fb      	ldr	r3, [r7, #12]
 801473a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801473e:	7af9      	ldrb	r1, [r7, #11]
 8014740:	683b      	ldr	r3, [r7, #0]
 8014742:	687a      	ldr	r2, [r7, #4]
 8014744:	f7f4 fe9e 	bl	8009484 <HAL_PCD_EP_Transmit>
 8014748:	4603      	mov	r3, r0
 801474a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 801474c:	7dbb      	ldrb	r3, [r7, #22]
 801474e:	2b03      	cmp	r3, #3
 8014750:	d816      	bhi.n	8014780 <USBD_LL_Transmit+0x60>
 8014752:	a201      	add	r2, pc, #4	; (adr r2, 8014758 <USBD_LL_Transmit+0x38>)
 8014754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014758:	08014769 	.word	0x08014769
 801475c:	0801476f 	.word	0x0801476f
 8014760:	08014775 	.word	0x08014775
 8014764:	0801477b 	.word	0x0801477b
    case HAL_OK :
      usb_status = USBD_OK;
 8014768:	2300      	movs	r3, #0
 801476a:	75fb      	strb	r3, [r7, #23]
    break;
 801476c:	e00b      	b.n	8014786 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801476e:	2303      	movs	r3, #3
 8014770:	75fb      	strb	r3, [r7, #23]
    break;
 8014772:	e008      	b.n	8014786 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014774:	2301      	movs	r3, #1
 8014776:	75fb      	strb	r3, [r7, #23]
    break;
 8014778:	e005      	b.n	8014786 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801477a:	2303      	movs	r3, #3
 801477c:	75fb      	strb	r3, [r7, #23]
    break;
 801477e:	e002      	b.n	8014786 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8014780:	2303      	movs	r3, #3
 8014782:	75fb      	strb	r3, [r7, #23]
    break;
 8014784:	bf00      	nop
  }
  return usb_status;
 8014786:	7dfb      	ldrb	r3, [r7, #23]
}
 8014788:	4618      	mov	r0, r3
 801478a:	3718      	adds	r7, #24
 801478c:	46bd      	mov	sp, r7
 801478e:	bd80      	pop	{r7, pc}

08014790 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014790:	b580      	push	{r7, lr}
 8014792:	b086      	sub	sp, #24
 8014794:	af00      	add	r7, sp, #0
 8014796:	60f8      	str	r0, [r7, #12]
 8014798:	607a      	str	r2, [r7, #4]
 801479a:	603b      	str	r3, [r7, #0]
 801479c:	460b      	mov	r3, r1
 801479e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80147a0:	2300      	movs	r3, #0
 80147a2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80147a4:	2300      	movs	r3, #0
 80147a6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80147ae:	7af9      	ldrb	r1, [r7, #11]
 80147b0:	683b      	ldr	r3, [r7, #0]
 80147b2:	687a      	ldr	r2, [r7, #4]
 80147b4:	f7f4 fe1d 	bl	80093f2 <HAL_PCD_EP_Receive>
 80147b8:	4603      	mov	r3, r0
 80147ba:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80147bc:	7dbb      	ldrb	r3, [r7, #22]
 80147be:	2b03      	cmp	r3, #3
 80147c0:	d816      	bhi.n	80147f0 <USBD_LL_PrepareReceive+0x60>
 80147c2:	a201      	add	r2, pc, #4	; (adr r2, 80147c8 <USBD_LL_PrepareReceive+0x38>)
 80147c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147c8:	080147d9 	.word	0x080147d9
 80147cc:	080147df 	.word	0x080147df
 80147d0:	080147e5 	.word	0x080147e5
 80147d4:	080147eb 	.word	0x080147eb
    case HAL_OK :
      usb_status = USBD_OK;
 80147d8:	2300      	movs	r3, #0
 80147da:	75fb      	strb	r3, [r7, #23]
    break;
 80147dc:	e00b      	b.n	80147f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80147de:	2303      	movs	r3, #3
 80147e0:	75fb      	strb	r3, [r7, #23]
    break;
 80147e2:	e008      	b.n	80147f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80147e4:	2301      	movs	r3, #1
 80147e6:	75fb      	strb	r3, [r7, #23]
    break;
 80147e8:	e005      	b.n	80147f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80147ea:	2303      	movs	r3, #3
 80147ec:	75fb      	strb	r3, [r7, #23]
    break;
 80147ee:	e002      	b.n	80147f6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80147f0:	2303      	movs	r3, #3
 80147f2:	75fb      	strb	r3, [r7, #23]
    break;
 80147f4:	bf00      	nop
  }
  return usb_status;
 80147f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80147f8:	4618      	mov	r0, r3
 80147fa:	3718      	adds	r7, #24
 80147fc:	46bd      	mov	sp, r7
 80147fe:	bd80      	pop	{r7, pc}

08014800 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014800:	b580      	push	{r7, lr}
 8014802:	b082      	sub	sp, #8
 8014804:	af00      	add	r7, sp, #0
 8014806:	6078      	str	r0, [r7, #4]
 8014808:	460b      	mov	r3, r1
 801480a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8014812:	78fa      	ldrb	r2, [r7, #3]
 8014814:	4611      	mov	r1, r2
 8014816:	4618      	mov	r0, r3
 8014818:	f7f4 fe1c 	bl	8009454 <HAL_PCD_EP_GetRxCount>
 801481c:	4603      	mov	r3, r0
}
 801481e:	4618      	mov	r0, r3
 8014820:	3708      	adds	r7, #8
 8014822:	46bd      	mov	sp, r7
 8014824:	bd80      	pop	{r7, pc}
	...

08014828 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8014828:	b580      	push	{r7, lr}
 801482a:	b082      	sub	sp, #8
 801482c:	af00      	add	r7, sp, #0
 801482e:	6078      	str	r0, [r7, #4]
 8014830:	460b      	mov	r3, r1
 8014832:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8014834:	78fb      	ldrb	r3, [r7, #3]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d002      	beq.n	8014840 <HAL_PCDEx_LPM_Callback+0x18>
 801483a:	2b01      	cmp	r3, #1
 801483c:	d013      	beq.n	8014866 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 801483e:	e023      	b.n	8014888 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	699b      	ldr	r3, [r3, #24]
 8014844:	2b00      	cmp	r3, #0
 8014846:	d007      	beq.n	8014858 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8014848:	f000 f83c 	bl	80148c4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801484c:	4b10      	ldr	r3, [pc, #64]	; (8014890 <HAL_PCDEx_LPM_Callback+0x68>)
 801484e:	691b      	ldr	r3, [r3, #16]
 8014850:	4a0f      	ldr	r2, [pc, #60]	; (8014890 <HAL_PCDEx_LPM_Callback+0x68>)
 8014852:	f023 0306 	bic.w	r3, r3, #6
 8014856:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 801485e:	4618      	mov	r0, r3
 8014860:	f7fd fd99 	bl	8012396 <USBD_LL_Resume>
    break;
 8014864:	e010      	b.n	8014888 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 801486c:	4618      	mov	r0, r3
 801486e:	f7fd fd76 	bl	801235e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	699b      	ldr	r3, [r3, #24]
 8014876:	2b00      	cmp	r3, #0
 8014878:	d005      	beq.n	8014886 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801487a:	4b05      	ldr	r3, [pc, #20]	; (8014890 <HAL_PCDEx_LPM_Callback+0x68>)
 801487c:	691b      	ldr	r3, [r3, #16]
 801487e:	4a04      	ldr	r2, [pc, #16]	; (8014890 <HAL_PCDEx_LPM_Callback+0x68>)
 8014880:	f043 0306 	orr.w	r3, r3, #6
 8014884:	6113      	str	r3, [r2, #16]
    break;
 8014886:	bf00      	nop
}
 8014888:	bf00      	nop
 801488a:	3708      	adds	r7, #8
 801488c:	46bd      	mov	sp, r7
 801488e:	bd80      	pop	{r7, pc}
 8014890:	e000ed00 	.word	0xe000ed00

08014894 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8014894:	b480      	push	{r7}
 8014896:	b083      	sub	sp, #12
 8014898:	af00      	add	r7, sp, #0
 801489a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801489c:	4b03      	ldr	r3, [pc, #12]	; (80148ac <USBD_static_malloc+0x18>)
}
 801489e:	4618      	mov	r0, r3
 80148a0:	370c      	adds	r7, #12
 80148a2:	46bd      	mov	sp, r7
 80148a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148a8:	4770      	bx	lr
 80148aa:	bf00      	nop
 80148ac:	20002348 	.word	0x20002348

080148b0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80148b0:	b480      	push	{r7}
 80148b2:	b083      	sub	sp, #12
 80148b4:	af00      	add	r7, sp, #0
 80148b6:	6078      	str	r0, [r7, #4]

}
 80148b8:	bf00      	nop
 80148ba:	370c      	adds	r7, #12
 80148bc:	46bd      	mov	sp, r7
 80148be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148c2:	4770      	bx	lr

080148c4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80148c4:	b580      	push	{r7, lr}
 80148c6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80148c8:	f7ed f870 	bl	80019ac <SystemClock_Config>
}
 80148cc:	bf00      	nop
 80148ce:	bd80      	pop	{r7, pc}

080148d0 <atoi>:
 80148d0:	220a      	movs	r2, #10
 80148d2:	2100      	movs	r1, #0
 80148d4:	f000 bfb8 	b.w	8015848 <strtol>

080148d8 <malloc>:
 80148d8:	4b02      	ldr	r3, [pc, #8]	; (80148e4 <malloc+0xc>)
 80148da:	4601      	mov	r1, r0
 80148dc:	6818      	ldr	r0, [r3, #0]
 80148de:	f000 b82b 	b.w	8014938 <_malloc_r>
 80148e2:	bf00      	nop
 80148e4:	200002f4 	.word	0x200002f4

080148e8 <free>:
 80148e8:	4b02      	ldr	r3, [pc, #8]	; (80148f4 <free+0xc>)
 80148ea:	4601      	mov	r1, r0
 80148ec:	6818      	ldr	r0, [r3, #0]
 80148ee:	f002 bf55 	b.w	801779c <_free_r>
 80148f2:	bf00      	nop
 80148f4:	200002f4 	.word	0x200002f4

080148f8 <sbrk_aligned>:
 80148f8:	b570      	push	{r4, r5, r6, lr}
 80148fa:	4e0e      	ldr	r6, [pc, #56]	; (8014934 <sbrk_aligned+0x3c>)
 80148fc:	460c      	mov	r4, r1
 80148fe:	6831      	ldr	r1, [r6, #0]
 8014900:	4605      	mov	r5, r0
 8014902:	b911      	cbnz	r1, 801490a <sbrk_aligned+0x12>
 8014904:	f002 f83e 	bl	8016984 <_sbrk_r>
 8014908:	6030      	str	r0, [r6, #0]
 801490a:	4621      	mov	r1, r4
 801490c:	4628      	mov	r0, r5
 801490e:	f002 f839 	bl	8016984 <_sbrk_r>
 8014912:	1c43      	adds	r3, r0, #1
 8014914:	d00a      	beq.n	801492c <sbrk_aligned+0x34>
 8014916:	1cc4      	adds	r4, r0, #3
 8014918:	f024 0403 	bic.w	r4, r4, #3
 801491c:	42a0      	cmp	r0, r4
 801491e:	d007      	beq.n	8014930 <sbrk_aligned+0x38>
 8014920:	1a21      	subs	r1, r4, r0
 8014922:	4628      	mov	r0, r5
 8014924:	f002 f82e 	bl	8016984 <_sbrk_r>
 8014928:	3001      	adds	r0, #1
 801492a:	d101      	bne.n	8014930 <sbrk_aligned+0x38>
 801492c:	f04f 34ff 	mov.w	r4, #4294967295
 8014930:	4620      	mov	r0, r4
 8014932:	bd70      	pop	{r4, r5, r6, pc}
 8014934:	2000256c 	.word	0x2000256c

08014938 <_malloc_r>:
 8014938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801493c:	1ccd      	adds	r5, r1, #3
 801493e:	f025 0503 	bic.w	r5, r5, #3
 8014942:	3508      	adds	r5, #8
 8014944:	2d0c      	cmp	r5, #12
 8014946:	bf38      	it	cc
 8014948:	250c      	movcc	r5, #12
 801494a:	2d00      	cmp	r5, #0
 801494c:	4607      	mov	r7, r0
 801494e:	db01      	blt.n	8014954 <_malloc_r+0x1c>
 8014950:	42a9      	cmp	r1, r5
 8014952:	d905      	bls.n	8014960 <_malloc_r+0x28>
 8014954:	230c      	movs	r3, #12
 8014956:	603b      	str	r3, [r7, #0]
 8014958:	2600      	movs	r6, #0
 801495a:	4630      	mov	r0, r6
 801495c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014960:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8014a34 <_malloc_r+0xfc>
 8014964:	f000 f868 	bl	8014a38 <__malloc_lock>
 8014968:	f8d8 3000 	ldr.w	r3, [r8]
 801496c:	461c      	mov	r4, r3
 801496e:	bb5c      	cbnz	r4, 80149c8 <_malloc_r+0x90>
 8014970:	4629      	mov	r1, r5
 8014972:	4638      	mov	r0, r7
 8014974:	f7ff ffc0 	bl	80148f8 <sbrk_aligned>
 8014978:	1c43      	adds	r3, r0, #1
 801497a:	4604      	mov	r4, r0
 801497c:	d155      	bne.n	8014a2a <_malloc_r+0xf2>
 801497e:	f8d8 4000 	ldr.w	r4, [r8]
 8014982:	4626      	mov	r6, r4
 8014984:	2e00      	cmp	r6, #0
 8014986:	d145      	bne.n	8014a14 <_malloc_r+0xdc>
 8014988:	2c00      	cmp	r4, #0
 801498a:	d048      	beq.n	8014a1e <_malloc_r+0xe6>
 801498c:	6823      	ldr	r3, [r4, #0]
 801498e:	4631      	mov	r1, r6
 8014990:	4638      	mov	r0, r7
 8014992:	eb04 0903 	add.w	r9, r4, r3
 8014996:	f001 fff5 	bl	8016984 <_sbrk_r>
 801499a:	4581      	cmp	r9, r0
 801499c:	d13f      	bne.n	8014a1e <_malloc_r+0xe6>
 801499e:	6821      	ldr	r1, [r4, #0]
 80149a0:	1a6d      	subs	r5, r5, r1
 80149a2:	4629      	mov	r1, r5
 80149a4:	4638      	mov	r0, r7
 80149a6:	f7ff ffa7 	bl	80148f8 <sbrk_aligned>
 80149aa:	3001      	adds	r0, #1
 80149ac:	d037      	beq.n	8014a1e <_malloc_r+0xe6>
 80149ae:	6823      	ldr	r3, [r4, #0]
 80149b0:	442b      	add	r3, r5
 80149b2:	6023      	str	r3, [r4, #0]
 80149b4:	f8d8 3000 	ldr.w	r3, [r8]
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d038      	beq.n	8014a2e <_malloc_r+0xf6>
 80149bc:	685a      	ldr	r2, [r3, #4]
 80149be:	42a2      	cmp	r2, r4
 80149c0:	d12b      	bne.n	8014a1a <_malloc_r+0xe2>
 80149c2:	2200      	movs	r2, #0
 80149c4:	605a      	str	r2, [r3, #4]
 80149c6:	e00f      	b.n	80149e8 <_malloc_r+0xb0>
 80149c8:	6822      	ldr	r2, [r4, #0]
 80149ca:	1b52      	subs	r2, r2, r5
 80149cc:	d41f      	bmi.n	8014a0e <_malloc_r+0xd6>
 80149ce:	2a0b      	cmp	r2, #11
 80149d0:	d917      	bls.n	8014a02 <_malloc_r+0xca>
 80149d2:	1961      	adds	r1, r4, r5
 80149d4:	42a3      	cmp	r3, r4
 80149d6:	6025      	str	r5, [r4, #0]
 80149d8:	bf18      	it	ne
 80149da:	6059      	strne	r1, [r3, #4]
 80149dc:	6863      	ldr	r3, [r4, #4]
 80149de:	bf08      	it	eq
 80149e0:	f8c8 1000 	streq.w	r1, [r8]
 80149e4:	5162      	str	r2, [r4, r5]
 80149e6:	604b      	str	r3, [r1, #4]
 80149e8:	4638      	mov	r0, r7
 80149ea:	f104 060b 	add.w	r6, r4, #11
 80149ee:	f000 f829 	bl	8014a44 <__malloc_unlock>
 80149f2:	f026 0607 	bic.w	r6, r6, #7
 80149f6:	1d23      	adds	r3, r4, #4
 80149f8:	1af2      	subs	r2, r6, r3
 80149fa:	d0ae      	beq.n	801495a <_malloc_r+0x22>
 80149fc:	1b9b      	subs	r3, r3, r6
 80149fe:	50a3      	str	r3, [r4, r2]
 8014a00:	e7ab      	b.n	801495a <_malloc_r+0x22>
 8014a02:	42a3      	cmp	r3, r4
 8014a04:	6862      	ldr	r2, [r4, #4]
 8014a06:	d1dd      	bne.n	80149c4 <_malloc_r+0x8c>
 8014a08:	f8c8 2000 	str.w	r2, [r8]
 8014a0c:	e7ec      	b.n	80149e8 <_malloc_r+0xb0>
 8014a0e:	4623      	mov	r3, r4
 8014a10:	6864      	ldr	r4, [r4, #4]
 8014a12:	e7ac      	b.n	801496e <_malloc_r+0x36>
 8014a14:	4634      	mov	r4, r6
 8014a16:	6876      	ldr	r6, [r6, #4]
 8014a18:	e7b4      	b.n	8014984 <_malloc_r+0x4c>
 8014a1a:	4613      	mov	r3, r2
 8014a1c:	e7cc      	b.n	80149b8 <_malloc_r+0x80>
 8014a1e:	230c      	movs	r3, #12
 8014a20:	603b      	str	r3, [r7, #0]
 8014a22:	4638      	mov	r0, r7
 8014a24:	f000 f80e 	bl	8014a44 <__malloc_unlock>
 8014a28:	e797      	b.n	801495a <_malloc_r+0x22>
 8014a2a:	6025      	str	r5, [r4, #0]
 8014a2c:	e7dc      	b.n	80149e8 <_malloc_r+0xb0>
 8014a2e:	605b      	str	r3, [r3, #4]
 8014a30:	deff      	udf	#255	; 0xff
 8014a32:	bf00      	nop
 8014a34:	20002568 	.word	0x20002568

08014a38 <__malloc_lock>:
 8014a38:	4801      	ldr	r0, [pc, #4]	; (8014a40 <__malloc_lock+0x8>)
 8014a3a:	f001 bff0 	b.w	8016a1e <__retarget_lock_acquire_recursive>
 8014a3e:	bf00      	nop
 8014a40:	200026b0 	.word	0x200026b0

08014a44 <__malloc_unlock>:
 8014a44:	4801      	ldr	r0, [pc, #4]	; (8014a4c <__malloc_unlock+0x8>)
 8014a46:	f001 bfeb 	b.w	8016a20 <__retarget_lock_release_recursive>
 8014a4a:	bf00      	nop
 8014a4c:	200026b0 	.word	0x200026b0

08014a50 <sulp>:
 8014a50:	b570      	push	{r4, r5, r6, lr}
 8014a52:	4604      	mov	r4, r0
 8014a54:	460d      	mov	r5, r1
 8014a56:	ec45 4b10 	vmov	d0, r4, r5
 8014a5a:	4616      	mov	r6, r2
 8014a5c:	f003 fdc0 	bl	80185e0 <__ulp>
 8014a60:	ec51 0b10 	vmov	r0, r1, d0
 8014a64:	b17e      	cbz	r6, 8014a86 <sulp+0x36>
 8014a66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014a6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	dd09      	ble.n	8014a86 <sulp+0x36>
 8014a72:	051b      	lsls	r3, r3, #20
 8014a74:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8014a78:	2400      	movs	r4, #0
 8014a7a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8014a7e:	4622      	mov	r2, r4
 8014a80:	462b      	mov	r3, r5
 8014a82:	f7eb fdb9 	bl	80005f8 <__aeabi_dmul>
 8014a86:	bd70      	pop	{r4, r5, r6, pc}

08014a88 <_strtod_l>:
 8014a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a8c:	ed2d 8b02 	vpush	{d8}
 8014a90:	b09b      	sub	sp, #108	; 0x6c
 8014a92:	4604      	mov	r4, r0
 8014a94:	9213      	str	r2, [sp, #76]	; 0x4c
 8014a96:	2200      	movs	r2, #0
 8014a98:	9216      	str	r2, [sp, #88]	; 0x58
 8014a9a:	460d      	mov	r5, r1
 8014a9c:	f04f 0800 	mov.w	r8, #0
 8014aa0:	f04f 0900 	mov.w	r9, #0
 8014aa4:	460a      	mov	r2, r1
 8014aa6:	9215      	str	r2, [sp, #84]	; 0x54
 8014aa8:	7811      	ldrb	r1, [r2, #0]
 8014aaa:	292b      	cmp	r1, #43	; 0x2b
 8014aac:	d04c      	beq.n	8014b48 <_strtod_l+0xc0>
 8014aae:	d83a      	bhi.n	8014b26 <_strtod_l+0x9e>
 8014ab0:	290d      	cmp	r1, #13
 8014ab2:	d834      	bhi.n	8014b1e <_strtod_l+0x96>
 8014ab4:	2908      	cmp	r1, #8
 8014ab6:	d834      	bhi.n	8014b22 <_strtod_l+0x9a>
 8014ab8:	2900      	cmp	r1, #0
 8014aba:	d03d      	beq.n	8014b38 <_strtod_l+0xb0>
 8014abc:	2200      	movs	r2, #0
 8014abe:	920a      	str	r2, [sp, #40]	; 0x28
 8014ac0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8014ac2:	7832      	ldrb	r2, [r6, #0]
 8014ac4:	2a30      	cmp	r2, #48	; 0x30
 8014ac6:	f040 80b4 	bne.w	8014c32 <_strtod_l+0x1aa>
 8014aca:	7872      	ldrb	r2, [r6, #1]
 8014acc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8014ad0:	2a58      	cmp	r2, #88	; 0x58
 8014ad2:	d170      	bne.n	8014bb6 <_strtod_l+0x12e>
 8014ad4:	9302      	str	r3, [sp, #8]
 8014ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ad8:	9301      	str	r3, [sp, #4]
 8014ada:	ab16      	add	r3, sp, #88	; 0x58
 8014adc:	9300      	str	r3, [sp, #0]
 8014ade:	4a8e      	ldr	r2, [pc, #568]	; (8014d18 <_strtod_l+0x290>)
 8014ae0:	ab17      	add	r3, sp, #92	; 0x5c
 8014ae2:	a915      	add	r1, sp, #84	; 0x54
 8014ae4:	4620      	mov	r0, r4
 8014ae6:	f002 ff0d 	bl	8017904 <__gethex>
 8014aea:	f010 070f 	ands.w	r7, r0, #15
 8014aee:	4605      	mov	r5, r0
 8014af0:	d005      	beq.n	8014afe <_strtod_l+0x76>
 8014af2:	2f06      	cmp	r7, #6
 8014af4:	d12a      	bne.n	8014b4c <_strtod_l+0xc4>
 8014af6:	3601      	adds	r6, #1
 8014af8:	2300      	movs	r3, #0
 8014afa:	9615      	str	r6, [sp, #84]	; 0x54
 8014afc:	930a      	str	r3, [sp, #40]	; 0x28
 8014afe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	f040 857f 	bne.w	8015604 <_strtod_l+0xb7c>
 8014b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b08:	b1db      	cbz	r3, 8014b42 <_strtod_l+0xba>
 8014b0a:	4642      	mov	r2, r8
 8014b0c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014b10:	ec43 2b10 	vmov	d0, r2, r3
 8014b14:	b01b      	add	sp, #108	; 0x6c
 8014b16:	ecbd 8b02 	vpop	{d8}
 8014b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b1e:	2920      	cmp	r1, #32
 8014b20:	d1cc      	bne.n	8014abc <_strtod_l+0x34>
 8014b22:	3201      	adds	r2, #1
 8014b24:	e7bf      	b.n	8014aa6 <_strtod_l+0x1e>
 8014b26:	292d      	cmp	r1, #45	; 0x2d
 8014b28:	d1c8      	bne.n	8014abc <_strtod_l+0x34>
 8014b2a:	2101      	movs	r1, #1
 8014b2c:	910a      	str	r1, [sp, #40]	; 0x28
 8014b2e:	1c51      	adds	r1, r2, #1
 8014b30:	9115      	str	r1, [sp, #84]	; 0x54
 8014b32:	7852      	ldrb	r2, [r2, #1]
 8014b34:	2a00      	cmp	r2, #0
 8014b36:	d1c3      	bne.n	8014ac0 <_strtod_l+0x38>
 8014b38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014b3a:	9515      	str	r5, [sp, #84]	; 0x54
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	f040 855f 	bne.w	8015600 <_strtod_l+0xb78>
 8014b42:	4642      	mov	r2, r8
 8014b44:	464b      	mov	r3, r9
 8014b46:	e7e3      	b.n	8014b10 <_strtod_l+0x88>
 8014b48:	2100      	movs	r1, #0
 8014b4a:	e7ef      	b.n	8014b2c <_strtod_l+0xa4>
 8014b4c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014b4e:	b13a      	cbz	r2, 8014b60 <_strtod_l+0xd8>
 8014b50:	2135      	movs	r1, #53	; 0x35
 8014b52:	a818      	add	r0, sp, #96	; 0x60
 8014b54:	f003 fe41 	bl	80187da <__copybits>
 8014b58:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014b5a:	4620      	mov	r0, r4
 8014b5c:	f003 fa14 	bl	8017f88 <_Bfree>
 8014b60:	3f01      	subs	r7, #1
 8014b62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014b64:	2f04      	cmp	r7, #4
 8014b66:	d806      	bhi.n	8014b76 <_strtod_l+0xee>
 8014b68:	e8df f007 	tbb	[pc, r7]
 8014b6c:	201d0314 	.word	0x201d0314
 8014b70:	14          	.byte	0x14
 8014b71:	00          	.byte	0x00
 8014b72:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8014b76:	05e9      	lsls	r1, r5, #23
 8014b78:	bf48      	it	mi
 8014b7a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8014b7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014b82:	0d1b      	lsrs	r3, r3, #20
 8014b84:	051b      	lsls	r3, r3, #20
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d1b9      	bne.n	8014afe <_strtod_l+0x76>
 8014b8a:	f001 ff1d 	bl	80169c8 <__errno>
 8014b8e:	2322      	movs	r3, #34	; 0x22
 8014b90:	6003      	str	r3, [r0, #0]
 8014b92:	e7b4      	b.n	8014afe <_strtod_l+0x76>
 8014b94:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8014b98:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014b9c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014ba0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8014ba4:	e7e7      	b.n	8014b76 <_strtod_l+0xee>
 8014ba6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8014d20 <_strtod_l+0x298>
 8014baa:	e7e4      	b.n	8014b76 <_strtod_l+0xee>
 8014bac:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8014bb0:	f04f 38ff 	mov.w	r8, #4294967295
 8014bb4:	e7df      	b.n	8014b76 <_strtod_l+0xee>
 8014bb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014bb8:	1c5a      	adds	r2, r3, #1
 8014bba:	9215      	str	r2, [sp, #84]	; 0x54
 8014bbc:	785b      	ldrb	r3, [r3, #1]
 8014bbe:	2b30      	cmp	r3, #48	; 0x30
 8014bc0:	d0f9      	beq.n	8014bb6 <_strtod_l+0x12e>
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d09b      	beq.n	8014afe <_strtod_l+0x76>
 8014bc6:	2301      	movs	r3, #1
 8014bc8:	f04f 0a00 	mov.w	sl, #0
 8014bcc:	9304      	str	r3, [sp, #16]
 8014bce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014bd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8014bd2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8014bd6:	46d3      	mov	fp, sl
 8014bd8:	220a      	movs	r2, #10
 8014bda:	9815      	ldr	r0, [sp, #84]	; 0x54
 8014bdc:	7806      	ldrb	r6, [r0, #0]
 8014bde:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8014be2:	b2d9      	uxtb	r1, r3
 8014be4:	2909      	cmp	r1, #9
 8014be6:	d926      	bls.n	8014c36 <_strtod_l+0x1ae>
 8014be8:	494c      	ldr	r1, [pc, #304]	; (8014d1c <_strtod_l+0x294>)
 8014bea:	2201      	movs	r2, #1
 8014bec:	f001 fe0d 	bl	801680a <strncmp>
 8014bf0:	2800      	cmp	r0, #0
 8014bf2:	d030      	beq.n	8014c56 <_strtod_l+0x1ce>
 8014bf4:	2000      	movs	r0, #0
 8014bf6:	4632      	mov	r2, r6
 8014bf8:	9005      	str	r0, [sp, #20]
 8014bfa:	465e      	mov	r6, fp
 8014bfc:	4603      	mov	r3, r0
 8014bfe:	2a65      	cmp	r2, #101	; 0x65
 8014c00:	d001      	beq.n	8014c06 <_strtod_l+0x17e>
 8014c02:	2a45      	cmp	r2, #69	; 0x45
 8014c04:	d113      	bne.n	8014c2e <_strtod_l+0x1a6>
 8014c06:	b91e      	cbnz	r6, 8014c10 <_strtod_l+0x188>
 8014c08:	9a04      	ldr	r2, [sp, #16]
 8014c0a:	4302      	orrs	r2, r0
 8014c0c:	d094      	beq.n	8014b38 <_strtod_l+0xb0>
 8014c0e:	2600      	movs	r6, #0
 8014c10:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8014c12:	1c6a      	adds	r2, r5, #1
 8014c14:	9215      	str	r2, [sp, #84]	; 0x54
 8014c16:	786a      	ldrb	r2, [r5, #1]
 8014c18:	2a2b      	cmp	r2, #43	; 0x2b
 8014c1a:	d074      	beq.n	8014d06 <_strtod_l+0x27e>
 8014c1c:	2a2d      	cmp	r2, #45	; 0x2d
 8014c1e:	d078      	beq.n	8014d12 <_strtod_l+0x28a>
 8014c20:	f04f 0c00 	mov.w	ip, #0
 8014c24:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8014c28:	2909      	cmp	r1, #9
 8014c2a:	d97f      	bls.n	8014d2c <_strtod_l+0x2a4>
 8014c2c:	9515      	str	r5, [sp, #84]	; 0x54
 8014c2e:	2700      	movs	r7, #0
 8014c30:	e09e      	b.n	8014d70 <_strtod_l+0x2e8>
 8014c32:	2300      	movs	r3, #0
 8014c34:	e7c8      	b.n	8014bc8 <_strtod_l+0x140>
 8014c36:	f1bb 0f08 	cmp.w	fp, #8
 8014c3a:	bfd8      	it	le
 8014c3c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8014c3e:	f100 0001 	add.w	r0, r0, #1
 8014c42:	bfda      	itte	le
 8014c44:	fb02 3301 	mlale	r3, r2, r1, r3
 8014c48:	9309      	strle	r3, [sp, #36]	; 0x24
 8014c4a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8014c4e:	f10b 0b01 	add.w	fp, fp, #1
 8014c52:	9015      	str	r0, [sp, #84]	; 0x54
 8014c54:	e7c1      	b.n	8014bda <_strtod_l+0x152>
 8014c56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c58:	1c5a      	adds	r2, r3, #1
 8014c5a:	9215      	str	r2, [sp, #84]	; 0x54
 8014c5c:	785a      	ldrb	r2, [r3, #1]
 8014c5e:	f1bb 0f00 	cmp.w	fp, #0
 8014c62:	d037      	beq.n	8014cd4 <_strtod_l+0x24c>
 8014c64:	9005      	str	r0, [sp, #20]
 8014c66:	465e      	mov	r6, fp
 8014c68:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8014c6c:	2b09      	cmp	r3, #9
 8014c6e:	d912      	bls.n	8014c96 <_strtod_l+0x20e>
 8014c70:	2301      	movs	r3, #1
 8014c72:	e7c4      	b.n	8014bfe <_strtod_l+0x176>
 8014c74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c76:	1c5a      	adds	r2, r3, #1
 8014c78:	9215      	str	r2, [sp, #84]	; 0x54
 8014c7a:	785a      	ldrb	r2, [r3, #1]
 8014c7c:	3001      	adds	r0, #1
 8014c7e:	2a30      	cmp	r2, #48	; 0x30
 8014c80:	d0f8      	beq.n	8014c74 <_strtod_l+0x1ec>
 8014c82:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8014c86:	2b08      	cmp	r3, #8
 8014c88:	f200 84c1 	bhi.w	801560e <_strtod_l+0xb86>
 8014c8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c8e:	9005      	str	r0, [sp, #20]
 8014c90:	2000      	movs	r0, #0
 8014c92:	930b      	str	r3, [sp, #44]	; 0x2c
 8014c94:	4606      	mov	r6, r0
 8014c96:	3a30      	subs	r2, #48	; 0x30
 8014c98:	f100 0301 	add.w	r3, r0, #1
 8014c9c:	d014      	beq.n	8014cc8 <_strtod_l+0x240>
 8014c9e:	9905      	ldr	r1, [sp, #20]
 8014ca0:	4419      	add	r1, r3
 8014ca2:	9105      	str	r1, [sp, #20]
 8014ca4:	4633      	mov	r3, r6
 8014ca6:	eb00 0c06 	add.w	ip, r0, r6
 8014caa:	210a      	movs	r1, #10
 8014cac:	4563      	cmp	r3, ip
 8014cae:	d113      	bne.n	8014cd8 <_strtod_l+0x250>
 8014cb0:	1833      	adds	r3, r6, r0
 8014cb2:	2b08      	cmp	r3, #8
 8014cb4:	f106 0601 	add.w	r6, r6, #1
 8014cb8:	4406      	add	r6, r0
 8014cba:	dc1a      	bgt.n	8014cf2 <_strtod_l+0x26a>
 8014cbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014cbe:	230a      	movs	r3, #10
 8014cc0:	fb03 2301 	mla	r3, r3, r1, r2
 8014cc4:	9309      	str	r3, [sp, #36]	; 0x24
 8014cc6:	2300      	movs	r3, #0
 8014cc8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014cca:	1c51      	adds	r1, r2, #1
 8014ccc:	9115      	str	r1, [sp, #84]	; 0x54
 8014cce:	7852      	ldrb	r2, [r2, #1]
 8014cd0:	4618      	mov	r0, r3
 8014cd2:	e7c9      	b.n	8014c68 <_strtod_l+0x1e0>
 8014cd4:	4658      	mov	r0, fp
 8014cd6:	e7d2      	b.n	8014c7e <_strtod_l+0x1f6>
 8014cd8:	2b08      	cmp	r3, #8
 8014cda:	f103 0301 	add.w	r3, r3, #1
 8014cde:	dc03      	bgt.n	8014ce8 <_strtod_l+0x260>
 8014ce0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8014ce2:	434f      	muls	r7, r1
 8014ce4:	9709      	str	r7, [sp, #36]	; 0x24
 8014ce6:	e7e1      	b.n	8014cac <_strtod_l+0x224>
 8014ce8:	2b10      	cmp	r3, #16
 8014cea:	bfd8      	it	le
 8014cec:	fb01 fa0a 	mulle.w	sl, r1, sl
 8014cf0:	e7dc      	b.n	8014cac <_strtod_l+0x224>
 8014cf2:	2e10      	cmp	r6, #16
 8014cf4:	bfdc      	itt	le
 8014cf6:	230a      	movle	r3, #10
 8014cf8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8014cfc:	e7e3      	b.n	8014cc6 <_strtod_l+0x23e>
 8014cfe:	2300      	movs	r3, #0
 8014d00:	9305      	str	r3, [sp, #20]
 8014d02:	2301      	movs	r3, #1
 8014d04:	e780      	b.n	8014c08 <_strtod_l+0x180>
 8014d06:	f04f 0c00 	mov.w	ip, #0
 8014d0a:	1caa      	adds	r2, r5, #2
 8014d0c:	9215      	str	r2, [sp, #84]	; 0x54
 8014d0e:	78aa      	ldrb	r2, [r5, #2]
 8014d10:	e788      	b.n	8014c24 <_strtod_l+0x19c>
 8014d12:	f04f 0c01 	mov.w	ip, #1
 8014d16:	e7f8      	b.n	8014d0a <_strtod_l+0x282>
 8014d18:	0801ccfc 	.word	0x0801ccfc
 8014d1c:	0801ccf8 	.word	0x0801ccf8
 8014d20:	7ff00000 	.word	0x7ff00000
 8014d24:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014d26:	1c51      	adds	r1, r2, #1
 8014d28:	9115      	str	r1, [sp, #84]	; 0x54
 8014d2a:	7852      	ldrb	r2, [r2, #1]
 8014d2c:	2a30      	cmp	r2, #48	; 0x30
 8014d2e:	d0f9      	beq.n	8014d24 <_strtod_l+0x29c>
 8014d30:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8014d34:	2908      	cmp	r1, #8
 8014d36:	f63f af7a 	bhi.w	8014c2e <_strtod_l+0x1a6>
 8014d3a:	3a30      	subs	r2, #48	; 0x30
 8014d3c:	9208      	str	r2, [sp, #32]
 8014d3e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014d40:	920c      	str	r2, [sp, #48]	; 0x30
 8014d42:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014d44:	1c57      	adds	r7, r2, #1
 8014d46:	9715      	str	r7, [sp, #84]	; 0x54
 8014d48:	7852      	ldrb	r2, [r2, #1]
 8014d4a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8014d4e:	f1be 0f09 	cmp.w	lr, #9
 8014d52:	d938      	bls.n	8014dc6 <_strtod_l+0x33e>
 8014d54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014d56:	1a7f      	subs	r7, r7, r1
 8014d58:	2f08      	cmp	r7, #8
 8014d5a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8014d5e:	dc03      	bgt.n	8014d68 <_strtod_l+0x2e0>
 8014d60:	9908      	ldr	r1, [sp, #32]
 8014d62:	428f      	cmp	r7, r1
 8014d64:	bfa8      	it	ge
 8014d66:	460f      	movge	r7, r1
 8014d68:	f1bc 0f00 	cmp.w	ip, #0
 8014d6c:	d000      	beq.n	8014d70 <_strtod_l+0x2e8>
 8014d6e:	427f      	negs	r7, r7
 8014d70:	2e00      	cmp	r6, #0
 8014d72:	d14f      	bne.n	8014e14 <_strtod_l+0x38c>
 8014d74:	9904      	ldr	r1, [sp, #16]
 8014d76:	4301      	orrs	r1, r0
 8014d78:	f47f aec1 	bne.w	8014afe <_strtod_l+0x76>
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	f47f aedb 	bne.w	8014b38 <_strtod_l+0xb0>
 8014d82:	2a69      	cmp	r2, #105	; 0x69
 8014d84:	d029      	beq.n	8014dda <_strtod_l+0x352>
 8014d86:	dc26      	bgt.n	8014dd6 <_strtod_l+0x34e>
 8014d88:	2a49      	cmp	r2, #73	; 0x49
 8014d8a:	d026      	beq.n	8014dda <_strtod_l+0x352>
 8014d8c:	2a4e      	cmp	r2, #78	; 0x4e
 8014d8e:	f47f aed3 	bne.w	8014b38 <_strtod_l+0xb0>
 8014d92:	499b      	ldr	r1, [pc, #620]	; (8015000 <_strtod_l+0x578>)
 8014d94:	a815      	add	r0, sp, #84	; 0x54
 8014d96:	f002 fff5 	bl	8017d84 <__match>
 8014d9a:	2800      	cmp	r0, #0
 8014d9c:	f43f aecc 	beq.w	8014b38 <_strtod_l+0xb0>
 8014da0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014da2:	781b      	ldrb	r3, [r3, #0]
 8014da4:	2b28      	cmp	r3, #40	; 0x28
 8014da6:	d12f      	bne.n	8014e08 <_strtod_l+0x380>
 8014da8:	4996      	ldr	r1, [pc, #600]	; (8015004 <_strtod_l+0x57c>)
 8014daa:	aa18      	add	r2, sp, #96	; 0x60
 8014dac:	a815      	add	r0, sp, #84	; 0x54
 8014dae:	f002 fffd 	bl	8017dac <__hexnan>
 8014db2:	2805      	cmp	r0, #5
 8014db4:	d128      	bne.n	8014e08 <_strtod_l+0x380>
 8014db6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014db8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8014dbc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8014dc0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8014dc4:	e69b      	b.n	8014afe <_strtod_l+0x76>
 8014dc6:	9f08      	ldr	r7, [sp, #32]
 8014dc8:	210a      	movs	r1, #10
 8014dca:	fb01 2107 	mla	r1, r1, r7, r2
 8014dce:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8014dd2:	9208      	str	r2, [sp, #32]
 8014dd4:	e7b5      	b.n	8014d42 <_strtod_l+0x2ba>
 8014dd6:	2a6e      	cmp	r2, #110	; 0x6e
 8014dd8:	e7d9      	b.n	8014d8e <_strtod_l+0x306>
 8014dda:	498b      	ldr	r1, [pc, #556]	; (8015008 <_strtod_l+0x580>)
 8014ddc:	a815      	add	r0, sp, #84	; 0x54
 8014dde:	f002 ffd1 	bl	8017d84 <__match>
 8014de2:	2800      	cmp	r0, #0
 8014de4:	f43f aea8 	beq.w	8014b38 <_strtod_l+0xb0>
 8014de8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014dea:	4988      	ldr	r1, [pc, #544]	; (801500c <_strtod_l+0x584>)
 8014dec:	3b01      	subs	r3, #1
 8014dee:	a815      	add	r0, sp, #84	; 0x54
 8014df0:	9315      	str	r3, [sp, #84]	; 0x54
 8014df2:	f002 ffc7 	bl	8017d84 <__match>
 8014df6:	b910      	cbnz	r0, 8014dfe <_strtod_l+0x376>
 8014df8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014dfa:	3301      	adds	r3, #1
 8014dfc:	9315      	str	r3, [sp, #84]	; 0x54
 8014dfe:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801501c <_strtod_l+0x594>
 8014e02:	f04f 0800 	mov.w	r8, #0
 8014e06:	e67a      	b.n	8014afe <_strtod_l+0x76>
 8014e08:	4881      	ldr	r0, [pc, #516]	; (8015010 <_strtod_l+0x588>)
 8014e0a:	f001 fe21 	bl	8016a50 <nan>
 8014e0e:	ec59 8b10 	vmov	r8, r9, d0
 8014e12:	e674      	b.n	8014afe <_strtod_l+0x76>
 8014e14:	9b05      	ldr	r3, [sp, #20]
 8014e16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014e18:	1afb      	subs	r3, r7, r3
 8014e1a:	f1bb 0f00 	cmp.w	fp, #0
 8014e1e:	bf08      	it	eq
 8014e20:	46b3      	moveq	fp, r6
 8014e22:	2e10      	cmp	r6, #16
 8014e24:	9308      	str	r3, [sp, #32]
 8014e26:	4635      	mov	r5, r6
 8014e28:	bfa8      	it	ge
 8014e2a:	2510      	movge	r5, #16
 8014e2c:	f7eb fb6a 	bl	8000504 <__aeabi_ui2d>
 8014e30:	2e09      	cmp	r6, #9
 8014e32:	4680      	mov	r8, r0
 8014e34:	4689      	mov	r9, r1
 8014e36:	dd13      	ble.n	8014e60 <_strtod_l+0x3d8>
 8014e38:	4b76      	ldr	r3, [pc, #472]	; (8015014 <_strtod_l+0x58c>)
 8014e3a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014e3e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014e42:	f7eb fbd9 	bl	80005f8 <__aeabi_dmul>
 8014e46:	4680      	mov	r8, r0
 8014e48:	4650      	mov	r0, sl
 8014e4a:	4689      	mov	r9, r1
 8014e4c:	f7eb fb5a 	bl	8000504 <__aeabi_ui2d>
 8014e50:	4602      	mov	r2, r0
 8014e52:	460b      	mov	r3, r1
 8014e54:	4640      	mov	r0, r8
 8014e56:	4649      	mov	r1, r9
 8014e58:	f7eb fa18 	bl	800028c <__adddf3>
 8014e5c:	4680      	mov	r8, r0
 8014e5e:	4689      	mov	r9, r1
 8014e60:	2e0f      	cmp	r6, #15
 8014e62:	dc38      	bgt.n	8014ed6 <_strtod_l+0x44e>
 8014e64:	9b08      	ldr	r3, [sp, #32]
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	f43f ae49 	beq.w	8014afe <_strtod_l+0x76>
 8014e6c:	dd24      	ble.n	8014eb8 <_strtod_l+0x430>
 8014e6e:	2b16      	cmp	r3, #22
 8014e70:	dc0b      	bgt.n	8014e8a <_strtod_l+0x402>
 8014e72:	4968      	ldr	r1, [pc, #416]	; (8015014 <_strtod_l+0x58c>)
 8014e74:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014e78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014e7c:	4642      	mov	r2, r8
 8014e7e:	464b      	mov	r3, r9
 8014e80:	f7eb fbba 	bl	80005f8 <__aeabi_dmul>
 8014e84:	4680      	mov	r8, r0
 8014e86:	4689      	mov	r9, r1
 8014e88:	e639      	b.n	8014afe <_strtod_l+0x76>
 8014e8a:	9a08      	ldr	r2, [sp, #32]
 8014e8c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8014e90:	4293      	cmp	r3, r2
 8014e92:	db20      	blt.n	8014ed6 <_strtod_l+0x44e>
 8014e94:	4c5f      	ldr	r4, [pc, #380]	; (8015014 <_strtod_l+0x58c>)
 8014e96:	f1c6 060f 	rsb	r6, r6, #15
 8014e9a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8014e9e:	4642      	mov	r2, r8
 8014ea0:	464b      	mov	r3, r9
 8014ea2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014ea6:	f7eb fba7 	bl	80005f8 <__aeabi_dmul>
 8014eaa:	9b08      	ldr	r3, [sp, #32]
 8014eac:	1b9e      	subs	r6, r3, r6
 8014eae:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8014eb2:	e9d4 2300 	ldrd	r2, r3, [r4]
 8014eb6:	e7e3      	b.n	8014e80 <_strtod_l+0x3f8>
 8014eb8:	9b08      	ldr	r3, [sp, #32]
 8014eba:	3316      	adds	r3, #22
 8014ebc:	db0b      	blt.n	8014ed6 <_strtod_l+0x44e>
 8014ebe:	9b05      	ldr	r3, [sp, #20]
 8014ec0:	1bdf      	subs	r7, r3, r7
 8014ec2:	4b54      	ldr	r3, [pc, #336]	; (8015014 <_strtod_l+0x58c>)
 8014ec4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8014ec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014ecc:	4640      	mov	r0, r8
 8014ece:	4649      	mov	r1, r9
 8014ed0:	f7eb fcbc 	bl	800084c <__aeabi_ddiv>
 8014ed4:	e7d6      	b.n	8014e84 <_strtod_l+0x3fc>
 8014ed6:	9b08      	ldr	r3, [sp, #32]
 8014ed8:	1b75      	subs	r5, r6, r5
 8014eda:	441d      	add	r5, r3
 8014edc:	2d00      	cmp	r5, #0
 8014ede:	dd70      	ble.n	8014fc2 <_strtod_l+0x53a>
 8014ee0:	f015 030f 	ands.w	r3, r5, #15
 8014ee4:	d00a      	beq.n	8014efc <_strtod_l+0x474>
 8014ee6:	494b      	ldr	r1, [pc, #300]	; (8015014 <_strtod_l+0x58c>)
 8014ee8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014eec:	4642      	mov	r2, r8
 8014eee:	464b      	mov	r3, r9
 8014ef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014ef4:	f7eb fb80 	bl	80005f8 <__aeabi_dmul>
 8014ef8:	4680      	mov	r8, r0
 8014efa:	4689      	mov	r9, r1
 8014efc:	f035 050f 	bics.w	r5, r5, #15
 8014f00:	d04d      	beq.n	8014f9e <_strtod_l+0x516>
 8014f02:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8014f06:	dd22      	ble.n	8014f4e <_strtod_l+0x4c6>
 8014f08:	2500      	movs	r5, #0
 8014f0a:	46ab      	mov	fp, r5
 8014f0c:	9509      	str	r5, [sp, #36]	; 0x24
 8014f0e:	9505      	str	r5, [sp, #20]
 8014f10:	2322      	movs	r3, #34	; 0x22
 8014f12:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801501c <_strtod_l+0x594>
 8014f16:	6023      	str	r3, [r4, #0]
 8014f18:	f04f 0800 	mov.w	r8, #0
 8014f1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	f43f aded 	beq.w	8014afe <_strtod_l+0x76>
 8014f24:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014f26:	4620      	mov	r0, r4
 8014f28:	f003 f82e 	bl	8017f88 <_Bfree>
 8014f2c:	9905      	ldr	r1, [sp, #20]
 8014f2e:	4620      	mov	r0, r4
 8014f30:	f003 f82a 	bl	8017f88 <_Bfree>
 8014f34:	4659      	mov	r1, fp
 8014f36:	4620      	mov	r0, r4
 8014f38:	f003 f826 	bl	8017f88 <_Bfree>
 8014f3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014f3e:	4620      	mov	r0, r4
 8014f40:	f003 f822 	bl	8017f88 <_Bfree>
 8014f44:	4629      	mov	r1, r5
 8014f46:	4620      	mov	r0, r4
 8014f48:	f003 f81e 	bl	8017f88 <_Bfree>
 8014f4c:	e5d7      	b.n	8014afe <_strtod_l+0x76>
 8014f4e:	4b32      	ldr	r3, [pc, #200]	; (8015018 <_strtod_l+0x590>)
 8014f50:	9304      	str	r3, [sp, #16]
 8014f52:	2300      	movs	r3, #0
 8014f54:	112d      	asrs	r5, r5, #4
 8014f56:	4640      	mov	r0, r8
 8014f58:	4649      	mov	r1, r9
 8014f5a:	469a      	mov	sl, r3
 8014f5c:	2d01      	cmp	r5, #1
 8014f5e:	dc21      	bgt.n	8014fa4 <_strtod_l+0x51c>
 8014f60:	b10b      	cbz	r3, 8014f66 <_strtod_l+0x4de>
 8014f62:	4680      	mov	r8, r0
 8014f64:	4689      	mov	r9, r1
 8014f66:	492c      	ldr	r1, [pc, #176]	; (8015018 <_strtod_l+0x590>)
 8014f68:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8014f6c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014f70:	4642      	mov	r2, r8
 8014f72:	464b      	mov	r3, r9
 8014f74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014f78:	f7eb fb3e 	bl	80005f8 <__aeabi_dmul>
 8014f7c:	4b27      	ldr	r3, [pc, #156]	; (801501c <_strtod_l+0x594>)
 8014f7e:	460a      	mov	r2, r1
 8014f80:	400b      	ands	r3, r1
 8014f82:	4927      	ldr	r1, [pc, #156]	; (8015020 <_strtod_l+0x598>)
 8014f84:	428b      	cmp	r3, r1
 8014f86:	4680      	mov	r8, r0
 8014f88:	d8be      	bhi.n	8014f08 <_strtod_l+0x480>
 8014f8a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014f8e:	428b      	cmp	r3, r1
 8014f90:	bf86      	itte	hi
 8014f92:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8015024 <_strtod_l+0x59c>
 8014f96:	f04f 38ff 	movhi.w	r8, #4294967295
 8014f9a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8014f9e:	2300      	movs	r3, #0
 8014fa0:	9304      	str	r3, [sp, #16]
 8014fa2:	e07b      	b.n	801509c <_strtod_l+0x614>
 8014fa4:	07ea      	lsls	r2, r5, #31
 8014fa6:	d505      	bpl.n	8014fb4 <_strtod_l+0x52c>
 8014fa8:	9b04      	ldr	r3, [sp, #16]
 8014faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fae:	f7eb fb23 	bl	80005f8 <__aeabi_dmul>
 8014fb2:	2301      	movs	r3, #1
 8014fb4:	9a04      	ldr	r2, [sp, #16]
 8014fb6:	3208      	adds	r2, #8
 8014fb8:	f10a 0a01 	add.w	sl, sl, #1
 8014fbc:	106d      	asrs	r5, r5, #1
 8014fbe:	9204      	str	r2, [sp, #16]
 8014fc0:	e7cc      	b.n	8014f5c <_strtod_l+0x4d4>
 8014fc2:	d0ec      	beq.n	8014f9e <_strtod_l+0x516>
 8014fc4:	426d      	negs	r5, r5
 8014fc6:	f015 020f 	ands.w	r2, r5, #15
 8014fca:	d00a      	beq.n	8014fe2 <_strtod_l+0x55a>
 8014fcc:	4b11      	ldr	r3, [pc, #68]	; (8015014 <_strtod_l+0x58c>)
 8014fce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014fd2:	4640      	mov	r0, r8
 8014fd4:	4649      	mov	r1, r9
 8014fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fda:	f7eb fc37 	bl	800084c <__aeabi_ddiv>
 8014fde:	4680      	mov	r8, r0
 8014fe0:	4689      	mov	r9, r1
 8014fe2:	112d      	asrs	r5, r5, #4
 8014fe4:	d0db      	beq.n	8014f9e <_strtod_l+0x516>
 8014fe6:	2d1f      	cmp	r5, #31
 8014fe8:	dd1e      	ble.n	8015028 <_strtod_l+0x5a0>
 8014fea:	2500      	movs	r5, #0
 8014fec:	46ab      	mov	fp, r5
 8014fee:	9509      	str	r5, [sp, #36]	; 0x24
 8014ff0:	9505      	str	r5, [sp, #20]
 8014ff2:	2322      	movs	r3, #34	; 0x22
 8014ff4:	f04f 0800 	mov.w	r8, #0
 8014ff8:	f04f 0900 	mov.w	r9, #0
 8014ffc:	6023      	str	r3, [r4, #0]
 8014ffe:	e78d      	b.n	8014f1c <_strtod_l+0x494>
 8015000:	0801ce5e 	.word	0x0801ce5e
 8015004:	0801cd10 	.word	0x0801cd10
 8015008:	0801ce56 	.word	0x0801ce56
 801500c:	0801cf42 	.word	0x0801cf42
 8015010:	0801cf3e 	.word	0x0801cf3e
 8015014:	0801d098 	.word	0x0801d098
 8015018:	0801d070 	.word	0x0801d070
 801501c:	7ff00000 	.word	0x7ff00000
 8015020:	7ca00000 	.word	0x7ca00000
 8015024:	7fefffff 	.word	0x7fefffff
 8015028:	f015 0310 	ands.w	r3, r5, #16
 801502c:	bf18      	it	ne
 801502e:	236a      	movne	r3, #106	; 0x6a
 8015030:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80153d4 <_strtod_l+0x94c>
 8015034:	9304      	str	r3, [sp, #16]
 8015036:	4640      	mov	r0, r8
 8015038:	4649      	mov	r1, r9
 801503a:	2300      	movs	r3, #0
 801503c:	07ea      	lsls	r2, r5, #31
 801503e:	d504      	bpl.n	801504a <_strtod_l+0x5c2>
 8015040:	e9da 2300 	ldrd	r2, r3, [sl]
 8015044:	f7eb fad8 	bl	80005f8 <__aeabi_dmul>
 8015048:	2301      	movs	r3, #1
 801504a:	106d      	asrs	r5, r5, #1
 801504c:	f10a 0a08 	add.w	sl, sl, #8
 8015050:	d1f4      	bne.n	801503c <_strtod_l+0x5b4>
 8015052:	b10b      	cbz	r3, 8015058 <_strtod_l+0x5d0>
 8015054:	4680      	mov	r8, r0
 8015056:	4689      	mov	r9, r1
 8015058:	9b04      	ldr	r3, [sp, #16]
 801505a:	b1bb      	cbz	r3, 801508c <_strtod_l+0x604>
 801505c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8015060:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8015064:	2b00      	cmp	r3, #0
 8015066:	4649      	mov	r1, r9
 8015068:	dd10      	ble.n	801508c <_strtod_l+0x604>
 801506a:	2b1f      	cmp	r3, #31
 801506c:	f340 811e 	ble.w	80152ac <_strtod_l+0x824>
 8015070:	2b34      	cmp	r3, #52	; 0x34
 8015072:	bfde      	ittt	le
 8015074:	f04f 33ff 	movle.w	r3, #4294967295
 8015078:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801507c:	4093      	lslle	r3, r2
 801507e:	f04f 0800 	mov.w	r8, #0
 8015082:	bfcc      	ite	gt
 8015084:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8015088:	ea03 0901 	andle.w	r9, r3, r1
 801508c:	2200      	movs	r2, #0
 801508e:	2300      	movs	r3, #0
 8015090:	4640      	mov	r0, r8
 8015092:	4649      	mov	r1, r9
 8015094:	f7eb fd18 	bl	8000ac8 <__aeabi_dcmpeq>
 8015098:	2800      	cmp	r0, #0
 801509a:	d1a6      	bne.n	8014fea <_strtod_l+0x562>
 801509c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801509e:	9300      	str	r3, [sp, #0]
 80150a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80150a2:	4633      	mov	r3, r6
 80150a4:	465a      	mov	r2, fp
 80150a6:	4620      	mov	r0, r4
 80150a8:	f002 ffd6 	bl	8018058 <__s2b>
 80150ac:	9009      	str	r0, [sp, #36]	; 0x24
 80150ae:	2800      	cmp	r0, #0
 80150b0:	f43f af2a 	beq.w	8014f08 <_strtod_l+0x480>
 80150b4:	9a08      	ldr	r2, [sp, #32]
 80150b6:	9b05      	ldr	r3, [sp, #20]
 80150b8:	2a00      	cmp	r2, #0
 80150ba:	eba3 0307 	sub.w	r3, r3, r7
 80150be:	bfa8      	it	ge
 80150c0:	2300      	movge	r3, #0
 80150c2:	930c      	str	r3, [sp, #48]	; 0x30
 80150c4:	2500      	movs	r5, #0
 80150c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80150ca:	9312      	str	r3, [sp, #72]	; 0x48
 80150cc:	46ab      	mov	fp, r5
 80150ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150d0:	4620      	mov	r0, r4
 80150d2:	6859      	ldr	r1, [r3, #4]
 80150d4:	f002 ff18 	bl	8017f08 <_Balloc>
 80150d8:	9005      	str	r0, [sp, #20]
 80150da:	2800      	cmp	r0, #0
 80150dc:	f43f af18 	beq.w	8014f10 <_strtod_l+0x488>
 80150e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150e2:	691a      	ldr	r2, [r3, #16]
 80150e4:	3202      	adds	r2, #2
 80150e6:	f103 010c 	add.w	r1, r3, #12
 80150ea:	0092      	lsls	r2, r2, #2
 80150ec:	300c      	adds	r0, #12
 80150ee:	f001 fca0 	bl	8016a32 <memcpy>
 80150f2:	ec49 8b10 	vmov	d0, r8, r9
 80150f6:	aa18      	add	r2, sp, #96	; 0x60
 80150f8:	a917      	add	r1, sp, #92	; 0x5c
 80150fa:	4620      	mov	r0, r4
 80150fc:	f003 fae0 	bl	80186c0 <__d2b>
 8015100:	ec49 8b18 	vmov	d8, r8, r9
 8015104:	9016      	str	r0, [sp, #88]	; 0x58
 8015106:	2800      	cmp	r0, #0
 8015108:	f43f af02 	beq.w	8014f10 <_strtod_l+0x488>
 801510c:	2101      	movs	r1, #1
 801510e:	4620      	mov	r0, r4
 8015110:	f003 f83a 	bl	8018188 <__i2b>
 8015114:	4683      	mov	fp, r0
 8015116:	2800      	cmp	r0, #0
 8015118:	f43f aefa 	beq.w	8014f10 <_strtod_l+0x488>
 801511c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801511e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8015120:	2e00      	cmp	r6, #0
 8015122:	bfab      	itete	ge
 8015124:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8015126:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8015128:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801512a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 801512e:	bfac      	ite	ge
 8015130:	eb06 0a03 	addge.w	sl, r6, r3
 8015134:	1b9f      	sublt	r7, r3, r6
 8015136:	9b04      	ldr	r3, [sp, #16]
 8015138:	1af6      	subs	r6, r6, r3
 801513a:	4416      	add	r6, r2
 801513c:	4ba0      	ldr	r3, [pc, #640]	; (80153c0 <_strtod_l+0x938>)
 801513e:	3e01      	subs	r6, #1
 8015140:	429e      	cmp	r6, r3
 8015142:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8015146:	f280 80c4 	bge.w	80152d2 <_strtod_l+0x84a>
 801514a:	1b9b      	subs	r3, r3, r6
 801514c:	2b1f      	cmp	r3, #31
 801514e:	eba2 0203 	sub.w	r2, r2, r3
 8015152:	f04f 0101 	mov.w	r1, #1
 8015156:	f300 80b0 	bgt.w	80152ba <_strtod_l+0x832>
 801515a:	fa01 f303 	lsl.w	r3, r1, r3
 801515e:	930e      	str	r3, [sp, #56]	; 0x38
 8015160:	2300      	movs	r3, #0
 8015162:	930d      	str	r3, [sp, #52]	; 0x34
 8015164:	eb0a 0602 	add.w	r6, sl, r2
 8015168:	9b04      	ldr	r3, [sp, #16]
 801516a:	45b2      	cmp	sl, r6
 801516c:	4417      	add	r7, r2
 801516e:	441f      	add	r7, r3
 8015170:	4653      	mov	r3, sl
 8015172:	bfa8      	it	ge
 8015174:	4633      	movge	r3, r6
 8015176:	42bb      	cmp	r3, r7
 8015178:	bfa8      	it	ge
 801517a:	463b      	movge	r3, r7
 801517c:	2b00      	cmp	r3, #0
 801517e:	bfc2      	ittt	gt
 8015180:	1af6      	subgt	r6, r6, r3
 8015182:	1aff      	subgt	r7, r7, r3
 8015184:	ebaa 0a03 	subgt.w	sl, sl, r3
 8015188:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801518a:	2b00      	cmp	r3, #0
 801518c:	dd17      	ble.n	80151be <_strtod_l+0x736>
 801518e:	4659      	mov	r1, fp
 8015190:	461a      	mov	r2, r3
 8015192:	4620      	mov	r0, r4
 8015194:	f003 f8b8 	bl	8018308 <__pow5mult>
 8015198:	4683      	mov	fp, r0
 801519a:	2800      	cmp	r0, #0
 801519c:	f43f aeb8 	beq.w	8014f10 <_strtod_l+0x488>
 80151a0:	4601      	mov	r1, r0
 80151a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80151a4:	4620      	mov	r0, r4
 80151a6:	f003 f805 	bl	80181b4 <__multiply>
 80151aa:	900b      	str	r0, [sp, #44]	; 0x2c
 80151ac:	2800      	cmp	r0, #0
 80151ae:	f43f aeaf 	beq.w	8014f10 <_strtod_l+0x488>
 80151b2:	9916      	ldr	r1, [sp, #88]	; 0x58
 80151b4:	4620      	mov	r0, r4
 80151b6:	f002 fee7 	bl	8017f88 <_Bfree>
 80151ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80151bc:	9316      	str	r3, [sp, #88]	; 0x58
 80151be:	2e00      	cmp	r6, #0
 80151c0:	f300 808c 	bgt.w	80152dc <_strtod_l+0x854>
 80151c4:	9b08      	ldr	r3, [sp, #32]
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	dd08      	ble.n	80151dc <_strtod_l+0x754>
 80151ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80151cc:	9905      	ldr	r1, [sp, #20]
 80151ce:	4620      	mov	r0, r4
 80151d0:	f003 f89a 	bl	8018308 <__pow5mult>
 80151d4:	9005      	str	r0, [sp, #20]
 80151d6:	2800      	cmp	r0, #0
 80151d8:	f43f ae9a 	beq.w	8014f10 <_strtod_l+0x488>
 80151dc:	2f00      	cmp	r7, #0
 80151de:	dd08      	ble.n	80151f2 <_strtod_l+0x76a>
 80151e0:	9905      	ldr	r1, [sp, #20]
 80151e2:	463a      	mov	r2, r7
 80151e4:	4620      	mov	r0, r4
 80151e6:	f003 f8e9 	bl	80183bc <__lshift>
 80151ea:	9005      	str	r0, [sp, #20]
 80151ec:	2800      	cmp	r0, #0
 80151ee:	f43f ae8f 	beq.w	8014f10 <_strtod_l+0x488>
 80151f2:	f1ba 0f00 	cmp.w	sl, #0
 80151f6:	dd08      	ble.n	801520a <_strtod_l+0x782>
 80151f8:	4659      	mov	r1, fp
 80151fa:	4652      	mov	r2, sl
 80151fc:	4620      	mov	r0, r4
 80151fe:	f003 f8dd 	bl	80183bc <__lshift>
 8015202:	4683      	mov	fp, r0
 8015204:	2800      	cmp	r0, #0
 8015206:	f43f ae83 	beq.w	8014f10 <_strtod_l+0x488>
 801520a:	9a05      	ldr	r2, [sp, #20]
 801520c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801520e:	4620      	mov	r0, r4
 8015210:	f003 f95c 	bl	80184cc <__mdiff>
 8015214:	4605      	mov	r5, r0
 8015216:	2800      	cmp	r0, #0
 8015218:	f43f ae7a 	beq.w	8014f10 <_strtod_l+0x488>
 801521c:	68c3      	ldr	r3, [r0, #12]
 801521e:	930b      	str	r3, [sp, #44]	; 0x2c
 8015220:	2300      	movs	r3, #0
 8015222:	60c3      	str	r3, [r0, #12]
 8015224:	4659      	mov	r1, fp
 8015226:	f003 f935 	bl	8018494 <__mcmp>
 801522a:	2800      	cmp	r0, #0
 801522c:	da60      	bge.n	80152f0 <_strtod_l+0x868>
 801522e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015230:	ea53 0308 	orrs.w	r3, r3, r8
 8015234:	f040 8084 	bne.w	8015340 <_strtod_l+0x8b8>
 8015238:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801523c:	2b00      	cmp	r3, #0
 801523e:	d17f      	bne.n	8015340 <_strtod_l+0x8b8>
 8015240:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015244:	0d1b      	lsrs	r3, r3, #20
 8015246:	051b      	lsls	r3, r3, #20
 8015248:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801524c:	d978      	bls.n	8015340 <_strtod_l+0x8b8>
 801524e:	696b      	ldr	r3, [r5, #20]
 8015250:	b913      	cbnz	r3, 8015258 <_strtod_l+0x7d0>
 8015252:	692b      	ldr	r3, [r5, #16]
 8015254:	2b01      	cmp	r3, #1
 8015256:	dd73      	ble.n	8015340 <_strtod_l+0x8b8>
 8015258:	4629      	mov	r1, r5
 801525a:	2201      	movs	r2, #1
 801525c:	4620      	mov	r0, r4
 801525e:	f003 f8ad 	bl	80183bc <__lshift>
 8015262:	4659      	mov	r1, fp
 8015264:	4605      	mov	r5, r0
 8015266:	f003 f915 	bl	8018494 <__mcmp>
 801526a:	2800      	cmp	r0, #0
 801526c:	dd68      	ble.n	8015340 <_strtod_l+0x8b8>
 801526e:	9904      	ldr	r1, [sp, #16]
 8015270:	4a54      	ldr	r2, [pc, #336]	; (80153c4 <_strtod_l+0x93c>)
 8015272:	464b      	mov	r3, r9
 8015274:	2900      	cmp	r1, #0
 8015276:	f000 8084 	beq.w	8015382 <_strtod_l+0x8fa>
 801527a:	ea02 0109 	and.w	r1, r2, r9
 801527e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8015282:	dc7e      	bgt.n	8015382 <_strtod_l+0x8fa>
 8015284:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8015288:	f77f aeb3 	ble.w	8014ff2 <_strtod_l+0x56a>
 801528c:	4b4e      	ldr	r3, [pc, #312]	; (80153c8 <_strtod_l+0x940>)
 801528e:	4640      	mov	r0, r8
 8015290:	4649      	mov	r1, r9
 8015292:	2200      	movs	r2, #0
 8015294:	f7eb f9b0 	bl	80005f8 <__aeabi_dmul>
 8015298:	4b4a      	ldr	r3, [pc, #296]	; (80153c4 <_strtod_l+0x93c>)
 801529a:	400b      	ands	r3, r1
 801529c:	4680      	mov	r8, r0
 801529e:	4689      	mov	r9, r1
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	f47f ae3f 	bne.w	8014f24 <_strtod_l+0x49c>
 80152a6:	2322      	movs	r3, #34	; 0x22
 80152a8:	6023      	str	r3, [r4, #0]
 80152aa:	e63b      	b.n	8014f24 <_strtod_l+0x49c>
 80152ac:	f04f 32ff 	mov.w	r2, #4294967295
 80152b0:	fa02 f303 	lsl.w	r3, r2, r3
 80152b4:	ea03 0808 	and.w	r8, r3, r8
 80152b8:	e6e8      	b.n	801508c <_strtod_l+0x604>
 80152ba:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80152be:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80152c2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80152c6:	36e2      	adds	r6, #226	; 0xe2
 80152c8:	fa01 f306 	lsl.w	r3, r1, r6
 80152cc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80152d0:	e748      	b.n	8015164 <_strtod_l+0x6dc>
 80152d2:	2100      	movs	r1, #0
 80152d4:	2301      	movs	r3, #1
 80152d6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80152da:	e743      	b.n	8015164 <_strtod_l+0x6dc>
 80152dc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80152de:	4632      	mov	r2, r6
 80152e0:	4620      	mov	r0, r4
 80152e2:	f003 f86b 	bl	80183bc <__lshift>
 80152e6:	9016      	str	r0, [sp, #88]	; 0x58
 80152e8:	2800      	cmp	r0, #0
 80152ea:	f47f af6b 	bne.w	80151c4 <_strtod_l+0x73c>
 80152ee:	e60f      	b.n	8014f10 <_strtod_l+0x488>
 80152f0:	46ca      	mov	sl, r9
 80152f2:	d171      	bne.n	80153d8 <_strtod_l+0x950>
 80152f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80152f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80152fa:	b352      	cbz	r2, 8015352 <_strtod_l+0x8ca>
 80152fc:	4a33      	ldr	r2, [pc, #204]	; (80153cc <_strtod_l+0x944>)
 80152fe:	4293      	cmp	r3, r2
 8015300:	d12a      	bne.n	8015358 <_strtod_l+0x8d0>
 8015302:	9b04      	ldr	r3, [sp, #16]
 8015304:	4641      	mov	r1, r8
 8015306:	b1fb      	cbz	r3, 8015348 <_strtod_l+0x8c0>
 8015308:	4b2e      	ldr	r3, [pc, #184]	; (80153c4 <_strtod_l+0x93c>)
 801530a:	ea09 0303 	and.w	r3, r9, r3
 801530e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015312:	f04f 32ff 	mov.w	r2, #4294967295
 8015316:	d81a      	bhi.n	801534e <_strtod_l+0x8c6>
 8015318:	0d1b      	lsrs	r3, r3, #20
 801531a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801531e:	fa02 f303 	lsl.w	r3, r2, r3
 8015322:	4299      	cmp	r1, r3
 8015324:	d118      	bne.n	8015358 <_strtod_l+0x8d0>
 8015326:	4b2a      	ldr	r3, [pc, #168]	; (80153d0 <_strtod_l+0x948>)
 8015328:	459a      	cmp	sl, r3
 801532a:	d102      	bne.n	8015332 <_strtod_l+0x8aa>
 801532c:	3101      	adds	r1, #1
 801532e:	f43f adef 	beq.w	8014f10 <_strtod_l+0x488>
 8015332:	4b24      	ldr	r3, [pc, #144]	; (80153c4 <_strtod_l+0x93c>)
 8015334:	ea0a 0303 	and.w	r3, sl, r3
 8015338:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801533c:	f04f 0800 	mov.w	r8, #0
 8015340:	9b04      	ldr	r3, [sp, #16]
 8015342:	2b00      	cmp	r3, #0
 8015344:	d1a2      	bne.n	801528c <_strtod_l+0x804>
 8015346:	e5ed      	b.n	8014f24 <_strtod_l+0x49c>
 8015348:	f04f 33ff 	mov.w	r3, #4294967295
 801534c:	e7e9      	b.n	8015322 <_strtod_l+0x89a>
 801534e:	4613      	mov	r3, r2
 8015350:	e7e7      	b.n	8015322 <_strtod_l+0x89a>
 8015352:	ea53 0308 	orrs.w	r3, r3, r8
 8015356:	d08a      	beq.n	801526e <_strtod_l+0x7e6>
 8015358:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801535a:	b1e3      	cbz	r3, 8015396 <_strtod_l+0x90e>
 801535c:	ea13 0f0a 	tst.w	r3, sl
 8015360:	d0ee      	beq.n	8015340 <_strtod_l+0x8b8>
 8015362:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015364:	9a04      	ldr	r2, [sp, #16]
 8015366:	4640      	mov	r0, r8
 8015368:	4649      	mov	r1, r9
 801536a:	b1c3      	cbz	r3, 801539e <_strtod_l+0x916>
 801536c:	f7ff fb70 	bl	8014a50 <sulp>
 8015370:	4602      	mov	r2, r0
 8015372:	460b      	mov	r3, r1
 8015374:	ec51 0b18 	vmov	r0, r1, d8
 8015378:	f7ea ff88 	bl	800028c <__adddf3>
 801537c:	4680      	mov	r8, r0
 801537e:	4689      	mov	r9, r1
 8015380:	e7de      	b.n	8015340 <_strtod_l+0x8b8>
 8015382:	4013      	ands	r3, r2
 8015384:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8015388:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801538c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8015390:	f04f 38ff 	mov.w	r8, #4294967295
 8015394:	e7d4      	b.n	8015340 <_strtod_l+0x8b8>
 8015396:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015398:	ea13 0f08 	tst.w	r3, r8
 801539c:	e7e0      	b.n	8015360 <_strtod_l+0x8d8>
 801539e:	f7ff fb57 	bl	8014a50 <sulp>
 80153a2:	4602      	mov	r2, r0
 80153a4:	460b      	mov	r3, r1
 80153a6:	ec51 0b18 	vmov	r0, r1, d8
 80153aa:	f7ea ff6d 	bl	8000288 <__aeabi_dsub>
 80153ae:	2200      	movs	r2, #0
 80153b0:	2300      	movs	r3, #0
 80153b2:	4680      	mov	r8, r0
 80153b4:	4689      	mov	r9, r1
 80153b6:	f7eb fb87 	bl	8000ac8 <__aeabi_dcmpeq>
 80153ba:	2800      	cmp	r0, #0
 80153bc:	d0c0      	beq.n	8015340 <_strtod_l+0x8b8>
 80153be:	e618      	b.n	8014ff2 <_strtod_l+0x56a>
 80153c0:	fffffc02 	.word	0xfffffc02
 80153c4:	7ff00000 	.word	0x7ff00000
 80153c8:	39500000 	.word	0x39500000
 80153cc:	000fffff 	.word	0x000fffff
 80153d0:	7fefffff 	.word	0x7fefffff
 80153d4:	0801cd28 	.word	0x0801cd28
 80153d8:	4659      	mov	r1, fp
 80153da:	4628      	mov	r0, r5
 80153dc:	f003 f9ca 	bl	8018774 <__ratio>
 80153e0:	ec57 6b10 	vmov	r6, r7, d0
 80153e4:	ee10 0a10 	vmov	r0, s0
 80153e8:	2200      	movs	r2, #0
 80153ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80153ee:	4639      	mov	r1, r7
 80153f0:	f7eb fb7e 	bl	8000af0 <__aeabi_dcmple>
 80153f4:	2800      	cmp	r0, #0
 80153f6:	d071      	beq.n	80154dc <_strtod_l+0xa54>
 80153f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	d17c      	bne.n	80154f8 <_strtod_l+0xa70>
 80153fe:	f1b8 0f00 	cmp.w	r8, #0
 8015402:	d15a      	bne.n	80154ba <_strtod_l+0xa32>
 8015404:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015408:	2b00      	cmp	r3, #0
 801540a:	d15d      	bne.n	80154c8 <_strtod_l+0xa40>
 801540c:	4b90      	ldr	r3, [pc, #576]	; (8015650 <_strtod_l+0xbc8>)
 801540e:	2200      	movs	r2, #0
 8015410:	4630      	mov	r0, r6
 8015412:	4639      	mov	r1, r7
 8015414:	f7eb fb62 	bl	8000adc <__aeabi_dcmplt>
 8015418:	2800      	cmp	r0, #0
 801541a:	d15c      	bne.n	80154d6 <_strtod_l+0xa4e>
 801541c:	4630      	mov	r0, r6
 801541e:	4639      	mov	r1, r7
 8015420:	4b8c      	ldr	r3, [pc, #560]	; (8015654 <_strtod_l+0xbcc>)
 8015422:	2200      	movs	r2, #0
 8015424:	f7eb f8e8 	bl	80005f8 <__aeabi_dmul>
 8015428:	4606      	mov	r6, r0
 801542a:	460f      	mov	r7, r1
 801542c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015430:	9606      	str	r6, [sp, #24]
 8015432:	9307      	str	r3, [sp, #28]
 8015434:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015438:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801543c:	4b86      	ldr	r3, [pc, #536]	; (8015658 <_strtod_l+0xbd0>)
 801543e:	ea0a 0303 	and.w	r3, sl, r3
 8015442:	930d      	str	r3, [sp, #52]	; 0x34
 8015444:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015446:	4b85      	ldr	r3, [pc, #532]	; (801565c <_strtod_l+0xbd4>)
 8015448:	429a      	cmp	r2, r3
 801544a:	f040 8090 	bne.w	801556e <_strtod_l+0xae6>
 801544e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8015452:	ec49 8b10 	vmov	d0, r8, r9
 8015456:	f003 f8c3 	bl	80185e0 <__ulp>
 801545a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801545e:	ec51 0b10 	vmov	r0, r1, d0
 8015462:	f7eb f8c9 	bl	80005f8 <__aeabi_dmul>
 8015466:	4642      	mov	r2, r8
 8015468:	464b      	mov	r3, r9
 801546a:	f7ea ff0f 	bl	800028c <__adddf3>
 801546e:	460b      	mov	r3, r1
 8015470:	4979      	ldr	r1, [pc, #484]	; (8015658 <_strtod_l+0xbd0>)
 8015472:	4a7b      	ldr	r2, [pc, #492]	; (8015660 <_strtod_l+0xbd8>)
 8015474:	4019      	ands	r1, r3
 8015476:	4291      	cmp	r1, r2
 8015478:	4680      	mov	r8, r0
 801547a:	d944      	bls.n	8015506 <_strtod_l+0xa7e>
 801547c:	ee18 2a90 	vmov	r2, s17
 8015480:	4b78      	ldr	r3, [pc, #480]	; (8015664 <_strtod_l+0xbdc>)
 8015482:	429a      	cmp	r2, r3
 8015484:	d104      	bne.n	8015490 <_strtod_l+0xa08>
 8015486:	ee18 3a10 	vmov	r3, s16
 801548a:	3301      	adds	r3, #1
 801548c:	f43f ad40 	beq.w	8014f10 <_strtod_l+0x488>
 8015490:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8015664 <_strtod_l+0xbdc>
 8015494:	f04f 38ff 	mov.w	r8, #4294967295
 8015498:	9916      	ldr	r1, [sp, #88]	; 0x58
 801549a:	4620      	mov	r0, r4
 801549c:	f002 fd74 	bl	8017f88 <_Bfree>
 80154a0:	9905      	ldr	r1, [sp, #20]
 80154a2:	4620      	mov	r0, r4
 80154a4:	f002 fd70 	bl	8017f88 <_Bfree>
 80154a8:	4659      	mov	r1, fp
 80154aa:	4620      	mov	r0, r4
 80154ac:	f002 fd6c 	bl	8017f88 <_Bfree>
 80154b0:	4629      	mov	r1, r5
 80154b2:	4620      	mov	r0, r4
 80154b4:	f002 fd68 	bl	8017f88 <_Bfree>
 80154b8:	e609      	b.n	80150ce <_strtod_l+0x646>
 80154ba:	f1b8 0f01 	cmp.w	r8, #1
 80154be:	d103      	bne.n	80154c8 <_strtod_l+0xa40>
 80154c0:	f1b9 0f00 	cmp.w	r9, #0
 80154c4:	f43f ad95 	beq.w	8014ff2 <_strtod_l+0x56a>
 80154c8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8015620 <_strtod_l+0xb98>
 80154cc:	4f60      	ldr	r7, [pc, #384]	; (8015650 <_strtod_l+0xbc8>)
 80154ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80154d2:	2600      	movs	r6, #0
 80154d4:	e7ae      	b.n	8015434 <_strtod_l+0x9ac>
 80154d6:	4f5f      	ldr	r7, [pc, #380]	; (8015654 <_strtod_l+0xbcc>)
 80154d8:	2600      	movs	r6, #0
 80154da:	e7a7      	b.n	801542c <_strtod_l+0x9a4>
 80154dc:	4b5d      	ldr	r3, [pc, #372]	; (8015654 <_strtod_l+0xbcc>)
 80154de:	4630      	mov	r0, r6
 80154e0:	4639      	mov	r1, r7
 80154e2:	2200      	movs	r2, #0
 80154e4:	f7eb f888 	bl	80005f8 <__aeabi_dmul>
 80154e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80154ea:	4606      	mov	r6, r0
 80154ec:	460f      	mov	r7, r1
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	d09c      	beq.n	801542c <_strtod_l+0x9a4>
 80154f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80154f6:	e79d      	b.n	8015434 <_strtod_l+0x9ac>
 80154f8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8015628 <_strtod_l+0xba0>
 80154fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015500:	ec57 6b17 	vmov	r6, r7, d7
 8015504:	e796      	b.n	8015434 <_strtod_l+0x9ac>
 8015506:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801550a:	9b04      	ldr	r3, [sp, #16]
 801550c:	46ca      	mov	sl, r9
 801550e:	2b00      	cmp	r3, #0
 8015510:	d1c2      	bne.n	8015498 <_strtod_l+0xa10>
 8015512:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015516:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015518:	0d1b      	lsrs	r3, r3, #20
 801551a:	051b      	lsls	r3, r3, #20
 801551c:	429a      	cmp	r2, r3
 801551e:	d1bb      	bne.n	8015498 <_strtod_l+0xa10>
 8015520:	4630      	mov	r0, r6
 8015522:	4639      	mov	r1, r7
 8015524:	f7eb fbc8 	bl	8000cb8 <__aeabi_d2lz>
 8015528:	f7eb f838 	bl	800059c <__aeabi_l2d>
 801552c:	4602      	mov	r2, r0
 801552e:	460b      	mov	r3, r1
 8015530:	4630      	mov	r0, r6
 8015532:	4639      	mov	r1, r7
 8015534:	f7ea fea8 	bl	8000288 <__aeabi_dsub>
 8015538:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801553a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801553e:	ea43 0308 	orr.w	r3, r3, r8
 8015542:	4313      	orrs	r3, r2
 8015544:	4606      	mov	r6, r0
 8015546:	460f      	mov	r7, r1
 8015548:	d054      	beq.n	80155f4 <_strtod_l+0xb6c>
 801554a:	a339      	add	r3, pc, #228	; (adr r3, 8015630 <_strtod_l+0xba8>)
 801554c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015550:	f7eb fac4 	bl	8000adc <__aeabi_dcmplt>
 8015554:	2800      	cmp	r0, #0
 8015556:	f47f ace5 	bne.w	8014f24 <_strtod_l+0x49c>
 801555a:	a337      	add	r3, pc, #220	; (adr r3, 8015638 <_strtod_l+0xbb0>)
 801555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015560:	4630      	mov	r0, r6
 8015562:	4639      	mov	r1, r7
 8015564:	f7eb fad8 	bl	8000b18 <__aeabi_dcmpgt>
 8015568:	2800      	cmp	r0, #0
 801556a:	d095      	beq.n	8015498 <_strtod_l+0xa10>
 801556c:	e4da      	b.n	8014f24 <_strtod_l+0x49c>
 801556e:	9b04      	ldr	r3, [sp, #16]
 8015570:	b333      	cbz	r3, 80155c0 <_strtod_l+0xb38>
 8015572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015574:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015578:	d822      	bhi.n	80155c0 <_strtod_l+0xb38>
 801557a:	a331      	add	r3, pc, #196	; (adr r3, 8015640 <_strtod_l+0xbb8>)
 801557c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015580:	4630      	mov	r0, r6
 8015582:	4639      	mov	r1, r7
 8015584:	f7eb fab4 	bl	8000af0 <__aeabi_dcmple>
 8015588:	b1a0      	cbz	r0, 80155b4 <_strtod_l+0xb2c>
 801558a:	4639      	mov	r1, r7
 801558c:	4630      	mov	r0, r6
 801558e:	f7eb fb0b 	bl	8000ba8 <__aeabi_d2uiz>
 8015592:	2801      	cmp	r0, #1
 8015594:	bf38      	it	cc
 8015596:	2001      	movcc	r0, #1
 8015598:	f7ea ffb4 	bl	8000504 <__aeabi_ui2d>
 801559c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801559e:	4606      	mov	r6, r0
 80155a0:	460f      	mov	r7, r1
 80155a2:	bb23      	cbnz	r3, 80155ee <_strtod_l+0xb66>
 80155a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80155a8:	9010      	str	r0, [sp, #64]	; 0x40
 80155aa:	9311      	str	r3, [sp, #68]	; 0x44
 80155ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80155b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80155b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80155b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80155b8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80155bc:	1a9b      	subs	r3, r3, r2
 80155be:	930f      	str	r3, [sp, #60]	; 0x3c
 80155c0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80155c4:	eeb0 0a48 	vmov.f32	s0, s16
 80155c8:	eef0 0a68 	vmov.f32	s1, s17
 80155cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80155d0:	f003 f806 	bl	80185e0 <__ulp>
 80155d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80155d8:	ec53 2b10 	vmov	r2, r3, d0
 80155dc:	f7eb f80c 	bl	80005f8 <__aeabi_dmul>
 80155e0:	ec53 2b18 	vmov	r2, r3, d8
 80155e4:	f7ea fe52 	bl	800028c <__adddf3>
 80155e8:	4680      	mov	r8, r0
 80155ea:	4689      	mov	r9, r1
 80155ec:	e78d      	b.n	801550a <_strtod_l+0xa82>
 80155ee:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80155f2:	e7db      	b.n	80155ac <_strtod_l+0xb24>
 80155f4:	a314      	add	r3, pc, #80	; (adr r3, 8015648 <_strtod_l+0xbc0>)
 80155f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155fa:	f7eb fa6f 	bl	8000adc <__aeabi_dcmplt>
 80155fe:	e7b3      	b.n	8015568 <_strtod_l+0xae0>
 8015600:	2300      	movs	r3, #0
 8015602:	930a      	str	r3, [sp, #40]	; 0x28
 8015604:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015606:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015608:	6013      	str	r3, [r2, #0]
 801560a:	f7ff ba7c 	b.w	8014b06 <_strtod_l+0x7e>
 801560e:	2a65      	cmp	r2, #101	; 0x65
 8015610:	f43f ab75 	beq.w	8014cfe <_strtod_l+0x276>
 8015614:	2a45      	cmp	r2, #69	; 0x45
 8015616:	f43f ab72 	beq.w	8014cfe <_strtod_l+0x276>
 801561a:	2301      	movs	r3, #1
 801561c:	f7ff bbaa 	b.w	8014d74 <_strtod_l+0x2ec>
 8015620:	00000000 	.word	0x00000000
 8015624:	bff00000 	.word	0xbff00000
 8015628:	00000000 	.word	0x00000000
 801562c:	3ff00000 	.word	0x3ff00000
 8015630:	94a03595 	.word	0x94a03595
 8015634:	3fdfffff 	.word	0x3fdfffff
 8015638:	35afe535 	.word	0x35afe535
 801563c:	3fe00000 	.word	0x3fe00000
 8015640:	ffc00000 	.word	0xffc00000
 8015644:	41dfffff 	.word	0x41dfffff
 8015648:	94a03595 	.word	0x94a03595
 801564c:	3fcfffff 	.word	0x3fcfffff
 8015650:	3ff00000 	.word	0x3ff00000
 8015654:	3fe00000 	.word	0x3fe00000
 8015658:	7ff00000 	.word	0x7ff00000
 801565c:	7fe00000 	.word	0x7fe00000
 8015660:	7c9fffff 	.word	0x7c9fffff
 8015664:	7fefffff 	.word	0x7fefffff

08015668 <_strtod_r>:
 8015668:	4b01      	ldr	r3, [pc, #4]	; (8015670 <_strtod_r+0x8>)
 801566a:	f7ff ba0d 	b.w	8014a88 <_strtod_l>
 801566e:	bf00      	nop
 8015670:	2000013c 	.word	0x2000013c

08015674 <strtof>:
 8015674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015678:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 801573c <strtof+0xc8>
 801567c:	4b2a      	ldr	r3, [pc, #168]	; (8015728 <strtof+0xb4>)
 801567e:	460a      	mov	r2, r1
 8015680:	ed2d 8b02 	vpush	{d8}
 8015684:	4601      	mov	r1, r0
 8015686:	f8d8 0000 	ldr.w	r0, [r8]
 801568a:	f7ff f9fd 	bl	8014a88 <_strtod_l>
 801568e:	ec55 4b10 	vmov	r4, r5, d0
 8015692:	ee10 2a10 	vmov	r2, s0
 8015696:	ee10 0a10 	vmov	r0, s0
 801569a:	462b      	mov	r3, r5
 801569c:	4629      	mov	r1, r5
 801569e:	f7eb fa45 	bl	8000b2c <__aeabi_dcmpun>
 80156a2:	b190      	cbz	r0, 80156ca <strtof+0x56>
 80156a4:	2d00      	cmp	r5, #0
 80156a6:	4821      	ldr	r0, [pc, #132]	; (801572c <strtof+0xb8>)
 80156a8:	da09      	bge.n	80156be <strtof+0x4a>
 80156aa:	f001 f9d9 	bl	8016a60 <nanf>
 80156ae:	eeb1 8a40 	vneg.f32	s16, s0
 80156b2:	eeb0 0a48 	vmov.f32	s0, s16
 80156b6:	ecbd 8b02 	vpop	{d8}
 80156ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80156be:	ecbd 8b02 	vpop	{d8}
 80156c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80156c6:	f001 b9cb 	b.w	8016a60 <nanf>
 80156ca:	4620      	mov	r0, r4
 80156cc:	4629      	mov	r1, r5
 80156ce:	f7eb fa8b 	bl	8000be8 <__aeabi_d2f>
 80156d2:	ee08 0a10 	vmov	s16, r0
 80156d6:	eddf 7a16 	vldr	s15, [pc, #88]	; 8015730 <strtof+0xbc>
 80156da:	eeb0 7ac8 	vabs.f32	s14, s16
 80156de:	eeb4 7a67 	vcmp.f32	s14, s15
 80156e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156e6:	dd11      	ble.n	801570c <strtof+0x98>
 80156e8:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 80156ec:	4b11      	ldr	r3, [pc, #68]	; (8015734 <strtof+0xc0>)
 80156ee:	f04f 32ff 	mov.w	r2, #4294967295
 80156f2:	4620      	mov	r0, r4
 80156f4:	4639      	mov	r1, r7
 80156f6:	f7eb fa19 	bl	8000b2c <__aeabi_dcmpun>
 80156fa:	b980      	cbnz	r0, 801571e <strtof+0xaa>
 80156fc:	4b0d      	ldr	r3, [pc, #52]	; (8015734 <strtof+0xc0>)
 80156fe:	f04f 32ff 	mov.w	r2, #4294967295
 8015702:	4620      	mov	r0, r4
 8015704:	4639      	mov	r1, r7
 8015706:	f7eb f9f3 	bl	8000af0 <__aeabi_dcmple>
 801570a:	b940      	cbnz	r0, 801571e <strtof+0xaa>
 801570c:	ee18 3a10 	vmov	r3, s16
 8015710:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8015714:	d1cd      	bne.n	80156b2 <strtof+0x3e>
 8015716:	4b08      	ldr	r3, [pc, #32]	; (8015738 <strtof+0xc4>)
 8015718:	402b      	ands	r3, r5
 801571a:	2b00      	cmp	r3, #0
 801571c:	d0c9      	beq.n	80156b2 <strtof+0x3e>
 801571e:	f8d8 3000 	ldr.w	r3, [r8]
 8015722:	2222      	movs	r2, #34	; 0x22
 8015724:	601a      	str	r2, [r3, #0]
 8015726:	e7c4      	b.n	80156b2 <strtof+0x3e>
 8015728:	2000013c 	.word	0x2000013c
 801572c:	0801cf3e 	.word	0x0801cf3e
 8015730:	7f7fffff 	.word	0x7f7fffff
 8015734:	7fefffff 	.word	0x7fefffff
 8015738:	7ff00000 	.word	0x7ff00000
 801573c:	200002f4 	.word	0x200002f4

08015740 <_strtol_l.constprop.0>:
 8015740:	2b01      	cmp	r3, #1
 8015742:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015746:	d001      	beq.n	801574c <_strtol_l.constprop.0+0xc>
 8015748:	2b24      	cmp	r3, #36	; 0x24
 801574a:	d906      	bls.n	801575a <_strtol_l.constprop.0+0x1a>
 801574c:	f001 f93c 	bl	80169c8 <__errno>
 8015750:	2316      	movs	r3, #22
 8015752:	6003      	str	r3, [r0, #0]
 8015754:	2000      	movs	r0, #0
 8015756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801575a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8015840 <_strtol_l.constprop.0+0x100>
 801575e:	460d      	mov	r5, r1
 8015760:	462e      	mov	r6, r5
 8015762:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015766:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801576a:	f017 0708 	ands.w	r7, r7, #8
 801576e:	d1f7      	bne.n	8015760 <_strtol_l.constprop.0+0x20>
 8015770:	2c2d      	cmp	r4, #45	; 0x2d
 8015772:	d132      	bne.n	80157da <_strtol_l.constprop.0+0x9a>
 8015774:	782c      	ldrb	r4, [r5, #0]
 8015776:	2701      	movs	r7, #1
 8015778:	1cb5      	adds	r5, r6, #2
 801577a:	2b00      	cmp	r3, #0
 801577c:	d05b      	beq.n	8015836 <_strtol_l.constprop.0+0xf6>
 801577e:	2b10      	cmp	r3, #16
 8015780:	d109      	bne.n	8015796 <_strtol_l.constprop.0+0x56>
 8015782:	2c30      	cmp	r4, #48	; 0x30
 8015784:	d107      	bne.n	8015796 <_strtol_l.constprop.0+0x56>
 8015786:	782c      	ldrb	r4, [r5, #0]
 8015788:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801578c:	2c58      	cmp	r4, #88	; 0x58
 801578e:	d14d      	bne.n	801582c <_strtol_l.constprop.0+0xec>
 8015790:	786c      	ldrb	r4, [r5, #1]
 8015792:	2310      	movs	r3, #16
 8015794:	3502      	adds	r5, #2
 8015796:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801579a:	f108 38ff 	add.w	r8, r8, #4294967295
 801579e:	f04f 0e00 	mov.w	lr, #0
 80157a2:	fbb8 f9f3 	udiv	r9, r8, r3
 80157a6:	4676      	mov	r6, lr
 80157a8:	fb03 8a19 	mls	sl, r3, r9, r8
 80157ac:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80157b0:	f1bc 0f09 	cmp.w	ip, #9
 80157b4:	d816      	bhi.n	80157e4 <_strtol_l.constprop.0+0xa4>
 80157b6:	4664      	mov	r4, ip
 80157b8:	42a3      	cmp	r3, r4
 80157ba:	dd24      	ble.n	8015806 <_strtol_l.constprop.0+0xc6>
 80157bc:	f1be 3fff 	cmp.w	lr, #4294967295
 80157c0:	d008      	beq.n	80157d4 <_strtol_l.constprop.0+0x94>
 80157c2:	45b1      	cmp	r9, r6
 80157c4:	d31c      	bcc.n	8015800 <_strtol_l.constprop.0+0xc0>
 80157c6:	d101      	bne.n	80157cc <_strtol_l.constprop.0+0x8c>
 80157c8:	45a2      	cmp	sl, r4
 80157ca:	db19      	blt.n	8015800 <_strtol_l.constprop.0+0xc0>
 80157cc:	fb06 4603 	mla	r6, r6, r3, r4
 80157d0:	f04f 0e01 	mov.w	lr, #1
 80157d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80157d8:	e7e8      	b.n	80157ac <_strtol_l.constprop.0+0x6c>
 80157da:	2c2b      	cmp	r4, #43	; 0x2b
 80157dc:	bf04      	itt	eq
 80157de:	782c      	ldrbeq	r4, [r5, #0]
 80157e0:	1cb5      	addeq	r5, r6, #2
 80157e2:	e7ca      	b.n	801577a <_strtol_l.constprop.0+0x3a>
 80157e4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80157e8:	f1bc 0f19 	cmp.w	ip, #25
 80157ec:	d801      	bhi.n	80157f2 <_strtol_l.constprop.0+0xb2>
 80157ee:	3c37      	subs	r4, #55	; 0x37
 80157f0:	e7e2      	b.n	80157b8 <_strtol_l.constprop.0+0x78>
 80157f2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80157f6:	f1bc 0f19 	cmp.w	ip, #25
 80157fa:	d804      	bhi.n	8015806 <_strtol_l.constprop.0+0xc6>
 80157fc:	3c57      	subs	r4, #87	; 0x57
 80157fe:	e7db      	b.n	80157b8 <_strtol_l.constprop.0+0x78>
 8015800:	f04f 3eff 	mov.w	lr, #4294967295
 8015804:	e7e6      	b.n	80157d4 <_strtol_l.constprop.0+0x94>
 8015806:	f1be 3fff 	cmp.w	lr, #4294967295
 801580a:	d105      	bne.n	8015818 <_strtol_l.constprop.0+0xd8>
 801580c:	2322      	movs	r3, #34	; 0x22
 801580e:	6003      	str	r3, [r0, #0]
 8015810:	4646      	mov	r6, r8
 8015812:	b942      	cbnz	r2, 8015826 <_strtol_l.constprop.0+0xe6>
 8015814:	4630      	mov	r0, r6
 8015816:	e79e      	b.n	8015756 <_strtol_l.constprop.0+0x16>
 8015818:	b107      	cbz	r7, 801581c <_strtol_l.constprop.0+0xdc>
 801581a:	4276      	negs	r6, r6
 801581c:	2a00      	cmp	r2, #0
 801581e:	d0f9      	beq.n	8015814 <_strtol_l.constprop.0+0xd4>
 8015820:	f1be 0f00 	cmp.w	lr, #0
 8015824:	d000      	beq.n	8015828 <_strtol_l.constprop.0+0xe8>
 8015826:	1e69      	subs	r1, r5, #1
 8015828:	6011      	str	r1, [r2, #0]
 801582a:	e7f3      	b.n	8015814 <_strtol_l.constprop.0+0xd4>
 801582c:	2430      	movs	r4, #48	; 0x30
 801582e:	2b00      	cmp	r3, #0
 8015830:	d1b1      	bne.n	8015796 <_strtol_l.constprop.0+0x56>
 8015832:	2308      	movs	r3, #8
 8015834:	e7af      	b.n	8015796 <_strtol_l.constprop.0+0x56>
 8015836:	2c30      	cmp	r4, #48	; 0x30
 8015838:	d0a5      	beq.n	8015786 <_strtol_l.constprop.0+0x46>
 801583a:	230a      	movs	r3, #10
 801583c:	e7ab      	b.n	8015796 <_strtol_l.constprop.0+0x56>
 801583e:	bf00      	nop
 8015840:	0801cd51 	.word	0x0801cd51

08015844 <_strtol_r>:
 8015844:	f7ff bf7c 	b.w	8015740 <_strtol_l.constprop.0>

08015848 <strtol>:
 8015848:	4613      	mov	r3, r2
 801584a:	460a      	mov	r2, r1
 801584c:	4601      	mov	r1, r0
 801584e:	4802      	ldr	r0, [pc, #8]	; (8015858 <strtol+0x10>)
 8015850:	6800      	ldr	r0, [r0, #0]
 8015852:	f7ff bf75 	b.w	8015740 <_strtol_l.constprop.0>
 8015856:	bf00      	nop
 8015858:	200002f4 	.word	0x200002f4

0801585c <__cvt>:
 801585c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015860:	ec55 4b10 	vmov	r4, r5, d0
 8015864:	2d00      	cmp	r5, #0
 8015866:	460e      	mov	r6, r1
 8015868:	4619      	mov	r1, r3
 801586a:	462b      	mov	r3, r5
 801586c:	bfbb      	ittet	lt
 801586e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8015872:	461d      	movlt	r5, r3
 8015874:	2300      	movge	r3, #0
 8015876:	232d      	movlt	r3, #45	; 0x2d
 8015878:	700b      	strb	r3, [r1, #0]
 801587a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801587c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8015880:	4691      	mov	r9, r2
 8015882:	f023 0820 	bic.w	r8, r3, #32
 8015886:	bfbc      	itt	lt
 8015888:	4622      	movlt	r2, r4
 801588a:	4614      	movlt	r4, r2
 801588c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015890:	d005      	beq.n	801589e <__cvt+0x42>
 8015892:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8015896:	d100      	bne.n	801589a <__cvt+0x3e>
 8015898:	3601      	adds	r6, #1
 801589a:	2102      	movs	r1, #2
 801589c:	e000      	b.n	80158a0 <__cvt+0x44>
 801589e:	2103      	movs	r1, #3
 80158a0:	ab03      	add	r3, sp, #12
 80158a2:	9301      	str	r3, [sp, #4]
 80158a4:	ab02      	add	r3, sp, #8
 80158a6:	9300      	str	r3, [sp, #0]
 80158a8:	ec45 4b10 	vmov	d0, r4, r5
 80158ac:	4653      	mov	r3, sl
 80158ae:	4632      	mov	r2, r6
 80158b0:	f001 f982 	bl	8016bb8 <_dtoa_r>
 80158b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80158b8:	4607      	mov	r7, r0
 80158ba:	d102      	bne.n	80158c2 <__cvt+0x66>
 80158bc:	f019 0f01 	tst.w	r9, #1
 80158c0:	d022      	beq.n	8015908 <__cvt+0xac>
 80158c2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80158c6:	eb07 0906 	add.w	r9, r7, r6
 80158ca:	d110      	bne.n	80158ee <__cvt+0x92>
 80158cc:	783b      	ldrb	r3, [r7, #0]
 80158ce:	2b30      	cmp	r3, #48	; 0x30
 80158d0:	d10a      	bne.n	80158e8 <__cvt+0x8c>
 80158d2:	2200      	movs	r2, #0
 80158d4:	2300      	movs	r3, #0
 80158d6:	4620      	mov	r0, r4
 80158d8:	4629      	mov	r1, r5
 80158da:	f7eb f8f5 	bl	8000ac8 <__aeabi_dcmpeq>
 80158de:	b918      	cbnz	r0, 80158e8 <__cvt+0x8c>
 80158e0:	f1c6 0601 	rsb	r6, r6, #1
 80158e4:	f8ca 6000 	str.w	r6, [sl]
 80158e8:	f8da 3000 	ldr.w	r3, [sl]
 80158ec:	4499      	add	r9, r3
 80158ee:	2200      	movs	r2, #0
 80158f0:	2300      	movs	r3, #0
 80158f2:	4620      	mov	r0, r4
 80158f4:	4629      	mov	r1, r5
 80158f6:	f7eb f8e7 	bl	8000ac8 <__aeabi_dcmpeq>
 80158fa:	b108      	cbz	r0, 8015900 <__cvt+0xa4>
 80158fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8015900:	2230      	movs	r2, #48	; 0x30
 8015902:	9b03      	ldr	r3, [sp, #12]
 8015904:	454b      	cmp	r3, r9
 8015906:	d307      	bcc.n	8015918 <__cvt+0xbc>
 8015908:	9b03      	ldr	r3, [sp, #12]
 801590a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801590c:	1bdb      	subs	r3, r3, r7
 801590e:	4638      	mov	r0, r7
 8015910:	6013      	str	r3, [r2, #0]
 8015912:	b004      	add	sp, #16
 8015914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015918:	1c59      	adds	r1, r3, #1
 801591a:	9103      	str	r1, [sp, #12]
 801591c:	701a      	strb	r2, [r3, #0]
 801591e:	e7f0      	b.n	8015902 <__cvt+0xa6>

08015920 <__exponent>:
 8015920:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015922:	4603      	mov	r3, r0
 8015924:	2900      	cmp	r1, #0
 8015926:	bfb8      	it	lt
 8015928:	4249      	neglt	r1, r1
 801592a:	f803 2b02 	strb.w	r2, [r3], #2
 801592e:	bfb4      	ite	lt
 8015930:	222d      	movlt	r2, #45	; 0x2d
 8015932:	222b      	movge	r2, #43	; 0x2b
 8015934:	2909      	cmp	r1, #9
 8015936:	7042      	strb	r2, [r0, #1]
 8015938:	dd2a      	ble.n	8015990 <__exponent+0x70>
 801593a:	f10d 0207 	add.w	r2, sp, #7
 801593e:	4617      	mov	r7, r2
 8015940:	260a      	movs	r6, #10
 8015942:	4694      	mov	ip, r2
 8015944:	fb91 f5f6 	sdiv	r5, r1, r6
 8015948:	fb06 1415 	mls	r4, r6, r5, r1
 801594c:	3430      	adds	r4, #48	; 0x30
 801594e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8015952:	460c      	mov	r4, r1
 8015954:	2c63      	cmp	r4, #99	; 0x63
 8015956:	f102 32ff 	add.w	r2, r2, #4294967295
 801595a:	4629      	mov	r1, r5
 801595c:	dcf1      	bgt.n	8015942 <__exponent+0x22>
 801595e:	3130      	adds	r1, #48	; 0x30
 8015960:	f1ac 0402 	sub.w	r4, ip, #2
 8015964:	f802 1c01 	strb.w	r1, [r2, #-1]
 8015968:	1c41      	adds	r1, r0, #1
 801596a:	4622      	mov	r2, r4
 801596c:	42ba      	cmp	r2, r7
 801596e:	d30a      	bcc.n	8015986 <__exponent+0x66>
 8015970:	f10d 0209 	add.w	r2, sp, #9
 8015974:	eba2 020c 	sub.w	r2, r2, ip
 8015978:	42bc      	cmp	r4, r7
 801597a:	bf88      	it	hi
 801597c:	2200      	movhi	r2, #0
 801597e:	4413      	add	r3, r2
 8015980:	1a18      	subs	r0, r3, r0
 8015982:	b003      	add	sp, #12
 8015984:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015986:	f812 5b01 	ldrb.w	r5, [r2], #1
 801598a:	f801 5f01 	strb.w	r5, [r1, #1]!
 801598e:	e7ed      	b.n	801596c <__exponent+0x4c>
 8015990:	2330      	movs	r3, #48	; 0x30
 8015992:	3130      	adds	r1, #48	; 0x30
 8015994:	7083      	strb	r3, [r0, #2]
 8015996:	70c1      	strb	r1, [r0, #3]
 8015998:	1d03      	adds	r3, r0, #4
 801599a:	e7f1      	b.n	8015980 <__exponent+0x60>

0801599c <_printf_float>:
 801599c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159a0:	ed2d 8b02 	vpush	{d8}
 80159a4:	b08d      	sub	sp, #52	; 0x34
 80159a6:	460c      	mov	r4, r1
 80159a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80159ac:	4616      	mov	r6, r2
 80159ae:	461f      	mov	r7, r3
 80159b0:	4605      	mov	r5, r0
 80159b2:	f000 ffaf 	bl	8016914 <_localeconv_r>
 80159b6:	f8d0 a000 	ldr.w	sl, [r0]
 80159ba:	4650      	mov	r0, sl
 80159bc:	f7ea fc58 	bl	8000270 <strlen>
 80159c0:	2300      	movs	r3, #0
 80159c2:	930a      	str	r3, [sp, #40]	; 0x28
 80159c4:	6823      	ldr	r3, [r4, #0]
 80159c6:	9305      	str	r3, [sp, #20]
 80159c8:	f8d8 3000 	ldr.w	r3, [r8]
 80159cc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80159d0:	3307      	adds	r3, #7
 80159d2:	f023 0307 	bic.w	r3, r3, #7
 80159d6:	f103 0208 	add.w	r2, r3, #8
 80159da:	f8c8 2000 	str.w	r2, [r8]
 80159de:	e9d3 8900 	ldrd	r8, r9, [r3]
 80159e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80159e6:	9307      	str	r3, [sp, #28]
 80159e8:	f8cd 8018 	str.w	r8, [sp, #24]
 80159ec:	ee08 0a10 	vmov	s16, r0
 80159f0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80159f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80159f8:	4b9e      	ldr	r3, [pc, #632]	; (8015c74 <_printf_float+0x2d8>)
 80159fa:	f04f 32ff 	mov.w	r2, #4294967295
 80159fe:	f7eb f895 	bl	8000b2c <__aeabi_dcmpun>
 8015a02:	bb88      	cbnz	r0, 8015a68 <_printf_float+0xcc>
 8015a04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015a08:	4b9a      	ldr	r3, [pc, #616]	; (8015c74 <_printf_float+0x2d8>)
 8015a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8015a0e:	f7eb f86f 	bl	8000af0 <__aeabi_dcmple>
 8015a12:	bb48      	cbnz	r0, 8015a68 <_printf_float+0xcc>
 8015a14:	2200      	movs	r2, #0
 8015a16:	2300      	movs	r3, #0
 8015a18:	4640      	mov	r0, r8
 8015a1a:	4649      	mov	r1, r9
 8015a1c:	f7eb f85e 	bl	8000adc <__aeabi_dcmplt>
 8015a20:	b110      	cbz	r0, 8015a28 <_printf_float+0x8c>
 8015a22:	232d      	movs	r3, #45	; 0x2d
 8015a24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015a28:	4a93      	ldr	r2, [pc, #588]	; (8015c78 <_printf_float+0x2dc>)
 8015a2a:	4b94      	ldr	r3, [pc, #592]	; (8015c7c <_printf_float+0x2e0>)
 8015a2c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8015a30:	bf94      	ite	ls
 8015a32:	4690      	movls	r8, r2
 8015a34:	4698      	movhi	r8, r3
 8015a36:	2303      	movs	r3, #3
 8015a38:	6123      	str	r3, [r4, #16]
 8015a3a:	9b05      	ldr	r3, [sp, #20]
 8015a3c:	f023 0304 	bic.w	r3, r3, #4
 8015a40:	6023      	str	r3, [r4, #0]
 8015a42:	f04f 0900 	mov.w	r9, #0
 8015a46:	9700      	str	r7, [sp, #0]
 8015a48:	4633      	mov	r3, r6
 8015a4a:	aa0b      	add	r2, sp, #44	; 0x2c
 8015a4c:	4621      	mov	r1, r4
 8015a4e:	4628      	mov	r0, r5
 8015a50:	f000 f9da 	bl	8015e08 <_printf_common>
 8015a54:	3001      	adds	r0, #1
 8015a56:	f040 8090 	bne.w	8015b7a <_printf_float+0x1de>
 8015a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8015a5e:	b00d      	add	sp, #52	; 0x34
 8015a60:	ecbd 8b02 	vpop	{d8}
 8015a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a68:	4642      	mov	r2, r8
 8015a6a:	464b      	mov	r3, r9
 8015a6c:	4640      	mov	r0, r8
 8015a6e:	4649      	mov	r1, r9
 8015a70:	f7eb f85c 	bl	8000b2c <__aeabi_dcmpun>
 8015a74:	b140      	cbz	r0, 8015a88 <_printf_float+0xec>
 8015a76:	464b      	mov	r3, r9
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	bfbc      	itt	lt
 8015a7c:	232d      	movlt	r3, #45	; 0x2d
 8015a7e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8015a82:	4a7f      	ldr	r2, [pc, #508]	; (8015c80 <_printf_float+0x2e4>)
 8015a84:	4b7f      	ldr	r3, [pc, #508]	; (8015c84 <_printf_float+0x2e8>)
 8015a86:	e7d1      	b.n	8015a2c <_printf_float+0x90>
 8015a88:	6863      	ldr	r3, [r4, #4]
 8015a8a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8015a8e:	9206      	str	r2, [sp, #24]
 8015a90:	1c5a      	adds	r2, r3, #1
 8015a92:	d13f      	bne.n	8015b14 <_printf_float+0x178>
 8015a94:	2306      	movs	r3, #6
 8015a96:	6063      	str	r3, [r4, #4]
 8015a98:	9b05      	ldr	r3, [sp, #20]
 8015a9a:	6861      	ldr	r1, [r4, #4]
 8015a9c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8015aa0:	2300      	movs	r3, #0
 8015aa2:	9303      	str	r3, [sp, #12]
 8015aa4:	ab0a      	add	r3, sp, #40	; 0x28
 8015aa6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8015aaa:	ab09      	add	r3, sp, #36	; 0x24
 8015aac:	ec49 8b10 	vmov	d0, r8, r9
 8015ab0:	9300      	str	r3, [sp, #0]
 8015ab2:	6022      	str	r2, [r4, #0]
 8015ab4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015ab8:	4628      	mov	r0, r5
 8015aba:	f7ff fecf 	bl	801585c <__cvt>
 8015abe:	9b06      	ldr	r3, [sp, #24]
 8015ac0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015ac2:	2b47      	cmp	r3, #71	; 0x47
 8015ac4:	4680      	mov	r8, r0
 8015ac6:	d108      	bne.n	8015ada <_printf_float+0x13e>
 8015ac8:	1cc8      	adds	r0, r1, #3
 8015aca:	db02      	blt.n	8015ad2 <_printf_float+0x136>
 8015acc:	6863      	ldr	r3, [r4, #4]
 8015ace:	4299      	cmp	r1, r3
 8015ad0:	dd41      	ble.n	8015b56 <_printf_float+0x1ba>
 8015ad2:	f1ab 0302 	sub.w	r3, fp, #2
 8015ad6:	fa5f fb83 	uxtb.w	fp, r3
 8015ada:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8015ade:	d820      	bhi.n	8015b22 <_printf_float+0x186>
 8015ae0:	3901      	subs	r1, #1
 8015ae2:	465a      	mov	r2, fp
 8015ae4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015ae8:	9109      	str	r1, [sp, #36]	; 0x24
 8015aea:	f7ff ff19 	bl	8015920 <__exponent>
 8015aee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015af0:	1813      	adds	r3, r2, r0
 8015af2:	2a01      	cmp	r2, #1
 8015af4:	4681      	mov	r9, r0
 8015af6:	6123      	str	r3, [r4, #16]
 8015af8:	dc02      	bgt.n	8015b00 <_printf_float+0x164>
 8015afa:	6822      	ldr	r2, [r4, #0]
 8015afc:	07d2      	lsls	r2, r2, #31
 8015afe:	d501      	bpl.n	8015b04 <_printf_float+0x168>
 8015b00:	3301      	adds	r3, #1
 8015b02:	6123      	str	r3, [r4, #16]
 8015b04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d09c      	beq.n	8015a46 <_printf_float+0xaa>
 8015b0c:	232d      	movs	r3, #45	; 0x2d
 8015b0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015b12:	e798      	b.n	8015a46 <_printf_float+0xaa>
 8015b14:	9a06      	ldr	r2, [sp, #24]
 8015b16:	2a47      	cmp	r2, #71	; 0x47
 8015b18:	d1be      	bne.n	8015a98 <_printf_float+0xfc>
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d1bc      	bne.n	8015a98 <_printf_float+0xfc>
 8015b1e:	2301      	movs	r3, #1
 8015b20:	e7b9      	b.n	8015a96 <_printf_float+0xfa>
 8015b22:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8015b26:	d118      	bne.n	8015b5a <_printf_float+0x1be>
 8015b28:	2900      	cmp	r1, #0
 8015b2a:	6863      	ldr	r3, [r4, #4]
 8015b2c:	dd0b      	ble.n	8015b46 <_printf_float+0x1aa>
 8015b2e:	6121      	str	r1, [r4, #16]
 8015b30:	b913      	cbnz	r3, 8015b38 <_printf_float+0x19c>
 8015b32:	6822      	ldr	r2, [r4, #0]
 8015b34:	07d0      	lsls	r0, r2, #31
 8015b36:	d502      	bpl.n	8015b3e <_printf_float+0x1a2>
 8015b38:	3301      	adds	r3, #1
 8015b3a:	440b      	add	r3, r1
 8015b3c:	6123      	str	r3, [r4, #16]
 8015b3e:	65a1      	str	r1, [r4, #88]	; 0x58
 8015b40:	f04f 0900 	mov.w	r9, #0
 8015b44:	e7de      	b.n	8015b04 <_printf_float+0x168>
 8015b46:	b913      	cbnz	r3, 8015b4e <_printf_float+0x1b2>
 8015b48:	6822      	ldr	r2, [r4, #0]
 8015b4a:	07d2      	lsls	r2, r2, #31
 8015b4c:	d501      	bpl.n	8015b52 <_printf_float+0x1b6>
 8015b4e:	3302      	adds	r3, #2
 8015b50:	e7f4      	b.n	8015b3c <_printf_float+0x1a0>
 8015b52:	2301      	movs	r3, #1
 8015b54:	e7f2      	b.n	8015b3c <_printf_float+0x1a0>
 8015b56:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8015b5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b5c:	4299      	cmp	r1, r3
 8015b5e:	db05      	blt.n	8015b6c <_printf_float+0x1d0>
 8015b60:	6823      	ldr	r3, [r4, #0]
 8015b62:	6121      	str	r1, [r4, #16]
 8015b64:	07d8      	lsls	r0, r3, #31
 8015b66:	d5ea      	bpl.n	8015b3e <_printf_float+0x1a2>
 8015b68:	1c4b      	adds	r3, r1, #1
 8015b6a:	e7e7      	b.n	8015b3c <_printf_float+0x1a0>
 8015b6c:	2900      	cmp	r1, #0
 8015b6e:	bfd4      	ite	le
 8015b70:	f1c1 0202 	rsble	r2, r1, #2
 8015b74:	2201      	movgt	r2, #1
 8015b76:	4413      	add	r3, r2
 8015b78:	e7e0      	b.n	8015b3c <_printf_float+0x1a0>
 8015b7a:	6823      	ldr	r3, [r4, #0]
 8015b7c:	055a      	lsls	r2, r3, #21
 8015b7e:	d407      	bmi.n	8015b90 <_printf_float+0x1f4>
 8015b80:	6923      	ldr	r3, [r4, #16]
 8015b82:	4642      	mov	r2, r8
 8015b84:	4631      	mov	r1, r6
 8015b86:	4628      	mov	r0, r5
 8015b88:	47b8      	blx	r7
 8015b8a:	3001      	adds	r0, #1
 8015b8c:	d12c      	bne.n	8015be8 <_printf_float+0x24c>
 8015b8e:	e764      	b.n	8015a5a <_printf_float+0xbe>
 8015b90:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8015b94:	f240 80e0 	bls.w	8015d58 <_printf_float+0x3bc>
 8015b98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015b9c:	2200      	movs	r2, #0
 8015b9e:	2300      	movs	r3, #0
 8015ba0:	f7ea ff92 	bl	8000ac8 <__aeabi_dcmpeq>
 8015ba4:	2800      	cmp	r0, #0
 8015ba6:	d034      	beq.n	8015c12 <_printf_float+0x276>
 8015ba8:	4a37      	ldr	r2, [pc, #220]	; (8015c88 <_printf_float+0x2ec>)
 8015baa:	2301      	movs	r3, #1
 8015bac:	4631      	mov	r1, r6
 8015bae:	4628      	mov	r0, r5
 8015bb0:	47b8      	blx	r7
 8015bb2:	3001      	adds	r0, #1
 8015bb4:	f43f af51 	beq.w	8015a5a <_printf_float+0xbe>
 8015bb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015bbc:	429a      	cmp	r2, r3
 8015bbe:	db02      	blt.n	8015bc6 <_printf_float+0x22a>
 8015bc0:	6823      	ldr	r3, [r4, #0]
 8015bc2:	07d8      	lsls	r0, r3, #31
 8015bc4:	d510      	bpl.n	8015be8 <_printf_float+0x24c>
 8015bc6:	ee18 3a10 	vmov	r3, s16
 8015bca:	4652      	mov	r2, sl
 8015bcc:	4631      	mov	r1, r6
 8015bce:	4628      	mov	r0, r5
 8015bd0:	47b8      	blx	r7
 8015bd2:	3001      	adds	r0, #1
 8015bd4:	f43f af41 	beq.w	8015a5a <_printf_float+0xbe>
 8015bd8:	f04f 0800 	mov.w	r8, #0
 8015bdc:	f104 091a 	add.w	r9, r4, #26
 8015be0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015be2:	3b01      	subs	r3, #1
 8015be4:	4543      	cmp	r3, r8
 8015be6:	dc09      	bgt.n	8015bfc <_printf_float+0x260>
 8015be8:	6823      	ldr	r3, [r4, #0]
 8015bea:	079b      	lsls	r3, r3, #30
 8015bec:	f100 8107 	bmi.w	8015dfe <_printf_float+0x462>
 8015bf0:	68e0      	ldr	r0, [r4, #12]
 8015bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015bf4:	4298      	cmp	r0, r3
 8015bf6:	bfb8      	it	lt
 8015bf8:	4618      	movlt	r0, r3
 8015bfa:	e730      	b.n	8015a5e <_printf_float+0xc2>
 8015bfc:	2301      	movs	r3, #1
 8015bfe:	464a      	mov	r2, r9
 8015c00:	4631      	mov	r1, r6
 8015c02:	4628      	mov	r0, r5
 8015c04:	47b8      	blx	r7
 8015c06:	3001      	adds	r0, #1
 8015c08:	f43f af27 	beq.w	8015a5a <_printf_float+0xbe>
 8015c0c:	f108 0801 	add.w	r8, r8, #1
 8015c10:	e7e6      	b.n	8015be0 <_printf_float+0x244>
 8015c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	dc39      	bgt.n	8015c8c <_printf_float+0x2f0>
 8015c18:	4a1b      	ldr	r2, [pc, #108]	; (8015c88 <_printf_float+0x2ec>)
 8015c1a:	2301      	movs	r3, #1
 8015c1c:	4631      	mov	r1, r6
 8015c1e:	4628      	mov	r0, r5
 8015c20:	47b8      	blx	r7
 8015c22:	3001      	adds	r0, #1
 8015c24:	f43f af19 	beq.w	8015a5a <_printf_float+0xbe>
 8015c28:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015c2c:	4313      	orrs	r3, r2
 8015c2e:	d102      	bne.n	8015c36 <_printf_float+0x29a>
 8015c30:	6823      	ldr	r3, [r4, #0]
 8015c32:	07d9      	lsls	r1, r3, #31
 8015c34:	d5d8      	bpl.n	8015be8 <_printf_float+0x24c>
 8015c36:	ee18 3a10 	vmov	r3, s16
 8015c3a:	4652      	mov	r2, sl
 8015c3c:	4631      	mov	r1, r6
 8015c3e:	4628      	mov	r0, r5
 8015c40:	47b8      	blx	r7
 8015c42:	3001      	adds	r0, #1
 8015c44:	f43f af09 	beq.w	8015a5a <_printf_float+0xbe>
 8015c48:	f04f 0900 	mov.w	r9, #0
 8015c4c:	f104 0a1a 	add.w	sl, r4, #26
 8015c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c52:	425b      	negs	r3, r3
 8015c54:	454b      	cmp	r3, r9
 8015c56:	dc01      	bgt.n	8015c5c <_printf_float+0x2c0>
 8015c58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015c5a:	e792      	b.n	8015b82 <_printf_float+0x1e6>
 8015c5c:	2301      	movs	r3, #1
 8015c5e:	4652      	mov	r2, sl
 8015c60:	4631      	mov	r1, r6
 8015c62:	4628      	mov	r0, r5
 8015c64:	47b8      	blx	r7
 8015c66:	3001      	adds	r0, #1
 8015c68:	f43f aef7 	beq.w	8015a5a <_printf_float+0xbe>
 8015c6c:	f109 0901 	add.w	r9, r9, #1
 8015c70:	e7ee      	b.n	8015c50 <_printf_float+0x2b4>
 8015c72:	bf00      	nop
 8015c74:	7fefffff 	.word	0x7fefffff
 8015c78:	0801ce51 	.word	0x0801ce51
 8015c7c:	0801ce55 	.word	0x0801ce55
 8015c80:	0801ce59 	.word	0x0801ce59
 8015c84:	0801ce5d 	.word	0x0801ce5d
 8015c88:	0801ce61 	.word	0x0801ce61
 8015c8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015c8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015c90:	429a      	cmp	r2, r3
 8015c92:	bfa8      	it	ge
 8015c94:	461a      	movge	r2, r3
 8015c96:	2a00      	cmp	r2, #0
 8015c98:	4691      	mov	r9, r2
 8015c9a:	dc37      	bgt.n	8015d0c <_printf_float+0x370>
 8015c9c:	f04f 0b00 	mov.w	fp, #0
 8015ca0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015ca4:	f104 021a 	add.w	r2, r4, #26
 8015ca8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015caa:	9305      	str	r3, [sp, #20]
 8015cac:	eba3 0309 	sub.w	r3, r3, r9
 8015cb0:	455b      	cmp	r3, fp
 8015cb2:	dc33      	bgt.n	8015d1c <_printf_float+0x380>
 8015cb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015cb8:	429a      	cmp	r2, r3
 8015cba:	db3b      	blt.n	8015d34 <_printf_float+0x398>
 8015cbc:	6823      	ldr	r3, [r4, #0]
 8015cbe:	07da      	lsls	r2, r3, #31
 8015cc0:	d438      	bmi.n	8015d34 <_printf_float+0x398>
 8015cc2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015cc6:	eba2 0903 	sub.w	r9, r2, r3
 8015cca:	9b05      	ldr	r3, [sp, #20]
 8015ccc:	1ad2      	subs	r2, r2, r3
 8015cce:	4591      	cmp	r9, r2
 8015cd0:	bfa8      	it	ge
 8015cd2:	4691      	movge	r9, r2
 8015cd4:	f1b9 0f00 	cmp.w	r9, #0
 8015cd8:	dc35      	bgt.n	8015d46 <_printf_float+0x3aa>
 8015cda:	f04f 0800 	mov.w	r8, #0
 8015cde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015ce2:	f104 0a1a 	add.w	sl, r4, #26
 8015ce6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015cea:	1a9b      	subs	r3, r3, r2
 8015cec:	eba3 0309 	sub.w	r3, r3, r9
 8015cf0:	4543      	cmp	r3, r8
 8015cf2:	f77f af79 	ble.w	8015be8 <_printf_float+0x24c>
 8015cf6:	2301      	movs	r3, #1
 8015cf8:	4652      	mov	r2, sl
 8015cfa:	4631      	mov	r1, r6
 8015cfc:	4628      	mov	r0, r5
 8015cfe:	47b8      	blx	r7
 8015d00:	3001      	adds	r0, #1
 8015d02:	f43f aeaa 	beq.w	8015a5a <_printf_float+0xbe>
 8015d06:	f108 0801 	add.w	r8, r8, #1
 8015d0a:	e7ec      	b.n	8015ce6 <_printf_float+0x34a>
 8015d0c:	4613      	mov	r3, r2
 8015d0e:	4631      	mov	r1, r6
 8015d10:	4642      	mov	r2, r8
 8015d12:	4628      	mov	r0, r5
 8015d14:	47b8      	blx	r7
 8015d16:	3001      	adds	r0, #1
 8015d18:	d1c0      	bne.n	8015c9c <_printf_float+0x300>
 8015d1a:	e69e      	b.n	8015a5a <_printf_float+0xbe>
 8015d1c:	2301      	movs	r3, #1
 8015d1e:	4631      	mov	r1, r6
 8015d20:	4628      	mov	r0, r5
 8015d22:	9205      	str	r2, [sp, #20]
 8015d24:	47b8      	blx	r7
 8015d26:	3001      	adds	r0, #1
 8015d28:	f43f ae97 	beq.w	8015a5a <_printf_float+0xbe>
 8015d2c:	9a05      	ldr	r2, [sp, #20]
 8015d2e:	f10b 0b01 	add.w	fp, fp, #1
 8015d32:	e7b9      	b.n	8015ca8 <_printf_float+0x30c>
 8015d34:	ee18 3a10 	vmov	r3, s16
 8015d38:	4652      	mov	r2, sl
 8015d3a:	4631      	mov	r1, r6
 8015d3c:	4628      	mov	r0, r5
 8015d3e:	47b8      	blx	r7
 8015d40:	3001      	adds	r0, #1
 8015d42:	d1be      	bne.n	8015cc2 <_printf_float+0x326>
 8015d44:	e689      	b.n	8015a5a <_printf_float+0xbe>
 8015d46:	9a05      	ldr	r2, [sp, #20]
 8015d48:	464b      	mov	r3, r9
 8015d4a:	4442      	add	r2, r8
 8015d4c:	4631      	mov	r1, r6
 8015d4e:	4628      	mov	r0, r5
 8015d50:	47b8      	blx	r7
 8015d52:	3001      	adds	r0, #1
 8015d54:	d1c1      	bne.n	8015cda <_printf_float+0x33e>
 8015d56:	e680      	b.n	8015a5a <_printf_float+0xbe>
 8015d58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015d5a:	2a01      	cmp	r2, #1
 8015d5c:	dc01      	bgt.n	8015d62 <_printf_float+0x3c6>
 8015d5e:	07db      	lsls	r3, r3, #31
 8015d60:	d53a      	bpl.n	8015dd8 <_printf_float+0x43c>
 8015d62:	2301      	movs	r3, #1
 8015d64:	4642      	mov	r2, r8
 8015d66:	4631      	mov	r1, r6
 8015d68:	4628      	mov	r0, r5
 8015d6a:	47b8      	blx	r7
 8015d6c:	3001      	adds	r0, #1
 8015d6e:	f43f ae74 	beq.w	8015a5a <_printf_float+0xbe>
 8015d72:	ee18 3a10 	vmov	r3, s16
 8015d76:	4652      	mov	r2, sl
 8015d78:	4631      	mov	r1, r6
 8015d7a:	4628      	mov	r0, r5
 8015d7c:	47b8      	blx	r7
 8015d7e:	3001      	adds	r0, #1
 8015d80:	f43f ae6b 	beq.w	8015a5a <_printf_float+0xbe>
 8015d84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015d88:	2200      	movs	r2, #0
 8015d8a:	2300      	movs	r3, #0
 8015d8c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8015d90:	f7ea fe9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8015d94:	b9d8      	cbnz	r0, 8015dce <_printf_float+0x432>
 8015d96:	f10a 33ff 	add.w	r3, sl, #4294967295
 8015d9a:	f108 0201 	add.w	r2, r8, #1
 8015d9e:	4631      	mov	r1, r6
 8015da0:	4628      	mov	r0, r5
 8015da2:	47b8      	blx	r7
 8015da4:	3001      	adds	r0, #1
 8015da6:	d10e      	bne.n	8015dc6 <_printf_float+0x42a>
 8015da8:	e657      	b.n	8015a5a <_printf_float+0xbe>
 8015daa:	2301      	movs	r3, #1
 8015dac:	4652      	mov	r2, sl
 8015dae:	4631      	mov	r1, r6
 8015db0:	4628      	mov	r0, r5
 8015db2:	47b8      	blx	r7
 8015db4:	3001      	adds	r0, #1
 8015db6:	f43f ae50 	beq.w	8015a5a <_printf_float+0xbe>
 8015dba:	f108 0801 	add.w	r8, r8, #1
 8015dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015dc0:	3b01      	subs	r3, #1
 8015dc2:	4543      	cmp	r3, r8
 8015dc4:	dcf1      	bgt.n	8015daa <_printf_float+0x40e>
 8015dc6:	464b      	mov	r3, r9
 8015dc8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015dcc:	e6da      	b.n	8015b84 <_printf_float+0x1e8>
 8015dce:	f04f 0800 	mov.w	r8, #0
 8015dd2:	f104 0a1a 	add.w	sl, r4, #26
 8015dd6:	e7f2      	b.n	8015dbe <_printf_float+0x422>
 8015dd8:	2301      	movs	r3, #1
 8015dda:	4642      	mov	r2, r8
 8015ddc:	e7df      	b.n	8015d9e <_printf_float+0x402>
 8015dde:	2301      	movs	r3, #1
 8015de0:	464a      	mov	r2, r9
 8015de2:	4631      	mov	r1, r6
 8015de4:	4628      	mov	r0, r5
 8015de6:	47b8      	blx	r7
 8015de8:	3001      	adds	r0, #1
 8015dea:	f43f ae36 	beq.w	8015a5a <_printf_float+0xbe>
 8015dee:	f108 0801 	add.w	r8, r8, #1
 8015df2:	68e3      	ldr	r3, [r4, #12]
 8015df4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8015df6:	1a5b      	subs	r3, r3, r1
 8015df8:	4543      	cmp	r3, r8
 8015dfa:	dcf0      	bgt.n	8015dde <_printf_float+0x442>
 8015dfc:	e6f8      	b.n	8015bf0 <_printf_float+0x254>
 8015dfe:	f04f 0800 	mov.w	r8, #0
 8015e02:	f104 0919 	add.w	r9, r4, #25
 8015e06:	e7f4      	b.n	8015df2 <_printf_float+0x456>

08015e08 <_printf_common>:
 8015e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e0c:	4616      	mov	r6, r2
 8015e0e:	4699      	mov	r9, r3
 8015e10:	688a      	ldr	r2, [r1, #8]
 8015e12:	690b      	ldr	r3, [r1, #16]
 8015e14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015e18:	4293      	cmp	r3, r2
 8015e1a:	bfb8      	it	lt
 8015e1c:	4613      	movlt	r3, r2
 8015e1e:	6033      	str	r3, [r6, #0]
 8015e20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015e24:	4607      	mov	r7, r0
 8015e26:	460c      	mov	r4, r1
 8015e28:	b10a      	cbz	r2, 8015e2e <_printf_common+0x26>
 8015e2a:	3301      	adds	r3, #1
 8015e2c:	6033      	str	r3, [r6, #0]
 8015e2e:	6823      	ldr	r3, [r4, #0]
 8015e30:	0699      	lsls	r1, r3, #26
 8015e32:	bf42      	ittt	mi
 8015e34:	6833      	ldrmi	r3, [r6, #0]
 8015e36:	3302      	addmi	r3, #2
 8015e38:	6033      	strmi	r3, [r6, #0]
 8015e3a:	6825      	ldr	r5, [r4, #0]
 8015e3c:	f015 0506 	ands.w	r5, r5, #6
 8015e40:	d106      	bne.n	8015e50 <_printf_common+0x48>
 8015e42:	f104 0a19 	add.w	sl, r4, #25
 8015e46:	68e3      	ldr	r3, [r4, #12]
 8015e48:	6832      	ldr	r2, [r6, #0]
 8015e4a:	1a9b      	subs	r3, r3, r2
 8015e4c:	42ab      	cmp	r3, r5
 8015e4e:	dc26      	bgt.n	8015e9e <_printf_common+0x96>
 8015e50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8015e54:	1e13      	subs	r3, r2, #0
 8015e56:	6822      	ldr	r2, [r4, #0]
 8015e58:	bf18      	it	ne
 8015e5a:	2301      	movne	r3, #1
 8015e5c:	0692      	lsls	r2, r2, #26
 8015e5e:	d42b      	bmi.n	8015eb8 <_printf_common+0xb0>
 8015e60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015e64:	4649      	mov	r1, r9
 8015e66:	4638      	mov	r0, r7
 8015e68:	47c0      	blx	r8
 8015e6a:	3001      	adds	r0, #1
 8015e6c:	d01e      	beq.n	8015eac <_printf_common+0xa4>
 8015e6e:	6823      	ldr	r3, [r4, #0]
 8015e70:	6922      	ldr	r2, [r4, #16]
 8015e72:	f003 0306 	and.w	r3, r3, #6
 8015e76:	2b04      	cmp	r3, #4
 8015e78:	bf02      	ittt	eq
 8015e7a:	68e5      	ldreq	r5, [r4, #12]
 8015e7c:	6833      	ldreq	r3, [r6, #0]
 8015e7e:	1aed      	subeq	r5, r5, r3
 8015e80:	68a3      	ldr	r3, [r4, #8]
 8015e82:	bf0c      	ite	eq
 8015e84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015e88:	2500      	movne	r5, #0
 8015e8a:	4293      	cmp	r3, r2
 8015e8c:	bfc4      	itt	gt
 8015e8e:	1a9b      	subgt	r3, r3, r2
 8015e90:	18ed      	addgt	r5, r5, r3
 8015e92:	2600      	movs	r6, #0
 8015e94:	341a      	adds	r4, #26
 8015e96:	42b5      	cmp	r5, r6
 8015e98:	d11a      	bne.n	8015ed0 <_printf_common+0xc8>
 8015e9a:	2000      	movs	r0, #0
 8015e9c:	e008      	b.n	8015eb0 <_printf_common+0xa8>
 8015e9e:	2301      	movs	r3, #1
 8015ea0:	4652      	mov	r2, sl
 8015ea2:	4649      	mov	r1, r9
 8015ea4:	4638      	mov	r0, r7
 8015ea6:	47c0      	blx	r8
 8015ea8:	3001      	adds	r0, #1
 8015eaa:	d103      	bne.n	8015eb4 <_printf_common+0xac>
 8015eac:	f04f 30ff 	mov.w	r0, #4294967295
 8015eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015eb4:	3501      	adds	r5, #1
 8015eb6:	e7c6      	b.n	8015e46 <_printf_common+0x3e>
 8015eb8:	18e1      	adds	r1, r4, r3
 8015eba:	1c5a      	adds	r2, r3, #1
 8015ebc:	2030      	movs	r0, #48	; 0x30
 8015ebe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015ec2:	4422      	add	r2, r4
 8015ec4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015ec8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015ecc:	3302      	adds	r3, #2
 8015ece:	e7c7      	b.n	8015e60 <_printf_common+0x58>
 8015ed0:	2301      	movs	r3, #1
 8015ed2:	4622      	mov	r2, r4
 8015ed4:	4649      	mov	r1, r9
 8015ed6:	4638      	mov	r0, r7
 8015ed8:	47c0      	blx	r8
 8015eda:	3001      	adds	r0, #1
 8015edc:	d0e6      	beq.n	8015eac <_printf_common+0xa4>
 8015ede:	3601      	adds	r6, #1
 8015ee0:	e7d9      	b.n	8015e96 <_printf_common+0x8e>
	...

08015ee4 <_printf_i>:
 8015ee4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015ee8:	7e0f      	ldrb	r7, [r1, #24]
 8015eea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8015eec:	2f78      	cmp	r7, #120	; 0x78
 8015eee:	4691      	mov	r9, r2
 8015ef0:	4680      	mov	r8, r0
 8015ef2:	460c      	mov	r4, r1
 8015ef4:	469a      	mov	sl, r3
 8015ef6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8015efa:	d807      	bhi.n	8015f0c <_printf_i+0x28>
 8015efc:	2f62      	cmp	r7, #98	; 0x62
 8015efe:	d80a      	bhi.n	8015f16 <_printf_i+0x32>
 8015f00:	2f00      	cmp	r7, #0
 8015f02:	f000 80d4 	beq.w	80160ae <_printf_i+0x1ca>
 8015f06:	2f58      	cmp	r7, #88	; 0x58
 8015f08:	f000 80c0 	beq.w	801608c <_printf_i+0x1a8>
 8015f0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015f10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8015f14:	e03a      	b.n	8015f8c <_printf_i+0xa8>
 8015f16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8015f1a:	2b15      	cmp	r3, #21
 8015f1c:	d8f6      	bhi.n	8015f0c <_printf_i+0x28>
 8015f1e:	a101      	add	r1, pc, #4	; (adr r1, 8015f24 <_printf_i+0x40>)
 8015f20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015f24:	08015f7d 	.word	0x08015f7d
 8015f28:	08015f91 	.word	0x08015f91
 8015f2c:	08015f0d 	.word	0x08015f0d
 8015f30:	08015f0d 	.word	0x08015f0d
 8015f34:	08015f0d 	.word	0x08015f0d
 8015f38:	08015f0d 	.word	0x08015f0d
 8015f3c:	08015f91 	.word	0x08015f91
 8015f40:	08015f0d 	.word	0x08015f0d
 8015f44:	08015f0d 	.word	0x08015f0d
 8015f48:	08015f0d 	.word	0x08015f0d
 8015f4c:	08015f0d 	.word	0x08015f0d
 8015f50:	08016095 	.word	0x08016095
 8015f54:	08015fbd 	.word	0x08015fbd
 8015f58:	0801604f 	.word	0x0801604f
 8015f5c:	08015f0d 	.word	0x08015f0d
 8015f60:	08015f0d 	.word	0x08015f0d
 8015f64:	080160b7 	.word	0x080160b7
 8015f68:	08015f0d 	.word	0x08015f0d
 8015f6c:	08015fbd 	.word	0x08015fbd
 8015f70:	08015f0d 	.word	0x08015f0d
 8015f74:	08015f0d 	.word	0x08015f0d
 8015f78:	08016057 	.word	0x08016057
 8015f7c:	682b      	ldr	r3, [r5, #0]
 8015f7e:	1d1a      	adds	r2, r3, #4
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	602a      	str	r2, [r5, #0]
 8015f84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015f88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015f8c:	2301      	movs	r3, #1
 8015f8e:	e09f      	b.n	80160d0 <_printf_i+0x1ec>
 8015f90:	6820      	ldr	r0, [r4, #0]
 8015f92:	682b      	ldr	r3, [r5, #0]
 8015f94:	0607      	lsls	r7, r0, #24
 8015f96:	f103 0104 	add.w	r1, r3, #4
 8015f9a:	6029      	str	r1, [r5, #0]
 8015f9c:	d501      	bpl.n	8015fa2 <_printf_i+0xbe>
 8015f9e:	681e      	ldr	r6, [r3, #0]
 8015fa0:	e003      	b.n	8015faa <_printf_i+0xc6>
 8015fa2:	0646      	lsls	r6, r0, #25
 8015fa4:	d5fb      	bpl.n	8015f9e <_printf_i+0xba>
 8015fa6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8015faa:	2e00      	cmp	r6, #0
 8015fac:	da03      	bge.n	8015fb6 <_printf_i+0xd2>
 8015fae:	232d      	movs	r3, #45	; 0x2d
 8015fb0:	4276      	negs	r6, r6
 8015fb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015fb6:	485a      	ldr	r0, [pc, #360]	; (8016120 <_printf_i+0x23c>)
 8015fb8:	230a      	movs	r3, #10
 8015fba:	e012      	b.n	8015fe2 <_printf_i+0xfe>
 8015fbc:	682b      	ldr	r3, [r5, #0]
 8015fbe:	6820      	ldr	r0, [r4, #0]
 8015fc0:	1d19      	adds	r1, r3, #4
 8015fc2:	6029      	str	r1, [r5, #0]
 8015fc4:	0605      	lsls	r5, r0, #24
 8015fc6:	d501      	bpl.n	8015fcc <_printf_i+0xe8>
 8015fc8:	681e      	ldr	r6, [r3, #0]
 8015fca:	e002      	b.n	8015fd2 <_printf_i+0xee>
 8015fcc:	0641      	lsls	r1, r0, #25
 8015fce:	d5fb      	bpl.n	8015fc8 <_printf_i+0xe4>
 8015fd0:	881e      	ldrh	r6, [r3, #0]
 8015fd2:	4853      	ldr	r0, [pc, #332]	; (8016120 <_printf_i+0x23c>)
 8015fd4:	2f6f      	cmp	r7, #111	; 0x6f
 8015fd6:	bf0c      	ite	eq
 8015fd8:	2308      	moveq	r3, #8
 8015fda:	230a      	movne	r3, #10
 8015fdc:	2100      	movs	r1, #0
 8015fde:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015fe2:	6865      	ldr	r5, [r4, #4]
 8015fe4:	60a5      	str	r5, [r4, #8]
 8015fe6:	2d00      	cmp	r5, #0
 8015fe8:	bfa2      	ittt	ge
 8015fea:	6821      	ldrge	r1, [r4, #0]
 8015fec:	f021 0104 	bicge.w	r1, r1, #4
 8015ff0:	6021      	strge	r1, [r4, #0]
 8015ff2:	b90e      	cbnz	r6, 8015ff8 <_printf_i+0x114>
 8015ff4:	2d00      	cmp	r5, #0
 8015ff6:	d04b      	beq.n	8016090 <_printf_i+0x1ac>
 8015ff8:	4615      	mov	r5, r2
 8015ffa:	fbb6 f1f3 	udiv	r1, r6, r3
 8015ffe:	fb03 6711 	mls	r7, r3, r1, r6
 8016002:	5dc7      	ldrb	r7, [r0, r7]
 8016004:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8016008:	4637      	mov	r7, r6
 801600a:	42bb      	cmp	r3, r7
 801600c:	460e      	mov	r6, r1
 801600e:	d9f4      	bls.n	8015ffa <_printf_i+0x116>
 8016010:	2b08      	cmp	r3, #8
 8016012:	d10b      	bne.n	801602c <_printf_i+0x148>
 8016014:	6823      	ldr	r3, [r4, #0]
 8016016:	07de      	lsls	r6, r3, #31
 8016018:	d508      	bpl.n	801602c <_printf_i+0x148>
 801601a:	6923      	ldr	r3, [r4, #16]
 801601c:	6861      	ldr	r1, [r4, #4]
 801601e:	4299      	cmp	r1, r3
 8016020:	bfde      	ittt	le
 8016022:	2330      	movle	r3, #48	; 0x30
 8016024:	f805 3c01 	strble.w	r3, [r5, #-1]
 8016028:	f105 35ff 	addle.w	r5, r5, #4294967295
 801602c:	1b52      	subs	r2, r2, r5
 801602e:	6122      	str	r2, [r4, #16]
 8016030:	f8cd a000 	str.w	sl, [sp]
 8016034:	464b      	mov	r3, r9
 8016036:	aa03      	add	r2, sp, #12
 8016038:	4621      	mov	r1, r4
 801603a:	4640      	mov	r0, r8
 801603c:	f7ff fee4 	bl	8015e08 <_printf_common>
 8016040:	3001      	adds	r0, #1
 8016042:	d14a      	bne.n	80160da <_printf_i+0x1f6>
 8016044:	f04f 30ff 	mov.w	r0, #4294967295
 8016048:	b004      	add	sp, #16
 801604a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801604e:	6823      	ldr	r3, [r4, #0]
 8016050:	f043 0320 	orr.w	r3, r3, #32
 8016054:	6023      	str	r3, [r4, #0]
 8016056:	4833      	ldr	r0, [pc, #204]	; (8016124 <_printf_i+0x240>)
 8016058:	2778      	movs	r7, #120	; 0x78
 801605a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801605e:	6823      	ldr	r3, [r4, #0]
 8016060:	6829      	ldr	r1, [r5, #0]
 8016062:	061f      	lsls	r7, r3, #24
 8016064:	f851 6b04 	ldr.w	r6, [r1], #4
 8016068:	d402      	bmi.n	8016070 <_printf_i+0x18c>
 801606a:	065f      	lsls	r7, r3, #25
 801606c:	bf48      	it	mi
 801606e:	b2b6      	uxthmi	r6, r6
 8016070:	07df      	lsls	r7, r3, #31
 8016072:	bf48      	it	mi
 8016074:	f043 0320 	orrmi.w	r3, r3, #32
 8016078:	6029      	str	r1, [r5, #0]
 801607a:	bf48      	it	mi
 801607c:	6023      	strmi	r3, [r4, #0]
 801607e:	b91e      	cbnz	r6, 8016088 <_printf_i+0x1a4>
 8016080:	6823      	ldr	r3, [r4, #0]
 8016082:	f023 0320 	bic.w	r3, r3, #32
 8016086:	6023      	str	r3, [r4, #0]
 8016088:	2310      	movs	r3, #16
 801608a:	e7a7      	b.n	8015fdc <_printf_i+0xf8>
 801608c:	4824      	ldr	r0, [pc, #144]	; (8016120 <_printf_i+0x23c>)
 801608e:	e7e4      	b.n	801605a <_printf_i+0x176>
 8016090:	4615      	mov	r5, r2
 8016092:	e7bd      	b.n	8016010 <_printf_i+0x12c>
 8016094:	682b      	ldr	r3, [r5, #0]
 8016096:	6826      	ldr	r6, [r4, #0]
 8016098:	6961      	ldr	r1, [r4, #20]
 801609a:	1d18      	adds	r0, r3, #4
 801609c:	6028      	str	r0, [r5, #0]
 801609e:	0635      	lsls	r5, r6, #24
 80160a0:	681b      	ldr	r3, [r3, #0]
 80160a2:	d501      	bpl.n	80160a8 <_printf_i+0x1c4>
 80160a4:	6019      	str	r1, [r3, #0]
 80160a6:	e002      	b.n	80160ae <_printf_i+0x1ca>
 80160a8:	0670      	lsls	r0, r6, #25
 80160aa:	d5fb      	bpl.n	80160a4 <_printf_i+0x1c0>
 80160ac:	8019      	strh	r1, [r3, #0]
 80160ae:	2300      	movs	r3, #0
 80160b0:	6123      	str	r3, [r4, #16]
 80160b2:	4615      	mov	r5, r2
 80160b4:	e7bc      	b.n	8016030 <_printf_i+0x14c>
 80160b6:	682b      	ldr	r3, [r5, #0]
 80160b8:	1d1a      	adds	r2, r3, #4
 80160ba:	602a      	str	r2, [r5, #0]
 80160bc:	681d      	ldr	r5, [r3, #0]
 80160be:	6862      	ldr	r2, [r4, #4]
 80160c0:	2100      	movs	r1, #0
 80160c2:	4628      	mov	r0, r5
 80160c4:	f7ea f884 	bl	80001d0 <memchr>
 80160c8:	b108      	cbz	r0, 80160ce <_printf_i+0x1ea>
 80160ca:	1b40      	subs	r0, r0, r5
 80160cc:	6060      	str	r0, [r4, #4]
 80160ce:	6863      	ldr	r3, [r4, #4]
 80160d0:	6123      	str	r3, [r4, #16]
 80160d2:	2300      	movs	r3, #0
 80160d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80160d8:	e7aa      	b.n	8016030 <_printf_i+0x14c>
 80160da:	6923      	ldr	r3, [r4, #16]
 80160dc:	462a      	mov	r2, r5
 80160de:	4649      	mov	r1, r9
 80160e0:	4640      	mov	r0, r8
 80160e2:	47d0      	blx	sl
 80160e4:	3001      	adds	r0, #1
 80160e6:	d0ad      	beq.n	8016044 <_printf_i+0x160>
 80160e8:	6823      	ldr	r3, [r4, #0]
 80160ea:	079b      	lsls	r3, r3, #30
 80160ec:	d413      	bmi.n	8016116 <_printf_i+0x232>
 80160ee:	68e0      	ldr	r0, [r4, #12]
 80160f0:	9b03      	ldr	r3, [sp, #12]
 80160f2:	4298      	cmp	r0, r3
 80160f4:	bfb8      	it	lt
 80160f6:	4618      	movlt	r0, r3
 80160f8:	e7a6      	b.n	8016048 <_printf_i+0x164>
 80160fa:	2301      	movs	r3, #1
 80160fc:	4632      	mov	r2, r6
 80160fe:	4649      	mov	r1, r9
 8016100:	4640      	mov	r0, r8
 8016102:	47d0      	blx	sl
 8016104:	3001      	adds	r0, #1
 8016106:	d09d      	beq.n	8016044 <_printf_i+0x160>
 8016108:	3501      	adds	r5, #1
 801610a:	68e3      	ldr	r3, [r4, #12]
 801610c:	9903      	ldr	r1, [sp, #12]
 801610e:	1a5b      	subs	r3, r3, r1
 8016110:	42ab      	cmp	r3, r5
 8016112:	dcf2      	bgt.n	80160fa <_printf_i+0x216>
 8016114:	e7eb      	b.n	80160ee <_printf_i+0x20a>
 8016116:	2500      	movs	r5, #0
 8016118:	f104 0619 	add.w	r6, r4, #25
 801611c:	e7f5      	b.n	801610a <_printf_i+0x226>
 801611e:	bf00      	nop
 8016120:	0801ce63 	.word	0x0801ce63
 8016124:	0801ce74 	.word	0x0801ce74

08016128 <_scanf_float>:
 8016128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801612c:	b087      	sub	sp, #28
 801612e:	4617      	mov	r7, r2
 8016130:	9303      	str	r3, [sp, #12]
 8016132:	688b      	ldr	r3, [r1, #8]
 8016134:	1e5a      	subs	r2, r3, #1
 8016136:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801613a:	bf83      	ittte	hi
 801613c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016140:	195b      	addhi	r3, r3, r5
 8016142:	9302      	strhi	r3, [sp, #8]
 8016144:	2300      	movls	r3, #0
 8016146:	bf86      	itte	hi
 8016148:	f240 135d 	movwhi	r3, #349	; 0x15d
 801614c:	608b      	strhi	r3, [r1, #8]
 801614e:	9302      	strls	r3, [sp, #8]
 8016150:	680b      	ldr	r3, [r1, #0]
 8016152:	468b      	mov	fp, r1
 8016154:	2500      	movs	r5, #0
 8016156:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801615a:	f84b 3b1c 	str.w	r3, [fp], #28
 801615e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8016162:	4680      	mov	r8, r0
 8016164:	460c      	mov	r4, r1
 8016166:	465e      	mov	r6, fp
 8016168:	46aa      	mov	sl, r5
 801616a:	46a9      	mov	r9, r5
 801616c:	9501      	str	r5, [sp, #4]
 801616e:	68a2      	ldr	r2, [r4, #8]
 8016170:	b152      	cbz	r2, 8016188 <_scanf_float+0x60>
 8016172:	683b      	ldr	r3, [r7, #0]
 8016174:	781b      	ldrb	r3, [r3, #0]
 8016176:	2b4e      	cmp	r3, #78	; 0x4e
 8016178:	d864      	bhi.n	8016244 <_scanf_float+0x11c>
 801617a:	2b40      	cmp	r3, #64	; 0x40
 801617c:	d83c      	bhi.n	80161f8 <_scanf_float+0xd0>
 801617e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8016182:	b2c8      	uxtb	r0, r1
 8016184:	280e      	cmp	r0, #14
 8016186:	d93a      	bls.n	80161fe <_scanf_float+0xd6>
 8016188:	f1b9 0f00 	cmp.w	r9, #0
 801618c:	d003      	beq.n	8016196 <_scanf_float+0x6e>
 801618e:	6823      	ldr	r3, [r4, #0]
 8016190:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016194:	6023      	str	r3, [r4, #0]
 8016196:	f10a 3aff 	add.w	sl, sl, #4294967295
 801619a:	f1ba 0f01 	cmp.w	sl, #1
 801619e:	f200 8113 	bhi.w	80163c8 <_scanf_float+0x2a0>
 80161a2:	455e      	cmp	r6, fp
 80161a4:	f200 8105 	bhi.w	80163b2 <_scanf_float+0x28a>
 80161a8:	2501      	movs	r5, #1
 80161aa:	4628      	mov	r0, r5
 80161ac:	b007      	add	sp, #28
 80161ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161b2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80161b6:	2a0d      	cmp	r2, #13
 80161b8:	d8e6      	bhi.n	8016188 <_scanf_float+0x60>
 80161ba:	a101      	add	r1, pc, #4	; (adr r1, 80161c0 <_scanf_float+0x98>)
 80161bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80161c0:	080162ff 	.word	0x080162ff
 80161c4:	08016189 	.word	0x08016189
 80161c8:	08016189 	.word	0x08016189
 80161cc:	08016189 	.word	0x08016189
 80161d0:	0801635f 	.word	0x0801635f
 80161d4:	08016337 	.word	0x08016337
 80161d8:	08016189 	.word	0x08016189
 80161dc:	08016189 	.word	0x08016189
 80161e0:	0801630d 	.word	0x0801630d
 80161e4:	08016189 	.word	0x08016189
 80161e8:	08016189 	.word	0x08016189
 80161ec:	08016189 	.word	0x08016189
 80161f0:	08016189 	.word	0x08016189
 80161f4:	080162c5 	.word	0x080162c5
 80161f8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80161fc:	e7db      	b.n	80161b6 <_scanf_float+0x8e>
 80161fe:	290e      	cmp	r1, #14
 8016200:	d8c2      	bhi.n	8016188 <_scanf_float+0x60>
 8016202:	a001      	add	r0, pc, #4	; (adr r0, 8016208 <_scanf_float+0xe0>)
 8016204:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8016208:	080162b7 	.word	0x080162b7
 801620c:	08016189 	.word	0x08016189
 8016210:	080162b7 	.word	0x080162b7
 8016214:	0801634b 	.word	0x0801634b
 8016218:	08016189 	.word	0x08016189
 801621c:	08016265 	.word	0x08016265
 8016220:	080162a1 	.word	0x080162a1
 8016224:	080162a1 	.word	0x080162a1
 8016228:	080162a1 	.word	0x080162a1
 801622c:	080162a1 	.word	0x080162a1
 8016230:	080162a1 	.word	0x080162a1
 8016234:	080162a1 	.word	0x080162a1
 8016238:	080162a1 	.word	0x080162a1
 801623c:	080162a1 	.word	0x080162a1
 8016240:	080162a1 	.word	0x080162a1
 8016244:	2b6e      	cmp	r3, #110	; 0x6e
 8016246:	d809      	bhi.n	801625c <_scanf_float+0x134>
 8016248:	2b60      	cmp	r3, #96	; 0x60
 801624a:	d8b2      	bhi.n	80161b2 <_scanf_float+0x8a>
 801624c:	2b54      	cmp	r3, #84	; 0x54
 801624e:	d077      	beq.n	8016340 <_scanf_float+0x218>
 8016250:	2b59      	cmp	r3, #89	; 0x59
 8016252:	d199      	bne.n	8016188 <_scanf_float+0x60>
 8016254:	2d07      	cmp	r5, #7
 8016256:	d197      	bne.n	8016188 <_scanf_float+0x60>
 8016258:	2508      	movs	r5, #8
 801625a:	e029      	b.n	80162b0 <_scanf_float+0x188>
 801625c:	2b74      	cmp	r3, #116	; 0x74
 801625e:	d06f      	beq.n	8016340 <_scanf_float+0x218>
 8016260:	2b79      	cmp	r3, #121	; 0x79
 8016262:	e7f6      	b.n	8016252 <_scanf_float+0x12a>
 8016264:	6821      	ldr	r1, [r4, #0]
 8016266:	05c8      	lsls	r0, r1, #23
 8016268:	d51a      	bpl.n	80162a0 <_scanf_float+0x178>
 801626a:	9b02      	ldr	r3, [sp, #8]
 801626c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016270:	6021      	str	r1, [r4, #0]
 8016272:	f109 0901 	add.w	r9, r9, #1
 8016276:	b11b      	cbz	r3, 8016280 <_scanf_float+0x158>
 8016278:	3b01      	subs	r3, #1
 801627a:	3201      	adds	r2, #1
 801627c:	9302      	str	r3, [sp, #8]
 801627e:	60a2      	str	r2, [r4, #8]
 8016280:	68a3      	ldr	r3, [r4, #8]
 8016282:	3b01      	subs	r3, #1
 8016284:	60a3      	str	r3, [r4, #8]
 8016286:	6923      	ldr	r3, [r4, #16]
 8016288:	3301      	adds	r3, #1
 801628a:	6123      	str	r3, [r4, #16]
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	3b01      	subs	r3, #1
 8016290:	2b00      	cmp	r3, #0
 8016292:	607b      	str	r3, [r7, #4]
 8016294:	f340 8084 	ble.w	80163a0 <_scanf_float+0x278>
 8016298:	683b      	ldr	r3, [r7, #0]
 801629a:	3301      	adds	r3, #1
 801629c:	603b      	str	r3, [r7, #0]
 801629e:	e766      	b.n	801616e <_scanf_float+0x46>
 80162a0:	eb1a 0f05 	cmn.w	sl, r5
 80162a4:	f47f af70 	bne.w	8016188 <_scanf_float+0x60>
 80162a8:	6822      	ldr	r2, [r4, #0]
 80162aa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80162ae:	6022      	str	r2, [r4, #0]
 80162b0:	f806 3b01 	strb.w	r3, [r6], #1
 80162b4:	e7e4      	b.n	8016280 <_scanf_float+0x158>
 80162b6:	6822      	ldr	r2, [r4, #0]
 80162b8:	0610      	lsls	r0, r2, #24
 80162ba:	f57f af65 	bpl.w	8016188 <_scanf_float+0x60>
 80162be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80162c2:	e7f4      	b.n	80162ae <_scanf_float+0x186>
 80162c4:	f1ba 0f00 	cmp.w	sl, #0
 80162c8:	d10e      	bne.n	80162e8 <_scanf_float+0x1c0>
 80162ca:	f1b9 0f00 	cmp.w	r9, #0
 80162ce:	d10e      	bne.n	80162ee <_scanf_float+0x1c6>
 80162d0:	6822      	ldr	r2, [r4, #0]
 80162d2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80162d6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80162da:	d108      	bne.n	80162ee <_scanf_float+0x1c6>
 80162dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80162e0:	6022      	str	r2, [r4, #0]
 80162e2:	f04f 0a01 	mov.w	sl, #1
 80162e6:	e7e3      	b.n	80162b0 <_scanf_float+0x188>
 80162e8:	f1ba 0f02 	cmp.w	sl, #2
 80162ec:	d055      	beq.n	801639a <_scanf_float+0x272>
 80162ee:	2d01      	cmp	r5, #1
 80162f0:	d002      	beq.n	80162f8 <_scanf_float+0x1d0>
 80162f2:	2d04      	cmp	r5, #4
 80162f4:	f47f af48 	bne.w	8016188 <_scanf_float+0x60>
 80162f8:	3501      	adds	r5, #1
 80162fa:	b2ed      	uxtb	r5, r5
 80162fc:	e7d8      	b.n	80162b0 <_scanf_float+0x188>
 80162fe:	f1ba 0f01 	cmp.w	sl, #1
 8016302:	f47f af41 	bne.w	8016188 <_scanf_float+0x60>
 8016306:	f04f 0a02 	mov.w	sl, #2
 801630a:	e7d1      	b.n	80162b0 <_scanf_float+0x188>
 801630c:	b97d      	cbnz	r5, 801632e <_scanf_float+0x206>
 801630e:	f1b9 0f00 	cmp.w	r9, #0
 8016312:	f47f af3c 	bne.w	801618e <_scanf_float+0x66>
 8016316:	6822      	ldr	r2, [r4, #0]
 8016318:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801631c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016320:	f47f af39 	bne.w	8016196 <_scanf_float+0x6e>
 8016324:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016328:	6022      	str	r2, [r4, #0]
 801632a:	2501      	movs	r5, #1
 801632c:	e7c0      	b.n	80162b0 <_scanf_float+0x188>
 801632e:	2d03      	cmp	r5, #3
 8016330:	d0e2      	beq.n	80162f8 <_scanf_float+0x1d0>
 8016332:	2d05      	cmp	r5, #5
 8016334:	e7de      	b.n	80162f4 <_scanf_float+0x1cc>
 8016336:	2d02      	cmp	r5, #2
 8016338:	f47f af26 	bne.w	8016188 <_scanf_float+0x60>
 801633c:	2503      	movs	r5, #3
 801633e:	e7b7      	b.n	80162b0 <_scanf_float+0x188>
 8016340:	2d06      	cmp	r5, #6
 8016342:	f47f af21 	bne.w	8016188 <_scanf_float+0x60>
 8016346:	2507      	movs	r5, #7
 8016348:	e7b2      	b.n	80162b0 <_scanf_float+0x188>
 801634a:	6822      	ldr	r2, [r4, #0]
 801634c:	0591      	lsls	r1, r2, #22
 801634e:	f57f af1b 	bpl.w	8016188 <_scanf_float+0x60>
 8016352:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8016356:	6022      	str	r2, [r4, #0]
 8016358:	f8cd 9004 	str.w	r9, [sp, #4]
 801635c:	e7a8      	b.n	80162b0 <_scanf_float+0x188>
 801635e:	6822      	ldr	r2, [r4, #0]
 8016360:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016364:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016368:	d006      	beq.n	8016378 <_scanf_float+0x250>
 801636a:	0550      	lsls	r0, r2, #21
 801636c:	f57f af0c 	bpl.w	8016188 <_scanf_float+0x60>
 8016370:	f1b9 0f00 	cmp.w	r9, #0
 8016374:	f43f af0f 	beq.w	8016196 <_scanf_float+0x6e>
 8016378:	0591      	lsls	r1, r2, #22
 801637a:	bf58      	it	pl
 801637c:	9901      	ldrpl	r1, [sp, #4]
 801637e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016382:	bf58      	it	pl
 8016384:	eba9 0101 	subpl.w	r1, r9, r1
 8016388:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801638c:	bf58      	it	pl
 801638e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8016392:	6022      	str	r2, [r4, #0]
 8016394:	f04f 0900 	mov.w	r9, #0
 8016398:	e78a      	b.n	80162b0 <_scanf_float+0x188>
 801639a:	f04f 0a03 	mov.w	sl, #3
 801639e:	e787      	b.n	80162b0 <_scanf_float+0x188>
 80163a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80163a4:	4639      	mov	r1, r7
 80163a6:	4640      	mov	r0, r8
 80163a8:	4798      	blx	r3
 80163aa:	2800      	cmp	r0, #0
 80163ac:	f43f aedf 	beq.w	801616e <_scanf_float+0x46>
 80163b0:	e6ea      	b.n	8016188 <_scanf_float+0x60>
 80163b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80163b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80163ba:	463a      	mov	r2, r7
 80163bc:	4640      	mov	r0, r8
 80163be:	4798      	blx	r3
 80163c0:	6923      	ldr	r3, [r4, #16]
 80163c2:	3b01      	subs	r3, #1
 80163c4:	6123      	str	r3, [r4, #16]
 80163c6:	e6ec      	b.n	80161a2 <_scanf_float+0x7a>
 80163c8:	1e6b      	subs	r3, r5, #1
 80163ca:	2b06      	cmp	r3, #6
 80163cc:	d825      	bhi.n	801641a <_scanf_float+0x2f2>
 80163ce:	2d02      	cmp	r5, #2
 80163d0:	d836      	bhi.n	8016440 <_scanf_float+0x318>
 80163d2:	455e      	cmp	r6, fp
 80163d4:	f67f aee8 	bls.w	80161a8 <_scanf_float+0x80>
 80163d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80163dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80163e0:	463a      	mov	r2, r7
 80163e2:	4640      	mov	r0, r8
 80163e4:	4798      	blx	r3
 80163e6:	6923      	ldr	r3, [r4, #16]
 80163e8:	3b01      	subs	r3, #1
 80163ea:	6123      	str	r3, [r4, #16]
 80163ec:	e7f1      	b.n	80163d2 <_scanf_float+0x2aa>
 80163ee:	9802      	ldr	r0, [sp, #8]
 80163f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80163f4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80163f8:	9002      	str	r0, [sp, #8]
 80163fa:	463a      	mov	r2, r7
 80163fc:	4640      	mov	r0, r8
 80163fe:	4798      	blx	r3
 8016400:	6923      	ldr	r3, [r4, #16]
 8016402:	3b01      	subs	r3, #1
 8016404:	6123      	str	r3, [r4, #16]
 8016406:	f10a 3aff 	add.w	sl, sl, #4294967295
 801640a:	fa5f fa8a 	uxtb.w	sl, sl
 801640e:	f1ba 0f02 	cmp.w	sl, #2
 8016412:	d1ec      	bne.n	80163ee <_scanf_float+0x2c6>
 8016414:	3d03      	subs	r5, #3
 8016416:	b2ed      	uxtb	r5, r5
 8016418:	1b76      	subs	r6, r6, r5
 801641a:	6823      	ldr	r3, [r4, #0]
 801641c:	05da      	lsls	r2, r3, #23
 801641e:	d52f      	bpl.n	8016480 <_scanf_float+0x358>
 8016420:	055b      	lsls	r3, r3, #21
 8016422:	d510      	bpl.n	8016446 <_scanf_float+0x31e>
 8016424:	455e      	cmp	r6, fp
 8016426:	f67f aebf 	bls.w	80161a8 <_scanf_float+0x80>
 801642a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801642e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016432:	463a      	mov	r2, r7
 8016434:	4640      	mov	r0, r8
 8016436:	4798      	blx	r3
 8016438:	6923      	ldr	r3, [r4, #16]
 801643a:	3b01      	subs	r3, #1
 801643c:	6123      	str	r3, [r4, #16]
 801643e:	e7f1      	b.n	8016424 <_scanf_float+0x2fc>
 8016440:	46aa      	mov	sl, r5
 8016442:	9602      	str	r6, [sp, #8]
 8016444:	e7df      	b.n	8016406 <_scanf_float+0x2de>
 8016446:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801644a:	6923      	ldr	r3, [r4, #16]
 801644c:	2965      	cmp	r1, #101	; 0x65
 801644e:	f103 33ff 	add.w	r3, r3, #4294967295
 8016452:	f106 35ff 	add.w	r5, r6, #4294967295
 8016456:	6123      	str	r3, [r4, #16]
 8016458:	d00c      	beq.n	8016474 <_scanf_float+0x34c>
 801645a:	2945      	cmp	r1, #69	; 0x45
 801645c:	d00a      	beq.n	8016474 <_scanf_float+0x34c>
 801645e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016462:	463a      	mov	r2, r7
 8016464:	4640      	mov	r0, r8
 8016466:	4798      	blx	r3
 8016468:	6923      	ldr	r3, [r4, #16]
 801646a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801646e:	3b01      	subs	r3, #1
 8016470:	1eb5      	subs	r5, r6, #2
 8016472:	6123      	str	r3, [r4, #16]
 8016474:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016478:	463a      	mov	r2, r7
 801647a:	4640      	mov	r0, r8
 801647c:	4798      	blx	r3
 801647e:	462e      	mov	r6, r5
 8016480:	6825      	ldr	r5, [r4, #0]
 8016482:	f015 0510 	ands.w	r5, r5, #16
 8016486:	d158      	bne.n	801653a <_scanf_float+0x412>
 8016488:	7035      	strb	r5, [r6, #0]
 801648a:	6823      	ldr	r3, [r4, #0]
 801648c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016494:	d11c      	bne.n	80164d0 <_scanf_float+0x3a8>
 8016496:	9b01      	ldr	r3, [sp, #4]
 8016498:	454b      	cmp	r3, r9
 801649a:	eba3 0209 	sub.w	r2, r3, r9
 801649e:	d124      	bne.n	80164ea <_scanf_float+0x3c2>
 80164a0:	2200      	movs	r2, #0
 80164a2:	4659      	mov	r1, fp
 80164a4:	4640      	mov	r0, r8
 80164a6:	f7ff f8df 	bl	8015668 <_strtod_r>
 80164aa:	9b03      	ldr	r3, [sp, #12]
 80164ac:	6821      	ldr	r1, [r4, #0]
 80164ae:	681b      	ldr	r3, [r3, #0]
 80164b0:	f011 0f02 	tst.w	r1, #2
 80164b4:	ec57 6b10 	vmov	r6, r7, d0
 80164b8:	f103 0204 	add.w	r2, r3, #4
 80164bc:	d020      	beq.n	8016500 <_scanf_float+0x3d8>
 80164be:	9903      	ldr	r1, [sp, #12]
 80164c0:	600a      	str	r2, [r1, #0]
 80164c2:	681b      	ldr	r3, [r3, #0]
 80164c4:	e9c3 6700 	strd	r6, r7, [r3]
 80164c8:	68e3      	ldr	r3, [r4, #12]
 80164ca:	3301      	adds	r3, #1
 80164cc:	60e3      	str	r3, [r4, #12]
 80164ce:	e66c      	b.n	80161aa <_scanf_float+0x82>
 80164d0:	9b04      	ldr	r3, [sp, #16]
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d0e4      	beq.n	80164a0 <_scanf_float+0x378>
 80164d6:	9905      	ldr	r1, [sp, #20]
 80164d8:	230a      	movs	r3, #10
 80164da:	462a      	mov	r2, r5
 80164dc:	3101      	adds	r1, #1
 80164de:	4640      	mov	r0, r8
 80164e0:	f7ff f9b0 	bl	8015844 <_strtol_r>
 80164e4:	9b04      	ldr	r3, [sp, #16]
 80164e6:	9e05      	ldr	r6, [sp, #20]
 80164e8:	1ac2      	subs	r2, r0, r3
 80164ea:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80164ee:	429e      	cmp	r6, r3
 80164f0:	bf28      	it	cs
 80164f2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80164f6:	4912      	ldr	r1, [pc, #72]	; (8016540 <_scanf_float+0x418>)
 80164f8:	4630      	mov	r0, r6
 80164fa:	f000 f91b 	bl	8016734 <siprintf>
 80164fe:	e7cf      	b.n	80164a0 <_scanf_float+0x378>
 8016500:	f011 0f04 	tst.w	r1, #4
 8016504:	9903      	ldr	r1, [sp, #12]
 8016506:	600a      	str	r2, [r1, #0]
 8016508:	d1db      	bne.n	80164c2 <_scanf_float+0x39a>
 801650a:	f8d3 8000 	ldr.w	r8, [r3]
 801650e:	ee10 2a10 	vmov	r2, s0
 8016512:	ee10 0a10 	vmov	r0, s0
 8016516:	463b      	mov	r3, r7
 8016518:	4639      	mov	r1, r7
 801651a:	f7ea fb07 	bl	8000b2c <__aeabi_dcmpun>
 801651e:	b128      	cbz	r0, 801652c <_scanf_float+0x404>
 8016520:	4808      	ldr	r0, [pc, #32]	; (8016544 <_scanf_float+0x41c>)
 8016522:	f000 fa9d 	bl	8016a60 <nanf>
 8016526:	ed88 0a00 	vstr	s0, [r8]
 801652a:	e7cd      	b.n	80164c8 <_scanf_float+0x3a0>
 801652c:	4630      	mov	r0, r6
 801652e:	4639      	mov	r1, r7
 8016530:	f7ea fb5a 	bl	8000be8 <__aeabi_d2f>
 8016534:	f8c8 0000 	str.w	r0, [r8]
 8016538:	e7c6      	b.n	80164c8 <_scanf_float+0x3a0>
 801653a:	2500      	movs	r5, #0
 801653c:	e635      	b.n	80161aa <_scanf_float+0x82>
 801653e:	bf00      	nop
 8016540:	0801ce85 	.word	0x0801ce85
 8016544:	0801cf3e 	.word	0x0801cf3e

08016548 <std>:
 8016548:	2300      	movs	r3, #0
 801654a:	b510      	push	{r4, lr}
 801654c:	4604      	mov	r4, r0
 801654e:	e9c0 3300 	strd	r3, r3, [r0]
 8016552:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016556:	6083      	str	r3, [r0, #8]
 8016558:	8181      	strh	r1, [r0, #12]
 801655a:	6643      	str	r3, [r0, #100]	; 0x64
 801655c:	81c2      	strh	r2, [r0, #14]
 801655e:	6183      	str	r3, [r0, #24]
 8016560:	4619      	mov	r1, r3
 8016562:	2208      	movs	r2, #8
 8016564:	305c      	adds	r0, #92	; 0x5c
 8016566:	f000 f948 	bl	80167fa <memset>
 801656a:	4b0d      	ldr	r3, [pc, #52]	; (80165a0 <std+0x58>)
 801656c:	6263      	str	r3, [r4, #36]	; 0x24
 801656e:	4b0d      	ldr	r3, [pc, #52]	; (80165a4 <std+0x5c>)
 8016570:	62a3      	str	r3, [r4, #40]	; 0x28
 8016572:	4b0d      	ldr	r3, [pc, #52]	; (80165a8 <std+0x60>)
 8016574:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016576:	4b0d      	ldr	r3, [pc, #52]	; (80165ac <std+0x64>)
 8016578:	6323      	str	r3, [r4, #48]	; 0x30
 801657a:	4b0d      	ldr	r3, [pc, #52]	; (80165b0 <std+0x68>)
 801657c:	6224      	str	r4, [r4, #32]
 801657e:	429c      	cmp	r4, r3
 8016580:	d006      	beq.n	8016590 <std+0x48>
 8016582:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8016586:	4294      	cmp	r4, r2
 8016588:	d002      	beq.n	8016590 <std+0x48>
 801658a:	33d0      	adds	r3, #208	; 0xd0
 801658c:	429c      	cmp	r4, r3
 801658e:	d105      	bne.n	801659c <std+0x54>
 8016590:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8016594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016598:	f000 ba40 	b.w	8016a1c <__retarget_lock_init_recursive>
 801659c:	bd10      	pop	{r4, pc}
 801659e:	bf00      	nop
 80165a0:	08016775 	.word	0x08016775
 80165a4:	08016797 	.word	0x08016797
 80165a8:	080167cf 	.word	0x080167cf
 80165ac:	080167f3 	.word	0x080167f3
 80165b0:	20002570 	.word	0x20002570

080165b4 <stdio_exit_handler>:
 80165b4:	4a02      	ldr	r2, [pc, #8]	; (80165c0 <stdio_exit_handler+0xc>)
 80165b6:	4903      	ldr	r1, [pc, #12]	; (80165c4 <stdio_exit_handler+0x10>)
 80165b8:	4803      	ldr	r0, [pc, #12]	; (80165c8 <stdio_exit_handler+0x14>)
 80165ba:	f000 b869 	b.w	8016690 <_fwalk_sglue>
 80165be:	bf00      	nop
 80165c0:	20000130 	.word	0x20000130
 80165c4:	08018c39 	.word	0x08018c39
 80165c8:	200002a8 	.word	0x200002a8

080165cc <cleanup_stdio>:
 80165cc:	6841      	ldr	r1, [r0, #4]
 80165ce:	4b0c      	ldr	r3, [pc, #48]	; (8016600 <cleanup_stdio+0x34>)
 80165d0:	4299      	cmp	r1, r3
 80165d2:	b510      	push	{r4, lr}
 80165d4:	4604      	mov	r4, r0
 80165d6:	d001      	beq.n	80165dc <cleanup_stdio+0x10>
 80165d8:	f002 fb2e 	bl	8018c38 <_fflush_r>
 80165dc:	68a1      	ldr	r1, [r4, #8]
 80165de:	4b09      	ldr	r3, [pc, #36]	; (8016604 <cleanup_stdio+0x38>)
 80165e0:	4299      	cmp	r1, r3
 80165e2:	d002      	beq.n	80165ea <cleanup_stdio+0x1e>
 80165e4:	4620      	mov	r0, r4
 80165e6:	f002 fb27 	bl	8018c38 <_fflush_r>
 80165ea:	68e1      	ldr	r1, [r4, #12]
 80165ec:	4b06      	ldr	r3, [pc, #24]	; (8016608 <cleanup_stdio+0x3c>)
 80165ee:	4299      	cmp	r1, r3
 80165f0:	d004      	beq.n	80165fc <cleanup_stdio+0x30>
 80165f2:	4620      	mov	r0, r4
 80165f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80165f8:	f002 bb1e 	b.w	8018c38 <_fflush_r>
 80165fc:	bd10      	pop	{r4, pc}
 80165fe:	bf00      	nop
 8016600:	20002570 	.word	0x20002570
 8016604:	200025d8 	.word	0x200025d8
 8016608:	20002640 	.word	0x20002640

0801660c <global_stdio_init.part.0>:
 801660c:	b510      	push	{r4, lr}
 801660e:	4b0b      	ldr	r3, [pc, #44]	; (801663c <global_stdio_init.part.0+0x30>)
 8016610:	4c0b      	ldr	r4, [pc, #44]	; (8016640 <global_stdio_init.part.0+0x34>)
 8016612:	4a0c      	ldr	r2, [pc, #48]	; (8016644 <global_stdio_init.part.0+0x38>)
 8016614:	601a      	str	r2, [r3, #0]
 8016616:	4620      	mov	r0, r4
 8016618:	2200      	movs	r2, #0
 801661a:	2104      	movs	r1, #4
 801661c:	f7ff ff94 	bl	8016548 <std>
 8016620:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8016624:	2201      	movs	r2, #1
 8016626:	2109      	movs	r1, #9
 8016628:	f7ff ff8e 	bl	8016548 <std>
 801662c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8016630:	2202      	movs	r2, #2
 8016632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016636:	2112      	movs	r1, #18
 8016638:	f7ff bf86 	b.w	8016548 <std>
 801663c:	200026a8 	.word	0x200026a8
 8016640:	20002570 	.word	0x20002570
 8016644:	080165b5 	.word	0x080165b5

08016648 <__sfp_lock_acquire>:
 8016648:	4801      	ldr	r0, [pc, #4]	; (8016650 <__sfp_lock_acquire+0x8>)
 801664a:	f000 b9e8 	b.w	8016a1e <__retarget_lock_acquire_recursive>
 801664e:	bf00      	nop
 8016650:	200026b1 	.word	0x200026b1

08016654 <__sfp_lock_release>:
 8016654:	4801      	ldr	r0, [pc, #4]	; (801665c <__sfp_lock_release+0x8>)
 8016656:	f000 b9e3 	b.w	8016a20 <__retarget_lock_release_recursive>
 801665a:	bf00      	nop
 801665c:	200026b1 	.word	0x200026b1

08016660 <__sinit>:
 8016660:	b510      	push	{r4, lr}
 8016662:	4604      	mov	r4, r0
 8016664:	f7ff fff0 	bl	8016648 <__sfp_lock_acquire>
 8016668:	6a23      	ldr	r3, [r4, #32]
 801666a:	b11b      	cbz	r3, 8016674 <__sinit+0x14>
 801666c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016670:	f7ff bff0 	b.w	8016654 <__sfp_lock_release>
 8016674:	4b04      	ldr	r3, [pc, #16]	; (8016688 <__sinit+0x28>)
 8016676:	6223      	str	r3, [r4, #32]
 8016678:	4b04      	ldr	r3, [pc, #16]	; (801668c <__sinit+0x2c>)
 801667a:	681b      	ldr	r3, [r3, #0]
 801667c:	2b00      	cmp	r3, #0
 801667e:	d1f5      	bne.n	801666c <__sinit+0xc>
 8016680:	f7ff ffc4 	bl	801660c <global_stdio_init.part.0>
 8016684:	e7f2      	b.n	801666c <__sinit+0xc>
 8016686:	bf00      	nop
 8016688:	080165cd 	.word	0x080165cd
 801668c:	200026a8 	.word	0x200026a8

08016690 <_fwalk_sglue>:
 8016690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016694:	4607      	mov	r7, r0
 8016696:	4688      	mov	r8, r1
 8016698:	4614      	mov	r4, r2
 801669a:	2600      	movs	r6, #0
 801669c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80166a0:	f1b9 0901 	subs.w	r9, r9, #1
 80166a4:	d505      	bpl.n	80166b2 <_fwalk_sglue+0x22>
 80166a6:	6824      	ldr	r4, [r4, #0]
 80166a8:	2c00      	cmp	r4, #0
 80166aa:	d1f7      	bne.n	801669c <_fwalk_sglue+0xc>
 80166ac:	4630      	mov	r0, r6
 80166ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80166b2:	89ab      	ldrh	r3, [r5, #12]
 80166b4:	2b01      	cmp	r3, #1
 80166b6:	d907      	bls.n	80166c8 <_fwalk_sglue+0x38>
 80166b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80166bc:	3301      	adds	r3, #1
 80166be:	d003      	beq.n	80166c8 <_fwalk_sglue+0x38>
 80166c0:	4629      	mov	r1, r5
 80166c2:	4638      	mov	r0, r7
 80166c4:	47c0      	blx	r8
 80166c6:	4306      	orrs	r6, r0
 80166c8:	3568      	adds	r5, #104	; 0x68
 80166ca:	e7e9      	b.n	80166a0 <_fwalk_sglue+0x10>

080166cc <sniprintf>:
 80166cc:	b40c      	push	{r2, r3}
 80166ce:	b530      	push	{r4, r5, lr}
 80166d0:	4b17      	ldr	r3, [pc, #92]	; (8016730 <sniprintf+0x64>)
 80166d2:	1e0c      	subs	r4, r1, #0
 80166d4:	681d      	ldr	r5, [r3, #0]
 80166d6:	b09d      	sub	sp, #116	; 0x74
 80166d8:	da08      	bge.n	80166ec <sniprintf+0x20>
 80166da:	238b      	movs	r3, #139	; 0x8b
 80166dc:	602b      	str	r3, [r5, #0]
 80166de:	f04f 30ff 	mov.w	r0, #4294967295
 80166e2:	b01d      	add	sp, #116	; 0x74
 80166e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80166e8:	b002      	add	sp, #8
 80166ea:	4770      	bx	lr
 80166ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 80166f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80166f4:	bf14      	ite	ne
 80166f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80166fa:	4623      	moveq	r3, r4
 80166fc:	9304      	str	r3, [sp, #16]
 80166fe:	9307      	str	r3, [sp, #28]
 8016700:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016704:	9002      	str	r0, [sp, #8]
 8016706:	9006      	str	r0, [sp, #24]
 8016708:	f8ad 3016 	strh.w	r3, [sp, #22]
 801670c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801670e:	ab21      	add	r3, sp, #132	; 0x84
 8016710:	a902      	add	r1, sp, #8
 8016712:	4628      	mov	r0, r5
 8016714:	9301      	str	r3, [sp, #4]
 8016716:	f002 f90b 	bl	8018930 <_svfiprintf_r>
 801671a:	1c43      	adds	r3, r0, #1
 801671c:	bfbc      	itt	lt
 801671e:	238b      	movlt	r3, #139	; 0x8b
 8016720:	602b      	strlt	r3, [r5, #0]
 8016722:	2c00      	cmp	r4, #0
 8016724:	d0dd      	beq.n	80166e2 <sniprintf+0x16>
 8016726:	9b02      	ldr	r3, [sp, #8]
 8016728:	2200      	movs	r2, #0
 801672a:	701a      	strb	r2, [r3, #0]
 801672c:	e7d9      	b.n	80166e2 <sniprintf+0x16>
 801672e:	bf00      	nop
 8016730:	200002f4 	.word	0x200002f4

08016734 <siprintf>:
 8016734:	b40e      	push	{r1, r2, r3}
 8016736:	b500      	push	{lr}
 8016738:	b09c      	sub	sp, #112	; 0x70
 801673a:	ab1d      	add	r3, sp, #116	; 0x74
 801673c:	9002      	str	r0, [sp, #8]
 801673e:	9006      	str	r0, [sp, #24]
 8016740:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016744:	4809      	ldr	r0, [pc, #36]	; (801676c <siprintf+0x38>)
 8016746:	9107      	str	r1, [sp, #28]
 8016748:	9104      	str	r1, [sp, #16]
 801674a:	4909      	ldr	r1, [pc, #36]	; (8016770 <siprintf+0x3c>)
 801674c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016750:	9105      	str	r1, [sp, #20]
 8016752:	6800      	ldr	r0, [r0, #0]
 8016754:	9301      	str	r3, [sp, #4]
 8016756:	a902      	add	r1, sp, #8
 8016758:	f002 f8ea 	bl	8018930 <_svfiprintf_r>
 801675c:	9b02      	ldr	r3, [sp, #8]
 801675e:	2200      	movs	r2, #0
 8016760:	701a      	strb	r2, [r3, #0]
 8016762:	b01c      	add	sp, #112	; 0x70
 8016764:	f85d eb04 	ldr.w	lr, [sp], #4
 8016768:	b003      	add	sp, #12
 801676a:	4770      	bx	lr
 801676c:	200002f4 	.word	0x200002f4
 8016770:	ffff0208 	.word	0xffff0208

08016774 <__sread>:
 8016774:	b510      	push	{r4, lr}
 8016776:	460c      	mov	r4, r1
 8016778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801677c:	f000 f8f0 	bl	8016960 <_read_r>
 8016780:	2800      	cmp	r0, #0
 8016782:	bfab      	itete	ge
 8016784:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016786:	89a3      	ldrhlt	r3, [r4, #12]
 8016788:	181b      	addge	r3, r3, r0
 801678a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801678e:	bfac      	ite	ge
 8016790:	6563      	strge	r3, [r4, #84]	; 0x54
 8016792:	81a3      	strhlt	r3, [r4, #12]
 8016794:	bd10      	pop	{r4, pc}

08016796 <__swrite>:
 8016796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801679a:	461f      	mov	r7, r3
 801679c:	898b      	ldrh	r3, [r1, #12]
 801679e:	05db      	lsls	r3, r3, #23
 80167a0:	4605      	mov	r5, r0
 80167a2:	460c      	mov	r4, r1
 80167a4:	4616      	mov	r6, r2
 80167a6:	d505      	bpl.n	80167b4 <__swrite+0x1e>
 80167a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80167ac:	2302      	movs	r3, #2
 80167ae:	2200      	movs	r2, #0
 80167b0:	f000 f8c4 	bl	801693c <_lseek_r>
 80167b4:	89a3      	ldrh	r3, [r4, #12]
 80167b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80167ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80167be:	81a3      	strh	r3, [r4, #12]
 80167c0:	4632      	mov	r2, r6
 80167c2:	463b      	mov	r3, r7
 80167c4:	4628      	mov	r0, r5
 80167c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80167ca:	f000 b8eb 	b.w	80169a4 <_write_r>

080167ce <__sseek>:
 80167ce:	b510      	push	{r4, lr}
 80167d0:	460c      	mov	r4, r1
 80167d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80167d6:	f000 f8b1 	bl	801693c <_lseek_r>
 80167da:	1c43      	adds	r3, r0, #1
 80167dc:	89a3      	ldrh	r3, [r4, #12]
 80167de:	bf15      	itete	ne
 80167e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80167e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80167e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80167ea:	81a3      	strheq	r3, [r4, #12]
 80167ec:	bf18      	it	ne
 80167ee:	81a3      	strhne	r3, [r4, #12]
 80167f0:	bd10      	pop	{r4, pc}

080167f2 <__sclose>:
 80167f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80167f6:	f000 b891 	b.w	801691c <_close_r>

080167fa <memset>:
 80167fa:	4402      	add	r2, r0
 80167fc:	4603      	mov	r3, r0
 80167fe:	4293      	cmp	r3, r2
 8016800:	d100      	bne.n	8016804 <memset+0xa>
 8016802:	4770      	bx	lr
 8016804:	f803 1b01 	strb.w	r1, [r3], #1
 8016808:	e7f9      	b.n	80167fe <memset+0x4>

0801680a <strncmp>:
 801680a:	b510      	push	{r4, lr}
 801680c:	b16a      	cbz	r2, 801682a <strncmp+0x20>
 801680e:	3901      	subs	r1, #1
 8016810:	1884      	adds	r4, r0, r2
 8016812:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016816:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801681a:	429a      	cmp	r2, r3
 801681c:	d103      	bne.n	8016826 <strncmp+0x1c>
 801681e:	42a0      	cmp	r0, r4
 8016820:	d001      	beq.n	8016826 <strncmp+0x1c>
 8016822:	2a00      	cmp	r2, #0
 8016824:	d1f5      	bne.n	8016812 <strncmp+0x8>
 8016826:	1ad0      	subs	r0, r2, r3
 8016828:	bd10      	pop	{r4, pc}
 801682a:	4610      	mov	r0, r2
 801682c:	e7fc      	b.n	8016828 <strncmp+0x1e>
	...

08016830 <strtok>:
 8016830:	4b16      	ldr	r3, [pc, #88]	; (801688c <strtok+0x5c>)
 8016832:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016834:	681e      	ldr	r6, [r3, #0]
 8016836:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8016838:	4605      	mov	r5, r0
 801683a:	b9fc      	cbnz	r4, 801687c <strtok+0x4c>
 801683c:	2050      	movs	r0, #80	; 0x50
 801683e:	9101      	str	r1, [sp, #4]
 8016840:	f7fe f84a 	bl	80148d8 <malloc>
 8016844:	9901      	ldr	r1, [sp, #4]
 8016846:	6470      	str	r0, [r6, #68]	; 0x44
 8016848:	4602      	mov	r2, r0
 801684a:	b920      	cbnz	r0, 8016856 <strtok+0x26>
 801684c:	4b10      	ldr	r3, [pc, #64]	; (8016890 <strtok+0x60>)
 801684e:	4811      	ldr	r0, [pc, #68]	; (8016894 <strtok+0x64>)
 8016850:	215b      	movs	r1, #91	; 0x5b
 8016852:	f000 f90b 	bl	8016a6c <__assert_func>
 8016856:	e9c0 4400 	strd	r4, r4, [r0]
 801685a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801685e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8016862:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8016866:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 801686a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801686e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8016872:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8016876:	6184      	str	r4, [r0, #24]
 8016878:	7704      	strb	r4, [r0, #28]
 801687a:	6244      	str	r4, [r0, #36]	; 0x24
 801687c:	6c72      	ldr	r2, [r6, #68]	; 0x44
 801687e:	2301      	movs	r3, #1
 8016880:	4628      	mov	r0, r5
 8016882:	b002      	add	sp, #8
 8016884:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016888:	f000 b806 	b.w	8016898 <__strtok_r>
 801688c:	200002f4 	.word	0x200002f4
 8016890:	0801ce8a 	.word	0x0801ce8a
 8016894:	0801cea1 	.word	0x0801cea1

08016898 <__strtok_r>:
 8016898:	b5f0      	push	{r4, r5, r6, r7, lr}
 801689a:	b908      	cbnz	r0, 80168a0 <__strtok_r+0x8>
 801689c:	6810      	ldr	r0, [r2, #0]
 801689e:	b188      	cbz	r0, 80168c4 <__strtok_r+0x2c>
 80168a0:	4604      	mov	r4, r0
 80168a2:	4620      	mov	r0, r4
 80168a4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80168a8:	460f      	mov	r7, r1
 80168aa:	f817 6b01 	ldrb.w	r6, [r7], #1
 80168ae:	b91e      	cbnz	r6, 80168b8 <__strtok_r+0x20>
 80168b0:	b965      	cbnz	r5, 80168cc <__strtok_r+0x34>
 80168b2:	6015      	str	r5, [r2, #0]
 80168b4:	4628      	mov	r0, r5
 80168b6:	e005      	b.n	80168c4 <__strtok_r+0x2c>
 80168b8:	42b5      	cmp	r5, r6
 80168ba:	d1f6      	bne.n	80168aa <__strtok_r+0x12>
 80168bc:	2b00      	cmp	r3, #0
 80168be:	d1f0      	bne.n	80168a2 <__strtok_r+0xa>
 80168c0:	6014      	str	r4, [r2, #0]
 80168c2:	7003      	strb	r3, [r0, #0]
 80168c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80168c6:	461c      	mov	r4, r3
 80168c8:	e00c      	b.n	80168e4 <__strtok_r+0x4c>
 80168ca:	b915      	cbnz	r5, 80168d2 <__strtok_r+0x3a>
 80168cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80168d0:	460e      	mov	r6, r1
 80168d2:	f816 5b01 	ldrb.w	r5, [r6], #1
 80168d6:	42ab      	cmp	r3, r5
 80168d8:	d1f7      	bne.n	80168ca <__strtok_r+0x32>
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d0f3      	beq.n	80168c6 <__strtok_r+0x2e>
 80168de:	2300      	movs	r3, #0
 80168e0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80168e4:	6014      	str	r4, [r2, #0]
 80168e6:	e7ed      	b.n	80168c4 <__strtok_r+0x2c>

080168e8 <strstr>:
 80168e8:	780a      	ldrb	r2, [r1, #0]
 80168ea:	b570      	push	{r4, r5, r6, lr}
 80168ec:	b96a      	cbnz	r2, 801690a <strstr+0x22>
 80168ee:	bd70      	pop	{r4, r5, r6, pc}
 80168f0:	429a      	cmp	r2, r3
 80168f2:	d109      	bne.n	8016908 <strstr+0x20>
 80168f4:	460c      	mov	r4, r1
 80168f6:	4605      	mov	r5, r0
 80168f8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d0f6      	beq.n	80168ee <strstr+0x6>
 8016900:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8016904:	429e      	cmp	r6, r3
 8016906:	d0f7      	beq.n	80168f8 <strstr+0x10>
 8016908:	3001      	adds	r0, #1
 801690a:	7803      	ldrb	r3, [r0, #0]
 801690c:	2b00      	cmp	r3, #0
 801690e:	d1ef      	bne.n	80168f0 <strstr+0x8>
 8016910:	4618      	mov	r0, r3
 8016912:	e7ec      	b.n	80168ee <strstr+0x6>

08016914 <_localeconv_r>:
 8016914:	4800      	ldr	r0, [pc, #0]	; (8016918 <_localeconv_r+0x4>)
 8016916:	4770      	bx	lr
 8016918:	2000022c 	.word	0x2000022c

0801691c <_close_r>:
 801691c:	b538      	push	{r3, r4, r5, lr}
 801691e:	4d06      	ldr	r5, [pc, #24]	; (8016938 <_close_r+0x1c>)
 8016920:	2300      	movs	r3, #0
 8016922:	4604      	mov	r4, r0
 8016924:	4608      	mov	r0, r1
 8016926:	602b      	str	r3, [r5, #0]
 8016928:	f7ee ff5f 	bl	80057ea <_close>
 801692c:	1c43      	adds	r3, r0, #1
 801692e:	d102      	bne.n	8016936 <_close_r+0x1a>
 8016930:	682b      	ldr	r3, [r5, #0]
 8016932:	b103      	cbz	r3, 8016936 <_close_r+0x1a>
 8016934:	6023      	str	r3, [r4, #0]
 8016936:	bd38      	pop	{r3, r4, r5, pc}
 8016938:	200026ac 	.word	0x200026ac

0801693c <_lseek_r>:
 801693c:	b538      	push	{r3, r4, r5, lr}
 801693e:	4d07      	ldr	r5, [pc, #28]	; (801695c <_lseek_r+0x20>)
 8016940:	4604      	mov	r4, r0
 8016942:	4608      	mov	r0, r1
 8016944:	4611      	mov	r1, r2
 8016946:	2200      	movs	r2, #0
 8016948:	602a      	str	r2, [r5, #0]
 801694a:	461a      	mov	r2, r3
 801694c:	f7ee ff74 	bl	8005838 <_lseek>
 8016950:	1c43      	adds	r3, r0, #1
 8016952:	d102      	bne.n	801695a <_lseek_r+0x1e>
 8016954:	682b      	ldr	r3, [r5, #0]
 8016956:	b103      	cbz	r3, 801695a <_lseek_r+0x1e>
 8016958:	6023      	str	r3, [r4, #0]
 801695a:	bd38      	pop	{r3, r4, r5, pc}
 801695c:	200026ac 	.word	0x200026ac

08016960 <_read_r>:
 8016960:	b538      	push	{r3, r4, r5, lr}
 8016962:	4d07      	ldr	r5, [pc, #28]	; (8016980 <_read_r+0x20>)
 8016964:	4604      	mov	r4, r0
 8016966:	4608      	mov	r0, r1
 8016968:	4611      	mov	r1, r2
 801696a:	2200      	movs	r2, #0
 801696c:	602a      	str	r2, [r5, #0]
 801696e:	461a      	mov	r2, r3
 8016970:	f7ee ff02 	bl	8005778 <_read>
 8016974:	1c43      	adds	r3, r0, #1
 8016976:	d102      	bne.n	801697e <_read_r+0x1e>
 8016978:	682b      	ldr	r3, [r5, #0]
 801697a:	b103      	cbz	r3, 801697e <_read_r+0x1e>
 801697c:	6023      	str	r3, [r4, #0]
 801697e:	bd38      	pop	{r3, r4, r5, pc}
 8016980:	200026ac 	.word	0x200026ac

08016984 <_sbrk_r>:
 8016984:	b538      	push	{r3, r4, r5, lr}
 8016986:	4d06      	ldr	r5, [pc, #24]	; (80169a0 <_sbrk_r+0x1c>)
 8016988:	2300      	movs	r3, #0
 801698a:	4604      	mov	r4, r0
 801698c:	4608      	mov	r0, r1
 801698e:	602b      	str	r3, [r5, #0]
 8016990:	f7ee ff60 	bl	8005854 <_sbrk>
 8016994:	1c43      	adds	r3, r0, #1
 8016996:	d102      	bne.n	801699e <_sbrk_r+0x1a>
 8016998:	682b      	ldr	r3, [r5, #0]
 801699a:	b103      	cbz	r3, 801699e <_sbrk_r+0x1a>
 801699c:	6023      	str	r3, [r4, #0]
 801699e:	bd38      	pop	{r3, r4, r5, pc}
 80169a0:	200026ac 	.word	0x200026ac

080169a4 <_write_r>:
 80169a4:	b538      	push	{r3, r4, r5, lr}
 80169a6:	4d07      	ldr	r5, [pc, #28]	; (80169c4 <_write_r+0x20>)
 80169a8:	4604      	mov	r4, r0
 80169aa:	4608      	mov	r0, r1
 80169ac:	4611      	mov	r1, r2
 80169ae:	2200      	movs	r2, #0
 80169b0:	602a      	str	r2, [r5, #0]
 80169b2:	461a      	mov	r2, r3
 80169b4:	f7ee fefd 	bl	80057b2 <_write>
 80169b8:	1c43      	adds	r3, r0, #1
 80169ba:	d102      	bne.n	80169c2 <_write_r+0x1e>
 80169bc:	682b      	ldr	r3, [r5, #0]
 80169be:	b103      	cbz	r3, 80169c2 <_write_r+0x1e>
 80169c0:	6023      	str	r3, [r4, #0]
 80169c2:	bd38      	pop	{r3, r4, r5, pc}
 80169c4:	200026ac 	.word	0x200026ac

080169c8 <__errno>:
 80169c8:	4b01      	ldr	r3, [pc, #4]	; (80169d0 <__errno+0x8>)
 80169ca:	6818      	ldr	r0, [r3, #0]
 80169cc:	4770      	bx	lr
 80169ce:	bf00      	nop
 80169d0:	200002f4 	.word	0x200002f4

080169d4 <__libc_init_array>:
 80169d4:	b570      	push	{r4, r5, r6, lr}
 80169d6:	4d0d      	ldr	r5, [pc, #52]	; (8016a0c <__libc_init_array+0x38>)
 80169d8:	4c0d      	ldr	r4, [pc, #52]	; (8016a10 <__libc_init_array+0x3c>)
 80169da:	1b64      	subs	r4, r4, r5
 80169dc:	10a4      	asrs	r4, r4, #2
 80169de:	2600      	movs	r6, #0
 80169e0:	42a6      	cmp	r6, r4
 80169e2:	d109      	bne.n	80169f8 <__libc_init_array+0x24>
 80169e4:	4d0b      	ldr	r5, [pc, #44]	; (8016a14 <__libc_init_array+0x40>)
 80169e6:	4c0c      	ldr	r4, [pc, #48]	; (8016a18 <__libc_init_array+0x44>)
 80169e8:	f004 fa02 	bl	801adf0 <_init>
 80169ec:	1b64      	subs	r4, r4, r5
 80169ee:	10a4      	asrs	r4, r4, #2
 80169f0:	2600      	movs	r6, #0
 80169f2:	42a6      	cmp	r6, r4
 80169f4:	d105      	bne.n	8016a02 <__libc_init_array+0x2e>
 80169f6:	bd70      	pop	{r4, r5, r6, pc}
 80169f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80169fc:	4798      	blx	r3
 80169fe:	3601      	adds	r6, #1
 8016a00:	e7ee      	b.n	80169e0 <__libc_init_array+0xc>
 8016a02:	f855 3b04 	ldr.w	r3, [r5], #4
 8016a06:	4798      	blx	r3
 8016a08:	3601      	adds	r6, #1
 8016a0a:	e7f2      	b.n	80169f2 <__libc_init_array+0x1e>
 8016a0c:	0801d378 	.word	0x0801d378
 8016a10:	0801d378 	.word	0x0801d378
 8016a14:	0801d378 	.word	0x0801d378
 8016a18:	0801d37c 	.word	0x0801d37c

08016a1c <__retarget_lock_init_recursive>:
 8016a1c:	4770      	bx	lr

08016a1e <__retarget_lock_acquire_recursive>:
 8016a1e:	4770      	bx	lr

08016a20 <__retarget_lock_release_recursive>:
 8016a20:	4770      	bx	lr

08016a22 <strcpy>:
 8016a22:	4603      	mov	r3, r0
 8016a24:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016a28:	f803 2b01 	strb.w	r2, [r3], #1
 8016a2c:	2a00      	cmp	r2, #0
 8016a2e:	d1f9      	bne.n	8016a24 <strcpy+0x2>
 8016a30:	4770      	bx	lr

08016a32 <memcpy>:
 8016a32:	440a      	add	r2, r1
 8016a34:	4291      	cmp	r1, r2
 8016a36:	f100 33ff 	add.w	r3, r0, #4294967295
 8016a3a:	d100      	bne.n	8016a3e <memcpy+0xc>
 8016a3c:	4770      	bx	lr
 8016a3e:	b510      	push	{r4, lr}
 8016a40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016a44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016a48:	4291      	cmp	r1, r2
 8016a4a:	d1f9      	bne.n	8016a40 <memcpy+0xe>
 8016a4c:	bd10      	pop	{r4, pc}
	...

08016a50 <nan>:
 8016a50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016a58 <nan+0x8>
 8016a54:	4770      	bx	lr
 8016a56:	bf00      	nop
 8016a58:	00000000 	.word	0x00000000
 8016a5c:	7ff80000 	.word	0x7ff80000

08016a60 <nanf>:
 8016a60:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016a68 <nanf+0x8>
 8016a64:	4770      	bx	lr
 8016a66:	bf00      	nop
 8016a68:	7fc00000 	.word	0x7fc00000

08016a6c <__assert_func>:
 8016a6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016a6e:	4614      	mov	r4, r2
 8016a70:	461a      	mov	r2, r3
 8016a72:	4b09      	ldr	r3, [pc, #36]	; (8016a98 <__assert_func+0x2c>)
 8016a74:	681b      	ldr	r3, [r3, #0]
 8016a76:	4605      	mov	r5, r0
 8016a78:	68d8      	ldr	r0, [r3, #12]
 8016a7a:	b14c      	cbz	r4, 8016a90 <__assert_func+0x24>
 8016a7c:	4b07      	ldr	r3, [pc, #28]	; (8016a9c <__assert_func+0x30>)
 8016a7e:	9100      	str	r1, [sp, #0]
 8016a80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016a84:	4906      	ldr	r1, [pc, #24]	; (8016aa0 <__assert_func+0x34>)
 8016a86:	462b      	mov	r3, r5
 8016a88:	f002 f8fe 	bl	8018c88 <fiprintf>
 8016a8c:	f002 f928 	bl	8018ce0 <abort>
 8016a90:	4b04      	ldr	r3, [pc, #16]	; (8016aa4 <__assert_func+0x38>)
 8016a92:	461c      	mov	r4, r3
 8016a94:	e7f3      	b.n	8016a7e <__assert_func+0x12>
 8016a96:	bf00      	nop
 8016a98:	200002f4 	.word	0x200002f4
 8016a9c:	0801cf03 	.word	0x0801cf03
 8016aa0:	0801cf10 	.word	0x0801cf10
 8016aa4:	0801cf3e 	.word	0x0801cf3e

08016aa8 <quorem>:
 8016aa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016aac:	6903      	ldr	r3, [r0, #16]
 8016aae:	690c      	ldr	r4, [r1, #16]
 8016ab0:	42a3      	cmp	r3, r4
 8016ab2:	4607      	mov	r7, r0
 8016ab4:	db7e      	blt.n	8016bb4 <quorem+0x10c>
 8016ab6:	3c01      	subs	r4, #1
 8016ab8:	f101 0814 	add.w	r8, r1, #20
 8016abc:	f100 0514 	add.w	r5, r0, #20
 8016ac0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016ac4:	9301      	str	r3, [sp, #4]
 8016ac6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8016aca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016ace:	3301      	adds	r3, #1
 8016ad0:	429a      	cmp	r2, r3
 8016ad2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016ad6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8016ada:	fbb2 f6f3 	udiv	r6, r2, r3
 8016ade:	d331      	bcc.n	8016b44 <quorem+0x9c>
 8016ae0:	f04f 0e00 	mov.w	lr, #0
 8016ae4:	4640      	mov	r0, r8
 8016ae6:	46ac      	mov	ip, r5
 8016ae8:	46f2      	mov	sl, lr
 8016aea:	f850 2b04 	ldr.w	r2, [r0], #4
 8016aee:	b293      	uxth	r3, r2
 8016af0:	fb06 e303 	mla	r3, r6, r3, lr
 8016af4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8016af8:	0c1a      	lsrs	r2, r3, #16
 8016afa:	b29b      	uxth	r3, r3
 8016afc:	ebaa 0303 	sub.w	r3, sl, r3
 8016b00:	f8dc a000 	ldr.w	sl, [ip]
 8016b04:	fa13 f38a 	uxtah	r3, r3, sl
 8016b08:	fb06 220e 	mla	r2, r6, lr, r2
 8016b0c:	9300      	str	r3, [sp, #0]
 8016b0e:	9b00      	ldr	r3, [sp, #0]
 8016b10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8016b14:	b292      	uxth	r2, r2
 8016b16:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8016b1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016b1e:	f8bd 3000 	ldrh.w	r3, [sp]
 8016b22:	4581      	cmp	r9, r0
 8016b24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016b28:	f84c 3b04 	str.w	r3, [ip], #4
 8016b2c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8016b30:	d2db      	bcs.n	8016aea <quorem+0x42>
 8016b32:	f855 300b 	ldr.w	r3, [r5, fp]
 8016b36:	b92b      	cbnz	r3, 8016b44 <quorem+0x9c>
 8016b38:	9b01      	ldr	r3, [sp, #4]
 8016b3a:	3b04      	subs	r3, #4
 8016b3c:	429d      	cmp	r5, r3
 8016b3e:	461a      	mov	r2, r3
 8016b40:	d32c      	bcc.n	8016b9c <quorem+0xf4>
 8016b42:	613c      	str	r4, [r7, #16]
 8016b44:	4638      	mov	r0, r7
 8016b46:	f001 fca5 	bl	8018494 <__mcmp>
 8016b4a:	2800      	cmp	r0, #0
 8016b4c:	db22      	blt.n	8016b94 <quorem+0xec>
 8016b4e:	3601      	adds	r6, #1
 8016b50:	4629      	mov	r1, r5
 8016b52:	2000      	movs	r0, #0
 8016b54:	f858 2b04 	ldr.w	r2, [r8], #4
 8016b58:	f8d1 c000 	ldr.w	ip, [r1]
 8016b5c:	b293      	uxth	r3, r2
 8016b5e:	1ac3      	subs	r3, r0, r3
 8016b60:	0c12      	lsrs	r2, r2, #16
 8016b62:	fa13 f38c 	uxtah	r3, r3, ip
 8016b66:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8016b6a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016b6e:	b29b      	uxth	r3, r3
 8016b70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016b74:	45c1      	cmp	r9, r8
 8016b76:	f841 3b04 	str.w	r3, [r1], #4
 8016b7a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8016b7e:	d2e9      	bcs.n	8016b54 <quorem+0xac>
 8016b80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016b84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016b88:	b922      	cbnz	r2, 8016b94 <quorem+0xec>
 8016b8a:	3b04      	subs	r3, #4
 8016b8c:	429d      	cmp	r5, r3
 8016b8e:	461a      	mov	r2, r3
 8016b90:	d30a      	bcc.n	8016ba8 <quorem+0x100>
 8016b92:	613c      	str	r4, [r7, #16]
 8016b94:	4630      	mov	r0, r6
 8016b96:	b003      	add	sp, #12
 8016b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b9c:	6812      	ldr	r2, [r2, #0]
 8016b9e:	3b04      	subs	r3, #4
 8016ba0:	2a00      	cmp	r2, #0
 8016ba2:	d1ce      	bne.n	8016b42 <quorem+0x9a>
 8016ba4:	3c01      	subs	r4, #1
 8016ba6:	e7c9      	b.n	8016b3c <quorem+0x94>
 8016ba8:	6812      	ldr	r2, [r2, #0]
 8016baa:	3b04      	subs	r3, #4
 8016bac:	2a00      	cmp	r2, #0
 8016bae:	d1f0      	bne.n	8016b92 <quorem+0xea>
 8016bb0:	3c01      	subs	r4, #1
 8016bb2:	e7eb      	b.n	8016b8c <quorem+0xe4>
 8016bb4:	2000      	movs	r0, #0
 8016bb6:	e7ee      	b.n	8016b96 <quorem+0xee>

08016bb8 <_dtoa_r>:
 8016bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bbc:	ed2d 8b04 	vpush	{d8-d9}
 8016bc0:	69c5      	ldr	r5, [r0, #28]
 8016bc2:	b093      	sub	sp, #76	; 0x4c
 8016bc4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8016bc8:	ec57 6b10 	vmov	r6, r7, d0
 8016bcc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8016bd0:	9107      	str	r1, [sp, #28]
 8016bd2:	4604      	mov	r4, r0
 8016bd4:	920a      	str	r2, [sp, #40]	; 0x28
 8016bd6:	930d      	str	r3, [sp, #52]	; 0x34
 8016bd8:	b975      	cbnz	r5, 8016bf8 <_dtoa_r+0x40>
 8016bda:	2010      	movs	r0, #16
 8016bdc:	f7fd fe7c 	bl	80148d8 <malloc>
 8016be0:	4602      	mov	r2, r0
 8016be2:	61e0      	str	r0, [r4, #28]
 8016be4:	b920      	cbnz	r0, 8016bf0 <_dtoa_r+0x38>
 8016be6:	4bae      	ldr	r3, [pc, #696]	; (8016ea0 <_dtoa_r+0x2e8>)
 8016be8:	21ef      	movs	r1, #239	; 0xef
 8016bea:	48ae      	ldr	r0, [pc, #696]	; (8016ea4 <_dtoa_r+0x2ec>)
 8016bec:	f7ff ff3e 	bl	8016a6c <__assert_func>
 8016bf0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016bf4:	6005      	str	r5, [r0, #0]
 8016bf6:	60c5      	str	r5, [r0, #12]
 8016bf8:	69e3      	ldr	r3, [r4, #28]
 8016bfa:	6819      	ldr	r1, [r3, #0]
 8016bfc:	b151      	cbz	r1, 8016c14 <_dtoa_r+0x5c>
 8016bfe:	685a      	ldr	r2, [r3, #4]
 8016c00:	604a      	str	r2, [r1, #4]
 8016c02:	2301      	movs	r3, #1
 8016c04:	4093      	lsls	r3, r2
 8016c06:	608b      	str	r3, [r1, #8]
 8016c08:	4620      	mov	r0, r4
 8016c0a:	f001 f9bd 	bl	8017f88 <_Bfree>
 8016c0e:	69e3      	ldr	r3, [r4, #28]
 8016c10:	2200      	movs	r2, #0
 8016c12:	601a      	str	r2, [r3, #0]
 8016c14:	1e3b      	subs	r3, r7, #0
 8016c16:	bfbb      	ittet	lt
 8016c18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8016c1c:	9303      	strlt	r3, [sp, #12]
 8016c1e:	2300      	movge	r3, #0
 8016c20:	2201      	movlt	r2, #1
 8016c22:	bfac      	ite	ge
 8016c24:	f8c8 3000 	strge.w	r3, [r8]
 8016c28:	f8c8 2000 	strlt.w	r2, [r8]
 8016c2c:	4b9e      	ldr	r3, [pc, #632]	; (8016ea8 <_dtoa_r+0x2f0>)
 8016c2e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8016c32:	ea33 0308 	bics.w	r3, r3, r8
 8016c36:	d11b      	bne.n	8016c70 <_dtoa_r+0xb8>
 8016c38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016c3a:	f242 730f 	movw	r3, #9999	; 0x270f
 8016c3e:	6013      	str	r3, [r2, #0]
 8016c40:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8016c44:	4333      	orrs	r3, r6
 8016c46:	f000 8593 	beq.w	8017770 <_dtoa_r+0xbb8>
 8016c4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016c4c:	b963      	cbnz	r3, 8016c68 <_dtoa_r+0xb0>
 8016c4e:	4b97      	ldr	r3, [pc, #604]	; (8016eac <_dtoa_r+0x2f4>)
 8016c50:	e027      	b.n	8016ca2 <_dtoa_r+0xea>
 8016c52:	4b97      	ldr	r3, [pc, #604]	; (8016eb0 <_dtoa_r+0x2f8>)
 8016c54:	9300      	str	r3, [sp, #0]
 8016c56:	3308      	adds	r3, #8
 8016c58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016c5a:	6013      	str	r3, [r2, #0]
 8016c5c:	9800      	ldr	r0, [sp, #0]
 8016c5e:	b013      	add	sp, #76	; 0x4c
 8016c60:	ecbd 8b04 	vpop	{d8-d9}
 8016c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c68:	4b90      	ldr	r3, [pc, #576]	; (8016eac <_dtoa_r+0x2f4>)
 8016c6a:	9300      	str	r3, [sp, #0]
 8016c6c:	3303      	adds	r3, #3
 8016c6e:	e7f3      	b.n	8016c58 <_dtoa_r+0xa0>
 8016c70:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016c74:	2200      	movs	r2, #0
 8016c76:	ec51 0b17 	vmov	r0, r1, d7
 8016c7a:	eeb0 8a47 	vmov.f32	s16, s14
 8016c7e:	eef0 8a67 	vmov.f32	s17, s15
 8016c82:	2300      	movs	r3, #0
 8016c84:	f7e9 ff20 	bl	8000ac8 <__aeabi_dcmpeq>
 8016c88:	4681      	mov	r9, r0
 8016c8a:	b160      	cbz	r0, 8016ca6 <_dtoa_r+0xee>
 8016c8c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016c8e:	2301      	movs	r3, #1
 8016c90:	6013      	str	r3, [r2, #0]
 8016c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016c94:	2b00      	cmp	r3, #0
 8016c96:	f000 8568 	beq.w	801776a <_dtoa_r+0xbb2>
 8016c9a:	4b86      	ldr	r3, [pc, #536]	; (8016eb4 <_dtoa_r+0x2fc>)
 8016c9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016c9e:	6013      	str	r3, [r2, #0]
 8016ca0:	3b01      	subs	r3, #1
 8016ca2:	9300      	str	r3, [sp, #0]
 8016ca4:	e7da      	b.n	8016c5c <_dtoa_r+0xa4>
 8016ca6:	aa10      	add	r2, sp, #64	; 0x40
 8016ca8:	a911      	add	r1, sp, #68	; 0x44
 8016caa:	4620      	mov	r0, r4
 8016cac:	eeb0 0a48 	vmov.f32	s0, s16
 8016cb0:	eef0 0a68 	vmov.f32	s1, s17
 8016cb4:	f001 fd04 	bl	80186c0 <__d2b>
 8016cb8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8016cbc:	4682      	mov	sl, r0
 8016cbe:	2d00      	cmp	r5, #0
 8016cc0:	d07f      	beq.n	8016dc2 <_dtoa_r+0x20a>
 8016cc2:	ee18 3a90 	vmov	r3, s17
 8016cc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016cca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8016cce:	ec51 0b18 	vmov	r0, r1, d8
 8016cd2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8016cd6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8016cda:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8016cde:	4619      	mov	r1, r3
 8016ce0:	2200      	movs	r2, #0
 8016ce2:	4b75      	ldr	r3, [pc, #468]	; (8016eb8 <_dtoa_r+0x300>)
 8016ce4:	f7e9 fad0 	bl	8000288 <__aeabi_dsub>
 8016ce8:	a367      	add	r3, pc, #412	; (adr r3, 8016e88 <_dtoa_r+0x2d0>)
 8016cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cee:	f7e9 fc83 	bl	80005f8 <__aeabi_dmul>
 8016cf2:	a367      	add	r3, pc, #412	; (adr r3, 8016e90 <_dtoa_r+0x2d8>)
 8016cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cf8:	f7e9 fac8 	bl	800028c <__adddf3>
 8016cfc:	4606      	mov	r6, r0
 8016cfe:	4628      	mov	r0, r5
 8016d00:	460f      	mov	r7, r1
 8016d02:	f7e9 fc0f 	bl	8000524 <__aeabi_i2d>
 8016d06:	a364      	add	r3, pc, #400	; (adr r3, 8016e98 <_dtoa_r+0x2e0>)
 8016d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d0c:	f7e9 fc74 	bl	80005f8 <__aeabi_dmul>
 8016d10:	4602      	mov	r2, r0
 8016d12:	460b      	mov	r3, r1
 8016d14:	4630      	mov	r0, r6
 8016d16:	4639      	mov	r1, r7
 8016d18:	f7e9 fab8 	bl	800028c <__adddf3>
 8016d1c:	4606      	mov	r6, r0
 8016d1e:	460f      	mov	r7, r1
 8016d20:	f7e9 ff1a 	bl	8000b58 <__aeabi_d2iz>
 8016d24:	2200      	movs	r2, #0
 8016d26:	4683      	mov	fp, r0
 8016d28:	2300      	movs	r3, #0
 8016d2a:	4630      	mov	r0, r6
 8016d2c:	4639      	mov	r1, r7
 8016d2e:	f7e9 fed5 	bl	8000adc <__aeabi_dcmplt>
 8016d32:	b148      	cbz	r0, 8016d48 <_dtoa_r+0x190>
 8016d34:	4658      	mov	r0, fp
 8016d36:	f7e9 fbf5 	bl	8000524 <__aeabi_i2d>
 8016d3a:	4632      	mov	r2, r6
 8016d3c:	463b      	mov	r3, r7
 8016d3e:	f7e9 fec3 	bl	8000ac8 <__aeabi_dcmpeq>
 8016d42:	b908      	cbnz	r0, 8016d48 <_dtoa_r+0x190>
 8016d44:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016d48:	f1bb 0f16 	cmp.w	fp, #22
 8016d4c:	d857      	bhi.n	8016dfe <_dtoa_r+0x246>
 8016d4e:	4b5b      	ldr	r3, [pc, #364]	; (8016ebc <_dtoa_r+0x304>)
 8016d50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8016d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d58:	ec51 0b18 	vmov	r0, r1, d8
 8016d5c:	f7e9 febe 	bl	8000adc <__aeabi_dcmplt>
 8016d60:	2800      	cmp	r0, #0
 8016d62:	d04e      	beq.n	8016e02 <_dtoa_r+0x24a>
 8016d64:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016d68:	2300      	movs	r3, #0
 8016d6a:	930c      	str	r3, [sp, #48]	; 0x30
 8016d6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8016d6e:	1b5b      	subs	r3, r3, r5
 8016d70:	1e5a      	subs	r2, r3, #1
 8016d72:	bf45      	ittet	mi
 8016d74:	f1c3 0301 	rsbmi	r3, r3, #1
 8016d78:	9305      	strmi	r3, [sp, #20]
 8016d7a:	2300      	movpl	r3, #0
 8016d7c:	2300      	movmi	r3, #0
 8016d7e:	9206      	str	r2, [sp, #24]
 8016d80:	bf54      	ite	pl
 8016d82:	9305      	strpl	r3, [sp, #20]
 8016d84:	9306      	strmi	r3, [sp, #24]
 8016d86:	f1bb 0f00 	cmp.w	fp, #0
 8016d8a:	db3c      	blt.n	8016e06 <_dtoa_r+0x24e>
 8016d8c:	9b06      	ldr	r3, [sp, #24]
 8016d8e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8016d92:	445b      	add	r3, fp
 8016d94:	9306      	str	r3, [sp, #24]
 8016d96:	2300      	movs	r3, #0
 8016d98:	9308      	str	r3, [sp, #32]
 8016d9a:	9b07      	ldr	r3, [sp, #28]
 8016d9c:	2b09      	cmp	r3, #9
 8016d9e:	d868      	bhi.n	8016e72 <_dtoa_r+0x2ba>
 8016da0:	2b05      	cmp	r3, #5
 8016da2:	bfc4      	itt	gt
 8016da4:	3b04      	subgt	r3, #4
 8016da6:	9307      	strgt	r3, [sp, #28]
 8016da8:	9b07      	ldr	r3, [sp, #28]
 8016daa:	f1a3 0302 	sub.w	r3, r3, #2
 8016dae:	bfcc      	ite	gt
 8016db0:	2500      	movgt	r5, #0
 8016db2:	2501      	movle	r5, #1
 8016db4:	2b03      	cmp	r3, #3
 8016db6:	f200 8085 	bhi.w	8016ec4 <_dtoa_r+0x30c>
 8016dba:	e8df f003 	tbb	[pc, r3]
 8016dbe:	3b2e      	.short	0x3b2e
 8016dc0:	5839      	.short	0x5839
 8016dc2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8016dc6:	441d      	add	r5, r3
 8016dc8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8016dcc:	2b20      	cmp	r3, #32
 8016dce:	bfc1      	itttt	gt
 8016dd0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8016dd4:	fa08 f803 	lslgt.w	r8, r8, r3
 8016dd8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8016ddc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8016de0:	bfd6      	itet	le
 8016de2:	f1c3 0320 	rsble	r3, r3, #32
 8016de6:	ea48 0003 	orrgt.w	r0, r8, r3
 8016dea:	fa06 f003 	lslle.w	r0, r6, r3
 8016dee:	f7e9 fb89 	bl	8000504 <__aeabi_ui2d>
 8016df2:	2201      	movs	r2, #1
 8016df4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8016df8:	3d01      	subs	r5, #1
 8016dfa:	920e      	str	r2, [sp, #56]	; 0x38
 8016dfc:	e76f      	b.n	8016cde <_dtoa_r+0x126>
 8016dfe:	2301      	movs	r3, #1
 8016e00:	e7b3      	b.n	8016d6a <_dtoa_r+0x1b2>
 8016e02:	900c      	str	r0, [sp, #48]	; 0x30
 8016e04:	e7b2      	b.n	8016d6c <_dtoa_r+0x1b4>
 8016e06:	9b05      	ldr	r3, [sp, #20]
 8016e08:	eba3 030b 	sub.w	r3, r3, fp
 8016e0c:	9305      	str	r3, [sp, #20]
 8016e0e:	f1cb 0300 	rsb	r3, fp, #0
 8016e12:	9308      	str	r3, [sp, #32]
 8016e14:	2300      	movs	r3, #0
 8016e16:	930b      	str	r3, [sp, #44]	; 0x2c
 8016e18:	e7bf      	b.n	8016d9a <_dtoa_r+0x1e2>
 8016e1a:	2300      	movs	r3, #0
 8016e1c:	9309      	str	r3, [sp, #36]	; 0x24
 8016e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	dc52      	bgt.n	8016eca <_dtoa_r+0x312>
 8016e24:	2301      	movs	r3, #1
 8016e26:	9301      	str	r3, [sp, #4]
 8016e28:	9304      	str	r3, [sp, #16]
 8016e2a:	461a      	mov	r2, r3
 8016e2c:	920a      	str	r2, [sp, #40]	; 0x28
 8016e2e:	e00b      	b.n	8016e48 <_dtoa_r+0x290>
 8016e30:	2301      	movs	r3, #1
 8016e32:	e7f3      	b.n	8016e1c <_dtoa_r+0x264>
 8016e34:	2300      	movs	r3, #0
 8016e36:	9309      	str	r3, [sp, #36]	; 0x24
 8016e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016e3a:	445b      	add	r3, fp
 8016e3c:	9301      	str	r3, [sp, #4]
 8016e3e:	3301      	adds	r3, #1
 8016e40:	2b01      	cmp	r3, #1
 8016e42:	9304      	str	r3, [sp, #16]
 8016e44:	bfb8      	it	lt
 8016e46:	2301      	movlt	r3, #1
 8016e48:	69e0      	ldr	r0, [r4, #28]
 8016e4a:	2100      	movs	r1, #0
 8016e4c:	2204      	movs	r2, #4
 8016e4e:	f102 0614 	add.w	r6, r2, #20
 8016e52:	429e      	cmp	r6, r3
 8016e54:	d93d      	bls.n	8016ed2 <_dtoa_r+0x31a>
 8016e56:	6041      	str	r1, [r0, #4]
 8016e58:	4620      	mov	r0, r4
 8016e5a:	f001 f855 	bl	8017f08 <_Balloc>
 8016e5e:	9000      	str	r0, [sp, #0]
 8016e60:	2800      	cmp	r0, #0
 8016e62:	d139      	bne.n	8016ed8 <_dtoa_r+0x320>
 8016e64:	4b16      	ldr	r3, [pc, #88]	; (8016ec0 <_dtoa_r+0x308>)
 8016e66:	4602      	mov	r2, r0
 8016e68:	f240 11af 	movw	r1, #431	; 0x1af
 8016e6c:	e6bd      	b.n	8016bea <_dtoa_r+0x32>
 8016e6e:	2301      	movs	r3, #1
 8016e70:	e7e1      	b.n	8016e36 <_dtoa_r+0x27e>
 8016e72:	2501      	movs	r5, #1
 8016e74:	2300      	movs	r3, #0
 8016e76:	9307      	str	r3, [sp, #28]
 8016e78:	9509      	str	r5, [sp, #36]	; 0x24
 8016e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8016e7e:	9301      	str	r3, [sp, #4]
 8016e80:	9304      	str	r3, [sp, #16]
 8016e82:	2200      	movs	r2, #0
 8016e84:	2312      	movs	r3, #18
 8016e86:	e7d1      	b.n	8016e2c <_dtoa_r+0x274>
 8016e88:	636f4361 	.word	0x636f4361
 8016e8c:	3fd287a7 	.word	0x3fd287a7
 8016e90:	8b60c8b3 	.word	0x8b60c8b3
 8016e94:	3fc68a28 	.word	0x3fc68a28
 8016e98:	509f79fb 	.word	0x509f79fb
 8016e9c:	3fd34413 	.word	0x3fd34413
 8016ea0:	0801ce8a 	.word	0x0801ce8a
 8016ea4:	0801cf4c 	.word	0x0801cf4c
 8016ea8:	7ff00000 	.word	0x7ff00000
 8016eac:	0801cf48 	.word	0x0801cf48
 8016eb0:	0801cf3f 	.word	0x0801cf3f
 8016eb4:	0801ce62 	.word	0x0801ce62
 8016eb8:	3ff80000 	.word	0x3ff80000
 8016ebc:	0801d098 	.word	0x0801d098
 8016ec0:	0801cfa4 	.word	0x0801cfa4
 8016ec4:	2301      	movs	r3, #1
 8016ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8016ec8:	e7d7      	b.n	8016e7a <_dtoa_r+0x2c2>
 8016eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ecc:	9301      	str	r3, [sp, #4]
 8016ece:	9304      	str	r3, [sp, #16]
 8016ed0:	e7ba      	b.n	8016e48 <_dtoa_r+0x290>
 8016ed2:	3101      	adds	r1, #1
 8016ed4:	0052      	lsls	r2, r2, #1
 8016ed6:	e7ba      	b.n	8016e4e <_dtoa_r+0x296>
 8016ed8:	69e3      	ldr	r3, [r4, #28]
 8016eda:	9a00      	ldr	r2, [sp, #0]
 8016edc:	601a      	str	r2, [r3, #0]
 8016ede:	9b04      	ldr	r3, [sp, #16]
 8016ee0:	2b0e      	cmp	r3, #14
 8016ee2:	f200 80a8 	bhi.w	8017036 <_dtoa_r+0x47e>
 8016ee6:	2d00      	cmp	r5, #0
 8016ee8:	f000 80a5 	beq.w	8017036 <_dtoa_r+0x47e>
 8016eec:	f1bb 0f00 	cmp.w	fp, #0
 8016ef0:	dd38      	ble.n	8016f64 <_dtoa_r+0x3ac>
 8016ef2:	4bc0      	ldr	r3, [pc, #768]	; (80171f4 <_dtoa_r+0x63c>)
 8016ef4:	f00b 020f 	and.w	r2, fp, #15
 8016ef8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016efc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8016f00:	e9d3 6700 	ldrd	r6, r7, [r3]
 8016f04:	ea4f 182b 	mov.w	r8, fp, asr #4
 8016f08:	d019      	beq.n	8016f3e <_dtoa_r+0x386>
 8016f0a:	4bbb      	ldr	r3, [pc, #748]	; (80171f8 <_dtoa_r+0x640>)
 8016f0c:	ec51 0b18 	vmov	r0, r1, d8
 8016f10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016f14:	f7e9 fc9a 	bl	800084c <__aeabi_ddiv>
 8016f18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016f1c:	f008 080f 	and.w	r8, r8, #15
 8016f20:	2503      	movs	r5, #3
 8016f22:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80171f8 <_dtoa_r+0x640>
 8016f26:	f1b8 0f00 	cmp.w	r8, #0
 8016f2a:	d10a      	bne.n	8016f42 <_dtoa_r+0x38a>
 8016f2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016f30:	4632      	mov	r2, r6
 8016f32:	463b      	mov	r3, r7
 8016f34:	f7e9 fc8a 	bl	800084c <__aeabi_ddiv>
 8016f38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016f3c:	e02b      	b.n	8016f96 <_dtoa_r+0x3de>
 8016f3e:	2502      	movs	r5, #2
 8016f40:	e7ef      	b.n	8016f22 <_dtoa_r+0x36a>
 8016f42:	f018 0f01 	tst.w	r8, #1
 8016f46:	d008      	beq.n	8016f5a <_dtoa_r+0x3a2>
 8016f48:	4630      	mov	r0, r6
 8016f4a:	4639      	mov	r1, r7
 8016f4c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8016f50:	f7e9 fb52 	bl	80005f8 <__aeabi_dmul>
 8016f54:	3501      	adds	r5, #1
 8016f56:	4606      	mov	r6, r0
 8016f58:	460f      	mov	r7, r1
 8016f5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016f5e:	f109 0908 	add.w	r9, r9, #8
 8016f62:	e7e0      	b.n	8016f26 <_dtoa_r+0x36e>
 8016f64:	f000 809f 	beq.w	80170a6 <_dtoa_r+0x4ee>
 8016f68:	f1cb 0600 	rsb	r6, fp, #0
 8016f6c:	4ba1      	ldr	r3, [pc, #644]	; (80171f4 <_dtoa_r+0x63c>)
 8016f6e:	4fa2      	ldr	r7, [pc, #648]	; (80171f8 <_dtoa_r+0x640>)
 8016f70:	f006 020f 	and.w	r2, r6, #15
 8016f74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f7c:	ec51 0b18 	vmov	r0, r1, d8
 8016f80:	f7e9 fb3a 	bl	80005f8 <__aeabi_dmul>
 8016f84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016f88:	1136      	asrs	r6, r6, #4
 8016f8a:	2300      	movs	r3, #0
 8016f8c:	2502      	movs	r5, #2
 8016f8e:	2e00      	cmp	r6, #0
 8016f90:	d17e      	bne.n	8017090 <_dtoa_r+0x4d8>
 8016f92:	2b00      	cmp	r3, #0
 8016f94:	d1d0      	bne.n	8016f38 <_dtoa_r+0x380>
 8016f96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016f98:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	f000 8084 	beq.w	80170aa <_dtoa_r+0x4f2>
 8016fa2:	4b96      	ldr	r3, [pc, #600]	; (80171fc <_dtoa_r+0x644>)
 8016fa4:	2200      	movs	r2, #0
 8016fa6:	4640      	mov	r0, r8
 8016fa8:	4649      	mov	r1, r9
 8016faa:	f7e9 fd97 	bl	8000adc <__aeabi_dcmplt>
 8016fae:	2800      	cmp	r0, #0
 8016fb0:	d07b      	beq.n	80170aa <_dtoa_r+0x4f2>
 8016fb2:	9b04      	ldr	r3, [sp, #16]
 8016fb4:	2b00      	cmp	r3, #0
 8016fb6:	d078      	beq.n	80170aa <_dtoa_r+0x4f2>
 8016fb8:	9b01      	ldr	r3, [sp, #4]
 8016fba:	2b00      	cmp	r3, #0
 8016fbc:	dd39      	ble.n	8017032 <_dtoa_r+0x47a>
 8016fbe:	4b90      	ldr	r3, [pc, #576]	; (8017200 <_dtoa_r+0x648>)
 8016fc0:	2200      	movs	r2, #0
 8016fc2:	4640      	mov	r0, r8
 8016fc4:	4649      	mov	r1, r9
 8016fc6:	f7e9 fb17 	bl	80005f8 <__aeabi_dmul>
 8016fca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016fce:	9e01      	ldr	r6, [sp, #4]
 8016fd0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8016fd4:	3501      	adds	r5, #1
 8016fd6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8016fda:	4628      	mov	r0, r5
 8016fdc:	f7e9 faa2 	bl	8000524 <__aeabi_i2d>
 8016fe0:	4642      	mov	r2, r8
 8016fe2:	464b      	mov	r3, r9
 8016fe4:	f7e9 fb08 	bl	80005f8 <__aeabi_dmul>
 8016fe8:	4b86      	ldr	r3, [pc, #536]	; (8017204 <_dtoa_r+0x64c>)
 8016fea:	2200      	movs	r2, #0
 8016fec:	f7e9 f94e 	bl	800028c <__adddf3>
 8016ff0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8016ff4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016ff8:	9303      	str	r3, [sp, #12]
 8016ffa:	2e00      	cmp	r6, #0
 8016ffc:	d158      	bne.n	80170b0 <_dtoa_r+0x4f8>
 8016ffe:	4b82      	ldr	r3, [pc, #520]	; (8017208 <_dtoa_r+0x650>)
 8017000:	2200      	movs	r2, #0
 8017002:	4640      	mov	r0, r8
 8017004:	4649      	mov	r1, r9
 8017006:	f7e9 f93f 	bl	8000288 <__aeabi_dsub>
 801700a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801700e:	4680      	mov	r8, r0
 8017010:	4689      	mov	r9, r1
 8017012:	f7e9 fd81 	bl	8000b18 <__aeabi_dcmpgt>
 8017016:	2800      	cmp	r0, #0
 8017018:	f040 8296 	bne.w	8017548 <_dtoa_r+0x990>
 801701c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8017020:	4640      	mov	r0, r8
 8017022:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017026:	4649      	mov	r1, r9
 8017028:	f7e9 fd58 	bl	8000adc <__aeabi_dcmplt>
 801702c:	2800      	cmp	r0, #0
 801702e:	f040 8289 	bne.w	8017544 <_dtoa_r+0x98c>
 8017032:	ed8d 8b02 	vstr	d8, [sp, #8]
 8017036:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017038:	2b00      	cmp	r3, #0
 801703a:	f2c0 814e 	blt.w	80172da <_dtoa_r+0x722>
 801703e:	f1bb 0f0e 	cmp.w	fp, #14
 8017042:	f300 814a 	bgt.w	80172da <_dtoa_r+0x722>
 8017046:	4b6b      	ldr	r3, [pc, #428]	; (80171f4 <_dtoa_r+0x63c>)
 8017048:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801704c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017052:	2b00      	cmp	r3, #0
 8017054:	f280 80dc 	bge.w	8017210 <_dtoa_r+0x658>
 8017058:	9b04      	ldr	r3, [sp, #16]
 801705a:	2b00      	cmp	r3, #0
 801705c:	f300 80d8 	bgt.w	8017210 <_dtoa_r+0x658>
 8017060:	f040 826f 	bne.w	8017542 <_dtoa_r+0x98a>
 8017064:	4b68      	ldr	r3, [pc, #416]	; (8017208 <_dtoa_r+0x650>)
 8017066:	2200      	movs	r2, #0
 8017068:	4640      	mov	r0, r8
 801706a:	4649      	mov	r1, r9
 801706c:	f7e9 fac4 	bl	80005f8 <__aeabi_dmul>
 8017070:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017074:	f7e9 fd46 	bl	8000b04 <__aeabi_dcmpge>
 8017078:	9e04      	ldr	r6, [sp, #16]
 801707a:	4637      	mov	r7, r6
 801707c:	2800      	cmp	r0, #0
 801707e:	f040 8245 	bne.w	801750c <_dtoa_r+0x954>
 8017082:	9d00      	ldr	r5, [sp, #0]
 8017084:	2331      	movs	r3, #49	; 0x31
 8017086:	f805 3b01 	strb.w	r3, [r5], #1
 801708a:	f10b 0b01 	add.w	fp, fp, #1
 801708e:	e241      	b.n	8017514 <_dtoa_r+0x95c>
 8017090:	07f2      	lsls	r2, r6, #31
 8017092:	d505      	bpl.n	80170a0 <_dtoa_r+0x4e8>
 8017094:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017098:	f7e9 faae 	bl	80005f8 <__aeabi_dmul>
 801709c:	3501      	adds	r5, #1
 801709e:	2301      	movs	r3, #1
 80170a0:	1076      	asrs	r6, r6, #1
 80170a2:	3708      	adds	r7, #8
 80170a4:	e773      	b.n	8016f8e <_dtoa_r+0x3d6>
 80170a6:	2502      	movs	r5, #2
 80170a8:	e775      	b.n	8016f96 <_dtoa_r+0x3de>
 80170aa:	9e04      	ldr	r6, [sp, #16]
 80170ac:	465f      	mov	r7, fp
 80170ae:	e792      	b.n	8016fd6 <_dtoa_r+0x41e>
 80170b0:	9900      	ldr	r1, [sp, #0]
 80170b2:	4b50      	ldr	r3, [pc, #320]	; (80171f4 <_dtoa_r+0x63c>)
 80170b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80170b8:	4431      	add	r1, r6
 80170ba:	9102      	str	r1, [sp, #8]
 80170bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80170be:	eeb0 9a47 	vmov.f32	s18, s14
 80170c2:	eef0 9a67 	vmov.f32	s19, s15
 80170c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80170ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80170ce:	2900      	cmp	r1, #0
 80170d0:	d044      	beq.n	801715c <_dtoa_r+0x5a4>
 80170d2:	494e      	ldr	r1, [pc, #312]	; (801720c <_dtoa_r+0x654>)
 80170d4:	2000      	movs	r0, #0
 80170d6:	f7e9 fbb9 	bl	800084c <__aeabi_ddiv>
 80170da:	ec53 2b19 	vmov	r2, r3, d9
 80170de:	f7e9 f8d3 	bl	8000288 <__aeabi_dsub>
 80170e2:	9d00      	ldr	r5, [sp, #0]
 80170e4:	ec41 0b19 	vmov	d9, r0, r1
 80170e8:	4649      	mov	r1, r9
 80170ea:	4640      	mov	r0, r8
 80170ec:	f7e9 fd34 	bl	8000b58 <__aeabi_d2iz>
 80170f0:	4606      	mov	r6, r0
 80170f2:	f7e9 fa17 	bl	8000524 <__aeabi_i2d>
 80170f6:	4602      	mov	r2, r0
 80170f8:	460b      	mov	r3, r1
 80170fa:	4640      	mov	r0, r8
 80170fc:	4649      	mov	r1, r9
 80170fe:	f7e9 f8c3 	bl	8000288 <__aeabi_dsub>
 8017102:	3630      	adds	r6, #48	; 0x30
 8017104:	f805 6b01 	strb.w	r6, [r5], #1
 8017108:	ec53 2b19 	vmov	r2, r3, d9
 801710c:	4680      	mov	r8, r0
 801710e:	4689      	mov	r9, r1
 8017110:	f7e9 fce4 	bl	8000adc <__aeabi_dcmplt>
 8017114:	2800      	cmp	r0, #0
 8017116:	d164      	bne.n	80171e2 <_dtoa_r+0x62a>
 8017118:	4642      	mov	r2, r8
 801711a:	464b      	mov	r3, r9
 801711c:	4937      	ldr	r1, [pc, #220]	; (80171fc <_dtoa_r+0x644>)
 801711e:	2000      	movs	r0, #0
 8017120:	f7e9 f8b2 	bl	8000288 <__aeabi_dsub>
 8017124:	ec53 2b19 	vmov	r2, r3, d9
 8017128:	f7e9 fcd8 	bl	8000adc <__aeabi_dcmplt>
 801712c:	2800      	cmp	r0, #0
 801712e:	f040 80b6 	bne.w	801729e <_dtoa_r+0x6e6>
 8017132:	9b02      	ldr	r3, [sp, #8]
 8017134:	429d      	cmp	r5, r3
 8017136:	f43f af7c 	beq.w	8017032 <_dtoa_r+0x47a>
 801713a:	4b31      	ldr	r3, [pc, #196]	; (8017200 <_dtoa_r+0x648>)
 801713c:	ec51 0b19 	vmov	r0, r1, d9
 8017140:	2200      	movs	r2, #0
 8017142:	f7e9 fa59 	bl	80005f8 <__aeabi_dmul>
 8017146:	4b2e      	ldr	r3, [pc, #184]	; (8017200 <_dtoa_r+0x648>)
 8017148:	ec41 0b19 	vmov	d9, r0, r1
 801714c:	2200      	movs	r2, #0
 801714e:	4640      	mov	r0, r8
 8017150:	4649      	mov	r1, r9
 8017152:	f7e9 fa51 	bl	80005f8 <__aeabi_dmul>
 8017156:	4680      	mov	r8, r0
 8017158:	4689      	mov	r9, r1
 801715a:	e7c5      	b.n	80170e8 <_dtoa_r+0x530>
 801715c:	ec51 0b17 	vmov	r0, r1, d7
 8017160:	f7e9 fa4a 	bl	80005f8 <__aeabi_dmul>
 8017164:	9b02      	ldr	r3, [sp, #8]
 8017166:	9d00      	ldr	r5, [sp, #0]
 8017168:	930f      	str	r3, [sp, #60]	; 0x3c
 801716a:	ec41 0b19 	vmov	d9, r0, r1
 801716e:	4649      	mov	r1, r9
 8017170:	4640      	mov	r0, r8
 8017172:	f7e9 fcf1 	bl	8000b58 <__aeabi_d2iz>
 8017176:	4606      	mov	r6, r0
 8017178:	f7e9 f9d4 	bl	8000524 <__aeabi_i2d>
 801717c:	3630      	adds	r6, #48	; 0x30
 801717e:	4602      	mov	r2, r0
 8017180:	460b      	mov	r3, r1
 8017182:	4640      	mov	r0, r8
 8017184:	4649      	mov	r1, r9
 8017186:	f7e9 f87f 	bl	8000288 <__aeabi_dsub>
 801718a:	f805 6b01 	strb.w	r6, [r5], #1
 801718e:	9b02      	ldr	r3, [sp, #8]
 8017190:	429d      	cmp	r5, r3
 8017192:	4680      	mov	r8, r0
 8017194:	4689      	mov	r9, r1
 8017196:	f04f 0200 	mov.w	r2, #0
 801719a:	d124      	bne.n	80171e6 <_dtoa_r+0x62e>
 801719c:	4b1b      	ldr	r3, [pc, #108]	; (801720c <_dtoa_r+0x654>)
 801719e:	ec51 0b19 	vmov	r0, r1, d9
 80171a2:	f7e9 f873 	bl	800028c <__adddf3>
 80171a6:	4602      	mov	r2, r0
 80171a8:	460b      	mov	r3, r1
 80171aa:	4640      	mov	r0, r8
 80171ac:	4649      	mov	r1, r9
 80171ae:	f7e9 fcb3 	bl	8000b18 <__aeabi_dcmpgt>
 80171b2:	2800      	cmp	r0, #0
 80171b4:	d173      	bne.n	801729e <_dtoa_r+0x6e6>
 80171b6:	ec53 2b19 	vmov	r2, r3, d9
 80171ba:	4914      	ldr	r1, [pc, #80]	; (801720c <_dtoa_r+0x654>)
 80171bc:	2000      	movs	r0, #0
 80171be:	f7e9 f863 	bl	8000288 <__aeabi_dsub>
 80171c2:	4602      	mov	r2, r0
 80171c4:	460b      	mov	r3, r1
 80171c6:	4640      	mov	r0, r8
 80171c8:	4649      	mov	r1, r9
 80171ca:	f7e9 fc87 	bl	8000adc <__aeabi_dcmplt>
 80171ce:	2800      	cmp	r0, #0
 80171d0:	f43f af2f 	beq.w	8017032 <_dtoa_r+0x47a>
 80171d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80171d6:	1e6b      	subs	r3, r5, #1
 80171d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80171da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80171de:	2b30      	cmp	r3, #48	; 0x30
 80171e0:	d0f8      	beq.n	80171d4 <_dtoa_r+0x61c>
 80171e2:	46bb      	mov	fp, r7
 80171e4:	e04a      	b.n	801727c <_dtoa_r+0x6c4>
 80171e6:	4b06      	ldr	r3, [pc, #24]	; (8017200 <_dtoa_r+0x648>)
 80171e8:	f7e9 fa06 	bl	80005f8 <__aeabi_dmul>
 80171ec:	4680      	mov	r8, r0
 80171ee:	4689      	mov	r9, r1
 80171f0:	e7bd      	b.n	801716e <_dtoa_r+0x5b6>
 80171f2:	bf00      	nop
 80171f4:	0801d098 	.word	0x0801d098
 80171f8:	0801d070 	.word	0x0801d070
 80171fc:	3ff00000 	.word	0x3ff00000
 8017200:	40240000 	.word	0x40240000
 8017204:	401c0000 	.word	0x401c0000
 8017208:	40140000 	.word	0x40140000
 801720c:	3fe00000 	.word	0x3fe00000
 8017210:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017214:	9d00      	ldr	r5, [sp, #0]
 8017216:	4642      	mov	r2, r8
 8017218:	464b      	mov	r3, r9
 801721a:	4630      	mov	r0, r6
 801721c:	4639      	mov	r1, r7
 801721e:	f7e9 fb15 	bl	800084c <__aeabi_ddiv>
 8017222:	f7e9 fc99 	bl	8000b58 <__aeabi_d2iz>
 8017226:	9001      	str	r0, [sp, #4]
 8017228:	f7e9 f97c 	bl	8000524 <__aeabi_i2d>
 801722c:	4642      	mov	r2, r8
 801722e:	464b      	mov	r3, r9
 8017230:	f7e9 f9e2 	bl	80005f8 <__aeabi_dmul>
 8017234:	4602      	mov	r2, r0
 8017236:	460b      	mov	r3, r1
 8017238:	4630      	mov	r0, r6
 801723a:	4639      	mov	r1, r7
 801723c:	f7e9 f824 	bl	8000288 <__aeabi_dsub>
 8017240:	9e01      	ldr	r6, [sp, #4]
 8017242:	9f04      	ldr	r7, [sp, #16]
 8017244:	3630      	adds	r6, #48	; 0x30
 8017246:	f805 6b01 	strb.w	r6, [r5], #1
 801724a:	9e00      	ldr	r6, [sp, #0]
 801724c:	1bae      	subs	r6, r5, r6
 801724e:	42b7      	cmp	r7, r6
 8017250:	4602      	mov	r2, r0
 8017252:	460b      	mov	r3, r1
 8017254:	d134      	bne.n	80172c0 <_dtoa_r+0x708>
 8017256:	f7e9 f819 	bl	800028c <__adddf3>
 801725a:	4642      	mov	r2, r8
 801725c:	464b      	mov	r3, r9
 801725e:	4606      	mov	r6, r0
 8017260:	460f      	mov	r7, r1
 8017262:	f7e9 fc59 	bl	8000b18 <__aeabi_dcmpgt>
 8017266:	b9c8      	cbnz	r0, 801729c <_dtoa_r+0x6e4>
 8017268:	4642      	mov	r2, r8
 801726a:	464b      	mov	r3, r9
 801726c:	4630      	mov	r0, r6
 801726e:	4639      	mov	r1, r7
 8017270:	f7e9 fc2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8017274:	b110      	cbz	r0, 801727c <_dtoa_r+0x6c4>
 8017276:	9b01      	ldr	r3, [sp, #4]
 8017278:	07db      	lsls	r3, r3, #31
 801727a:	d40f      	bmi.n	801729c <_dtoa_r+0x6e4>
 801727c:	4651      	mov	r1, sl
 801727e:	4620      	mov	r0, r4
 8017280:	f000 fe82 	bl	8017f88 <_Bfree>
 8017284:	2300      	movs	r3, #0
 8017286:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017288:	702b      	strb	r3, [r5, #0]
 801728a:	f10b 0301 	add.w	r3, fp, #1
 801728e:	6013      	str	r3, [r2, #0]
 8017290:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017292:	2b00      	cmp	r3, #0
 8017294:	f43f ace2 	beq.w	8016c5c <_dtoa_r+0xa4>
 8017298:	601d      	str	r5, [r3, #0]
 801729a:	e4df      	b.n	8016c5c <_dtoa_r+0xa4>
 801729c:	465f      	mov	r7, fp
 801729e:	462b      	mov	r3, r5
 80172a0:	461d      	mov	r5, r3
 80172a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80172a6:	2a39      	cmp	r2, #57	; 0x39
 80172a8:	d106      	bne.n	80172b8 <_dtoa_r+0x700>
 80172aa:	9a00      	ldr	r2, [sp, #0]
 80172ac:	429a      	cmp	r2, r3
 80172ae:	d1f7      	bne.n	80172a0 <_dtoa_r+0x6e8>
 80172b0:	9900      	ldr	r1, [sp, #0]
 80172b2:	2230      	movs	r2, #48	; 0x30
 80172b4:	3701      	adds	r7, #1
 80172b6:	700a      	strb	r2, [r1, #0]
 80172b8:	781a      	ldrb	r2, [r3, #0]
 80172ba:	3201      	adds	r2, #1
 80172bc:	701a      	strb	r2, [r3, #0]
 80172be:	e790      	b.n	80171e2 <_dtoa_r+0x62a>
 80172c0:	4ba3      	ldr	r3, [pc, #652]	; (8017550 <_dtoa_r+0x998>)
 80172c2:	2200      	movs	r2, #0
 80172c4:	f7e9 f998 	bl	80005f8 <__aeabi_dmul>
 80172c8:	2200      	movs	r2, #0
 80172ca:	2300      	movs	r3, #0
 80172cc:	4606      	mov	r6, r0
 80172ce:	460f      	mov	r7, r1
 80172d0:	f7e9 fbfa 	bl	8000ac8 <__aeabi_dcmpeq>
 80172d4:	2800      	cmp	r0, #0
 80172d6:	d09e      	beq.n	8017216 <_dtoa_r+0x65e>
 80172d8:	e7d0      	b.n	801727c <_dtoa_r+0x6c4>
 80172da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80172dc:	2a00      	cmp	r2, #0
 80172de:	f000 80ca 	beq.w	8017476 <_dtoa_r+0x8be>
 80172e2:	9a07      	ldr	r2, [sp, #28]
 80172e4:	2a01      	cmp	r2, #1
 80172e6:	f300 80ad 	bgt.w	8017444 <_dtoa_r+0x88c>
 80172ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80172ec:	2a00      	cmp	r2, #0
 80172ee:	f000 80a5 	beq.w	801743c <_dtoa_r+0x884>
 80172f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80172f6:	9e08      	ldr	r6, [sp, #32]
 80172f8:	9d05      	ldr	r5, [sp, #20]
 80172fa:	9a05      	ldr	r2, [sp, #20]
 80172fc:	441a      	add	r2, r3
 80172fe:	9205      	str	r2, [sp, #20]
 8017300:	9a06      	ldr	r2, [sp, #24]
 8017302:	2101      	movs	r1, #1
 8017304:	441a      	add	r2, r3
 8017306:	4620      	mov	r0, r4
 8017308:	9206      	str	r2, [sp, #24]
 801730a:	f000 ff3d 	bl	8018188 <__i2b>
 801730e:	4607      	mov	r7, r0
 8017310:	b165      	cbz	r5, 801732c <_dtoa_r+0x774>
 8017312:	9b06      	ldr	r3, [sp, #24]
 8017314:	2b00      	cmp	r3, #0
 8017316:	dd09      	ble.n	801732c <_dtoa_r+0x774>
 8017318:	42ab      	cmp	r3, r5
 801731a:	9a05      	ldr	r2, [sp, #20]
 801731c:	bfa8      	it	ge
 801731e:	462b      	movge	r3, r5
 8017320:	1ad2      	subs	r2, r2, r3
 8017322:	9205      	str	r2, [sp, #20]
 8017324:	9a06      	ldr	r2, [sp, #24]
 8017326:	1aed      	subs	r5, r5, r3
 8017328:	1ad3      	subs	r3, r2, r3
 801732a:	9306      	str	r3, [sp, #24]
 801732c:	9b08      	ldr	r3, [sp, #32]
 801732e:	b1f3      	cbz	r3, 801736e <_dtoa_r+0x7b6>
 8017330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017332:	2b00      	cmp	r3, #0
 8017334:	f000 80a3 	beq.w	801747e <_dtoa_r+0x8c6>
 8017338:	2e00      	cmp	r6, #0
 801733a:	dd10      	ble.n	801735e <_dtoa_r+0x7a6>
 801733c:	4639      	mov	r1, r7
 801733e:	4632      	mov	r2, r6
 8017340:	4620      	mov	r0, r4
 8017342:	f000 ffe1 	bl	8018308 <__pow5mult>
 8017346:	4652      	mov	r2, sl
 8017348:	4601      	mov	r1, r0
 801734a:	4607      	mov	r7, r0
 801734c:	4620      	mov	r0, r4
 801734e:	f000 ff31 	bl	80181b4 <__multiply>
 8017352:	4651      	mov	r1, sl
 8017354:	4680      	mov	r8, r0
 8017356:	4620      	mov	r0, r4
 8017358:	f000 fe16 	bl	8017f88 <_Bfree>
 801735c:	46c2      	mov	sl, r8
 801735e:	9b08      	ldr	r3, [sp, #32]
 8017360:	1b9a      	subs	r2, r3, r6
 8017362:	d004      	beq.n	801736e <_dtoa_r+0x7b6>
 8017364:	4651      	mov	r1, sl
 8017366:	4620      	mov	r0, r4
 8017368:	f000 ffce 	bl	8018308 <__pow5mult>
 801736c:	4682      	mov	sl, r0
 801736e:	2101      	movs	r1, #1
 8017370:	4620      	mov	r0, r4
 8017372:	f000 ff09 	bl	8018188 <__i2b>
 8017376:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017378:	2b00      	cmp	r3, #0
 801737a:	4606      	mov	r6, r0
 801737c:	f340 8081 	ble.w	8017482 <_dtoa_r+0x8ca>
 8017380:	461a      	mov	r2, r3
 8017382:	4601      	mov	r1, r0
 8017384:	4620      	mov	r0, r4
 8017386:	f000 ffbf 	bl	8018308 <__pow5mult>
 801738a:	9b07      	ldr	r3, [sp, #28]
 801738c:	2b01      	cmp	r3, #1
 801738e:	4606      	mov	r6, r0
 8017390:	dd7a      	ble.n	8017488 <_dtoa_r+0x8d0>
 8017392:	f04f 0800 	mov.w	r8, #0
 8017396:	6933      	ldr	r3, [r6, #16]
 8017398:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801739c:	6918      	ldr	r0, [r3, #16]
 801739e:	f000 fea5 	bl	80180ec <__hi0bits>
 80173a2:	f1c0 0020 	rsb	r0, r0, #32
 80173a6:	9b06      	ldr	r3, [sp, #24]
 80173a8:	4418      	add	r0, r3
 80173aa:	f010 001f 	ands.w	r0, r0, #31
 80173ae:	f000 8094 	beq.w	80174da <_dtoa_r+0x922>
 80173b2:	f1c0 0320 	rsb	r3, r0, #32
 80173b6:	2b04      	cmp	r3, #4
 80173b8:	f340 8085 	ble.w	80174c6 <_dtoa_r+0x90e>
 80173bc:	9b05      	ldr	r3, [sp, #20]
 80173be:	f1c0 001c 	rsb	r0, r0, #28
 80173c2:	4403      	add	r3, r0
 80173c4:	9305      	str	r3, [sp, #20]
 80173c6:	9b06      	ldr	r3, [sp, #24]
 80173c8:	4403      	add	r3, r0
 80173ca:	4405      	add	r5, r0
 80173cc:	9306      	str	r3, [sp, #24]
 80173ce:	9b05      	ldr	r3, [sp, #20]
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	dd05      	ble.n	80173e0 <_dtoa_r+0x828>
 80173d4:	4651      	mov	r1, sl
 80173d6:	461a      	mov	r2, r3
 80173d8:	4620      	mov	r0, r4
 80173da:	f000 ffef 	bl	80183bc <__lshift>
 80173de:	4682      	mov	sl, r0
 80173e0:	9b06      	ldr	r3, [sp, #24]
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	dd05      	ble.n	80173f2 <_dtoa_r+0x83a>
 80173e6:	4631      	mov	r1, r6
 80173e8:	461a      	mov	r2, r3
 80173ea:	4620      	mov	r0, r4
 80173ec:	f000 ffe6 	bl	80183bc <__lshift>
 80173f0:	4606      	mov	r6, r0
 80173f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d072      	beq.n	80174de <_dtoa_r+0x926>
 80173f8:	4631      	mov	r1, r6
 80173fa:	4650      	mov	r0, sl
 80173fc:	f001 f84a 	bl	8018494 <__mcmp>
 8017400:	2800      	cmp	r0, #0
 8017402:	da6c      	bge.n	80174de <_dtoa_r+0x926>
 8017404:	2300      	movs	r3, #0
 8017406:	4651      	mov	r1, sl
 8017408:	220a      	movs	r2, #10
 801740a:	4620      	mov	r0, r4
 801740c:	f000 fdde 	bl	8017fcc <__multadd>
 8017410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017412:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017416:	4682      	mov	sl, r0
 8017418:	2b00      	cmp	r3, #0
 801741a:	f000 81b0 	beq.w	801777e <_dtoa_r+0xbc6>
 801741e:	2300      	movs	r3, #0
 8017420:	4639      	mov	r1, r7
 8017422:	220a      	movs	r2, #10
 8017424:	4620      	mov	r0, r4
 8017426:	f000 fdd1 	bl	8017fcc <__multadd>
 801742a:	9b01      	ldr	r3, [sp, #4]
 801742c:	2b00      	cmp	r3, #0
 801742e:	4607      	mov	r7, r0
 8017430:	f300 8096 	bgt.w	8017560 <_dtoa_r+0x9a8>
 8017434:	9b07      	ldr	r3, [sp, #28]
 8017436:	2b02      	cmp	r3, #2
 8017438:	dc59      	bgt.n	80174ee <_dtoa_r+0x936>
 801743a:	e091      	b.n	8017560 <_dtoa_r+0x9a8>
 801743c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801743e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017442:	e758      	b.n	80172f6 <_dtoa_r+0x73e>
 8017444:	9b04      	ldr	r3, [sp, #16]
 8017446:	1e5e      	subs	r6, r3, #1
 8017448:	9b08      	ldr	r3, [sp, #32]
 801744a:	42b3      	cmp	r3, r6
 801744c:	bfbf      	itttt	lt
 801744e:	9b08      	ldrlt	r3, [sp, #32]
 8017450:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8017452:	9608      	strlt	r6, [sp, #32]
 8017454:	1af3      	sublt	r3, r6, r3
 8017456:	bfb4      	ite	lt
 8017458:	18d2      	addlt	r2, r2, r3
 801745a:	1b9e      	subge	r6, r3, r6
 801745c:	9b04      	ldr	r3, [sp, #16]
 801745e:	bfbc      	itt	lt
 8017460:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8017462:	2600      	movlt	r6, #0
 8017464:	2b00      	cmp	r3, #0
 8017466:	bfb7      	itett	lt
 8017468:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 801746c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8017470:	1a9d      	sublt	r5, r3, r2
 8017472:	2300      	movlt	r3, #0
 8017474:	e741      	b.n	80172fa <_dtoa_r+0x742>
 8017476:	9e08      	ldr	r6, [sp, #32]
 8017478:	9d05      	ldr	r5, [sp, #20]
 801747a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801747c:	e748      	b.n	8017310 <_dtoa_r+0x758>
 801747e:	9a08      	ldr	r2, [sp, #32]
 8017480:	e770      	b.n	8017364 <_dtoa_r+0x7ac>
 8017482:	9b07      	ldr	r3, [sp, #28]
 8017484:	2b01      	cmp	r3, #1
 8017486:	dc19      	bgt.n	80174bc <_dtoa_r+0x904>
 8017488:	9b02      	ldr	r3, [sp, #8]
 801748a:	b9bb      	cbnz	r3, 80174bc <_dtoa_r+0x904>
 801748c:	9b03      	ldr	r3, [sp, #12]
 801748e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017492:	b99b      	cbnz	r3, 80174bc <_dtoa_r+0x904>
 8017494:	9b03      	ldr	r3, [sp, #12]
 8017496:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801749a:	0d1b      	lsrs	r3, r3, #20
 801749c:	051b      	lsls	r3, r3, #20
 801749e:	b183      	cbz	r3, 80174c2 <_dtoa_r+0x90a>
 80174a0:	9b05      	ldr	r3, [sp, #20]
 80174a2:	3301      	adds	r3, #1
 80174a4:	9305      	str	r3, [sp, #20]
 80174a6:	9b06      	ldr	r3, [sp, #24]
 80174a8:	3301      	adds	r3, #1
 80174aa:	9306      	str	r3, [sp, #24]
 80174ac:	f04f 0801 	mov.w	r8, #1
 80174b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	f47f af6f 	bne.w	8017396 <_dtoa_r+0x7de>
 80174b8:	2001      	movs	r0, #1
 80174ba:	e774      	b.n	80173a6 <_dtoa_r+0x7ee>
 80174bc:	f04f 0800 	mov.w	r8, #0
 80174c0:	e7f6      	b.n	80174b0 <_dtoa_r+0x8f8>
 80174c2:	4698      	mov	r8, r3
 80174c4:	e7f4      	b.n	80174b0 <_dtoa_r+0x8f8>
 80174c6:	d082      	beq.n	80173ce <_dtoa_r+0x816>
 80174c8:	9a05      	ldr	r2, [sp, #20]
 80174ca:	331c      	adds	r3, #28
 80174cc:	441a      	add	r2, r3
 80174ce:	9205      	str	r2, [sp, #20]
 80174d0:	9a06      	ldr	r2, [sp, #24]
 80174d2:	441a      	add	r2, r3
 80174d4:	441d      	add	r5, r3
 80174d6:	9206      	str	r2, [sp, #24]
 80174d8:	e779      	b.n	80173ce <_dtoa_r+0x816>
 80174da:	4603      	mov	r3, r0
 80174dc:	e7f4      	b.n	80174c8 <_dtoa_r+0x910>
 80174de:	9b04      	ldr	r3, [sp, #16]
 80174e0:	2b00      	cmp	r3, #0
 80174e2:	dc37      	bgt.n	8017554 <_dtoa_r+0x99c>
 80174e4:	9b07      	ldr	r3, [sp, #28]
 80174e6:	2b02      	cmp	r3, #2
 80174e8:	dd34      	ble.n	8017554 <_dtoa_r+0x99c>
 80174ea:	9b04      	ldr	r3, [sp, #16]
 80174ec:	9301      	str	r3, [sp, #4]
 80174ee:	9b01      	ldr	r3, [sp, #4]
 80174f0:	b963      	cbnz	r3, 801750c <_dtoa_r+0x954>
 80174f2:	4631      	mov	r1, r6
 80174f4:	2205      	movs	r2, #5
 80174f6:	4620      	mov	r0, r4
 80174f8:	f000 fd68 	bl	8017fcc <__multadd>
 80174fc:	4601      	mov	r1, r0
 80174fe:	4606      	mov	r6, r0
 8017500:	4650      	mov	r0, sl
 8017502:	f000 ffc7 	bl	8018494 <__mcmp>
 8017506:	2800      	cmp	r0, #0
 8017508:	f73f adbb 	bgt.w	8017082 <_dtoa_r+0x4ca>
 801750c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801750e:	9d00      	ldr	r5, [sp, #0]
 8017510:	ea6f 0b03 	mvn.w	fp, r3
 8017514:	f04f 0800 	mov.w	r8, #0
 8017518:	4631      	mov	r1, r6
 801751a:	4620      	mov	r0, r4
 801751c:	f000 fd34 	bl	8017f88 <_Bfree>
 8017520:	2f00      	cmp	r7, #0
 8017522:	f43f aeab 	beq.w	801727c <_dtoa_r+0x6c4>
 8017526:	f1b8 0f00 	cmp.w	r8, #0
 801752a:	d005      	beq.n	8017538 <_dtoa_r+0x980>
 801752c:	45b8      	cmp	r8, r7
 801752e:	d003      	beq.n	8017538 <_dtoa_r+0x980>
 8017530:	4641      	mov	r1, r8
 8017532:	4620      	mov	r0, r4
 8017534:	f000 fd28 	bl	8017f88 <_Bfree>
 8017538:	4639      	mov	r1, r7
 801753a:	4620      	mov	r0, r4
 801753c:	f000 fd24 	bl	8017f88 <_Bfree>
 8017540:	e69c      	b.n	801727c <_dtoa_r+0x6c4>
 8017542:	2600      	movs	r6, #0
 8017544:	4637      	mov	r7, r6
 8017546:	e7e1      	b.n	801750c <_dtoa_r+0x954>
 8017548:	46bb      	mov	fp, r7
 801754a:	4637      	mov	r7, r6
 801754c:	e599      	b.n	8017082 <_dtoa_r+0x4ca>
 801754e:	bf00      	nop
 8017550:	40240000 	.word	0x40240000
 8017554:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017556:	2b00      	cmp	r3, #0
 8017558:	f000 80c8 	beq.w	80176ec <_dtoa_r+0xb34>
 801755c:	9b04      	ldr	r3, [sp, #16]
 801755e:	9301      	str	r3, [sp, #4]
 8017560:	2d00      	cmp	r5, #0
 8017562:	dd05      	ble.n	8017570 <_dtoa_r+0x9b8>
 8017564:	4639      	mov	r1, r7
 8017566:	462a      	mov	r2, r5
 8017568:	4620      	mov	r0, r4
 801756a:	f000 ff27 	bl	80183bc <__lshift>
 801756e:	4607      	mov	r7, r0
 8017570:	f1b8 0f00 	cmp.w	r8, #0
 8017574:	d05b      	beq.n	801762e <_dtoa_r+0xa76>
 8017576:	6879      	ldr	r1, [r7, #4]
 8017578:	4620      	mov	r0, r4
 801757a:	f000 fcc5 	bl	8017f08 <_Balloc>
 801757e:	4605      	mov	r5, r0
 8017580:	b928      	cbnz	r0, 801758e <_dtoa_r+0x9d6>
 8017582:	4b83      	ldr	r3, [pc, #524]	; (8017790 <_dtoa_r+0xbd8>)
 8017584:	4602      	mov	r2, r0
 8017586:	f240 21ef 	movw	r1, #751	; 0x2ef
 801758a:	f7ff bb2e 	b.w	8016bea <_dtoa_r+0x32>
 801758e:	693a      	ldr	r2, [r7, #16]
 8017590:	3202      	adds	r2, #2
 8017592:	0092      	lsls	r2, r2, #2
 8017594:	f107 010c 	add.w	r1, r7, #12
 8017598:	300c      	adds	r0, #12
 801759a:	f7ff fa4a 	bl	8016a32 <memcpy>
 801759e:	2201      	movs	r2, #1
 80175a0:	4629      	mov	r1, r5
 80175a2:	4620      	mov	r0, r4
 80175a4:	f000 ff0a 	bl	80183bc <__lshift>
 80175a8:	9b00      	ldr	r3, [sp, #0]
 80175aa:	3301      	adds	r3, #1
 80175ac:	9304      	str	r3, [sp, #16]
 80175ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80175b2:	4413      	add	r3, r2
 80175b4:	9308      	str	r3, [sp, #32]
 80175b6:	9b02      	ldr	r3, [sp, #8]
 80175b8:	f003 0301 	and.w	r3, r3, #1
 80175bc:	46b8      	mov	r8, r7
 80175be:	9306      	str	r3, [sp, #24]
 80175c0:	4607      	mov	r7, r0
 80175c2:	9b04      	ldr	r3, [sp, #16]
 80175c4:	4631      	mov	r1, r6
 80175c6:	3b01      	subs	r3, #1
 80175c8:	4650      	mov	r0, sl
 80175ca:	9301      	str	r3, [sp, #4]
 80175cc:	f7ff fa6c 	bl	8016aa8 <quorem>
 80175d0:	4641      	mov	r1, r8
 80175d2:	9002      	str	r0, [sp, #8]
 80175d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80175d8:	4650      	mov	r0, sl
 80175da:	f000 ff5b 	bl	8018494 <__mcmp>
 80175de:	463a      	mov	r2, r7
 80175e0:	9005      	str	r0, [sp, #20]
 80175e2:	4631      	mov	r1, r6
 80175e4:	4620      	mov	r0, r4
 80175e6:	f000 ff71 	bl	80184cc <__mdiff>
 80175ea:	68c2      	ldr	r2, [r0, #12]
 80175ec:	4605      	mov	r5, r0
 80175ee:	bb02      	cbnz	r2, 8017632 <_dtoa_r+0xa7a>
 80175f0:	4601      	mov	r1, r0
 80175f2:	4650      	mov	r0, sl
 80175f4:	f000 ff4e 	bl	8018494 <__mcmp>
 80175f8:	4602      	mov	r2, r0
 80175fa:	4629      	mov	r1, r5
 80175fc:	4620      	mov	r0, r4
 80175fe:	9209      	str	r2, [sp, #36]	; 0x24
 8017600:	f000 fcc2 	bl	8017f88 <_Bfree>
 8017604:	9b07      	ldr	r3, [sp, #28]
 8017606:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017608:	9d04      	ldr	r5, [sp, #16]
 801760a:	ea43 0102 	orr.w	r1, r3, r2
 801760e:	9b06      	ldr	r3, [sp, #24]
 8017610:	4319      	orrs	r1, r3
 8017612:	d110      	bne.n	8017636 <_dtoa_r+0xa7e>
 8017614:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8017618:	d029      	beq.n	801766e <_dtoa_r+0xab6>
 801761a:	9b05      	ldr	r3, [sp, #20]
 801761c:	2b00      	cmp	r3, #0
 801761e:	dd02      	ble.n	8017626 <_dtoa_r+0xa6e>
 8017620:	9b02      	ldr	r3, [sp, #8]
 8017622:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8017626:	9b01      	ldr	r3, [sp, #4]
 8017628:	f883 9000 	strb.w	r9, [r3]
 801762c:	e774      	b.n	8017518 <_dtoa_r+0x960>
 801762e:	4638      	mov	r0, r7
 8017630:	e7ba      	b.n	80175a8 <_dtoa_r+0x9f0>
 8017632:	2201      	movs	r2, #1
 8017634:	e7e1      	b.n	80175fa <_dtoa_r+0xa42>
 8017636:	9b05      	ldr	r3, [sp, #20]
 8017638:	2b00      	cmp	r3, #0
 801763a:	db04      	blt.n	8017646 <_dtoa_r+0xa8e>
 801763c:	9907      	ldr	r1, [sp, #28]
 801763e:	430b      	orrs	r3, r1
 8017640:	9906      	ldr	r1, [sp, #24]
 8017642:	430b      	orrs	r3, r1
 8017644:	d120      	bne.n	8017688 <_dtoa_r+0xad0>
 8017646:	2a00      	cmp	r2, #0
 8017648:	dded      	ble.n	8017626 <_dtoa_r+0xa6e>
 801764a:	4651      	mov	r1, sl
 801764c:	2201      	movs	r2, #1
 801764e:	4620      	mov	r0, r4
 8017650:	f000 feb4 	bl	80183bc <__lshift>
 8017654:	4631      	mov	r1, r6
 8017656:	4682      	mov	sl, r0
 8017658:	f000 ff1c 	bl	8018494 <__mcmp>
 801765c:	2800      	cmp	r0, #0
 801765e:	dc03      	bgt.n	8017668 <_dtoa_r+0xab0>
 8017660:	d1e1      	bne.n	8017626 <_dtoa_r+0xa6e>
 8017662:	f019 0f01 	tst.w	r9, #1
 8017666:	d0de      	beq.n	8017626 <_dtoa_r+0xa6e>
 8017668:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801766c:	d1d8      	bne.n	8017620 <_dtoa_r+0xa68>
 801766e:	9a01      	ldr	r2, [sp, #4]
 8017670:	2339      	movs	r3, #57	; 0x39
 8017672:	7013      	strb	r3, [r2, #0]
 8017674:	462b      	mov	r3, r5
 8017676:	461d      	mov	r5, r3
 8017678:	3b01      	subs	r3, #1
 801767a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801767e:	2a39      	cmp	r2, #57	; 0x39
 8017680:	d06c      	beq.n	801775c <_dtoa_r+0xba4>
 8017682:	3201      	adds	r2, #1
 8017684:	701a      	strb	r2, [r3, #0]
 8017686:	e747      	b.n	8017518 <_dtoa_r+0x960>
 8017688:	2a00      	cmp	r2, #0
 801768a:	dd07      	ble.n	801769c <_dtoa_r+0xae4>
 801768c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8017690:	d0ed      	beq.n	801766e <_dtoa_r+0xab6>
 8017692:	9a01      	ldr	r2, [sp, #4]
 8017694:	f109 0301 	add.w	r3, r9, #1
 8017698:	7013      	strb	r3, [r2, #0]
 801769a:	e73d      	b.n	8017518 <_dtoa_r+0x960>
 801769c:	9b04      	ldr	r3, [sp, #16]
 801769e:	9a08      	ldr	r2, [sp, #32]
 80176a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80176a4:	4293      	cmp	r3, r2
 80176a6:	d043      	beq.n	8017730 <_dtoa_r+0xb78>
 80176a8:	4651      	mov	r1, sl
 80176aa:	2300      	movs	r3, #0
 80176ac:	220a      	movs	r2, #10
 80176ae:	4620      	mov	r0, r4
 80176b0:	f000 fc8c 	bl	8017fcc <__multadd>
 80176b4:	45b8      	cmp	r8, r7
 80176b6:	4682      	mov	sl, r0
 80176b8:	f04f 0300 	mov.w	r3, #0
 80176bc:	f04f 020a 	mov.w	r2, #10
 80176c0:	4641      	mov	r1, r8
 80176c2:	4620      	mov	r0, r4
 80176c4:	d107      	bne.n	80176d6 <_dtoa_r+0xb1e>
 80176c6:	f000 fc81 	bl	8017fcc <__multadd>
 80176ca:	4680      	mov	r8, r0
 80176cc:	4607      	mov	r7, r0
 80176ce:	9b04      	ldr	r3, [sp, #16]
 80176d0:	3301      	adds	r3, #1
 80176d2:	9304      	str	r3, [sp, #16]
 80176d4:	e775      	b.n	80175c2 <_dtoa_r+0xa0a>
 80176d6:	f000 fc79 	bl	8017fcc <__multadd>
 80176da:	4639      	mov	r1, r7
 80176dc:	4680      	mov	r8, r0
 80176de:	2300      	movs	r3, #0
 80176e0:	220a      	movs	r2, #10
 80176e2:	4620      	mov	r0, r4
 80176e4:	f000 fc72 	bl	8017fcc <__multadd>
 80176e8:	4607      	mov	r7, r0
 80176ea:	e7f0      	b.n	80176ce <_dtoa_r+0xb16>
 80176ec:	9b04      	ldr	r3, [sp, #16]
 80176ee:	9301      	str	r3, [sp, #4]
 80176f0:	9d00      	ldr	r5, [sp, #0]
 80176f2:	4631      	mov	r1, r6
 80176f4:	4650      	mov	r0, sl
 80176f6:	f7ff f9d7 	bl	8016aa8 <quorem>
 80176fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80176fe:	9b00      	ldr	r3, [sp, #0]
 8017700:	f805 9b01 	strb.w	r9, [r5], #1
 8017704:	1aea      	subs	r2, r5, r3
 8017706:	9b01      	ldr	r3, [sp, #4]
 8017708:	4293      	cmp	r3, r2
 801770a:	dd07      	ble.n	801771c <_dtoa_r+0xb64>
 801770c:	4651      	mov	r1, sl
 801770e:	2300      	movs	r3, #0
 8017710:	220a      	movs	r2, #10
 8017712:	4620      	mov	r0, r4
 8017714:	f000 fc5a 	bl	8017fcc <__multadd>
 8017718:	4682      	mov	sl, r0
 801771a:	e7ea      	b.n	80176f2 <_dtoa_r+0xb3a>
 801771c:	9b01      	ldr	r3, [sp, #4]
 801771e:	2b00      	cmp	r3, #0
 8017720:	bfc8      	it	gt
 8017722:	461d      	movgt	r5, r3
 8017724:	9b00      	ldr	r3, [sp, #0]
 8017726:	bfd8      	it	le
 8017728:	2501      	movle	r5, #1
 801772a:	441d      	add	r5, r3
 801772c:	f04f 0800 	mov.w	r8, #0
 8017730:	4651      	mov	r1, sl
 8017732:	2201      	movs	r2, #1
 8017734:	4620      	mov	r0, r4
 8017736:	f000 fe41 	bl	80183bc <__lshift>
 801773a:	4631      	mov	r1, r6
 801773c:	4682      	mov	sl, r0
 801773e:	f000 fea9 	bl	8018494 <__mcmp>
 8017742:	2800      	cmp	r0, #0
 8017744:	dc96      	bgt.n	8017674 <_dtoa_r+0xabc>
 8017746:	d102      	bne.n	801774e <_dtoa_r+0xb96>
 8017748:	f019 0f01 	tst.w	r9, #1
 801774c:	d192      	bne.n	8017674 <_dtoa_r+0xabc>
 801774e:	462b      	mov	r3, r5
 8017750:	461d      	mov	r5, r3
 8017752:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017756:	2a30      	cmp	r2, #48	; 0x30
 8017758:	d0fa      	beq.n	8017750 <_dtoa_r+0xb98>
 801775a:	e6dd      	b.n	8017518 <_dtoa_r+0x960>
 801775c:	9a00      	ldr	r2, [sp, #0]
 801775e:	429a      	cmp	r2, r3
 8017760:	d189      	bne.n	8017676 <_dtoa_r+0xabe>
 8017762:	f10b 0b01 	add.w	fp, fp, #1
 8017766:	2331      	movs	r3, #49	; 0x31
 8017768:	e796      	b.n	8017698 <_dtoa_r+0xae0>
 801776a:	4b0a      	ldr	r3, [pc, #40]	; (8017794 <_dtoa_r+0xbdc>)
 801776c:	f7ff ba99 	b.w	8016ca2 <_dtoa_r+0xea>
 8017770:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017772:	2b00      	cmp	r3, #0
 8017774:	f47f aa6d 	bne.w	8016c52 <_dtoa_r+0x9a>
 8017778:	4b07      	ldr	r3, [pc, #28]	; (8017798 <_dtoa_r+0xbe0>)
 801777a:	f7ff ba92 	b.w	8016ca2 <_dtoa_r+0xea>
 801777e:	9b01      	ldr	r3, [sp, #4]
 8017780:	2b00      	cmp	r3, #0
 8017782:	dcb5      	bgt.n	80176f0 <_dtoa_r+0xb38>
 8017784:	9b07      	ldr	r3, [sp, #28]
 8017786:	2b02      	cmp	r3, #2
 8017788:	f73f aeb1 	bgt.w	80174ee <_dtoa_r+0x936>
 801778c:	e7b0      	b.n	80176f0 <_dtoa_r+0xb38>
 801778e:	bf00      	nop
 8017790:	0801cfa4 	.word	0x0801cfa4
 8017794:	0801ce61 	.word	0x0801ce61
 8017798:	0801cf3f 	.word	0x0801cf3f

0801779c <_free_r>:
 801779c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801779e:	2900      	cmp	r1, #0
 80177a0:	d044      	beq.n	801782c <_free_r+0x90>
 80177a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80177a6:	9001      	str	r0, [sp, #4]
 80177a8:	2b00      	cmp	r3, #0
 80177aa:	f1a1 0404 	sub.w	r4, r1, #4
 80177ae:	bfb8      	it	lt
 80177b0:	18e4      	addlt	r4, r4, r3
 80177b2:	f7fd f941 	bl	8014a38 <__malloc_lock>
 80177b6:	4a1e      	ldr	r2, [pc, #120]	; (8017830 <_free_r+0x94>)
 80177b8:	9801      	ldr	r0, [sp, #4]
 80177ba:	6813      	ldr	r3, [r2, #0]
 80177bc:	b933      	cbnz	r3, 80177cc <_free_r+0x30>
 80177be:	6063      	str	r3, [r4, #4]
 80177c0:	6014      	str	r4, [r2, #0]
 80177c2:	b003      	add	sp, #12
 80177c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80177c8:	f7fd b93c 	b.w	8014a44 <__malloc_unlock>
 80177cc:	42a3      	cmp	r3, r4
 80177ce:	d908      	bls.n	80177e2 <_free_r+0x46>
 80177d0:	6825      	ldr	r5, [r4, #0]
 80177d2:	1961      	adds	r1, r4, r5
 80177d4:	428b      	cmp	r3, r1
 80177d6:	bf01      	itttt	eq
 80177d8:	6819      	ldreq	r1, [r3, #0]
 80177da:	685b      	ldreq	r3, [r3, #4]
 80177dc:	1949      	addeq	r1, r1, r5
 80177de:	6021      	streq	r1, [r4, #0]
 80177e0:	e7ed      	b.n	80177be <_free_r+0x22>
 80177e2:	461a      	mov	r2, r3
 80177e4:	685b      	ldr	r3, [r3, #4]
 80177e6:	b10b      	cbz	r3, 80177ec <_free_r+0x50>
 80177e8:	42a3      	cmp	r3, r4
 80177ea:	d9fa      	bls.n	80177e2 <_free_r+0x46>
 80177ec:	6811      	ldr	r1, [r2, #0]
 80177ee:	1855      	adds	r5, r2, r1
 80177f0:	42a5      	cmp	r5, r4
 80177f2:	d10b      	bne.n	801780c <_free_r+0x70>
 80177f4:	6824      	ldr	r4, [r4, #0]
 80177f6:	4421      	add	r1, r4
 80177f8:	1854      	adds	r4, r2, r1
 80177fa:	42a3      	cmp	r3, r4
 80177fc:	6011      	str	r1, [r2, #0]
 80177fe:	d1e0      	bne.n	80177c2 <_free_r+0x26>
 8017800:	681c      	ldr	r4, [r3, #0]
 8017802:	685b      	ldr	r3, [r3, #4]
 8017804:	6053      	str	r3, [r2, #4]
 8017806:	440c      	add	r4, r1
 8017808:	6014      	str	r4, [r2, #0]
 801780a:	e7da      	b.n	80177c2 <_free_r+0x26>
 801780c:	d902      	bls.n	8017814 <_free_r+0x78>
 801780e:	230c      	movs	r3, #12
 8017810:	6003      	str	r3, [r0, #0]
 8017812:	e7d6      	b.n	80177c2 <_free_r+0x26>
 8017814:	6825      	ldr	r5, [r4, #0]
 8017816:	1961      	adds	r1, r4, r5
 8017818:	428b      	cmp	r3, r1
 801781a:	bf04      	itt	eq
 801781c:	6819      	ldreq	r1, [r3, #0]
 801781e:	685b      	ldreq	r3, [r3, #4]
 8017820:	6063      	str	r3, [r4, #4]
 8017822:	bf04      	itt	eq
 8017824:	1949      	addeq	r1, r1, r5
 8017826:	6021      	streq	r1, [r4, #0]
 8017828:	6054      	str	r4, [r2, #4]
 801782a:	e7ca      	b.n	80177c2 <_free_r+0x26>
 801782c:	b003      	add	sp, #12
 801782e:	bd30      	pop	{r4, r5, pc}
 8017830:	20002568 	.word	0x20002568

08017834 <rshift>:
 8017834:	6903      	ldr	r3, [r0, #16]
 8017836:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801783a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801783e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8017842:	f100 0414 	add.w	r4, r0, #20
 8017846:	dd45      	ble.n	80178d4 <rshift+0xa0>
 8017848:	f011 011f 	ands.w	r1, r1, #31
 801784c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8017850:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8017854:	d10c      	bne.n	8017870 <rshift+0x3c>
 8017856:	f100 0710 	add.w	r7, r0, #16
 801785a:	4629      	mov	r1, r5
 801785c:	42b1      	cmp	r1, r6
 801785e:	d334      	bcc.n	80178ca <rshift+0x96>
 8017860:	1a9b      	subs	r3, r3, r2
 8017862:	009b      	lsls	r3, r3, #2
 8017864:	1eea      	subs	r2, r5, #3
 8017866:	4296      	cmp	r6, r2
 8017868:	bf38      	it	cc
 801786a:	2300      	movcc	r3, #0
 801786c:	4423      	add	r3, r4
 801786e:	e015      	b.n	801789c <rshift+0x68>
 8017870:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8017874:	f1c1 0820 	rsb	r8, r1, #32
 8017878:	40cf      	lsrs	r7, r1
 801787a:	f105 0e04 	add.w	lr, r5, #4
 801787e:	46a1      	mov	r9, r4
 8017880:	4576      	cmp	r6, lr
 8017882:	46f4      	mov	ip, lr
 8017884:	d815      	bhi.n	80178b2 <rshift+0x7e>
 8017886:	1a9a      	subs	r2, r3, r2
 8017888:	0092      	lsls	r2, r2, #2
 801788a:	3a04      	subs	r2, #4
 801788c:	3501      	adds	r5, #1
 801788e:	42ae      	cmp	r6, r5
 8017890:	bf38      	it	cc
 8017892:	2200      	movcc	r2, #0
 8017894:	18a3      	adds	r3, r4, r2
 8017896:	50a7      	str	r7, [r4, r2]
 8017898:	b107      	cbz	r7, 801789c <rshift+0x68>
 801789a:	3304      	adds	r3, #4
 801789c:	1b1a      	subs	r2, r3, r4
 801789e:	42a3      	cmp	r3, r4
 80178a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80178a4:	bf08      	it	eq
 80178a6:	2300      	moveq	r3, #0
 80178a8:	6102      	str	r2, [r0, #16]
 80178aa:	bf08      	it	eq
 80178ac:	6143      	streq	r3, [r0, #20]
 80178ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80178b2:	f8dc c000 	ldr.w	ip, [ip]
 80178b6:	fa0c fc08 	lsl.w	ip, ip, r8
 80178ba:	ea4c 0707 	orr.w	r7, ip, r7
 80178be:	f849 7b04 	str.w	r7, [r9], #4
 80178c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80178c6:	40cf      	lsrs	r7, r1
 80178c8:	e7da      	b.n	8017880 <rshift+0x4c>
 80178ca:	f851 cb04 	ldr.w	ip, [r1], #4
 80178ce:	f847 cf04 	str.w	ip, [r7, #4]!
 80178d2:	e7c3      	b.n	801785c <rshift+0x28>
 80178d4:	4623      	mov	r3, r4
 80178d6:	e7e1      	b.n	801789c <rshift+0x68>

080178d8 <__hexdig_fun>:
 80178d8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80178dc:	2b09      	cmp	r3, #9
 80178de:	d802      	bhi.n	80178e6 <__hexdig_fun+0xe>
 80178e0:	3820      	subs	r0, #32
 80178e2:	b2c0      	uxtb	r0, r0
 80178e4:	4770      	bx	lr
 80178e6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80178ea:	2b05      	cmp	r3, #5
 80178ec:	d801      	bhi.n	80178f2 <__hexdig_fun+0x1a>
 80178ee:	3847      	subs	r0, #71	; 0x47
 80178f0:	e7f7      	b.n	80178e2 <__hexdig_fun+0xa>
 80178f2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80178f6:	2b05      	cmp	r3, #5
 80178f8:	d801      	bhi.n	80178fe <__hexdig_fun+0x26>
 80178fa:	3827      	subs	r0, #39	; 0x27
 80178fc:	e7f1      	b.n	80178e2 <__hexdig_fun+0xa>
 80178fe:	2000      	movs	r0, #0
 8017900:	4770      	bx	lr
	...

08017904 <__gethex>:
 8017904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017908:	4617      	mov	r7, r2
 801790a:	680a      	ldr	r2, [r1, #0]
 801790c:	b085      	sub	sp, #20
 801790e:	f102 0b02 	add.w	fp, r2, #2
 8017912:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8017916:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801791a:	4681      	mov	r9, r0
 801791c:	468a      	mov	sl, r1
 801791e:	9302      	str	r3, [sp, #8]
 8017920:	32fe      	adds	r2, #254	; 0xfe
 8017922:	eb02 030b 	add.w	r3, r2, fp
 8017926:	46d8      	mov	r8, fp
 8017928:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801792c:	9301      	str	r3, [sp, #4]
 801792e:	2830      	cmp	r0, #48	; 0x30
 8017930:	d0f7      	beq.n	8017922 <__gethex+0x1e>
 8017932:	f7ff ffd1 	bl	80178d8 <__hexdig_fun>
 8017936:	4604      	mov	r4, r0
 8017938:	2800      	cmp	r0, #0
 801793a:	d138      	bne.n	80179ae <__gethex+0xaa>
 801793c:	49a7      	ldr	r1, [pc, #668]	; (8017bdc <__gethex+0x2d8>)
 801793e:	2201      	movs	r2, #1
 8017940:	4640      	mov	r0, r8
 8017942:	f7fe ff62 	bl	801680a <strncmp>
 8017946:	4606      	mov	r6, r0
 8017948:	2800      	cmp	r0, #0
 801794a:	d169      	bne.n	8017a20 <__gethex+0x11c>
 801794c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8017950:	465d      	mov	r5, fp
 8017952:	f7ff ffc1 	bl	80178d8 <__hexdig_fun>
 8017956:	2800      	cmp	r0, #0
 8017958:	d064      	beq.n	8017a24 <__gethex+0x120>
 801795a:	465a      	mov	r2, fp
 801795c:	7810      	ldrb	r0, [r2, #0]
 801795e:	2830      	cmp	r0, #48	; 0x30
 8017960:	4690      	mov	r8, r2
 8017962:	f102 0201 	add.w	r2, r2, #1
 8017966:	d0f9      	beq.n	801795c <__gethex+0x58>
 8017968:	f7ff ffb6 	bl	80178d8 <__hexdig_fun>
 801796c:	2301      	movs	r3, #1
 801796e:	fab0 f480 	clz	r4, r0
 8017972:	0964      	lsrs	r4, r4, #5
 8017974:	465e      	mov	r6, fp
 8017976:	9301      	str	r3, [sp, #4]
 8017978:	4642      	mov	r2, r8
 801797a:	4615      	mov	r5, r2
 801797c:	3201      	adds	r2, #1
 801797e:	7828      	ldrb	r0, [r5, #0]
 8017980:	f7ff ffaa 	bl	80178d8 <__hexdig_fun>
 8017984:	2800      	cmp	r0, #0
 8017986:	d1f8      	bne.n	801797a <__gethex+0x76>
 8017988:	4994      	ldr	r1, [pc, #592]	; (8017bdc <__gethex+0x2d8>)
 801798a:	2201      	movs	r2, #1
 801798c:	4628      	mov	r0, r5
 801798e:	f7fe ff3c 	bl	801680a <strncmp>
 8017992:	b978      	cbnz	r0, 80179b4 <__gethex+0xb0>
 8017994:	b946      	cbnz	r6, 80179a8 <__gethex+0xa4>
 8017996:	1c6e      	adds	r6, r5, #1
 8017998:	4632      	mov	r2, r6
 801799a:	4615      	mov	r5, r2
 801799c:	3201      	adds	r2, #1
 801799e:	7828      	ldrb	r0, [r5, #0]
 80179a0:	f7ff ff9a 	bl	80178d8 <__hexdig_fun>
 80179a4:	2800      	cmp	r0, #0
 80179a6:	d1f8      	bne.n	801799a <__gethex+0x96>
 80179a8:	1b73      	subs	r3, r6, r5
 80179aa:	009e      	lsls	r6, r3, #2
 80179ac:	e004      	b.n	80179b8 <__gethex+0xb4>
 80179ae:	2400      	movs	r4, #0
 80179b0:	4626      	mov	r6, r4
 80179b2:	e7e1      	b.n	8017978 <__gethex+0x74>
 80179b4:	2e00      	cmp	r6, #0
 80179b6:	d1f7      	bne.n	80179a8 <__gethex+0xa4>
 80179b8:	782b      	ldrb	r3, [r5, #0]
 80179ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80179be:	2b50      	cmp	r3, #80	; 0x50
 80179c0:	d13d      	bne.n	8017a3e <__gethex+0x13a>
 80179c2:	786b      	ldrb	r3, [r5, #1]
 80179c4:	2b2b      	cmp	r3, #43	; 0x2b
 80179c6:	d02f      	beq.n	8017a28 <__gethex+0x124>
 80179c8:	2b2d      	cmp	r3, #45	; 0x2d
 80179ca:	d031      	beq.n	8017a30 <__gethex+0x12c>
 80179cc:	1c69      	adds	r1, r5, #1
 80179ce:	f04f 0b00 	mov.w	fp, #0
 80179d2:	7808      	ldrb	r0, [r1, #0]
 80179d4:	f7ff ff80 	bl	80178d8 <__hexdig_fun>
 80179d8:	1e42      	subs	r2, r0, #1
 80179da:	b2d2      	uxtb	r2, r2
 80179dc:	2a18      	cmp	r2, #24
 80179de:	d82e      	bhi.n	8017a3e <__gethex+0x13a>
 80179e0:	f1a0 0210 	sub.w	r2, r0, #16
 80179e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80179e8:	f7ff ff76 	bl	80178d8 <__hexdig_fun>
 80179ec:	f100 3cff 	add.w	ip, r0, #4294967295
 80179f0:	fa5f fc8c 	uxtb.w	ip, ip
 80179f4:	f1bc 0f18 	cmp.w	ip, #24
 80179f8:	d91d      	bls.n	8017a36 <__gethex+0x132>
 80179fa:	f1bb 0f00 	cmp.w	fp, #0
 80179fe:	d000      	beq.n	8017a02 <__gethex+0xfe>
 8017a00:	4252      	negs	r2, r2
 8017a02:	4416      	add	r6, r2
 8017a04:	f8ca 1000 	str.w	r1, [sl]
 8017a08:	b1dc      	cbz	r4, 8017a42 <__gethex+0x13e>
 8017a0a:	9b01      	ldr	r3, [sp, #4]
 8017a0c:	2b00      	cmp	r3, #0
 8017a0e:	bf14      	ite	ne
 8017a10:	f04f 0800 	movne.w	r8, #0
 8017a14:	f04f 0806 	moveq.w	r8, #6
 8017a18:	4640      	mov	r0, r8
 8017a1a:	b005      	add	sp, #20
 8017a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a20:	4645      	mov	r5, r8
 8017a22:	4626      	mov	r6, r4
 8017a24:	2401      	movs	r4, #1
 8017a26:	e7c7      	b.n	80179b8 <__gethex+0xb4>
 8017a28:	f04f 0b00 	mov.w	fp, #0
 8017a2c:	1ca9      	adds	r1, r5, #2
 8017a2e:	e7d0      	b.n	80179d2 <__gethex+0xce>
 8017a30:	f04f 0b01 	mov.w	fp, #1
 8017a34:	e7fa      	b.n	8017a2c <__gethex+0x128>
 8017a36:	230a      	movs	r3, #10
 8017a38:	fb03 0002 	mla	r0, r3, r2, r0
 8017a3c:	e7d0      	b.n	80179e0 <__gethex+0xdc>
 8017a3e:	4629      	mov	r1, r5
 8017a40:	e7e0      	b.n	8017a04 <__gethex+0x100>
 8017a42:	eba5 0308 	sub.w	r3, r5, r8
 8017a46:	3b01      	subs	r3, #1
 8017a48:	4621      	mov	r1, r4
 8017a4a:	2b07      	cmp	r3, #7
 8017a4c:	dc0a      	bgt.n	8017a64 <__gethex+0x160>
 8017a4e:	4648      	mov	r0, r9
 8017a50:	f000 fa5a 	bl	8017f08 <_Balloc>
 8017a54:	4604      	mov	r4, r0
 8017a56:	b940      	cbnz	r0, 8017a6a <__gethex+0x166>
 8017a58:	4b61      	ldr	r3, [pc, #388]	; (8017be0 <__gethex+0x2dc>)
 8017a5a:	4602      	mov	r2, r0
 8017a5c:	21e4      	movs	r1, #228	; 0xe4
 8017a5e:	4861      	ldr	r0, [pc, #388]	; (8017be4 <__gethex+0x2e0>)
 8017a60:	f7ff f804 	bl	8016a6c <__assert_func>
 8017a64:	3101      	adds	r1, #1
 8017a66:	105b      	asrs	r3, r3, #1
 8017a68:	e7ef      	b.n	8017a4a <__gethex+0x146>
 8017a6a:	f100 0a14 	add.w	sl, r0, #20
 8017a6e:	2300      	movs	r3, #0
 8017a70:	495a      	ldr	r1, [pc, #360]	; (8017bdc <__gethex+0x2d8>)
 8017a72:	f8cd a004 	str.w	sl, [sp, #4]
 8017a76:	469b      	mov	fp, r3
 8017a78:	45a8      	cmp	r8, r5
 8017a7a:	d342      	bcc.n	8017b02 <__gethex+0x1fe>
 8017a7c:	9801      	ldr	r0, [sp, #4]
 8017a7e:	f840 bb04 	str.w	fp, [r0], #4
 8017a82:	eba0 000a 	sub.w	r0, r0, sl
 8017a86:	1080      	asrs	r0, r0, #2
 8017a88:	6120      	str	r0, [r4, #16]
 8017a8a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8017a8e:	4658      	mov	r0, fp
 8017a90:	f000 fb2c 	bl	80180ec <__hi0bits>
 8017a94:	683d      	ldr	r5, [r7, #0]
 8017a96:	eba8 0000 	sub.w	r0, r8, r0
 8017a9a:	42a8      	cmp	r0, r5
 8017a9c:	dd59      	ble.n	8017b52 <__gethex+0x24e>
 8017a9e:	eba0 0805 	sub.w	r8, r0, r5
 8017aa2:	4641      	mov	r1, r8
 8017aa4:	4620      	mov	r0, r4
 8017aa6:	f000 febb 	bl	8018820 <__any_on>
 8017aaa:	4683      	mov	fp, r0
 8017aac:	b1b8      	cbz	r0, 8017ade <__gethex+0x1da>
 8017aae:	f108 33ff 	add.w	r3, r8, #4294967295
 8017ab2:	1159      	asrs	r1, r3, #5
 8017ab4:	f003 021f 	and.w	r2, r3, #31
 8017ab8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017abc:	f04f 0b01 	mov.w	fp, #1
 8017ac0:	fa0b f202 	lsl.w	r2, fp, r2
 8017ac4:	420a      	tst	r2, r1
 8017ac6:	d00a      	beq.n	8017ade <__gethex+0x1da>
 8017ac8:	455b      	cmp	r3, fp
 8017aca:	dd06      	ble.n	8017ada <__gethex+0x1d6>
 8017acc:	f1a8 0102 	sub.w	r1, r8, #2
 8017ad0:	4620      	mov	r0, r4
 8017ad2:	f000 fea5 	bl	8018820 <__any_on>
 8017ad6:	2800      	cmp	r0, #0
 8017ad8:	d138      	bne.n	8017b4c <__gethex+0x248>
 8017ada:	f04f 0b02 	mov.w	fp, #2
 8017ade:	4641      	mov	r1, r8
 8017ae0:	4620      	mov	r0, r4
 8017ae2:	f7ff fea7 	bl	8017834 <rshift>
 8017ae6:	4446      	add	r6, r8
 8017ae8:	68bb      	ldr	r3, [r7, #8]
 8017aea:	42b3      	cmp	r3, r6
 8017aec:	da41      	bge.n	8017b72 <__gethex+0x26e>
 8017aee:	4621      	mov	r1, r4
 8017af0:	4648      	mov	r0, r9
 8017af2:	f000 fa49 	bl	8017f88 <_Bfree>
 8017af6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017af8:	2300      	movs	r3, #0
 8017afa:	6013      	str	r3, [r2, #0]
 8017afc:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8017b00:	e78a      	b.n	8017a18 <__gethex+0x114>
 8017b02:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8017b06:	2a2e      	cmp	r2, #46	; 0x2e
 8017b08:	d014      	beq.n	8017b34 <__gethex+0x230>
 8017b0a:	2b20      	cmp	r3, #32
 8017b0c:	d106      	bne.n	8017b1c <__gethex+0x218>
 8017b0e:	9b01      	ldr	r3, [sp, #4]
 8017b10:	f843 bb04 	str.w	fp, [r3], #4
 8017b14:	f04f 0b00 	mov.w	fp, #0
 8017b18:	9301      	str	r3, [sp, #4]
 8017b1a:	465b      	mov	r3, fp
 8017b1c:	7828      	ldrb	r0, [r5, #0]
 8017b1e:	9303      	str	r3, [sp, #12]
 8017b20:	f7ff feda 	bl	80178d8 <__hexdig_fun>
 8017b24:	9b03      	ldr	r3, [sp, #12]
 8017b26:	f000 000f 	and.w	r0, r0, #15
 8017b2a:	4098      	lsls	r0, r3
 8017b2c:	ea4b 0b00 	orr.w	fp, fp, r0
 8017b30:	3304      	adds	r3, #4
 8017b32:	e7a1      	b.n	8017a78 <__gethex+0x174>
 8017b34:	45a8      	cmp	r8, r5
 8017b36:	d8e8      	bhi.n	8017b0a <__gethex+0x206>
 8017b38:	2201      	movs	r2, #1
 8017b3a:	4628      	mov	r0, r5
 8017b3c:	9303      	str	r3, [sp, #12]
 8017b3e:	f7fe fe64 	bl	801680a <strncmp>
 8017b42:	4926      	ldr	r1, [pc, #152]	; (8017bdc <__gethex+0x2d8>)
 8017b44:	9b03      	ldr	r3, [sp, #12]
 8017b46:	2800      	cmp	r0, #0
 8017b48:	d1df      	bne.n	8017b0a <__gethex+0x206>
 8017b4a:	e795      	b.n	8017a78 <__gethex+0x174>
 8017b4c:	f04f 0b03 	mov.w	fp, #3
 8017b50:	e7c5      	b.n	8017ade <__gethex+0x1da>
 8017b52:	da0b      	bge.n	8017b6c <__gethex+0x268>
 8017b54:	eba5 0800 	sub.w	r8, r5, r0
 8017b58:	4621      	mov	r1, r4
 8017b5a:	4642      	mov	r2, r8
 8017b5c:	4648      	mov	r0, r9
 8017b5e:	f000 fc2d 	bl	80183bc <__lshift>
 8017b62:	eba6 0608 	sub.w	r6, r6, r8
 8017b66:	4604      	mov	r4, r0
 8017b68:	f100 0a14 	add.w	sl, r0, #20
 8017b6c:	f04f 0b00 	mov.w	fp, #0
 8017b70:	e7ba      	b.n	8017ae8 <__gethex+0x1e4>
 8017b72:	687b      	ldr	r3, [r7, #4]
 8017b74:	42b3      	cmp	r3, r6
 8017b76:	dd73      	ble.n	8017c60 <__gethex+0x35c>
 8017b78:	1b9e      	subs	r6, r3, r6
 8017b7a:	42b5      	cmp	r5, r6
 8017b7c:	dc34      	bgt.n	8017be8 <__gethex+0x2e4>
 8017b7e:	68fb      	ldr	r3, [r7, #12]
 8017b80:	2b02      	cmp	r3, #2
 8017b82:	d023      	beq.n	8017bcc <__gethex+0x2c8>
 8017b84:	2b03      	cmp	r3, #3
 8017b86:	d025      	beq.n	8017bd4 <__gethex+0x2d0>
 8017b88:	2b01      	cmp	r3, #1
 8017b8a:	d115      	bne.n	8017bb8 <__gethex+0x2b4>
 8017b8c:	42b5      	cmp	r5, r6
 8017b8e:	d113      	bne.n	8017bb8 <__gethex+0x2b4>
 8017b90:	2d01      	cmp	r5, #1
 8017b92:	d10b      	bne.n	8017bac <__gethex+0x2a8>
 8017b94:	9a02      	ldr	r2, [sp, #8]
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	6013      	str	r3, [r2, #0]
 8017b9a:	2301      	movs	r3, #1
 8017b9c:	6123      	str	r3, [r4, #16]
 8017b9e:	f8ca 3000 	str.w	r3, [sl]
 8017ba2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017ba4:	f04f 0862 	mov.w	r8, #98	; 0x62
 8017ba8:	601c      	str	r4, [r3, #0]
 8017baa:	e735      	b.n	8017a18 <__gethex+0x114>
 8017bac:	1e69      	subs	r1, r5, #1
 8017bae:	4620      	mov	r0, r4
 8017bb0:	f000 fe36 	bl	8018820 <__any_on>
 8017bb4:	2800      	cmp	r0, #0
 8017bb6:	d1ed      	bne.n	8017b94 <__gethex+0x290>
 8017bb8:	4621      	mov	r1, r4
 8017bba:	4648      	mov	r0, r9
 8017bbc:	f000 f9e4 	bl	8017f88 <_Bfree>
 8017bc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017bc2:	2300      	movs	r3, #0
 8017bc4:	6013      	str	r3, [r2, #0]
 8017bc6:	f04f 0850 	mov.w	r8, #80	; 0x50
 8017bca:	e725      	b.n	8017a18 <__gethex+0x114>
 8017bcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017bce:	2b00      	cmp	r3, #0
 8017bd0:	d1f2      	bne.n	8017bb8 <__gethex+0x2b4>
 8017bd2:	e7df      	b.n	8017b94 <__gethex+0x290>
 8017bd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017bd6:	2b00      	cmp	r3, #0
 8017bd8:	d1dc      	bne.n	8017b94 <__gethex+0x290>
 8017bda:	e7ed      	b.n	8017bb8 <__gethex+0x2b4>
 8017bdc:	0801ccf8 	.word	0x0801ccf8
 8017be0:	0801cfa4 	.word	0x0801cfa4
 8017be4:	0801cfb5 	.word	0x0801cfb5
 8017be8:	f106 38ff 	add.w	r8, r6, #4294967295
 8017bec:	f1bb 0f00 	cmp.w	fp, #0
 8017bf0:	d133      	bne.n	8017c5a <__gethex+0x356>
 8017bf2:	f1b8 0f00 	cmp.w	r8, #0
 8017bf6:	d004      	beq.n	8017c02 <__gethex+0x2fe>
 8017bf8:	4641      	mov	r1, r8
 8017bfa:	4620      	mov	r0, r4
 8017bfc:	f000 fe10 	bl	8018820 <__any_on>
 8017c00:	4683      	mov	fp, r0
 8017c02:	ea4f 1268 	mov.w	r2, r8, asr #5
 8017c06:	2301      	movs	r3, #1
 8017c08:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017c0c:	f008 081f 	and.w	r8, r8, #31
 8017c10:	fa03 f308 	lsl.w	r3, r3, r8
 8017c14:	4213      	tst	r3, r2
 8017c16:	4631      	mov	r1, r6
 8017c18:	4620      	mov	r0, r4
 8017c1a:	bf18      	it	ne
 8017c1c:	f04b 0b02 	orrne.w	fp, fp, #2
 8017c20:	1bad      	subs	r5, r5, r6
 8017c22:	f7ff fe07 	bl	8017834 <rshift>
 8017c26:	687e      	ldr	r6, [r7, #4]
 8017c28:	f04f 0802 	mov.w	r8, #2
 8017c2c:	f1bb 0f00 	cmp.w	fp, #0
 8017c30:	d04a      	beq.n	8017cc8 <__gethex+0x3c4>
 8017c32:	68fb      	ldr	r3, [r7, #12]
 8017c34:	2b02      	cmp	r3, #2
 8017c36:	d016      	beq.n	8017c66 <__gethex+0x362>
 8017c38:	2b03      	cmp	r3, #3
 8017c3a:	d018      	beq.n	8017c6e <__gethex+0x36a>
 8017c3c:	2b01      	cmp	r3, #1
 8017c3e:	d109      	bne.n	8017c54 <__gethex+0x350>
 8017c40:	f01b 0f02 	tst.w	fp, #2
 8017c44:	d006      	beq.n	8017c54 <__gethex+0x350>
 8017c46:	f8da 3000 	ldr.w	r3, [sl]
 8017c4a:	ea4b 0b03 	orr.w	fp, fp, r3
 8017c4e:	f01b 0f01 	tst.w	fp, #1
 8017c52:	d10f      	bne.n	8017c74 <__gethex+0x370>
 8017c54:	f048 0810 	orr.w	r8, r8, #16
 8017c58:	e036      	b.n	8017cc8 <__gethex+0x3c4>
 8017c5a:	f04f 0b01 	mov.w	fp, #1
 8017c5e:	e7d0      	b.n	8017c02 <__gethex+0x2fe>
 8017c60:	f04f 0801 	mov.w	r8, #1
 8017c64:	e7e2      	b.n	8017c2c <__gethex+0x328>
 8017c66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017c68:	f1c3 0301 	rsb	r3, r3, #1
 8017c6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8017c6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017c70:	2b00      	cmp	r3, #0
 8017c72:	d0ef      	beq.n	8017c54 <__gethex+0x350>
 8017c74:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017c78:	f104 0214 	add.w	r2, r4, #20
 8017c7c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8017c80:	9301      	str	r3, [sp, #4]
 8017c82:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8017c86:	2300      	movs	r3, #0
 8017c88:	4694      	mov	ip, r2
 8017c8a:	f852 1b04 	ldr.w	r1, [r2], #4
 8017c8e:	f1b1 3fff 	cmp.w	r1, #4294967295
 8017c92:	d01e      	beq.n	8017cd2 <__gethex+0x3ce>
 8017c94:	3101      	adds	r1, #1
 8017c96:	f8cc 1000 	str.w	r1, [ip]
 8017c9a:	f1b8 0f02 	cmp.w	r8, #2
 8017c9e:	f104 0214 	add.w	r2, r4, #20
 8017ca2:	d13d      	bne.n	8017d20 <__gethex+0x41c>
 8017ca4:	683b      	ldr	r3, [r7, #0]
 8017ca6:	3b01      	subs	r3, #1
 8017ca8:	42ab      	cmp	r3, r5
 8017caa:	d10b      	bne.n	8017cc4 <__gethex+0x3c0>
 8017cac:	1169      	asrs	r1, r5, #5
 8017cae:	2301      	movs	r3, #1
 8017cb0:	f005 051f 	and.w	r5, r5, #31
 8017cb4:	fa03 f505 	lsl.w	r5, r3, r5
 8017cb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017cbc:	421d      	tst	r5, r3
 8017cbe:	bf18      	it	ne
 8017cc0:	f04f 0801 	movne.w	r8, #1
 8017cc4:	f048 0820 	orr.w	r8, r8, #32
 8017cc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017cca:	601c      	str	r4, [r3, #0]
 8017ccc:	9b02      	ldr	r3, [sp, #8]
 8017cce:	601e      	str	r6, [r3, #0]
 8017cd0:	e6a2      	b.n	8017a18 <__gethex+0x114>
 8017cd2:	4290      	cmp	r0, r2
 8017cd4:	f842 3c04 	str.w	r3, [r2, #-4]
 8017cd8:	d8d6      	bhi.n	8017c88 <__gethex+0x384>
 8017cda:	68a2      	ldr	r2, [r4, #8]
 8017cdc:	4593      	cmp	fp, r2
 8017cde:	db17      	blt.n	8017d10 <__gethex+0x40c>
 8017ce0:	6861      	ldr	r1, [r4, #4]
 8017ce2:	4648      	mov	r0, r9
 8017ce4:	3101      	adds	r1, #1
 8017ce6:	f000 f90f 	bl	8017f08 <_Balloc>
 8017cea:	4682      	mov	sl, r0
 8017cec:	b918      	cbnz	r0, 8017cf6 <__gethex+0x3f2>
 8017cee:	4b1b      	ldr	r3, [pc, #108]	; (8017d5c <__gethex+0x458>)
 8017cf0:	4602      	mov	r2, r0
 8017cf2:	2184      	movs	r1, #132	; 0x84
 8017cf4:	e6b3      	b.n	8017a5e <__gethex+0x15a>
 8017cf6:	6922      	ldr	r2, [r4, #16]
 8017cf8:	3202      	adds	r2, #2
 8017cfa:	f104 010c 	add.w	r1, r4, #12
 8017cfe:	0092      	lsls	r2, r2, #2
 8017d00:	300c      	adds	r0, #12
 8017d02:	f7fe fe96 	bl	8016a32 <memcpy>
 8017d06:	4621      	mov	r1, r4
 8017d08:	4648      	mov	r0, r9
 8017d0a:	f000 f93d 	bl	8017f88 <_Bfree>
 8017d0e:	4654      	mov	r4, sl
 8017d10:	6922      	ldr	r2, [r4, #16]
 8017d12:	1c51      	adds	r1, r2, #1
 8017d14:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8017d18:	6121      	str	r1, [r4, #16]
 8017d1a:	2101      	movs	r1, #1
 8017d1c:	6151      	str	r1, [r2, #20]
 8017d1e:	e7bc      	b.n	8017c9a <__gethex+0x396>
 8017d20:	6921      	ldr	r1, [r4, #16]
 8017d22:	4559      	cmp	r1, fp
 8017d24:	dd0b      	ble.n	8017d3e <__gethex+0x43a>
 8017d26:	2101      	movs	r1, #1
 8017d28:	4620      	mov	r0, r4
 8017d2a:	f7ff fd83 	bl	8017834 <rshift>
 8017d2e:	68bb      	ldr	r3, [r7, #8]
 8017d30:	3601      	adds	r6, #1
 8017d32:	42b3      	cmp	r3, r6
 8017d34:	f6ff aedb 	blt.w	8017aee <__gethex+0x1ea>
 8017d38:	f04f 0801 	mov.w	r8, #1
 8017d3c:	e7c2      	b.n	8017cc4 <__gethex+0x3c0>
 8017d3e:	f015 051f 	ands.w	r5, r5, #31
 8017d42:	d0f9      	beq.n	8017d38 <__gethex+0x434>
 8017d44:	9b01      	ldr	r3, [sp, #4]
 8017d46:	441a      	add	r2, r3
 8017d48:	f1c5 0520 	rsb	r5, r5, #32
 8017d4c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8017d50:	f000 f9cc 	bl	80180ec <__hi0bits>
 8017d54:	42a8      	cmp	r0, r5
 8017d56:	dbe6      	blt.n	8017d26 <__gethex+0x422>
 8017d58:	e7ee      	b.n	8017d38 <__gethex+0x434>
 8017d5a:	bf00      	nop
 8017d5c:	0801cfa4 	.word	0x0801cfa4

08017d60 <L_shift>:
 8017d60:	f1c2 0208 	rsb	r2, r2, #8
 8017d64:	0092      	lsls	r2, r2, #2
 8017d66:	b570      	push	{r4, r5, r6, lr}
 8017d68:	f1c2 0620 	rsb	r6, r2, #32
 8017d6c:	6843      	ldr	r3, [r0, #4]
 8017d6e:	6804      	ldr	r4, [r0, #0]
 8017d70:	fa03 f506 	lsl.w	r5, r3, r6
 8017d74:	432c      	orrs	r4, r5
 8017d76:	40d3      	lsrs	r3, r2
 8017d78:	6004      	str	r4, [r0, #0]
 8017d7a:	f840 3f04 	str.w	r3, [r0, #4]!
 8017d7e:	4288      	cmp	r0, r1
 8017d80:	d3f4      	bcc.n	8017d6c <L_shift+0xc>
 8017d82:	bd70      	pop	{r4, r5, r6, pc}

08017d84 <__match>:
 8017d84:	b530      	push	{r4, r5, lr}
 8017d86:	6803      	ldr	r3, [r0, #0]
 8017d88:	3301      	adds	r3, #1
 8017d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017d8e:	b914      	cbnz	r4, 8017d96 <__match+0x12>
 8017d90:	6003      	str	r3, [r0, #0]
 8017d92:	2001      	movs	r0, #1
 8017d94:	bd30      	pop	{r4, r5, pc}
 8017d96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017d9a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017d9e:	2d19      	cmp	r5, #25
 8017da0:	bf98      	it	ls
 8017da2:	3220      	addls	r2, #32
 8017da4:	42a2      	cmp	r2, r4
 8017da6:	d0f0      	beq.n	8017d8a <__match+0x6>
 8017da8:	2000      	movs	r0, #0
 8017daa:	e7f3      	b.n	8017d94 <__match+0x10>

08017dac <__hexnan>:
 8017dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017db0:	680b      	ldr	r3, [r1, #0]
 8017db2:	6801      	ldr	r1, [r0, #0]
 8017db4:	115e      	asrs	r6, r3, #5
 8017db6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017dba:	f013 031f 	ands.w	r3, r3, #31
 8017dbe:	b087      	sub	sp, #28
 8017dc0:	bf18      	it	ne
 8017dc2:	3604      	addne	r6, #4
 8017dc4:	2500      	movs	r5, #0
 8017dc6:	1f37      	subs	r7, r6, #4
 8017dc8:	4682      	mov	sl, r0
 8017dca:	4690      	mov	r8, r2
 8017dcc:	9301      	str	r3, [sp, #4]
 8017dce:	f846 5c04 	str.w	r5, [r6, #-4]
 8017dd2:	46b9      	mov	r9, r7
 8017dd4:	463c      	mov	r4, r7
 8017dd6:	9502      	str	r5, [sp, #8]
 8017dd8:	46ab      	mov	fp, r5
 8017dda:	784a      	ldrb	r2, [r1, #1]
 8017ddc:	1c4b      	adds	r3, r1, #1
 8017dde:	9303      	str	r3, [sp, #12]
 8017de0:	b342      	cbz	r2, 8017e34 <__hexnan+0x88>
 8017de2:	4610      	mov	r0, r2
 8017de4:	9105      	str	r1, [sp, #20]
 8017de6:	9204      	str	r2, [sp, #16]
 8017de8:	f7ff fd76 	bl	80178d8 <__hexdig_fun>
 8017dec:	2800      	cmp	r0, #0
 8017dee:	d14f      	bne.n	8017e90 <__hexnan+0xe4>
 8017df0:	9a04      	ldr	r2, [sp, #16]
 8017df2:	9905      	ldr	r1, [sp, #20]
 8017df4:	2a20      	cmp	r2, #32
 8017df6:	d818      	bhi.n	8017e2a <__hexnan+0x7e>
 8017df8:	9b02      	ldr	r3, [sp, #8]
 8017dfa:	459b      	cmp	fp, r3
 8017dfc:	dd13      	ble.n	8017e26 <__hexnan+0x7a>
 8017dfe:	454c      	cmp	r4, r9
 8017e00:	d206      	bcs.n	8017e10 <__hexnan+0x64>
 8017e02:	2d07      	cmp	r5, #7
 8017e04:	dc04      	bgt.n	8017e10 <__hexnan+0x64>
 8017e06:	462a      	mov	r2, r5
 8017e08:	4649      	mov	r1, r9
 8017e0a:	4620      	mov	r0, r4
 8017e0c:	f7ff ffa8 	bl	8017d60 <L_shift>
 8017e10:	4544      	cmp	r4, r8
 8017e12:	d950      	bls.n	8017eb6 <__hexnan+0x10a>
 8017e14:	2300      	movs	r3, #0
 8017e16:	f1a4 0904 	sub.w	r9, r4, #4
 8017e1a:	f844 3c04 	str.w	r3, [r4, #-4]
 8017e1e:	f8cd b008 	str.w	fp, [sp, #8]
 8017e22:	464c      	mov	r4, r9
 8017e24:	461d      	mov	r5, r3
 8017e26:	9903      	ldr	r1, [sp, #12]
 8017e28:	e7d7      	b.n	8017dda <__hexnan+0x2e>
 8017e2a:	2a29      	cmp	r2, #41	; 0x29
 8017e2c:	d155      	bne.n	8017eda <__hexnan+0x12e>
 8017e2e:	3102      	adds	r1, #2
 8017e30:	f8ca 1000 	str.w	r1, [sl]
 8017e34:	f1bb 0f00 	cmp.w	fp, #0
 8017e38:	d04f      	beq.n	8017eda <__hexnan+0x12e>
 8017e3a:	454c      	cmp	r4, r9
 8017e3c:	d206      	bcs.n	8017e4c <__hexnan+0xa0>
 8017e3e:	2d07      	cmp	r5, #7
 8017e40:	dc04      	bgt.n	8017e4c <__hexnan+0xa0>
 8017e42:	462a      	mov	r2, r5
 8017e44:	4649      	mov	r1, r9
 8017e46:	4620      	mov	r0, r4
 8017e48:	f7ff ff8a 	bl	8017d60 <L_shift>
 8017e4c:	4544      	cmp	r4, r8
 8017e4e:	d934      	bls.n	8017eba <__hexnan+0x10e>
 8017e50:	f1a8 0204 	sub.w	r2, r8, #4
 8017e54:	4623      	mov	r3, r4
 8017e56:	f853 1b04 	ldr.w	r1, [r3], #4
 8017e5a:	f842 1f04 	str.w	r1, [r2, #4]!
 8017e5e:	429f      	cmp	r7, r3
 8017e60:	d2f9      	bcs.n	8017e56 <__hexnan+0xaa>
 8017e62:	1b3b      	subs	r3, r7, r4
 8017e64:	f023 0303 	bic.w	r3, r3, #3
 8017e68:	3304      	adds	r3, #4
 8017e6a:	3e03      	subs	r6, #3
 8017e6c:	3401      	adds	r4, #1
 8017e6e:	42a6      	cmp	r6, r4
 8017e70:	bf38      	it	cc
 8017e72:	2304      	movcc	r3, #4
 8017e74:	4443      	add	r3, r8
 8017e76:	2200      	movs	r2, #0
 8017e78:	f843 2b04 	str.w	r2, [r3], #4
 8017e7c:	429f      	cmp	r7, r3
 8017e7e:	d2fb      	bcs.n	8017e78 <__hexnan+0xcc>
 8017e80:	683b      	ldr	r3, [r7, #0]
 8017e82:	b91b      	cbnz	r3, 8017e8c <__hexnan+0xe0>
 8017e84:	4547      	cmp	r7, r8
 8017e86:	d126      	bne.n	8017ed6 <__hexnan+0x12a>
 8017e88:	2301      	movs	r3, #1
 8017e8a:	603b      	str	r3, [r7, #0]
 8017e8c:	2005      	movs	r0, #5
 8017e8e:	e025      	b.n	8017edc <__hexnan+0x130>
 8017e90:	3501      	adds	r5, #1
 8017e92:	2d08      	cmp	r5, #8
 8017e94:	f10b 0b01 	add.w	fp, fp, #1
 8017e98:	dd06      	ble.n	8017ea8 <__hexnan+0xfc>
 8017e9a:	4544      	cmp	r4, r8
 8017e9c:	d9c3      	bls.n	8017e26 <__hexnan+0x7a>
 8017e9e:	2300      	movs	r3, #0
 8017ea0:	f844 3c04 	str.w	r3, [r4, #-4]
 8017ea4:	2501      	movs	r5, #1
 8017ea6:	3c04      	subs	r4, #4
 8017ea8:	6822      	ldr	r2, [r4, #0]
 8017eaa:	f000 000f 	and.w	r0, r0, #15
 8017eae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017eb2:	6020      	str	r0, [r4, #0]
 8017eb4:	e7b7      	b.n	8017e26 <__hexnan+0x7a>
 8017eb6:	2508      	movs	r5, #8
 8017eb8:	e7b5      	b.n	8017e26 <__hexnan+0x7a>
 8017eba:	9b01      	ldr	r3, [sp, #4]
 8017ebc:	2b00      	cmp	r3, #0
 8017ebe:	d0df      	beq.n	8017e80 <__hexnan+0xd4>
 8017ec0:	f1c3 0320 	rsb	r3, r3, #32
 8017ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8017ec8:	40da      	lsrs	r2, r3
 8017eca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017ece:	4013      	ands	r3, r2
 8017ed0:	f846 3c04 	str.w	r3, [r6, #-4]
 8017ed4:	e7d4      	b.n	8017e80 <__hexnan+0xd4>
 8017ed6:	3f04      	subs	r7, #4
 8017ed8:	e7d2      	b.n	8017e80 <__hexnan+0xd4>
 8017eda:	2004      	movs	r0, #4
 8017edc:	b007      	add	sp, #28
 8017ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017ee2 <__ascii_mbtowc>:
 8017ee2:	b082      	sub	sp, #8
 8017ee4:	b901      	cbnz	r1, 8017ee8 <__ascii_mbtowc+0x6>
 8017ee6:	a901      	add	r1, sp, #4
 8017ee8:	b142      	cbz	r2, 8017efc <__ascii_mbtowc+0x1a>
 8017eea:	b14b      	cbz	r3, 8017f00 <__ascii_mbtowc+0x1e>
 8017eec:	7813      	ldrb	r3, [r2, #0]
 8017eee:	600b      	str	r3, [r1, #0]
 8017ef0:	7812      	ldrb	r2, [r2, #0]
 8017ef2:	1e10      	subs	r0, r2, #0
 8017ef4:	bf18      	it	ne
 8017ef6:	2001      	movne	r0, #1
 8017ef8:	b002      	add	sp, #8
 8017efa:	4770      	bx	lr
 8017efc:	4610      	mov	r0, r2
 8017efe:	e7fb      	b.n	8017ef8 <__ascii_mbtowc+0x16>
 8017f00:	f06f 0001 	mvn.w	r0, #1
 8017f04:	e7f8      	b.n	8017ef8 <__ascii_mbtowc+0x16>
	...

08017f08 <_Balloc>:
 8017f08:	b570      	push	{r4, r5, r6, lr}
 8017f0a:	69c6      	ldr	r6, [r0, #28]
 8017f0c:	4604      	mov	r4, r0
 8017f0e:	460d      	mov	r5, r1
 8017f10:	b976      	cbnz	r6, 8017f30 <_Balloc+0x28>
 8017f12:	2010      	movs	r0, #16
 8017f14:	f7fc fce0 	bl	80148d8 <malloc>
 8017f18:	4602      	mov	r2, r0
 8017f1a:	61e0      	str	r0, [r4, #28]
 8017f1c:	b920      	cbnz	r0, 8017f28 <_Balloc+0x20>
 8017f1e:	4b18      	ldr	r3, [pc, #96]	; (8017f80 <_Balloc+0x78>)
 8017f20:	4818      	ldr	r0, [pc, #96]	; (8017f84 <_Balloc+0x7c>)
 8017f22:	216b      	movs	r1, #107	; 0x6b
 8017f24:	f7fe fda2 	bl	8016a6c <__assert_func>
 8017f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017f2c:	6006      	str	r6, [r0, #0]
 8017f2e:	60c6      	str	r6, [r0, #12]
 8017f30:	69e6      	ldr	r6, [r4, #28]
 8017f32:	68f3      	ldr	r3, [r6, #12]
 8017f34:	b183      	cbz	r3, 8017f58 <_Balloc+0x50>
 8017f36:	69e3      	ldr	r3, [r4, #28]
 8017f38:	68db      	ldr	r3, [r3, #12]
 8017f3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017f3e:	b9b8      	cbnz	r0, 8017f70 <_Balloc+0x68>
 8017f40:	2101      	movs	r1, #1
 8017f42:	fa01 f605 	lsl.w	r6, r1, r5
 8017f46:	1d72      	adds	r2, r6, #5
 8017f48:	0092      	lsls	r2, r2, #2
 8017f4a:	4620      	mov	r0, r4
 8017f4c:	f000 fecf 	bl	8018cee <_calloc_r>
 8017f50:	b160      	cbz	r0, 8017f6c <_Balloc+0x64>
 8017f52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017f56:	e00e      	b.n	8017f76 <_Balloc+0x6e>
 8017f58:	2221      	movs	r2, #33	; 0x21
 8017f5a:	2104      	movs	r1, #4
 8017f5c:	4620      	mov	r0, r4
 8017f5e:	f000 fec6 	bl	8018cee <_calloc_r>
 8017f62:	69e3      	ldr	r3, [r4, #28]
 8017f64:	60f0      	str	r0, [r6, #12]
 8017f66:	68db      	ldr	r3, [r3, #12]
 8017f68:	2b00      	cmp	r3, #0
 8017f6a:	d1e4      	bne.n	8017f36 <_Balloc+0x2e>
 8017f6c:	2000      	movs	r0, #0
 8017f6e:	bd70      	pop	{r4, r5, r6, pc}
 8017f70:	6802      	ldr	r2, [r0, #0]
 8017f72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017f76:	2300      	movs	r3, #0
 8017f78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017f7c:	e7f7      	b.n	8017f6e <_Balloc+0x66>
 8017f7e:	bf00      	nop
 8017f80:	0801ce8a 	.word	0x0801ce8a
 8017f84:	0801d015 	.word	0x0801d015

08017f88 <_Bfree>:
 8017f88:	b570      	push	{r4, r5, r6, lr}
 8017f8a:	69c6      	ldr	r6, [r0, #28]
 8017f8c:	4605      	mov	r5, r0
 8017f8e:	460c      	mov	r4, r1
 8017f90:	b976      	cbnz	r6, 8017fb0 <_Bfree+0x28>
 8017f92:	2010      	movs	r0, #16
 8017f94:	f7fc fca0 	bl	80148d8 <malloc>
 8017f98:	4602      	mov	r2, r0
 8017f9a:	61e8      	str	r0, [r5, #28]
 8017f9c:	b920      	cbnz	r0, 8017fa8 <_Bfree+0x20>
 8017f9e:	4b09      	ldr	r3, [pc, #36]	; (8017fc4 <_Bfree+0x3c>)
 8017fa0:	4809      	ldr	r0, [pc, #36]	; (8017fc8 <_Bfree+0x40>)
 8017fa2:	218f      	movs	r1, #143	; 0x8f
 8017fa4:	f7fe fd62 	bl	8016a6c <__assert_func>
 8017fa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017fac:	6006      	str	r6, [r0, #0]
 8017fae:	60c6      	str	r6, [r0, #12]
 8017fb0:	b13c      	cbz	r4, 8017fc2 <_Bfree+0x3a>
 8017fb2:	69eb      	ldr	r3, [r5, #28]
 8017fb4:	6862      	ldr	r2, [r4, #4]
 8017fb6:	68db      	ldr	r3, [r3, #12]
 8017fb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017fbc:	6021      	str	r1, [r4, #0]
 8017fbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017fc2:	bd70      	pop	{r4, r5, r6, pc}
 8017fc4:	0801ce8a 	.word	0x0801ce8a
 8017fc8:	0801d015 	.word	0x0801d015

08017fcc <__multadd>:
 8017fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017fd0:	690d      	ldr	r5, [r1, #16]
 8017fd2:	4607      	mov	r7, r0
 8017fd4:	460c      	mov	r4, r1
 8017fd6:	461e      	mov	r6, r3
 8017fd8:	f101 0c14 	add.w	ip, r1, #20
 8017fdc:	2000      	movs	r0, #0
 8017fde:	f8dc 3000 	ldr.w	r3, [ip]
 8017fe2:	b299      	uxth	r1, r3
 8017fe4:	fb02 6101 	mla	r1, r2, r1, r6
 8017fe8:	0c1e      	lsrs	r6, r3, #16
 8017fea:	0c0b      	lsrs	r3, r1, #16
 8017fec:	fb02 3306 	mla	r3, r2, r6, r3
 8017ff0:	b289      	uxth	r1, r1
 8017ff2:	3001      	adds	r0, #1
 8017ff4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017ff8:	4285      	cmp	r5, r0
 8017ffa:	f84c 1b04 	str.w	r1, [ip], #4
 8017ffe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8018002:	dcec      	bgt.n	8017fde <__multadd+0x12>
 8018004:	b30e      	cbz	r6, 801804a <__multadd+0x7e>
 8018006:	68a3      	ldr	r3, [r4, #8]
 8018008:	42ab      	cmp	r3, r5
 801800a:	dc19      	bgt.n	8018040 <__multadd+0x74>
 801800c:	6861      	ldr	r1, [r4, #4]
 801800e:	4638      	mov	r0, r7
 8018010:	3101      	adds	r1, #1
 8018012:	f7ff ff79 	bl	8017f08 <_Balloc>
 8018016:	4680      	mov	r8, r0
 8018018:	b928      	cbnz	r0, 8018026 <__multadd+0x5a>
 801801a:	4602      	mov	r2, r0
 801801c:	4b0c      	ldr	r3, [pc, #48]	; (8018050 <__multadd+0x84>)
 801801e:	480d      	ldr	r0, [pc, #52]	; (8018054 <__multadd+0x88>)
 8018020:	21ba      	movs	r1, #186	; 0xba
 8018022:	f7fe fd23 	bl	8016a6c <__assert_func>
 8018026:	6922      	ldr	r2, [r4, #16]
 8018028:	3202      	adds	r2, #2
 801802a:	f104 010c 	add.w	r1, r4, #12
 801802e:	0092      	lsls	r2, r2, #2
 8018030:	300c      	adds	r0, #12
 8018032:	f7fe fcfe 	bl	8016a32 <memcpy>
 8018036:	4621      	mov	r1, r4
 8018038:	4638      	mov	r0, r7
 801803a:	f7ff ffa5 	bl	8017f88 <_Bfree>
 801803e:	4644      	mov	r4, r8
 8018040:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018044:	3501      	adds	r5, #1
 8018046:	615e      	str	r6, [r3, #20]
 8018048:	6125      	str	r5, [r4, #16]
 801804a:	4620      	mov	r0, r4
 801804c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018050:	0801cfa4 	.word	0x0801cfa4
 8018054:	0801d015 	.word	0x0801d015

08018058 <__s2b>:
 8018058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801805c:	460c      	mov	r4, r1
 801805e:	4615      	mov	r5, r2
 8018060:	461f      	mov	r7, r3
 8018062:	2209      	movs	r2, #9
 8018064:	3308      	adds	r3, #8
 8018066:	4606      	mov	r6, r0
 8018068:	fb93 f3f2 	sdiv	r3, r3, r2
 801806c:	2100      	movs	r1, #0
 801806e:	2201      	movs	r2, #1
 8018070:	429a      	cmp	r2, r3
 8018072:	db09      	blt.n	8018088 <__s2b+0x30>
 8018074:	4630      	mov	r0, r6
 8018076:	f7ff ff47 	bl	8017f08 <_Balloc>
 801807a:	b940      	cbnz	r0, 801808e <__s2b+0x36>
 801807c:	4602      	mov	r2, r0
 801807e:	4b19      	ldr	r3, [pc, #100]	; (80180e4 <__s2b+0x8c>)
 8018080:	4819      	ldr	r0, [pc, #100]	; (80180e8 <__s2b+0x90>)
 8018082:	21d3      	movs	r1, #211	; 0xd3
 8018084:	f7fe fcf2 	bl	8016a6c <__assert_func>
 8018088:	0052      	lsls	r2, r2, #1
 801808a:	3101      	adds	r1, #1
 801808c:	e7f0      	b.n	8018070 <__s2b+0x18>
 801808e:	9b08      	ldr	r3, [sp, #32]
 8018090:	6143      	str	r3, [r0, #20]
 8018092:	2d09      	cmp	r5, #9
 8018094:	f04f 0301 	mov.w	r3, #1
 8018098:	6103      	str	r3, [r0, #16]
 801809a:	dd16      	ble.n	80180ca <__s2b+0x72>
 801809c:	f104 0909 	add.w	r9, r4, #9
 80180a0:	46c8      	mov	r8, r9
 80180a2:	442c      	add	r4, r5
 80180a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80180a8:	4601      	mov	r1, r0
 80180aa:	3b30      	subs	r3, #48	; 0x30
 80180ac:	220a      	movs	r2, #10
 80180ae:	4630      	mov	r0, r6
 80180b0:	f7ff ff8c 	bl	8017fcc <__multadd>
 80180b4:	45a0      	cmp	r8, r4
 80180b6:	d1f5      	bne.n	80180a4 <__s2b+0x4c>
 80180b8:	f1a5 0408 	sub.w	r4, r5, #8
 80180bc:	444c      	add	r4, r9
 80180be:	1b2d      	subs	r5, r5, r4
 80180c0:	1963      	adds	r3, r4, r5
 80180c2:	42bb      	cmp	r3, r7
 80180c4:	db04      	blt.n	80180d0 <__s2b+0x78>
 80180c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80180ca:	340a      	adds	r4, #10
 80180cc:	2509      	movs	r5, #9
 80180ce:	e7f6      	b.n	80180be <__s2b+0x66>
 80180d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80180d4:	4601      	mov	r1, r0
 80180d6:	3b30      	subs	r3, #48	; 0x30
 80180d8:	220a      	movs	r2, #10
 80180da:	4630      	mov	r0, r6
 80180dc:	f7ff ff76 	bl	8017fcc <__multadd>
 80180e0:	e7ee      	b.n	80180c0 <__s2b+0x68>
 80180e2:	bf00      	nop
 80180e4:	0801cfa4 	.word	0x0801cfa4
 80180e8:	0801d015 	.word	0x0801d015

080180ec <__hi0bits>:
 80180ec:	0c03      	lsrs	r3, r0, #16
 80180ee:	041b      	lsls	r3, r3, #16
 80180f0:	b9d3      	cbnz	r3, 8018128 <__hi0bits+0x3c>
 80180f2:	0400      	lsls	r0, r0, #16
 80180f4:	2310      	movs	r3, #16
 80180f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80180fa:	bf04      	itt	eq
 80180fc:	0200      	lsleq	r0, r0, #8
 80180fe:	3308      	addeq	r3, #8
 8018100:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8018104:	bf04      	itt	eq
 8018106:	0100      	lsleq	r0, r0, #4
 8018108:	3304      	addeq	r3, #4
 801810a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801810e:	bf04      	itt	eq
 8018110:	0080      	lsleq	r0, r0, #2
 8018112:	3302      	addeq	r3, #2
 8018114:	2800      	cmp	r0, #0
 8018116:	db05      	blt.n	8018124 <__hi0bits+0x38>
 8018118:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801811c:	f103 0301 	add.w	r3, r3, #1
 8018120:	bf08      	it	eq
 8018122:	2320      	moveq	r3, #32
 8018124:	4618      	mov	r0, r3
 8018126:	4770      	bx	lr
 8018128:	2300      	movs	r3, #0
 801812a:	e7e4      	b.n	80180f6 <__hi0bits+0xa>

0801812c <__lo0bits>:
 801812c:	6803      	ldr	r3, [r0, #0]
 801812e:	f013 0207 	ands.w	r2, r3, #7
 8018132:	d00c      	beq.n	801814e <__lo0bits+0x22>
 8018134:	07d9      	lsls	r1, r3, #31
 8018136:	d422      	bmi.n	801817e <__lo0bits+0x52>
 8018138:	079a      	lsls	r2, r3, #30
 801813a:	bf49      	itett	mi
 801813c:	085b      	lsrmi	r3, r3, #1
 801813e:	089b      	lsrpl	r3, r3, #2
 8018140:	6003      	strmi	r3, [r0, #0]
 8018142:	2201      	movmi	r2, #1
 8018144:	bf5c      	itt	pl
 8018146:	6003      	strpl	r3, [r0, #0]
 8018148:	2202      	movpl	r2, #2
 801814a:	4610      	mov	r0, r2
 801814c:	4770      	bx	lr
 801814e:	b299      	uxth	r1, r3
 8018150:	b909      	cbnz	r1, 8018156 <__lo0bits+0x2a>
 8018152:	0c1b      	lsrs	r3, r3, #16
 8018154:	2210      	movs	r2, #16
 8018156:	b2d9      	uxtb	r1, r3
 8018158:	b909      	cbnz	r1, 801815e <__lo0bits+0x32>
 801815a:	3208      	adds	r2, #8
 801815c:	0a1b      	lsrs	r3, r3, #8
 801815e:	0719      	lsls	r1, r3, #28
 8018160:	bf04      	itt	eq
 8018162:	091b      	lsreq	r3, r3, #4
 8018164:	3204      	addeq	r2, #4
 8018166:	0799      	lsls	r1, r3, #30
 8018168:	bf04      	itt	eq
 801816a:	089b      	lsreq	r3, r3, #2
 801816c:	3202      	addeq	r2, #2
 801816e:	07d9      	lsls	r1, r3, #31
 8018170:	d403      	bmi.n	801817a <__lo0bits+0x4e>
 8018172:	085b      	lsrs	r3, r3, #1
 8018174:	f102 0201 	add.w	r2, r2, #1
 8018178:	d003      	beq.n	8018182 <__lo0bits+0x56>
 801817a:	6003      	str	r3, [r0, #0]
 801817c:	e7e5      	b.n	801814a <__lo0bits+0x1e>
 801817e:	2200      	movs	r2, #0
 8018180:	e7e3      	b.n	801814a <__lo0bits+0x1e>
 8018182:	2220      	movs	r2, #32
 8018184:	e7e1      	b.n	801814a <__lo0bits+0x1e>
	...

08018188 <__i2b>:
 8018188:	b510      	push	{r4, lr}
 801818a:	460c      	mov	r4, r1
 801818c:	2101      	movs	r1, #1
 801818e:	f7ff febb 	bl	8017f08 <_Balloc>
 8018192:	4602      	mov	r2, r0
 8018194:	b928      	cbnz	r0, 80181a2 <__i2b+0x1a>
 8018196:	4b05      	ldr	r3, [pc, #20]	; (80181ac <__i2b+0x24>)
 8018198:	4805      	ldr	r0, [pc, #20]	; (80181b0 <__i2b+0x28>)
 801819a:	f240 1145 	movw	r1, #325	; 0x145
 801819e:	f7fe fc65 	bl	8016a6c <__assert_func>
 80181a2:	2301      	movs	r3, #1
 80181a4:	6144      	str	r4, [r0, #20]
 80181a6:	6103      	str	r3, [r0, #16]
 80181a8:	bd10      	pop	{r4, pc}
 80181aa:	bf00      	nop
 80181ac:	0801cfa4 	.word	0x0801cfa4
 80181b0:	0801d015 	.word	0x0801d015

080181b4 <__multiply>:
 80181b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181b8:	4691      	mov	r9, r2
 80181ba:	690a      	ldr	r2, [r1, #16]
 80181bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80181c0:	429a      	cmp	r2, r3
 80181c2:	bfb8      	it	lt
 80181c4:	460b      	movlt	r3, r1
 80181c6:	460c      	mov	r4, r1
 80181c8:	bfbc      	itt	lt
 80181ca:	464c      	movlt	r4, r9
 80181cc:	4699      	movlt	r9, r3
 80181ce:	6927      	ldr	r7, [r4, #16]
 80181d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80181d4:	68a3      	ldr	r3, [r4, #8]
 80181d6:	6861      	ldr	r1, [r4, #4]
 80181d8:	eb07 060a 	add.w	r6, r7, sl
 80181dc:	42b3      	cmp	r3, r6
 80181de:	b085      	sub	sp, #20
 80181e0:	bfb8      	it	lt
 80181e2:	3101      	addlt	r1, #1
 80181e4:	f7ff fe90 	bl	8017f08 <_Balloc>
 80181e8:	b930      	cbnz	r0, 80181f8 <__multiply+0x44>
 80181ea:	4602      	mov	r2, r0
 80181ec:	4b44      	ldr	r3, [pc, #272]	; (8018300 <__multiply+0x14c>)
 80181ee:	4845      	ldr	r0, [pc, #276]	; (8018304 <__multiply+0x150>)
 80181f0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80181f4:	f7fe fc3a 	bl	8016a6c <__assert_func>
 80181f8:	f100 0514 	add.w	r5, r0, #20
 80181fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8018200:	462b      	mov	r3, r5
 8018202:	2200      	movs	r2, #0
 8018204:	4543      	cmp	r3, r8
 8018206:	d321      	bcc.n	801824c <__multiply+0x98>
 8018208:	f104 0314 	add.w	r3, r4, #20
 801820c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8018210:	f109 0314 	add.w	r3, r9, #20
 8018214:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8018218:	9202      	str	r2, [sp, #8]
 801821a:	1b3a      	subs	r2, r7, r4
 801821c:	3a15      	subs	r2, #21
 801821e:	f022 0203 	bic.w	r2, r2, #3
 8018222:	3204      	adds	r2, #4
 8018224:	f104 0115 	add.w	r1, r4, #21
 8018228:	428f      	cmp	r7, r1
 801822a:	bf38      	it	cc
 801822c:	2204      	movcc	r2, #4
 801822e:	9201      	str	r2, [sp, #4]
 8018230:	9a02      	ldr	r2, [sp, #8]
 8018232:	9303      	str	r3, [sp, #12]
 8018234:	429a      	cmp	r2, r3
 8018236:	d80c      	bhi.n	8018252 <__multiply+0x9e>
 8018238:	2e00      	cmp	r6, #0
 801823a:	dd03      	ble.n	8018244 <__multiply+0x90>
 801823c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8018240:	2b00      	cmp	r3, #0
 8018242:	d05b      	beq.n	80182fc <__multiply+0x148>
 8018244:	6106      	str	r6, [r0, #16]
 8018246:	b005      	add	sp, #20
 8018248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801824c:	f843 2b04 	str.w	r2, [r3], #4
 8018250:	e7d8      	b.n	8018204 <__multiply+0x50>
 8018252:	f8b3 a000 	ldrh.w	sl, [r3]
 8018256:	f1ba 0f00 	cmp.w	sl, #0
 801825a:	d024      	beq.n	80182a6 <__multiply+0xf2>
 801825c:	f104 0e14 	add.w	lr, r4, #20
 8018260:	46a9      	mov	r9, r5
 8018262:	f04f 0c00 	mov.w	ip, #0
 8018266:	f85e 2b04 	ldr.w	r2, [lr], #4
 801826a:	f8d9 1000 	ldr.w	r1, [r9]
 801826e:	fa1f fb82 	uxth.w	fp, r2
 8018272:	b289      	uxth	r1, r1
 8018274:	fb0a 110b 	mla	r1, sl, fp, r1
 8018278:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801827c:	f8d9 2000 	ldr.w	r2, [r9]
 8018280:	4461      	add	r1, ip
 8018282:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8018286:	fb0a c20b 	mla	r2, sl, fp, ip
 801828a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801828e:	b289      	uxth	r1, r1
 8018290:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018294:	4577      	cmp	r7, lr
 8018296:	f849 1b04 	str.w	r1, [r9], #4
 801829a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801829e:	d8e2      	bhi.n	8018266 <__multiply+0xb2>
 80182a0:	9a01      	ldr	r2, [sp, #4]
 80182a2:	f845 c002 	str.w	ip, [r5, r2]
 80182a6:	9a03      	ldr	r2, [sp, #12]
 80182a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80182ac:	3304      	adds	r3, #4
 80182ae:	f1b9 0f00 	cmp.w	r9, #0
 80182b2:	d021      	beq.n	80182f8 <__multiply+0x144>
 80182b4:	6829      	ldr	r1, [r5, #0]
 80182b6:	f104 0c14 	add.w	ip, r4, #20
 80182ba:	46ae      	mov	lr, r5
 80182bc:	f04f 0a00 	mov.w	sl, #0
 80182c0:	f8bc b000 	ldrh.w	fp, [ip]
 80182c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80182c8:	fb09 220b 	mla	r2, r9, fp, r2
 80182cc:	4452      	add	r2, sl
 80182ce:	b289      	uxth	r1, r1
 80182d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80182d4:	f84e 1b04 	str.w	r1, [lr], #4
 80182d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80182dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80182e0:	f8be 1000 	ldrh.w	r1, [lr]
 80182e4:	fb09 110a 	mla	r1, r9, sl, r1
 80182e8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80182ec:	4567      	cmp	r7, ip
 80182ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80182f2:	d8e5      	bhi.n	80182c0 <__multiply+0x10c>
 80182f4:	9a01      	ldr	r2, [sp, #4]
 80182f6:	50a9      	str	r1, [r5, r2]
 80182f8:	3504      	adds	r5, #4
 80182fa:	e799      	b.n	8018230 <__multiply+0x7c>
 80182fc:	3e01      	subs	r6, #1
 80182fe:	e79b      	b.n	8018238 <__multiply+0x84>
 8018300:	0801cfa4 	.word	0x0801cfa4
 8018304:	0801d015 	.word	0x0801d015

08018308 <__pow5mult>:
 8018308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801830c:	4615      	mov	r5, r2
 801830e:	f012 0203 	ands.w	r2, r2, #3
 8018312:	4606      	mov	r6, r0
 8018314:	460f      	mov	r7, r1
 8018316:	d007      	beq.n	8018328 <__pow5mult+0x20>
 8018318:	4c25      	ldr	r4, [pc, #148]	; (80183b0 <__pow5mult+0xa8>)
 801831a:	3a01      	subs	r2, #1
 801831c:	2300      	movs	r3, #0
 801831e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018322:	f7ff fe53 	bl	8017fcc <__multadd>
 8018326:	4607      	mov	r7, r0
 8018328:	10ad      	asrs	r5, r5, #2
 801832a:	d03d      	beq.n	80183a8 <__pow5mult+0xa0>
 801832c:	69f4      	ldr	r4, [r6, #28]
 801832e:	b97c      	cbnz	r4, 8018350 <__pow5mult+0x48>
 8018330:	2010      	movs	r0, #16
 8018332:	f7fc fad1 	bl	80148d8 <malloc>
 8018336:	4602      	mov	r2, r0
 8018338:	61f0      	str	r0, [r6, #28]
 801833a:	b928      	cbnz	r0, 8018348 <__pow5mult+0x40>
 801833c:	4b1d      	ldr	r3, [pc, #116]	; (80183b4 <__pow5mult+0xac>)
 801833e:	481e      	ldr	r0, [pc, #120]	; (80183b8 <__pow5mult+0xb0>)
 8018340:	f240 11b3 	movw	r1, #435	; 0x1b3
 8018344:	f7fe fb92 	bl	8016a6c <__assert_func>
 8018348:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801834c:	6004      	str	r4, [r0, #0]
 801834e:	60c4      	str	r4, [r0, #12]
 8018350:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8018354:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018358:	b94c      	cbnz	r4, 801836e <__pow5mult+0x66>
 801835a:	f240 2171 	movw	r1, #625	; 0x271
 801835e:	4630      	mov	r0, r6
 8018360:	f7ff ff12 	bl	8018188 <__i2b>
 8018364:	2300      	movs	r3, #0
 8018366:	f8c8 0008 	str.w	r0, [r8, #8]
 801836a:	4604      	mov	r4, r0
 801836c:	6003      	str	r3, [r0, #0]
 801836e:	f04f 0900 	mov.w	r9, #0
 8018372:	07eb      	lsls	r3, r5, #31
 8018374:	d50a      	bpl.n	801838c <__pow5mult+0x84>
 8018376:	4639      	mov	r1, r7
 8018378:	4622      	mov	r2, r4
 801837a:	4630      	mov	r0, r6
 801837c:	f7ff ff1a 	bl	80181b4 <__multiply>
 8018380:	4639      	mov	r1, r7
 8018382:	4680      	mov	r8, r0
 8018384:	4630      	mov	r0, r6
 8018386:	f7ff fdff 	bl	8017f88 <_Bfree>
 801838a:	4647      	mov	r7, r8
 801838c:	106d      	asrs	r5, r5, #1
 801838e:	d00b      	beq.n	80183a8 <__pow5mult+0xa0>
 8018390:	6820      	ldr	r0, [r4, #0]
 8018392:	b938      	cbnz	r0, 80183a4 <__pow5mult+0x9c>
 8018394:	4622      	mov	r2, r4
 8018396:	4621      	mov	r1, r4
 8018398:	4630      	mov	r0, r6
 801839a:	f7ff ff0b 	bl	80181b4 <__multiply>
 801839e:	6020      	str	r0, [r4, #0]
 80183a0:	f8c0 9000 	str.w	r9, [r0]
 80183a4:	4604      	mov	r4, r0
 80183a6:	e7e4      	b.n	8018372 <__pow5mult+0x6a>
 80183a8:	4638      	mov	r0, r7
 80183aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80183ae:	bf00      	nop
 80183b0:	0801d160 	.word	0x0801d160
 80183b4:	0801ce8a 	.word	0x0801ce8a
 80183b8:	0801d015 	.word	0x0801d015

080183bc <__lshift>:
 80183bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80183c0:	460c      	mov	r4, r1
 80183c2:	6849      	ldr	r1, [r1, #4]
 80183c4:	6923      	ldr	r3, [r4, #16]
 80183c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80183ca:	68a3      	ldr	r3, [r4, #8]
 80183cc:	4607      	mov	r7, r0
 80183ce:	4691      	mov	r9, r2
 80183d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80183d4:	f108 0601 	add.w	r6, r8, #1
 80183d8:	42b3      	cmp	r3, r6
 80183da:	db0b      	blt.n	80183f4 <__lshift+0x38>
 80183dc:	4638      	mov	r0, r7
 80183de:	f7ff fd93 	bl	8017f08 <_Balloc>
 80183e2:	4605      	mov	r5, r0
 80183e4:	b948      	cbnz	r0, 80183fa <__lshift+0x3e>
 80183e6:	4602      	mov	r2, r0
 80183e8:	4b28      	ldr	r3, [pc, #160]	; (801848c <__lshift+0xd0>)
 80183ea:	4829      	ldr	r0, [pc, #164]	; (8018490 <__lshift+0xd4>)
 80183ec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80183f0:	f7fe fb3c 	bl	8016a6c <__assert_func>
 80183f4:	3101      	adds	r1, #1
 80183f6:	005b      	lsls	r3, r3, #1
 80183f8:	e7ee      	b.n	80183d8 <__lshift+0x1c>
 80183fa:	2300      	movs	r3, #0
 80183fc:	f100 0114 	add.w	r1, r0, #20
 8018400:	f100 0210 	add.w	r2, r0, #16
 8018404:	4618      	mov	r0, r3
 8018406:	4553      	cmp	r3, sl
 8018408:	db33      	blt.n	8018472 <__lshift+0xb6>
 801840a:	6920      	ldr	r0, [r4, #16]
 801840c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018410:	f104 0314 	add.w	r3, r4, #20
 8018414:	f019 091f 	ands.w	r9, r9, #31
 8018418:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801841c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018420:	d02b      	beq.n	801847a <__lshift+0xbe>
 8018422:	f1c9 0e20 	rsb	lr, r9, #32
 8018426:	468a      	mov	sl, r1
 8018428:	2200      	movs	r2, #0
 801842a:	6818      	ldr	r0, [r3, #0]
 801842c:	fa00 f009 	lsl.w	r0, r0, r9
 8018430:	4310      	orrs	r0, r2
 8018432:	f84a 0b04 	str.w	r0, [sl], #4
 8018436:	f853 2b04 	ldr.w	r2, [r3], #4
 801843a:	459c      	cmp	ip, r3
 801843c:	fa22 f20e 	lsr.w	r2, r2, lr
 8018440:	d8f3      	bhi.n	801842a <__lshift+0x6e>
 8018442:	ebac 0304 	sub.w	r3, ip, r4
 8018446:	3b15      	subs	r3, #21
 8018448:	f023 0303 	bic.w	r3, r3, #3
 801844c:	3304      	adds	r3, #4
 801844e:	f104 0015 	add.w	r0, r4, #21
 8018452:	4584      	cmp	ip, r0
 8018454:	bf38      	it	cc
 8018456:	2304      	movcc	r3, #4
 8018458:	50ca      	str	r2, [r1, r3]
 801845a:	b10a      	cbz	r2, 8018460 <__lshift+0xa4>
 801845c:	f108 0602 	add.w	r6, r8, #2
 8018460:	3e01      	subs	r6, #1
 8018462:	4638      	mov	r0, r7
 8018464:	612e      	str	r6, [r5, #16]
 8018466:	4621      	mov	r1, r4
 8018468:	f7ff fd8e 	bl	8017f88 <_Bfree>
 801846c:	4628      	mov	r0, r5
 801846e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018472:	f842 0f04 	str.w	r0, [r2, #4]!
 8018476:	3301      	adds	r3, #1
 8018478:	e7c5      	b.n	8018406 <__lshift+0x4a>
 801847a:	3904      	subs	r1, #4
 801847c:	f853 2b04 	ldr.w	r2, [r3], #4
 8018480:	f841 2f04 	str.w	r2, [r1, #4]!
 8018484:	459c      	cmp	ip, r3
 8018486:	d8f9      	bhi.n	801847c <__lshift+0xc0>
 8018488:	e7ea      	b.n	8018460 <__lshift+0xa4>
 801848a:	bf00      	nop
 801848c:	0801cfa4 	.word	0x0801cfa4
 8018490:	0801d015 	.word	0x0801d015

08018494 <__mcmp>:
 8018494:	b530      	push	{r4, r5, lr}
 8018496:	6902      	ldr	r2, [r0, #16]
 8018498:	690c      	ldr	r4, [r1, #16]
 801849a:	1b12      	subs	r2, r2, r4
 801849c:	d10e      	bne.n	80184bc <__mcmp+0x28>
 801849e:	f100 0314 	add.w	r3, r0, #20
 80184a2:	3114      	adds	r1, #20
 80184a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80184a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80184ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80184b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80184b4:	42a5      	cmp	r5, r4
 80184b6:	d003      	beq.n	80184c0 <__mcmp+0x2c>
 80184b8:	d305      	bcc.n	80184c6 <__mcmp+0x32>
 80184ba:	2201      	movs	r2, #1
 80184bc:	4610      	mov	r0, r2
 80184be:	bd30      	pop	{r4, r5, pc}
 80184c0:	4283      	cmp	r3, r0
 80184c2:	d3f3      	bcc.n	80184ac <__mcmp+0x18>
 80184c4:	e7fa      	b.n	80184bc <__mcmp+0x28>
 80184c6:	f04f 32ff 	mov.w	r2, #4294967295
 80184ca:	e7f7      	b.n	80184bc <__mcmp+0x28>

080184cc <__mdiff>:
 80184cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184d0:	460c      	mov	r4, r1
 80184d2:	4606      	mov	r6, r0
 80184d4:	4611      	mov	r1, r2
 80184d6:	4620      	mov	r0, r4
 80184d8:	4690      	mov	r8, r2
 80184da:	f7ff ffdb 	bl	8018494 <__mcmp>
 80184de:	1e05      	subs	r5, r0, #0
 80184e0:	d110      	bne.n	8018504 <__mdiff+0x38>
 80184e2:	4629      	mov	r1, r5
 80184e4:	4630      	mov	r0, r6
 80184e6:	f7ff fd0f 	bl	8017f08 <_Balloc>
 80184ea:	b930      	cbnz	r0, 80184fa <__mdiff+0x2e>
 80184ec:	4b3a      	ldr	r3, [pc, #232]	; (80185d8 <__mdiff+0x10c>)
 80184ee:	4602      	mov	r2, r0
 80184f0:	f240 2137 	movw	r1, #567	; 0x237
 80184f4:	4839      	ldr	r0, [pc, #228]	; (80185dc <__mdiff+0x110>)
 80184f6:	f7fe fab9 	bl	8016a6c <__assert_func>
 80184fa:	2301      	movs	r3, #1
 80184fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018500:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018504:	bfa4      	itt	ge
 8018506:	4643      	movge	r3, r8
 8018508:	46a0      	movge	r8, r4
 801850a:	4630      	mov	r0, r6
 801850c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018510:	bfa6      	itte	ge
 8018512:	461c      	movge	r4, r3
 8018514:	2500      	movge	r5, #0
 8018516:	2501      	movlt	r5, #1
 8018518:	f7ff fcf6 	bl	8017f08 <_Balloc>
 801851c:	b920      	cbnz	r0, 8018528 <__mdiff+0x5c>
 801851e:	4b2e      	ldr	r3, [pc, #184]	; (80185d8 <__mdiff+0x10c>)
 8018520:	4602      	mov	r2, r0
 8018522:	f240 2145 	movw	r1, #581	; 0x245
 8018526:	e7e5      	b.n	80184f4 <__mdiff+0x28>
 8018528:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801852c:	6926      	ldr	r6, [r4, #16]
 801852e:	60c5      	str	r5, [r0, #12]
 8018530:	f104 0914 	add.w	r9, r4, #20
 8018534:	f108 0514 	add.w	r5, r8, #20
 8018538:	f100 0e14 	add.w	lr, r0, #20
 801853c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8018540:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8018544:	f108 0210 	add.w	r2, r8, #16
 8018548:	46f2      	mov	sl, lr
 801854a:	2100      	movs	r1, #0
 801854c:	f859 3b04 	ldr.w	r3, [r9], #4
 8018550:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8018554:	fa11 f88b 	uxtah	r8, r1, fp
 8018558:	b299      	uxth	r1, r3
 801855a:	0c1b      	lsrs	r3, r3, #16
 801855c:	eba8 0801 	sub.w	r8, r8, r1
 8018560:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8018564:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8018568:	fa1f f888 	uxth.w	r8, r8
 801856c:	1419      	asrs	r1, r3, #16
 801856e:	454e      	cmp	r6, r9
 8018570:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8018574:	f84a 3b04 	str.w	r3, [sl], #4
 8018578:	d8e8      	bhi.n	801854c <__mdiff+0x80>
 801857a:	1b33      	subs	r3, r6, r4
 801857c:	3b15      	subs	r3, #21
 801857e:	f023 0303 	bic.w	r3, r3, #3
 8018582:	3304      	adds	r3, #4
 8018584:	3415      	adds	r4, #21
 8018586:	42a6      	cmp	r6, r4
 8018588:	bf38      	it	cc
 801858a:	2304      	movcc	r3, #4
 801858c:	441d      	add	r5, r3
 801858e:	4473      	add	r3, lr
 8018590:	469e      	mov	lr, r3
 8018592:	462e      	mov	r6, r5
 8018594:	4566      	cmp	r6, ip
 8018596:	d30e      	bcc.n	80185b6 <__mdiff+0xea>
 8018598:	f10c 0203 	add.w	r2, ip, #3
 801859c:	1b52      	subs	r2, r2, r5
 801859e:	f022 0203 	bic.w	r2, r2, #3
 80185a2:	3d03      	subs	r5, #3
 80185a4:	45ac      	cmp	ip, r5
 80185a6:	bf38      	it	cc
 80185a8:	2200      	movcc	r2, #0
 80185aa:	4413      	add	r3, r2
 80185ac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80185b0:	b17a      	cbz	r2, 80185d2 <__mdiff+0x106>
 80185b2:	6107      	str	r7, [r0, #16]
 80185b4:	e7a4      	b.n	8018500 <__mdiff+0x34>
 80185b6:	f856 8b04 	ldr.w	r8, [r6], #4
 80185ba:	fa11 f288 	uxtah	r2, r1, r8
 80185be:	1414      	asrs	r4, r2, #16
 80185c0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80185c4:	b292      	uxth	r2, r2
 80185c6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80185ca:	f84e 2b04 	str.w	r2, [lr], #4
 80185ce:	1421      	asrs	r1, r4, #16
 80185d0:	e7e0      	b.n	8018594 <__mdiff+0xc8>
 80185d2:	3f01      	subs	r7, #1
 80185d4:	e7ea      	b.n	80185ac <__mdiff+0xe0>
 80185d6:	bf00      	nop
 80185d8:	0801cfa4 	.word	0x0801cfa4
 80185dc:	0801d015 	.word	0x0801d015

080185e0 <__ulp>:
 80185e0:	b082      	sub	sp, #8
 80185e2:	ed8d 0b00 	vstr	d0, [sp]
 80185e6:	9a01      	ldr	r2, [sp, #4]
 80185e8:	4b0f      	ldr	r3, [pc, #60]	; (8018628 <__ulp+0x48>)
 80185ea:	4013      	ands	r3, r2
 80185ec:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80185f0:	2b00      	cmp	r3, #0
 80185f2:	dc08      	bgt.n	8018606 <__ulp+0x26>
 80185f4:	425b      	negs	r3, r3
 80185f6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80185fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80185fe:	da04      	bge.n	801860a <__ulp+0x2a>
 8018600:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8018604:	4113      	asrs	r3, r2
 8018606:	2200      	movs	r2, #0
 8018608:	e008      	b.n	801861c <__ulp+0x3c>
 801860a:	f1a2 0314 	sub.w	r3, r2, #20
 801860e:	2b1e      	cmp	r3, #30
 8018610:	bfda      	itte	le
 8018612:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8018616:	40da      	lsrle	r2, r3
 8018618:	2201      	movgt	r2, #1
 801861a:	2300      	movs	r3, #0
 801861c:	4619      	mov	r1, r3
 801861e:	4610      	mov	r0, r2
 8018620:	ec41 0b10 	vmov	d0, r0, r1
 8018624:	b002      	add	sp, #8
 8018626:	4770      	bx	lr
 8018628:	7ff00000 	.word	0x7ff00000

0801862c <__b2d>:
 801862c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018630:	6906      	ldr	r6, [r0, #16]
 8018632:	f100 0814 	add.w	r8, r0, #20
 8018636:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801863a:	1f37      	subs	r7, r6, #4
 801863c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8018640:	4610      	mov	r0, r2
 8018642:	f7ff fd53 	bl	80180ec <__hi0bits>
 8018646:	f1c0 0320 	rsb	r3, r0, #32
 801864a:	280a      	cmp	r0, #10
 801864c:	600b      	str	r3, [r1, #0]
 801864e:	491b      	ldr	r1, [pc, #108]	; (80186bc <__b2d+0x90>)
 8018650:	dc15      	bgt.n	801867e <__b2d+0x52>
 8018652:	f1c0 0c0b 	rsb	ip, r0, #11
 8018656:	fa22 f30c 	lsr.w	r3, r2, ip
 801865a:	45b8      	cmp	r8, r7
 801865c:	ea43 0501 	orr.w	r5, r3, r1
 8018660:	bf34      	ite	cc
 8018662:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018666:	2300      	movcs	r3, #0
 8018668:	3015      	adds	r0, #21
 801866a:	fa02 f000 	lsl.w	r0, r2, r0
 801866e:	fa23 f30c 	lsr.w	r3, r3, ip
 8018672:	4303      	orrs	r3, r0
 8018674:	461c      	mov	r4, r3
 8018676:	ec45 4b10 	vmov	d0, r4, r5
 801867a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801867e:	45b8      	cmp	r8, r7
 8018680:	bf3a      	itte	cc
 8018682:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018686:	f1a6 0708 	subcc.w	r7, r6, #8
 801868a:	2300      	movcs	r3, #0
 801868c:	380b      	subs	r0, #11
 801868e:	d012      	beq.n	80186b6 <__b2d+0x8a>
 8018690:	f1c0 0120 	rsb	r1, r0, #32
 8018694:	fa23 f401 	lsr.w	r4, r3, r1
 8018698:	4082      	lsls	r2, r0
 801869a:	4322      	orrs	r2, r4
 801869c:	4547      	cmp	r7, r8
 801869e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80186a2:	bf8c      	ite	hi
 80186a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80186a8:	2200      	movls	r2, #0
 80186aa:	4083      	lsls	r3, r0
 80186ac:	40ca      	lsrs	r2, r1
 80186ae:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80186b2:	4313      	orrs	r3, r2
 80186b4:	e7de      	b.n	8018674 <__b2d+0x48>
 80186b6:	ea42 0501 	orr.w	r5, r2, r1
 80186ba:	e7db      	b.n	8018674 <__b2d+0x48>
 80186bc:	3ff00000 	.word	0x3ff00000

080186c0 <__d2b>:
 80186c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80186c4:	460f      	mov	r7, r1
 80186c6:	2101      	movs	r1, #1
 80186c8:	ec59 8b10 	vmov	r8, r9, d0
 80186cc:	4616      	mov	r6, r2
 80186ce:	f7ff fc1b 	bl	8017f08 <_Balloc>
 80186d2:	4604      	mov	r4, r0
 80186d4:	b930      	cbnz	r0, 80186e4 <__d2b+0x24>
 80186d6:	4602      	mov	r2, r0
 80186d8:	4b24      	ldr	r3, [pc, #144]	; (801876c <__d2b+0xac>)
 80186da:	4825      	ldr	r0, [pc, #148]	; (8018770 <__d2b+0xb0>)
 80186dc:	f240 310f 	movw	r1, #783	; 0x30f
 80186e0:	f7fe f9c4 	bl	8016a6c <__assert_func>
 80186e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80186e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80186ec:	bb2d      	cbnz	r5, 801873a <__d2b+0x7a>
 80186ee:	9301      	str	r3, [sp, #4]
 80186f0:	f1b8 0300 	subs.w	r3, r8, #0
 80186f4:	d026      	beq.n	8018744 <__d2b+0x84>
 80186f6:	4668      	mov	r0, sp
 80186f8:	9300      	str	r3, [sp, #0]
 80186fa:	f7ff fd17 	bl	801812c <__lo0bits>
 80186fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8018702:	b1e8      	cbz	r0, 8018740 <__d2b+0x80>
 8018704:	f1c0 0320 	rsb	r3, r0, #32
 8018708:	fa02 f303 	lsl.w	r3, r2, r3
 801870c:	430b      	orrs	r3, r1
 801870e:	40c2      	lsrs	r2, r0
 8018710:	6163      	str	r3, [r4, #20]
 8018712:	9201      	str	r2, [sp, #4]
 8018714:	9b01      	ldr	r3, [sp, #4]
 8018716:	61a3      	str	r3, [r4, #24]
 8018718:	2b00      	cmp	r3, #0
 801871a:	bf14      	ite	ne
 801871c:	2202      	movne	r2, #2
 801871e:	2201      	moveq	r2, #1
 8018720:	6122      	str	r2, [r4, #16]
 8018722:	b1bd      	cbz	r5, 8018754 <__d2b+0x94>
 8018724:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8018728:	4405      	add	r5, r0
 801872a:	603d      	str	r5, [r7, #0]
 801872c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018730:	6030      	str	r0, [r6, #0]
 8018732:	4620      	mov	r0, r4
 8018734:	b003      	add	sp, #12
 8018736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801873a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801873e:	e7d6      	b.n	80186ee <__d2b+0x2e>
 8018740:	6161      	str	r1, [r4, #20]
 8018742:	e7e7      	b.n	8018714 <__d2b+0x54>
 8018744:	a801      	add	r0, sp, #4
 8018746:	f7ff fcf1 	bl	801812c <__lo0bits>
 801874a:	9b01      	ldr	r3, [sp, #4]
 801874c:	6163      	str	r3, [r4, #20]
 801874e:	3020      	adds	r0, #32
 8018750:	2201      	movs	r2, #1
 8018752:	e7e5      	b.n	8018720 <__d2b+0x60>
 8018754:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018758:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801875c:	6038      	str	r0, [r7, #0]
 801875e:	6918      	ldr	r0, [r3, #16]
 8018760:	f7ff fcc4 	bl	80180ec <__hi0bits>
 8018764:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018768:	e7e2      	b.n	8018730 <__d2b+0x70>
 801876a:	bf00      	nop
 801876c:	0801cfa4 	.word	0x0801cfa4
 8018770:	0801d015 	.word	0x0801d015

08018774 <__ratio>:
 8018774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018778:	4688      	mov	r8, r1
 801877a:	4669      	mov	r1, sp
 801877c:	4681      	mov	r9, r0
 801877e:	f7ff ff55 	bl	801862c <__b2d>
 8018782:	a901      	add	r1, sp, #4
 8018784:	4640      	mov	r0, r8
 8018786:	ec55 4b10 	vmov	r4, r5, d0
 801878a:	f7ff ff4f 	bl	801862c <__b2d>
 801878e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018792:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018796:	eba3 0c02 	sub.w	ip, r3, r2
 801879a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801879e:	1a9b      	subs	r3, r3, r2
 80187a0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80187a4:	ec51 0b10 	vmov	r0, r1, d0
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	bfd6      	itet	le
 80187ac:	460a      	movle	r2, r1
 80187ae:	462a      	movgt	r2, r5
 80187b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80187b4:	468b      	mov	fp, r1
 80187b6:	462f      	mov	r7, r5
 80187b8:	bfd4      	ite	le
 80187ba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80187be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80187c2:	4620      	mov	r0, r4
 80187c4:	ee10 2a10 	vmov	r2, s0
 80187c8:	465b      	mov	r3, fp
 80187ca:	4639      	mov	r1, r7
 80187cc:	f7e8 f83e 	bl	800084c <__aeabi_ddiv>
 80187d0:	ec41 0b10 	vmov	d0, r0, r1
 80187d4:	b003      	add	sp, #12
 80187d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080187da <__copybits>:
 80187da:	3901      	subs	r1, #1
 80187dc:	b570      	push	{r4, r5, r6, lr}
 80187de:	1149      	asrs	r1, r1, #5
 80187e0:	6914      	ldr	r4, [r2, #16]
 80187e2:	3101      	adds	r1, #1
 80187e4:	f102 0314 	add.w	r3, r2, #20
 80187e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80187ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80187f0:	1f05      	subs	r5, r0, #4
 80187f2:	42a3      	cmp	r3, r4
 80187f4:	d30c      	bcc.n	8018810 <__copybits+0x36>
 80187f6:	1aa3      	subs	r3, r4, r2
 80187f8:	3b11      	subs	r3, #17
 80187fa:	f023 0303 	bic.w	r3, r3, #3
 80187fe:	3211      	adds	r2, #17
 8018800:	42a2      	cmp	r2, r4
 8018802:	bf88      	it	hi
 8018804:	2300      	movhi	r3, #0
 8018806:	4418      	add	r0, r3
 8018808:	2300      	movs	r3, #0
 801880a:	4288      	cmp	r0, r1
 801880c:	d305      	bcc.n	801881a <__copybits+0x40>
 801880e:	bd70      	pop	{r4, r5, r6, pc}
 8018810:	f853 6b04 	ldr.w	r6, [r3], #4
 8018814:	f845 6f04 	str.w	r6, [r5, #4]!
 8018818:	e7eb      	b.n	80187f2 <__copybits+0x18>
 801881a:	f840 3b04 	str.w	r3, [r0], #4
 801881e:	e7f4      	b.n	801880a <__copybits+0x30>

08018820 <__any_on>:
 8018820:	f100 0214 	add.w	r2, r0, #20
 8018824:	6900      	ldr	r0, [r0, #16]
 8018826:	114b      	asrs	r3, r1, #5
 8018828:	4298      	cmp	r0, r3
 801882a:	b510      	push	{r4, lr}
 801882c:	db11      	blt.n	8018852 <__any_on+0x32>
 801882e:	dd0a      	ble.n	8018846 <__any_on+0x26>
 8018830:	f011 011f 	ands.w	r1, r1, #31
 8018834:	d007      	beq.n	8018846 <__any_on+0x26>
 8018836:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801883a:	fa24 f001 	lsr.w	r0, r4, r1
 801883e:	fa00 f101 	lsl.w	r1, r0, r1
 8018842:	428c      	cmp	r4, r1
 8018844:	d10b      	bne.n	801885e <__any_on+0x3e>
 8018846:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801884a:	4293      	cmp	r3, r2
 801884c:	d803      	bhi.n	8018856 <__any_on+0x36>
 801884e:	2000      	movs	r0, #0
 8018850:	bd10      	pop	{r4, pc}
 8018852:	4603      	mov	r3, r0
 8018854:	e7f7      	b.n	8018846 <__any_on+0x26>
 8018856:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801885a:	2900      	cmp	r1, #0
 801885c:	d0f5      	beq.n	801884a <__any_on+0x2a>
 801885e:	2001      	movs	r0, #1
 8018860:	e7f6      	b.n	8018850 <__any_on+0x30>

08018862 <__ascii_wctomb>:
 8018862:	b149      	cbz	r1, 8018878 <__ascii_wctomb+0x16>
 8018864:	2aff      	cmp	r2, #255	; 0xff
 8018866:	bf85      	ittet	hi
 8018868:	238a      	movhi	r3, #138	; 0x8a
 801886a:	6003      	strhi	r3, [r0, #0]
 801886c:	700a      	strbls	r2, [r1, #0]
 801886e:	f04f 30ff 	movhi.w	r0, #4294967295
 8018872:	bf98      	it	ls
 8018874:	2001      	movls	r0, #1
 8018876:	4770      	bx	lr
 8018878:	4608      	mov	r0, r1
 801887a:	4770      	bx	lr

0801887c <__ssputs_r>:
 801887c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018880:	688e      	ldr	r6, [r1, #8]
 8018882:	461f      	mov	r7, r3
 8018884:	42be      	cmp	r6, r7
 8018886:	680b      	ldr	r3, [r1, #0]
 8018888:	4682      	mov	sl, r0
 801888a:	460c      	mov	r4, r1
 801888c:	4690      	mov	r8, r2
 801888e:	d82c      	bhi.n	80188ea <__ssputs_r+0x6e>
 8018890:	898a      	ldrh	r2, [r1, #12]
 8018892:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018896:	d026      	beq.n	80188e6 <__ssputs_r+0x6a>
 8018898:	6965      	ldr	r5, [r4, #20]
 801889a:	6909      	ldr	r1, [r1, #16]
 801889c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80188a0:	eba3 0901 	sub.w	r9, r3, r1
 80188a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80188a8:	1c7b      	adds	r3, r7, #1
 80188aa:	444b      	add	r3, r9
 80188ac:	106d      	asrs	r5, r5, #1
 80188ae:	429d      	cmp	r5, r3
 80188b0:	bf38      	it	cc
 80188b2:	461d      	movcc	r5, r3
 80188b4:	0553      	lsls	r3, r2, #21
 80188b6:	d527      	bpl.n	8018908 <__ssputs_r+0x8c>
 80188b8:	4629      	mov	r1, r5
 80188ba:	f7fc f83d 	bl	8014938 <_malloc_r>
 80188be:	4606      	mov	r6, r0
 80188c0:	b360      	cbz	r0, 801891c <__ssputs_r+0xa0>
 80188c2:	6921      	ldr	r1, [r4, #16]
 80188c4:	464a      	mov	r2, r9
 80188c6:	f7fe f8b4 	bl	8016a32 <memcpy>
 80188ca:	89a3      	ldrh	r3, [r4, #12]
 80188cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80188d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80188d4:	81a3      	strh	r3, [r4, #12]
 80188d6:	6126      	str	r6, [r4, #16]
 80188d8:	6165      	str	r5, [r4, #20]
 80188da:	444e      	add	r6, r9
 80188dc:	eba5 0509 	sub.w	r5, r5, r9
 80188e0:	6026      	str	r6, [r4, #0]
 80188e2:	60a5      	str	r5, [r4, #8]
 80188e4:	463e      	mov	r6, r7
 80188e6:	42be      	cmp	r6, r7
 80188e8:	d900      	bls.n	80188ec <__ssputs_r+0x70>
 80188ea:	463e      	mov	r6, r7
 80188ec:	6820      	ldr	r0, [r4, #0]
 80188ee:	4632      	mov	r2, r6
 80188f0:	4641      	mov	r1, r8
 80188f2:	f000 f9db 	bl	8018cac <memmove>
 80188f6:	68a3      	ldr	r3, [r4, #8]
 80188f8:	1b9b      	subs	r3, r3, r6
 80188fa:	60a3      	str	r3, [r4, #8]
 80188fc:	6823      	ldr	r3, [r4, #0]
 80188fe:	4433      	add	r3, r6
 8018900:	6023      	str	r3, [r4, #0]
 8018902:	2000      	movs	r0, #0
 8018904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018908:	462a      	mov	r2, r5
 801890a:	f000 fa06 	bl	8018d1a <_realloc_r>
 801890e:	4606      	mov	r6, r0
 8018910:	2800      	cmp	r0, #0
 8018912:	d1e0      	bne.n	80188d6 <__ssputs_r+0x5a>
 8018914:	6921      	ldr	r1, [r4, #16]
 8018916:	4650      	mov	r0, sl
 8018918:	f7fe ff40 	bl	801779c <_free_r>
 801891c:	230c      	movs	r3, #12
 801891e:	f8ca 3000 	str.w	r3, [sl]
 8018922:	89a3      	ldrh	r3, [r4, #12]
 8018924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018928:	81a3      	strh	r3, [r4, #12]
 801892a:	f04f 30ff 	mov.w	r0, #4294967295
 801892e:	e7e9      	b.n	8018904 <__ssputs_r+0x88>

08018930 <_svfiprintf_r>:
 8018930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018934:	4698      	mov	r8, r3
 8018936:	898b      	ldrh	r3, [r1, #12]
 8018938:	061b      	lsls	r3, r3, #24
 801893a:	b09d      	sub	sp, #116	; 0x74
 801893c:	4607      	mov	r7, r0
 801893e:	460d      	mov	r5, r1
 8018940:	4614      	mov	r4, r2
 8018942:	d50e      	bpl.n	8018962 <_svfiprintf_r+0x32>
 8018944:	690b      	ldr	r3, [r1, #16]
 8018946:	b963      	cbnz	r3, 8018962 <_svfiprintf_r+0x32>
 8018948:	2140      	movs	r1, #64	; 0x40
 801894a:	f7fb fff5 	bl	8014938 <_malloc_r>
 801894e:	6028      	str	r0, [r5, #0]
 8018950:	6128      	str	r0, [r5, #16]
 8018952:	b920      	cbnz	r0, 801895e <_svfiprintf_r+0x2e>
 8018954:	230c      	movs	r3, #12
 8018956:	603b      	str	r3, [r7, #0]
 8018958:	f04f 30ff 	mov.w	r0, #4294967295
 801895c:	e0d0      	b.n	8018b00 <_svfiprintf_r+0x1d0>
 801895e:	2340      	movs	r3, #64	; 0x40
 8018960:	616b      	str	r3, [r5, #20]
 8018962:	2300      	movs	r3, #0
 8018964:	9309      	str	r3, [sp, #36]	; 0x24
 8018966:	2320      	movs	r3, #32
 8018968:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801896c:	f8cd 800c 	str.w	r8, [sp, #12]
 8018970:	2330      	movs	r3, #48	; 0x30
 8018972:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8018b18 <_svfiprintf_r+0x1e8>
 8018976:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801897a:	f04f 0901 	mov.w	r9, #1
 801897e:	4623      	mov	r3, r4
 8018980:	469a      	mov	sl, r3
 8018982:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018986:	b10a      	cbz	r2, 801898c <_svfiprintf_r+0x5c>
 8018988:	2a25      	cmp	r2, #37	; 0x25
 801898a:	d1f9      	bne.n	8018980 <_svfiprintf_r+0x50>
 801898c:	ebba 0b04 	subs.w	fp, sl, r4
 8018990:	d00b      	beq.n	80189aa <_svfiprintf_r+0x7a>
 8018992:	465b      	mov	r3, fp
 8018994:	4622      	mov	r2, r4
 8018996:	4629      	mov	r1, r5
 8018998:	4638      	mov	r0, r7
 801899a:	f7ff ff6f 	bl	801887c <__ssputs_r>
 801899e:	3001      	adds	r0, #1
 80189a0:	f000 80a9 	beq.w	8018af6 <_svfiprintf_r+0x1c6>
 80189a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80189a6:	445a      	add	r2, fp
 80189a8:	9209      	str	r2, [sp, #36]	; 0x24
 80189aa:	f89a 3000 	ldrb.w	r3, [sl]
 80189ae:	2b00      	cmp	r3, #0
 80189b0:	f000 80a1 	beq.w	8018af6 <_svfiprintf_r+0x1c6>
 80189b4:	2300      	movs	r3, #0
 80189b6:	f04f 32ff 	mov.w	r2, #4294967295
 80189ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80189be:	f10a 0a01 	add.w	sl, sl, #1
 80189c2:	9304      	str	r3, [sp, #16]
 80189c4:	9307      	str	r3, [sp, #28]
 80189c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80189ca:	931a      	str	r3, [sp, #104]	; 0x68
 80189cc:	4654      	mov	r4, sl
 80189ce:	2205      	movs	r2, #5
 80189d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80189d4:	4850      	ldr	r0, [pc, #320]	; (8018b18 <_svfiprintf_r+0x1e8>)
 80189d6:	f7e7 fbfb 	bl	80001d0 <memchr>
 80189da:	9a04      	ldr	r2, [sp, #16]
 80189dc:	b9d8      	cbnz	r0, 8018a16 <_svfiprintf_r+0xe6>
 80189de:	06d0      	lsls	r0, r2, #27
 80189e0:	bf44      	itt	mi
 80189e2:	2320      	movmi	r3, #32
 80189e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80189e8:	0711      	lsls	r1, r2, #28
 80189ea:	bf44      	itt	mi
 80189ec:	232b      	movmi	r3, #43	; 0x2b
 80189ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80189f2:	f89a 3000 	ldrb.w	r3, [sl]
 80189f6:	2b2a      	cmp	r3, #42	; 0x2a
 80189f8:	d015      	beq.n	8018a26 <_svfiprintf_r+0xf6>
 80189fa:	9a07      	ldr	r2, [sp, #28]
 80189fc:	4654      	mov	r4, sl
 80189fe:	2000      	movs	r0, #0
 8018a00:	f04f 0c0a 	mov.w	ip, #10
 8018a04:	4621      	mov	r1, r4
 8018a06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018a0a:	3b30      	subs	r3, #48	; 0x30
 8018a0c:	2b09      	cmp	r3, #9
 8018a0e:	d94d      	bls.n	8018aac <_svfiprintf_r+0x17c>
 8018a10:	b1b0      	cbz	r0, 8018a40 <_svfiprintf_r+0x110>
 8018a12:	9207      	str	r2, [sp, #28]
 8018a14:	e014      	b.n	8018a40 <_svfiprintf_r+0x110>
 8018a16:	eba0 0308 	sub.w	r3, r0, r8
 8018a1a:	fa09 f303 	lsl.w	r3, r9, r3
 8018a1e:	4313      	orrs	r3, r2
 8018a20:	9304      	str	r3, [sp, #16]
 8018a22:	46a2      	mov	sl, r4
 8018a24:	e7d2      	b.n	80189cc <_svfiprintf_r+0x9c>
 8018a26:	9b03      	ldr	r3, [sp, #12]
 8018a28:	1d19      	adds	r1, r3, #4
 8018a2a:	681b      	ldr	r3, [r3, #0]
 8018a2c:	9103      	str	r1, [sp, #12]
 8018a2e:	2b00      	cmp	r3, #0
 8018a30:	bfbb      	ittet	lt
 8018a32:	425b      	neglt	r3, r3
 8018a34:	f042 0202 	orrlt.w	r2, r2, #2
 8018a38:	9307      	strge	r3, [sp, #28]
 8018a3a:	9307      	strlt	r3, [sp, #28]
 8018a3c:	bfb8      	it	lt
 8018a3e:	9204      	strlt	r2, [sp, #16]
 8018a40:	7823      	ldrb	r3, [r4, #0]
 8018a42:	2b2e      	cmp	r3, #46	; 0x2e
 8018a44:	d10c      	bne.n	8018a60 <_svfiprintf_r+0x130>
 8018a46:	7863      	ldrb	r3, [r4, #1]
 8018a48:	2b2a      	cmp	r3, #42	; 0x2a
 8018a4a:	d134      	bne.n	8018ab6 <_svfiprintf_r+0x186>
 8018a4c:	9b03      	ldr	r3, [sp, #12]
 8018a4e:	1d1a      	adds	r2, r3, #4
 8018a50:	681b      	ldr	r3, [r3, #0]
 8018a52:	9203      	str	r2, [sp, #12]
 8018a54:	2b00      	cmp	r3, #0
 8018a56:	bfb8      	it	lt
 8018a58:	f04f 33ff 	movlt.w	r3, #4294967295
 8018a5c:	3402      	adds	r4, #2
 8018a5e:	9305      	str	r3, [sp, #20]
 8018a60:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8018b28 <_svfiprintf_r+0x1f8>
 8018a64:	7821      	ldrb	r1, [r4, #0]
 8018a66:	2203      	movs	r2, #3
 8018a68:	4650      	mov	r0, sl
 8018a6a:	f7e7 fbb1 	bl	80001d0 <memchr>
 8018a6e:	b138      	cbz	r0, 8018a80 <_svfiprintf_r+0x150>
 8018a70:	9b04      	ldr	r3, [sp, #16]
 8018a72:	eba0 000a 	sub.w	r0, r0, sl
 8018a76:	2240      	movs	r2, #64	; 0x40
 8018a78:	4082      	lsls	r2, r0
 8018a7a:	4313      	orrs	r3, r2
 8018a7c:	3401      	adds	r4, #1
 8018a7e:	9304      	str	r3, [sp, #16]
 8018a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018a84:	4825      	ldr	r0, [pc, #148]	; (8018b1c <_svfiprintf_r+0x1ec>)
 8018a86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018a8a:	2206      	movs	r2, #6
 8018a8c:	f7e7 fba0 	bl	80001d0 <memchr>
 8018a90:	2800      	cmp	r0, #0
 8018a92:	d038      	beq.n	8018b06 <_svfiprintf_r+0x1d6>
 8018a94:	4b22      	ldr	r3, [pc, #136]	; (8018b20 <_svfiprintf_r+0x1f0>)
 8018a96:	bb1b      	cbnz	r3, 8018ae0 <_svfiprintf_r+0x1b0>
 8018a98:	9b03      	ldr	r3, [sp, #12]
 8018a9a:	3307      	adds	r3, #7
 8018a9c:	f023 0307 	bic.w	r3, r3, #7
 8018aa0:	3308      	adds	r3, #8
 8018aa2:	9303      	str	r3, [sp, #12]
 8018aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018aa6:	4433      	add	r3, r6
 8018aa8:	9309      	str	r3, [sp, #36]	; 0x24
 8018aaa:	e768      	b.n	801897e <_svfiprintf_r+0x4e>
 8018aac:	fb0c 3202 	mla	r2, ip, r2, r3
 8018ab0:	460c      	mov	r4, r1
 8018ab2:	2001      	movs	r0, #1
 8018ab4:	e7a6      	b.n	8018a04 <_svfiprintf_r+0xd4>
 8018ab6:	2300      	movs	r3, #0
 8018ab8:	3401      	adds	r4, #1
 8018aba:	9305      	str	r3, [sp, #20]
 8018abc:	4619      	mov	r1, r3
 8018abe:	f04f 0c0a 	mov.w	ip, #10
 8018ac2:	4620      	mov	r0, r4
 8018ac4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018ac8:	3a30      	subs	r2, #48	; 0x30
 8018aca:	2a09      	cmp	r2, #9
 8018acc:	d903      	bls.n	8018ad6 <_svfiprintf_r+0x1a6>
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	d0c6      	beq.n	8018a60 <_svfiprintf_r+0x130>
 8018ad2:	9105      	str	r1, [sp, #20]
 8018ad4:	e7c4      	b.n	8018a60 <_svfiprintf_r+0x130>
 8018ad6:	fb0c 2101 	mla	r1, ip, r1, r2
 8018ada:	4604      	mov	r4, r0
 8018adc:	2301      	movs	r3, #1
 8018ade:	e7f0      	b.n	8018ac2 <_svfiprintf_r+0x192>
 8018ae0:	ab03      	add	r3, sp, #12
 8018ae2:	9300      	str	r3, [sp, #0]
 8018ae4:	462a      	mov	r2, r5
 8018ae6:	4b0f      	ldr	r3, [pc, #60]	; (8018b24 <_svfiprintf_r+0x1f4>)
 8018ae8:	a904      	add	r1, sp, #16
 8018aea:	4638      	mov	r0, r7
 8018aec:	f7fc ff56 	bl	801599c <_printf_float>
 8018af0:	1c42      	adds	r2, r0, #1
 8018af2:	4606      	mov	r6, r0
 8018af4:	d1d6      	bne.n	8018aa4 <_svfiprintf_r+0x174>
 8018af6:	89ab      	ldrh	r3, [r5, #12]
 8018af8:	065b      	lsls	r3, r3, #25
 8018afa:	f53f af2d 	bmi.w	8018958 <_svfiprintf_r+0x28>
 8018afe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018b00:	b01d      	add	sp, #116	; 0x74
 8018b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b06:	ab03      	add	r3, sp, #12
 8018b08:	9300      	str	r3, [sp, #0]
 8018b0a:	462a      	mov	r2, r5
 8018b0c:	4b05      	ldr	r3, [pc, #20]	; (8018b24 <_svfiprintf_r+0x1f4>)
 8018b0e:	a904      	add	r1, sp, #16
 8018b10:	4638      	mov	r0, r7
 8018b12:	f7fd f9e7 	bl	8015ee4 <_printf_i>
 8018b16:	e7eb      	b.n	8018af0 <_svfiprintf_r+0x1c0>
 8018b18:	0801d16c 	.word	0x0801d16c
 8018b1c:	0801d176 	.word	0x0801d176
 8018b20:	0801599d 	.word	0x0801599d
 8018b24:	0801887d 	.word	0x0801887d
 8018b28:	0801d172 	.word	0x0801d172

08018b2c <__sflush_r>:
 8018b2c:	898a      	ldrh	r2, [r1, #12]
 8018b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b32:	4605      	mov	r5, r0
 8018b34:	0710      	lsls	r0, r2, #28
 8018b36:	460c      	mov	r4, r1
 8018b38:	d458      	bmi.n	8018bec <__sflush_r+0xc0>
 8018b3a:	684b      	ldr	r3, [r1, #4]
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	dc05      	bgt.n	8018b4c <__sflush_r+0x20>
 8018b40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018b42:	2b00      	cmp	r3, #0
 8018b44:	dc02      	bgt.n	8018b4c <__sflush_r+0x20>
 8018b46:	2000      	movs	r0, #0
 8018b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018b4e:	2e00      	cmp	r6, #0
 8018b50:	d0f9      	beq.n	8018b46 <__sflush_r+0x1a>
 8018b52:	2300      	movs	r3, #0
 8018b54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018b58:	682f      	ldr	r7, [r5, #0]
 8018b5a:	6a21      	ldr	r1, [r4, #32]
 8018b5c:	602b      	str	r3, [r5, #0]
 8018b5e:	d032      	beq.n	8018bc6 <__sflush_r+0x9a>
 8018b60:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018b62:	89a3      	ldrh	r3, [r4, #12]
 8018b64:	075a      	lsls	r2, r3, #29
 8018b66:	d505      	bpl.n	8018b74 <__sflush_r+0x48>
 8018b68:	6863      	ldr	r3, [r4, #4]
 8018b6a:	1ac0      	subs	r0, r0, r3
 8018b6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018b6e:	b10b      	cbz	r3, 8018b74 <__sflush_r+0x48>
 8018b70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018b72:	1ac0      	subs	r0, r0, r3
 8018b74:	2300      	movs	r3, #0
 8018b76:	4602      	mov	r2, r0
 8018b78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018b7a:	6a21      	ldr	r1, [r4, #32]
 8018b7c:	4628      	mov	r0, r5
 8018b7e:	47b0      	blx	r6
 8018b80:	1c43      	adds	r3, r0, #1
 8018b82:	89a3      	ldrh	r3, [r4, #12]
 8018b84:	d106      	bne.n	8018b94 <__sflush_r+0x68>
 8018b86:	6829      	ldr	r1, [r5, #0]
 8018b88:	291d      	cmp	r1, #29
 8018b8a:	d82b      	bhi.n	8018be4 <__sflush_r+0xb8>
 8018b8c:	4a29      	ldr	r2, [pc, #164]	; (8018c34 <__sflush_r+0x108>)
 8018b8e:	410a      	asrs	r2, r1
 8018b90:	07d6      	lsls	r6, r2, #31
 8018b92:	d427      	bmi.n	8018be4 <__sflush_r+0xb8>
 8018b94:	2200      	movs	r2, #0
 8018b96:	6062      	str	r2, [r4, #4]
 8018b98:	04d9      	lsls	r1, r3, #19
 8018b9a:	6922      	ldr	r2, [r4, #16]
 8018b9c:	6022      	str	r2, [r4, #0]
 8018b9e:	d504      	bpl.n	8018baa <__sflush_r+0x7e>
 8018ba0:	1c42      	adds	r2, r0, #1
 8018ba2:	d101      	bne.n	8018ba8 <__sflush_r+0x7c>
 8018ba4:	682b      	ldr	r3, [r5, #0]
 8018ba6:	b903      	cbnz	r3, 8018baa <__sflush_r+0x7e>
 8018ba8:	6560      	str	r0, [r4, #84]	; 0x54
 8018baa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018bac:	602f      	str	r7, [r5, #0]
 8018bae:	2900      	cmp	r1, #0
 8018bb0:	d0c9      	beq.n	8018b46 <__sflush_r+0x1a>
 8018bb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018bb6:	4299      	cmp	r1, r3
 8018bb8:	d002      	beq.n	8018bc0 <__sflush_r+0x94>
 8018bba:	4628      	mov	r0, r5
 8018bbc:	f7fe fdee 	bl	801779c <_free_r>
 8018bc0:	2000      	movs	r0, #0
 8018bc2:	6360      	str	r0, [r4, #52]	; 0x34
 8018bc4:	e7c0      	b.n	8018b48 <__sflush_r+0x1c>
 8018bc6:	2301      	movs	r3, #1
 8018bc8:	4628      	mov	r0, r5
 8018bca:	47b0      	blx	r6
 8018bcc:	1c41      	adds	r1, r0, #1
 8018bce:	d1c8      	bne.n	8018b62 <__sflush_r+0x36>
 8018bd0:	682b      	ldr	r3, [r5, #0]
 8018bd2:	2b00      	cmp	r3, #0
 8018bd4:	d0c5      	beq.n	8018b62 <__sflush_r+0x36>
 8018bd6:	2b1d      	cmp	r3, #29
 8018bd8:	d001      	beq.n	8018bde <__sflush_r+0xb2>
 8018bda:	2b16      	cmp	r3, #22
 8018bdc:	d101      	bne.n	8018be2 <__sflush_r+0xb6>
 8018bde:	602f      	str	r7, [r5, #0]
 8018be0:	e7b1      	b.n	8018b46 <__sflush_r+0x1a>
 8018be2:	89a3      	ldrh	r3, [r4, #12]
 8018be4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018be8:	81a3      	strh	r3, [r4, #12]
 8018bea:	e7ad      	b.n	8018b48 <__sflush_r+0x1c>
 8018bec:	690f      	ldr	r7, [r1, #16]
 8018bee:	2f00      	cmp	r7, #0
 8018bf0:	d0a9      	beq.n	8018b46 <__sflush_r+0x1a>
 8018bf2:	0793      	lsls	r3, r2, #30
 8018bf4:	680e      	ldr	r6, [r1, #0]
 8018bf6:	bf08      	it	eq
 8018bf8:	694b      	ldreq	r3, [r1, #20]
 8018bfa:	600f      	str	r7, [r1, #0]
 8018bfc:	bf18      	it	ne
 8018bfe:	2300      	movne	r3, #0
 8018c00:	eba6 0807 	sub.w	r8, r6, r7
 8018c04:	608b      	str	r3, [r1, #8]
 8018c06:	f1b8 0f00 	cmp.w	r8, #0
 8018c0a:	dd9c      	ble.n	8018b46 <__sflush_r+0x1a>
 8018c0c:	6a21      	ldr	r1, [r4, #32]
 8018c0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018c10:	4643      	mov	r3, r8
 8018c12:	463a      	mov	r2, r7
 8018c14:	4628      	mov	r0, r5
 8018c16:	47b0      	blx	r6
 8018c18:	2800      	cmp	r0, #0
 8018c1a:	dc06      	bgt.n	8018c2a <__sflush_r+0xfe>
 8018c1c:	89a3      	ldrh	r3, [r4, #12]
 8018c1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018c22:	81a3      	strh	r3, [r4, #12]
 8018c24:	f04f 30ff 	mov.w	r0, #4294967295
 8018c28:	e78e      	b.n	8018b48 <__sflush_r+0x1c>
 8018c2a:	4407      	add	r7, r0
 8018c2c:	eba8 0800 	sub.w	r8, r8, r0
 8018c30:	e7e9      	b.n	8018c06 <__sflush_r+0xda>
 8018c32:	bf00      	nop
 8018c34:	dfbffffe 	.word	0xdfbffffe

08018c38 <_fflush_r>:
 8018c38:	b538      	push	{r3, r4, r5, lr}
 8018c3a:	690b      	ldr	r3, [r1, #16]
 8018c3c:	4605      	mov	r5, r0
 8018c3e:	460c      	mov	r4, r1
 8018c40:	b913      	cbnz	r3, 8018c48 <_fflush_r+0x10>
 8018c42:	2500      	movs	r5, #0
 8018c44:	4628      	mov	r0, r5
 8018c46:	bd38      	pop	{r3, r4, r5, pc}
 8018c48:	b118      	cbz	r0, 8018c52 <_fflush_r+0x1a>
 8018c4a:	6a03      	ldr	r3, [r0, #32]
 8018c4c:	b90b      	cbnz	r3, 8018c52 <_fflush_r+0x1a>
 8018c4e:	f7fd fd07 	bl	8016660 <__sinit>
 8018c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018c56:	2b00      	cmp	r3, #0
 8018c58:	d0f3      	beq.n	8018c42 <_fflush_r+0xa>
 8018c5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018c5c:	07d0      	lsls	r0, r2, #31
 8018c5e:	d404      	bmi.n	8018c6a <_fflush_r+0x32>
 8018c60:	0599      	lsls	r1, r3, #22
 8018c62:	d402      	bmi.n	8018c6a <_fflush_r+0x32>
 8018c64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018c66:	f7fd feda 	bl	8016a1e <__retarget_lock_acquire_recursive>
 8018c6a:	4628      	mov	r0, r5
 8018c6c:	4621      	mov	r1, r4
 8018c6e:	f7ff ff5d 	bl	8018b2c <__sflush_r>
 8018c72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018c74:	07da      	lsls	r2, r3, #31
 8018c76:	4605      	mov	r5, r0
 8018c78:	d4e4      	bmi.n	8018c44 <_fflush_r+0xc>
 8018c7a:	89a3      	ldrh	r3, [r4, #12]
 8018c7c:	059b      	lsls	r3, r3, #22
 8018c7e:	d4e1      	bmi.n	8018c44 <_fflush_r+0xc>
 8018c80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018c82:	f7fd fecd 	bl	8016a20 <__retarget_lock_release_recursive>
 8018c86:	e7dd      	b.n	8018c44 <_fflush_r+0xc>

08018c88 <fiprintf>:
 8018c88:	b40e      	push	{r1, r2, r3}
 8018c8a:	b503      	push	{r0, r1, lr}
 8018c8c:	4601      	mov	r1, r0
 8018c8e:	ab03      	add	r3, sp, #12
 8018c90:	4805      	ldr	r0, [pc, #20]	; (8018ca8 <fiprintf+0x20>)
 8018c92:	f853 2b04 	ldr.w	r2, [r3], #4
 8018c96:	6800      	ldr	r0, [r0, #0]
 8018c98:	9301      	str	r3, [sp, #4]
 8018c9a:	f000 f897 	bl	8018dcc <_vfiprintf_r>
 8018c9e:	b002      	add	sp, #8
 8018ca0:	f85d eb04 	ldr.w	lr, [sp], #4
 8018ca4:	b003      	add	sp, #12
 8018ca6:	4770      	bx	lr
 8018ca8:	200002f4 	.word	0x200002f4

08018cac <memmove>:
 8018cac:	4288      	cmp	r0, r1
 8018cae:	b510      	push	{r4, lr}
 8018cb0:	eb01 0402 	add.w	r4, r1, r2
 8018cb4:	d902      	bls.n	8018cbc <memmove+0x10>
 8018cb6:	4284      	cmp	r4, r0
 8018cb8:	4623      	mov	r3, r4
 8018cba:	d807      	bhi.n	8018ccc <memmove+0x20>
 8018cbc:	1e43      	subs	r3, r0, #1
 8018cbe:	42a1      	cmp	r1, r4
 8018cc0:	d008      	beq.n	8018cd4 <memmove+0x28>
 8018cc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018cc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018cca:	e7f8      	b.n	8018cbe <memmove+0x12>
 8018ccc:	4402      	add	r2, r0
 8018cce:	4601      	mov	r1, r0
 8018cd0:	428a      	cmp	r2, r1
 8018cd2:	d100      	bne.n	8018cd6 <memmove+0x2a>
 8018cd4:	bd10      	pop	{r4, pc}
 8018cd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018cda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018cde:	e7f7      	b.n	8018cd0 <memmove+0x24>

08018ce0 <abort>:
 8018ce0:	b508      	push	{r3, lr}
 8018ce2:	2006      	movs	r0, #6
 8018ce4:	f000 fa4a 	bl	801917c <raise>
 8018ce8:	2001      	movs	r0, #1
 8018cea:	f7ec fd3b 	bl	8005764 <_exit>

08018cee <_calloc_r>:
 8018cee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018cf0:	fba1 2402 	umull	r2, r4, r1, r2
 8018cf4:	b94c      	cbnz	r4, 8018d0a <_calloc_r+0x1c>
 8018cf6:	4611      	mov	r1, r2
 8018cf8:	9201      	str	r2, [sp, #4]
 8018cfa:	f7fb fe1d 	bl	8014938 <_malloc_r>
 8018cfe:	9a01      	ldr	r2, [sp, #4]
 8018d00:	4605      	mov	r5, r0
 8018d02:	b930      	cbnz	r0, 8018d12 <_calloc_r+0x24>
 8018d04:	4628      	mov	r0, r5
 8018d06:	b003      	add	sp, #12
 8018d08:	bd30      	pop	{r4, r5, pc}
 8018d0a:	220c      	movs	r2, #12
 8018d0c:	6002      	str	r2, [r0, #0]
 8018d0e:	2500      	movs	r5, #0
 8018d10:	e7f8      	b.n	8018d04 <_calloc_r+0x16>
 8018d12:	4621      	mov	r1, r4
 8018d14:	f7fd fd71 	bl	80167fa <memset>
 8018d18:	e7f4      	b.n	8018d04 <_calloc_r+0x16>

08018d1a <_realloc_r>:
 8018d1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018d1e:	4680      	mov	r8, r0
 8018d20:	4614      	mov	r4, r2
 8018d22:	460e      	mov	r6, r1
 8018d24:	b921      	cbnz	r1, 8018d30 <_realloc_r+0x16>
 8018d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018d2a:	4611      	mov	r1, r2
 8018d2c:	f7fb be04 	b.w	8014938 <_malloc_r>
 8018d30:	b92a      	cbnz	r2, 8018d3e <_realloc_r+0x24>
 8018d32:	f7fe fd33 	bl	801779c <_free_r>
 8018d36:	4625      	mov	r5, r4
 8018d38:	4628      	mov	r0, r5
 8018d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018d3e:	f000 fa39 	bl	80191b4 <_malloc_usable_size_r>
 8018d42:	4284      	cmp	r4, r0
 8018d44:	4607      	mov	r7, r0
 8018d46:	d802      	bhi.n	8018d4e <_realloc_r+0x34>
 8018d48:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018d4c:	d812      	bhi.n	8018d74 <_realloc_r+0x5a>
 8018d4e:	4621      	mov	r1, r4
 8018d50:	4640      	mov	r0, r8
 8018d52:	f7fb fdf1 	bl	8014938 <_malloc_r>
 8018d56:	4605      	mov	r5, r0
 8018d58:	2800      	cmp	r0, #0
 8018d5a:	d0ed      	beq.n	8018d38 <_realloc_r+0x1e>
 8018d5c:	42bc      	cmp	r4, r7
 8018d5e:	4622      	mov	r2, r4
 8018d60:	4631      	mov	r1, r6
 8018d62:	bf28      	it	cs
 8018d64:	463a      	movcs	r2, r7
 8018d66:	f7fd fe64 	bl	8016a32 <memcpy>
 8018d6a:	4631      	mov	r1, r6
 8018d6c:	4640      	mov	r0, r8
 8018d6e:	f7fe fd15 	bl	801779c <_free_r>
 8018d72:	e7e1      	b.n	8018d38 <_realloc_r+0x1e>
 8018d74:	4635      	mov	r5, r6
 8018d76:	e7df      	b.n	8018d38 <_realloc_r+0x1e>

08018d78 <__sfputc_r>:
 8018d78:	6893      	ldr	r3, [r2, #8]
 8018d7a:	3b01      	subs	r3, #1
 8018d7c:	2b00      	cmp	r3, #0
 8018d7e:	b410      	push	{r4}
 8018d80:	6093      	str	r3, [r2, #8]
 8018d82:	da08      	bge.n	8018d96 <__sfputc_r+0x1e>
 8018d84:	6994      	ldr	r4, [r2, #24]
 8018d86:	42a3      	cmp	r3, r4
 8018d88:	db01      	blt.n	8018d8e <__sfputc_r+0x16>
 8018d8a:	290a      	cmp	r1, #10
 8018d8c:	d103      	bne.n	8018d96 <__sfputc_r+0x1e>
 8018d8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018d92:	f000 b935 	b.w	8019000 <__swbuf_r>
 8018d96:	6813      	ldr	r3, [r2, #0]
 8018d98:	1c58      	adds	r0, r3, #1
 8018d9a:	6010      	str	r0, [r2, #0]
 8018d9c:	7019      	strb	r1, [r3, #0]
 8018d9e:	4608      	mov	r0, r1
 8018da0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018da4:	4770      	bx	lr

08018da6 <__sfputs_r>:
 8018da6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018da8:	4606      	mov	r6, r0
 8018daa:	460f      	mov	r7, r1
 8018dac:	4614      	mov	r4, r2
 8018dae:	18d5      	adds	r5, r2, r3
 8018db0:	42ac      	cmp	r4, r5
 8018db2:	d101      	bne.n	8018db8 <__sfputs_r+0x12>
 8018db4:	2000      	movs	r0, #0
 8018db6:	e007      	b.n	8018dc8 <__sfputs_r+0x22>
 8018db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018dbc:	463a      	mov	r2, r7
 8018dbe:	4630      	mov	r0, r6
 8018dc0:	f7ff ffda 	bl	8018d78 <__sfputc_r>
 8018dc4:	1c43      	adds	r3, r0, #1
 8018dc6:	d1f3      	bne.n	8018db0 <__sfputs_r+0xa>
 8018dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018dcc <_vfiprintf_r>:
 8018dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018dd0:	460d      	mov	r5, r1
 8018dd2:	b09d      	sub	sp, #116	; 0x74
 8018dd4:	4614      	mov	r4, r2
 8018dd6:	4698      	mov	r8, r3
 8018dd8:	4606      	mov	r6, r0
 8018dda:	b118      	cbz	r0, 8018de4 <_vfiprintf_r+0x18>
 8018ddc:	6a03      	ldr	r3, [r0, #32]
 8018dde:	b90b      	cbnz	r3, 8018de4 <_vfiprintf_r+0x18>
 8018de0:	f7fd fc3e 	bl	8016660 <__sinit>
 8018de4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018de6:	07d9      	lsls	r1, r3, #31
 8018de8:	d405      	bmi.n	8018df6 <_vfiprintf_r+0x2a>
 8018dea:	89ab      	ldrh	r3, [r5, #12]
 8018dec:	059a      	lsls	r2, r3, #22
 8018dee:	d402      	bmi.n	8018df6 <_vfiprintf_r+0x2a>
 8018df0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018df2:	f7fd fe14 	bl	8016a1e <__retarget_lock_acquire_recursive>
 8018df6:	89ab      	ldrh	r3, [r5, #12]
 8018df8:	071b      	lsls	r3, r3, #28
 8018dfa:	d501      	bpl.n	8018e00 <_vfiprintf_r+0x34>
 8018dfc:	692b      	ldr	r3, [r5, #16]
 8018dfe:	b99b      	cbnz	r3, 8018e28 <_vfiprintf_r+0x5c>
 8018e00:	4629      	mov	r1, r5
 8018e02:	4630      	mov	r0, r6
 8018e04:	f000 f93a 	bl	801907c <__swsetup_r>
 8018e08:	b170      	cbz	r0, 8018e28 <_vfiprintf_r+0x5c>
 8018e0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018e0c:	07dc      	lsls	r4, r3, #31
 8018e0e:	d504      	bpl.n	8018e1a <_vfiprintf_r+0x4e>
 8018e10:	f04f 30ff 	mov.w	r0, #4294967295
 8018e14:	b01d      	add	sp, #116	; 0x74
 8018e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e1a:	89ab      	ldrh	r3, [r5, #12]
 8018e1c:	0598      	lsls	r0, r3, #22
 8018e1e:	d4f7      	bmi.n	8018e10 <_vfiprintf_r+0x44>
 8018e20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018e22:	f7fd fdfd 	bl	8016a20 <__retarget_lock_release_recursive>
 8018e26:	e7f3      	b.n	8018e10 <_vfiprintf_r+0x44>
 8018e28:	2300      	movs	r3, #0
 8018e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8018e2c:	2320      	movs	r3, #32
 8018e2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018e32:	f8cd 800c 	str.w	r8, [sp, #12]
 8018e36:	2330      	movs	r3, #48	; 0x30
 8018e38:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8018fec <_vfiprintf_r+0x220>
 8018e3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018e40:	f04f 0901 	mov.w	r9, #1
 8018e44:	4623      	mov	r3, r4
 8018e46:	469a      	mov	sl, r3
 8018e48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018e4c:	b10a      	cbz	r2, 8018e52 <_vfiprintf_r+0x86>
 8018e4e:	2a25      	cmp	r2, #37	; 0x25
 8018e50:	d1f9      	bne.n	8018e46 <_vfiprintf_r+0x7a>
 8018e52:	ebba 0b04 	subs.w	fp, sl, r4
 8018e56:	d00b      	beq.n	8018e70 <_vfiprintf_r+0xa4>
 8018e58:	465b      	mov	r3, fp
 8018e5a:	4622      	mov	r2, r4
 8018e5c:	4629      	mov	r1, r5
 8018e5e:	4630      	mov	r0, r6
 8018e60:	f7ff ffa1 	bl	8018da6 <__sfputs_r>
 8018e64:	3001      	adds	r0, #1
 8018e66:	f000 80a9 	beq.w	8018fbc <_vfiprintf_r+0x1f0>
 8018e6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018e6c:	445a      	add	r2, fp
 8018e6e:	9209      	str	r2, [sp, #36]	; 0x24
 8018e70:	f89a 3000 	ldrb.w	r3, [sl]
 8018e74:	2b00      	cmp	r3, #0
 8018e76:	f000 80a1 	beq.w	8018fbc <_vfiprintf_r+0x1f0>
 8018e7a:	2300      	movs	r3, #0
 8018e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8018e80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018e84:	f10a 0a01 	add.w	sl, sl, #1
 8018e88:	9304      	str	r3, [sp, #16]
 8018e8a:	9307      	str	r3, [sp, #28]
 8018e8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018e90:	931a      	str	r3, [sp, #104]	; 0x68
 8018e92:	4654      	mov	r4, sl
 8018e94:	2205      	movs	r2, #5
 8018e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e9a:	4854      	ldr	r0, [pc, #336]	; (8018fec <_vfiprintf_r+0x220>)
 8018e9c:	f7e7 f998 	bl	80001d0 <memchr>
 8018ea0:	9a04      	ldr	r2, [sp, #16]
 8018ea2:	b9d8      	cbnz	r0, 8018edc <_vfiprintf_r+0x110>
 8018ea4:	06d1      	lsls	r1, r2, #27
 8018ea6:	bf44      	itt	mi
 8018ea8:	2320      	movmi	r3, #32
 8018eaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018eae:	0713      	lsls	r3, r2, #28
 8018eb0:	bf44      	itt	mi
 8018eb2:	232b      	movmi	r3, #43	; 0x2b
 8018eb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018eb8:	f89a 3000 	ldrb.w	r3, [sl]
 8018ebc:	2b2a      	cmp	r3, #42	; 0x2a
 8018ebe:	d015      	beq.n	8018eec <_vfiprintf_r+0x120>
 8018ec0:	9a07      	ldr	r2, [sp, #28]
 8018ec2:	4654      	mov	r4, sl
 8018ec4:	2000      	movs	r0, #0
 8018ec6:	f04f 0c0a 	mov.w	ip, #10
 8018eca:	4621      	mov	r1, r4
 8018ecc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018ed0:	3b30      	subs	r3, #48	; 0x30
 8018ed2:	2b09      	cmp	r3, #9
 8018ed4:	d94d      	bls.n	8018f72 <_vfiprintf_r+0x1a6>
 8018ed6:	b1b0      	cbz	r0, 8018f06 <_vfiprintf_r+0x13a>
 8018ed8:	9207      	str	r2, [sp, #28]
 8018eda:	e014      	b.n	8018f06 <_vfiprintf_r+0x13a>
 8018edc:	eba0 0308 	sub.w	r3, r0, r8
 8018ee0:	fa09 f303 	lsl.w	r3, r9, r3
 8018ee4:	4313      	orrs	r3, r2
 8018ee6:	9304      	str	r3, [sp, #16]
 8018ee8:	46a2      	mov	sl, r4
 8018eea:	e7d2      	b.n	8018e92 <_vfiprintf_r+0xc6>
 8018eec:	9b03      	ldr	r3, [sp, #12]
 8018eee:	1d19      	adds	r1, r3, #4
 8018ef0:	681b      	ldr	r3, [r3, #0]
 8018ef2:	9103      	str	r1, [sp, #12]
 8018ef4:	2b00      	cmp	r3, #0
 8018ef6:	bfbb      	ittet	lt
 8018ef8:	425b      	neglt	r3, r3
 8018efa:	f042 0202 	orrlt.w	r2, r2, #2
 8018efe:	9307      	strge	r3, [sp, #28]
 8018f00:	9307      	strlt	r3, [sp, #28]
 8018f02:	bfb8      	it	lt
 8018f04:	9204      	strlt	r2, [sp, #16]
 8018f06:	7823      	ldrb	r3, [r4, #0]
 8018f08:	2b2e      	cmp	r3, #46	; 0x2e
 8018f0a:	d10c      	bne.n	8018f26 <_vfiprintf_r+0x15a>
 8018f0c:	7863      	ldrb	r3, [r4, #1]
 8018f0e:	2b2a      	cmp	r3, #42	; 0x2a
 8018f10:	d134      	bne.n	8018f7c <_vfiprintf_r+0x1b0>
 8018f12:	9b03      	ldr	r3, [sp, #12]
 8018f14:	1d1a      	adds	r2, r3, #4
 8018f16:	681b      	ldr	r3, [r3, #0]
 8018f18:	9203      	str	r2, [sp, #12]
 8018f1a:	2b00      	cmp	r3, #0
 8018f1c:	bfb8      	it	lt
 8018f1e:	f04f 33ff 	movlt.w	r3, #4294967295
 8018f22:	3402      	adds	r4, #2
 8018f24:	9305      	str	r3, [sp, #20]
 8018f26:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8018ffc <_vfiprintf_r+0x230>
 8018f2a:	7821      	ldrb	r1, [r4, #0]
 8018f2c:	2203      	movs	r2, #3
 8018f2e:	4650      	mov	r0, sl
 8018f30:	f7e7 f94e 	bl	80001d0 <memchr>
 8018f34:	b138      	cbz	r0, 8018f46 <_vfiprintf_r+0x17a>
 8018f36:	9b04      	ldr	r3, [sp, #16]
 8018f38:	eba0 000a 	sub.w	r0, r0, sl
 8018f3c:	2240      	movs	r2, #64	; 0x40
 8018f3e:	4082      	lsls	r2, r0
 8018f40:	4313      	orrs	r3, r2
 8018f42:	3401      	adds	r4, #1
 8018f44:	9304      	str	r3, [sp, #16]
 8018f46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018f4a:	4829      	ldr	r0, [pc, #164]	; (8018ff0 <_vfiprintf_r+0x224>)
 8018f4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018f50:	2206      	movs	r2, #6
 8018f52:	f7e7 f93d 	bl	80001d0 <memchr>
 8018f56:	2800      	cmp	r0, #0
 8018f58:	d03f      	beq.n	8018fda <_vfiprintf_r+0x20e>
 8018f5a:	4b26      	ldr	r3, [pc, #152]	; (8018ff4 <_vfiprintf_r+0x228>)
 8018f5c:	bb1b      	cbnz	r3, 8018fa6 <_vfiprintf_r+0x1da>
 8018f5e:	9b03      	ldr	r3, [sp, #12]
 8018f60:	3307      	adds	r3, #7
 8018f62:	f023 0307 	bic.w	r3, r3, #7
 8018f66:	3308      	adds	r3, #8
 8018f68:	9303      	str	r3, [sp, #12]
 8018f6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f6c:	443b      	add	r3, r7
 8018f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8018f70:	e768      	b.n	8018e44 <_vfiprintf_r+0x78>
 8018f72:	fb0c 3202 	mla	r2, ip, r2, r3
 8018f76:	460c      	mov	r4, r1
 8018f78:	2001      	movs	r0, #1
 8018f7a:	e7a6      	b.n	8018eca <_vfiprintf_r+0xfe>
 8018f7c:	2300      	movs	r3, #0
 8018f7e:	3401      	adds	r4, #1
 8018f80:	9305      	str	r3, [sp, #20]
 8018f82:	4619      	mov	r1, r3
 8018f84:	f04f 0c0a 	mov.w	ip, #10
 8018f88:	4620      	mov	r0, r4
 8018f8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018f8e:	3a30      	subs	r2, #48	; 0x30
 8018f90:	2a09      	cmp	r2, #9
 8018f92:	d903      	bls.n	8018f9c <_vfiprintf_r+0x1d0>
 8018f94:	2b00      	cmp	r3, #0
 8018f96:	d0c6      	beq.n	8018f26 <_vfiprintf_r+0x15a>
 8018f98:	9105      	str	r1, [sp, #20]
 8018f9a:	e7c4      	b.n	8018f26 <_vfiprintf_r+0x15a>
 8018f9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8018fa0:	4604      	mov	r4, r0
 8018fa2:	2301      	movs	r3, #1
 8018fa4:	e7f0      	b.n	8018f88 <_vfiprintf_r+0x1bc>
 8018fa6:	ab03      	add	r3, sp, #12
 8018fa8:	9300      	str	r3, [sp, #0]
 8018faa:	462a      	mov	r2, r5
 8018fac:	4b12      	ldr	r3, [pc, #72]	; (8018ff8 <_vfiprintf_r+0x22c>)
 8018fae:	a904      	add	r1, sp, #16
 8018fb0:	4630      	mov	r0, r6
 8018fb2:	f7fc fcf3 	bl	801599c <_printf_float>
 8018fb6:	4607      	mov	r7, r0
 8018fb8:	1c78      	adds	r0, r7, #1
 8018fba:	d1d6      	bne.n	8018f6a <_vfiprintf_r+0x19e>
 8018fbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018fbe:	07d9      	lsls	r1, r3, #31
 8018fc0:	d405      	bmi.n	8018fce <_vfiprintf_r+0x202>
 8018fc2:	89ab      	ldrh	r3, [r5, #12]
 8018fc4:	059a      	lsls	r2, r3, #22
 8018fc6:	d402      	bmi.n	8018fce <_vfiprintf_r+0x202>
 8018fc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018fca:	f7fd fd29 	bl	8016a20 <__retarget_lock_release_recursive>
 8018fce:	89ab      	ldrh	r3, [r5, #12]
 8018fd0:	065b      	lsls	r3, r3, #25
 8018fd2:	f53f af1d 	bmi.w	8018e10 <_vfiprintf_r+0x44>
 8018fd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018fd8:	e71c      	b.n	8018e14 <_vfiprintf_r+0x48>
 8018fda:	ab03      	add	r3, sp, #12
 8018fdc:	9300      	str	r3, [sp, #0]
 8018fde:	462a      	mov	r2, r5
 8018fe0:	4b05      	ldr	r3, [pc, #20]	; (8018ff8 <_vfiprintf_r+0x22c>)
 8018fe2:	a904      	add	r1, sp, #16
 8018fe4:	4630      	mov	r0, r6
 8018fe6:	f7fc ff7d 	bl	8015ee4 <_printf_i>
 8018fea:	e7e4      	b.n	8018fb6 <_vfiprintf_r+0x1ea>
 8018fec:	0801d16c 	.word	0x0801d16c
 8018ff0:	0801d176 	.word	0x0801d176
 8018ff4:	0801599d 	.word	0x0801599d
 8018ff8:	08018da7 	.word	0x08018da7
 8018ffc:	0801d172 	.word	0x0801d172

08019000 <__swbuf_r>:
 8019000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019002:	460e      	mov	r6, r1
 8019004:	4614      	mov	r4, r2
 8019006:	4605      	mov	r5, r0
 8019008:	b118      	cbz	r0, 8019012 <__swbuf_r+0x12>
 801900a:	6a03      	ldr	r3, [r0, #32]
 801900c:	b90b      	cbnz	r3, 8019012 <__swbuf_r+0x12>
 801900e:	f7fd fb27 	bl	8016660 <__sinit>
 8019012:	69a3      	ldr	r3, [r4, #24]
 8019014:	60a3      	str	r3, [r4, #8]
 8019016:	89a3      	ldrh	r3, [r4, #12]
 8019018:	071a      	lsls	r2, r3, #28
 801901a:	d525      	bpl.n	8019068 <__swbuf_r+0x68>
 801901c:	6923      	ldr	r3, [r4, #16]
 801901e:	b31b      	cbz	r3, 8019068 <__swbuf_r+0x68>
 8019020:	6823      	ldr	r3, [r4, #0]
 8019022:	6922      	ldr	r2, [r4, #16]
 8019024:	1a98      	subs	r0, r3, r2
 8019026:	6963      	ldr	r3, [r4, #20]
 8019028:	b2f6      	uxtb	r6, r6
 801902a:	4283      	cmp	r3, r0
 801902c:	4637      	mov	r7, r6
 801902e:	dc04      	bgt.n	801903a <__swbuf_r+0x3a>
 8019030:	4621      	mov	r1, r4
 8019032:	4628      	mov	r0, r5
 8019034:	f7ff fe00 	bl	8018c38 <_fflush_r>
 8019038:	b9e0      	cbnz	r0, 8019074 <__swbuf_r+0x74>
 801903a:	68a3      	ldr	r3, [r4, #8]
 801903c:	3b01      	subs	r3, #1
 801903e:	60a3      	str	r3, [r4, #8]
 8019040:	6823      	ldr	r3, [r4, #0]
 8019042:	1c5a      	adds	r2, r3, #1
 8019044:	6022      	str	r2, [r4, #0]
 8019046:	701e      	strb	r6, [r3, #0]
 8019048:	6962      	ldr	r2, [r4, #20]
 801904a:	1c43      	adds	r3, r0, #1
 801904c:	429a      	cmp	r2, r3
 801904e:	d004      	beq.n	801905a <__swbuf_r+0x5a>
 8019050:	89a3      	ldrh	r3, [r4, #12]
 8019052:	07db      	lsls	r3, r3, #31
 8019054:	d506      	bpl.n	8019064 <__swbuf_r+0x64>
 8019056:	2e0a      	cmp	r6, #10
 8019058:	d104      	bne.n	8019064 <__swbuf_r+0x64>
 801905a:	4621      	mov	r1, r4
 801905c:	4628      	mov	r0, r5
 801905e:	f7ff fdeb 	bl	8018c38 <_fflush_r>
 8019062:	b938      	cbnz	r0, 8019074 <__swbuf_r+0x74>
 8019064:	4638      	mov	r0, r7
 8019066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019068:	4621      	mov	r1, r4
 801906a:	4628      	mov	r0, r5
 801906c:	f000 f806 	bl	801907c <__swsetup_r>
 8019070:	2800      	cmp	r0, #0
 8019072:	d0d5      	beq.n	8019020 <__swbuf_r+0x20>
 8019074:	f04f 37ff 	mov.w	r7, #4294967295
 8019078:	e7f4      	b.n	8019064 <__swbuf_r+0x64>
	...

0801907c <__swsetup_r>:
 801907c:	b538      	push	{r3, r4, r5, lr}
 801907e:	4b2a      	ldr	r3, [pc, #168]	; (8019128 <__swsetup_r+0xac>)
 8019080:	4605      	mov	r5, r0
 8019082:	6818      	ldr	r0, [r3, #0]
 8019084:	460c      	mov	r4, r1
 8019086:	b118      	cbz	r0, 8019090 <__swsetup_r+0x14>
 8019088:	6a03      	ldr	r3, [r0, #32]
 801908a:	b90b      	cbnz	r3, 8019090 <__swsetup_r+0x14>
 801908c:	f7fd fae8 	bl	8016660 <__sinit>
 8019090:	89a3      	ldrh	r3, [r4, #12]
 8019092:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019096:	0718      	lsls	r0, r3, #28
 8019098:	d422      	bmi.n	80190e0 <__swsetup_r+0x64>
 801909a:	06d9      	lsls	r1, r3, #27
 801909c:	d407      	bmi.n	80190ae <__swsetup_r+0x32>
 801909e:	2309      	movs	r3, #9
 80190a0:	602b      	str	r3, [r5, #0]
 80190a2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80190a6:	81a3      	strh	r3, [r4, #12]
 80190a8:	f04f 30ff 	mov.w	r0, #4294967295
 80190ac:	e034      	b.n	8019118 <__swsetup_r+0x9c>
 80190ae:	0758      	lsls	r0, r3, #29
 80190b0:	d512      	bpl.n	80190d8 <__swsetup_r+0x5c>
 80190b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80190b4:	b141      	cbz	r1, 80190c8 <__swsetup_r+0x4c>
 80190b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80190ba:	4299      	cmp	r1, r3
 80190bc:	d002      	beq.n	80190c4 <__swsetup_r+0x48>
 80190be:	4628      	mov	r0, r5
 80190c0:	f7fe fb6c 	bl	801779c <_free_r>
 80190c4:	2300      	movs	r3, #0
 80190c6:	6363      	str	r3, [r4, #52]	; 0x34
 80190c8:	89a3      	ldrh	r3, [r4, #12]
 80190ca:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80190ce:	81a3      	strh	r3, [r4, #12]
 80190d0:	2300      	movs	r3, #0
 80190d2:	6063      	str	r3, [r4, #4]
 80190d4:	6923      	ldr	r3, [r4, #16]
 80190d6:	6023      	str	r3, [r4, #0]
 80190d8:	89a3      	ldrh	r3, [r4, #12]
 80190da:	f043 0308 	orr.w	r3, r3, #8
 80190de:	81a3      	strh	r3, [r4, #12]
 80190e0:	6923      	ldr	r3, [r4, #16]
 80190e2:	b94b      	cbnz	r3, 80190f8 <__swsetup_r+0x7c>
 80190e4:	89a3      	ldrh	r3, [r4, #12]
 80190e6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80190ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80190ee:	d003      	beq.n	80190f8 <__swsetup_r+0x7c>
 80190f0:	4621      	mov	r1, r4
 80190f2:	4628      	mov	r0, r5
 80190f4:	f000 f88c 	bl	8019210 <__smakebuf_r>
 80190f8:	89a0      	ldrh	r0, [r4, #12]
 80190fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80190fe:	f010 0301 	ands.w	r3, r0, #1
 8019102:	d00a      	beq.n	801911a <__swsetup_r+0x9e>
 8019104:	2300      	movs	r3, #0
 8019106:	60a3      	str	r3, [r4, #8]
 8019108:	6963      	ldr	r3, [r4, #20]
 801910a:	425b      	negs	r3, r3
 801910c:	61a3      	str	r3, [r4, #24]
 801910e:	6923      	ldr	r3, [r4, #16]
 8019110:	b943      	cbnz	r3, 8019124 <__swsetup_r+0xa8>
 8019112:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019116:	d1c4      	bne.n	80190a2 <__swsetup_r+0x26>
 8019118:	bd38      	pop	{r3, r4, r5, pc}
 801911a:	0781      	lsls	r1, r0, #30
 801911c:	bf58      	it	pl
 801911e:	6963      	ldrpl	r3, [r4, #20]
 8019120:	60a3      	str	r3, [r4, #8]
 8019122:	e7f4      	b.n	801910e <__swsetup_r+0x92>
 8019124:	2000      	movs	r0, #0
 8019126:	e7f7      	b.n	8019118 <__swsetup_r+0x9c>
 8019128:	200002f4 	.word	0x200002f4

0801912c <_raise_r>:
 801912c:	291f      	cmp	r1, #31
 801912e:	b538      	push	{r3, r4, r5, lr}
 8019130:	4604      	mov	r4, r0
 8019132:	460d      	mov	r5, r1
 8019134:	d904      	bls.n	8019140 <_raise_r+0x14>
 8019136:	2316      	movs	r3, #22
 8019138:	6003      	str	r3, [r0, #0]
 801913a:	f04f 30ff 	mov.w	r0, #4294967295
 801913e:	bd38      	pop	{r3, r4, r5, pc}
 8019140:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8019142:	b112      	cbz	r2, 801914a <_raise_r+0x1e>
 8019144:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019148:	b94b      	cbnz	r3, 801915e <_raise_r+0x32>
 801914a:	4620      	mov	r0, r4
 801914c:	f000 f830 	bl	80191b0 <_getpid_r>
 8019150:	462a      	mov	r2, r5
 8019152:	4601      	mov	r1, r0
 8019154:	4620      	mov	r0, r4
 8019156:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801915a:	f000 b817 	b.w	801918c <_kill_r>
 801915e:	2b01      	cmp	r3, #1
 8019160:	d00a      	beq.n	8019178 <_raise_r+0x4c>
 8019162:	1c59      	adds	r1, r3, #1
 8019164:	d103      	bne.n	801916e <_raise_r+0x42>
 8019166:	2316      	movs	r3, #22
 8019168:	6003      	str	r3, [r0, #0]
 801916a:	2001      	movs	r0, #1
 801916c:	e7e7      	b.n	801913e <_raise_r+0x12>
 801916e:	2400      	movs	r4, #0
 8019170:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8019174:	4628      	mov	r0, r5
 8019176:	4798      	blx	r3
 8019178:	2000      	movs	r0, #0
 801917a:	e7e0      	b.n	801913e <_raise_r+0x12>

0801917c <raise>:
 801917c:	4b02      	ldr	r3, [pc, #8]	; (8019188 <raise+0xc>)
 801917e:	4601      	mov	r1, r0
 8019180:	6818      	ldr	r0, [r3, #0]
 8019182:	f7ff bfd3 	b.w	801912c <_raise_r>
 8019186:	bf00      	nop
 8019188:	200002f4 	.word	0x200002f4

0801918c <_kill_r>:
 801918c:	b538      	push	{r3, r4, r5, lr}
 801918e:	4d07      	ldr	r5, [pc, #28]	; (80191ac <_kill_r+0x20>)
 8019190:	2300      	movs	r3, #0
 8019192:	4604      	mov	r4, r0
 8019194:	4608      	mov	r0, r1
 8019196:	4611      	mov	r1, r2
 8019198:	602b      	str	r3, [r5, #0]
 801919a:	f7ec fad3 	bl	8005744 <_kill>
 801919e:	1c43      	adds	r3, r0, #1
 80191a0:	d102      	bne.n	80191a8 <_kill_r+0x1c>
 80191a2:	682b      	ldr	r3, [r5, #0]
 80191a4:	b103      	cbz	r3, 80191a8 <_kill_r+0x1c>
 80191a6:	6023      	str	r3, [r4, #0]
 80191a8:	bd38      	pop	{r3, r4, r5, pc}
 80191aa:	bf00      	nop
 80191ac:	200026ac 	.word	0x200026ac

080191b0 <_getpid_r>:
 80191b0:	f7ec bac0 	b.w	8005734 <_getpid>

080191b4 <_malloc_usable_size_r>:
 80191b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80191b8:	1f18      	subs	r0, r3, #4
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	bfbc      	itt	lt
 80191be:	580b      	ldrlt	r3, [r1, r0]
 80191c0:	18c0      	addlt	r0, r0, r3
 80191c2:	4770      	bx	lr

080191c4 <__swhatbuf_r>:
 80191c4:	b570      	push	{r4, r5, r6, lr}
 80191c6:	460c      	mov	r4, r1
 80191c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191cc:	2900      	cmp	r1, #0
 80191ce:	b096      	sub	sp, #88	; 0x58
 80191d0:	4615      	mov	r5, r2
 80191d2:	461e      	mov	r6, r3
 80191d4:	da0d      	bge.n	80191f2 <__swhatbuf_r+0x2e>
 80191d6:	89a3      	ldrh	r3, [r4, #12]
 80191d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80191dc:	f04f 0100 	mov.w	r1, #0
 80191e0:	bf0c      	ite	eq
 80191e2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80191e6:	2340      	movne	r3, #64	; 0x40
 80191e8:	2000      	movs	r0, #0
 80191ea:	6031      	str	r1, [r6, #0]
 80191ec:	602b      	str	r3, [r5, #0]
 80191ee:	b016      	add	sp, #88	; 0x58
 80191f0:	bd70      	pop	{r4, r5, r6, pc}
 80191f2:	466a      	mov	r2, sp
 80191f4:	f000 f848 	bl	8019288 <_fstat_r>
 80191f8:	2800      	cmp	r0, #0
 80191fa:	dbec      	blt.n	80191d6 <__swhatbuf_r+0x12>
 80191fc:	9901      	ldr	r1, [sp, #4]
 80191fe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8019202:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8019206:	4259      	negs	r1, r3
 8019208:	4159      	adcs	r1, r3
 801920a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801920e:	e7eb      	b.n	80191e8 <__swhatbuf_r+0x24>

08019210 <__smakebuf_r>:
 8019210:	898b      	ldrh	r3, [r1, #12]
 8019212:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8019214:	079d      	lsls	r5, r3, #30
 8019216:	4606      	mov	r6, r0
 8019218:	460c      	mov	r4, r1
 801921a:	d507      	bpl.n	801922c <__smakebuf_r+0x1c>
 801921c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8019220:	6023      	str	r3, [r4, #0]
 8019222:	6123      	str	r3, [r4, #16]
 8019224:	2301      	movs	r3, #1
 8019226:	6163      	str	r3, [r4, #20]
 8019228:	b002      	add	sp, #8
 801922a:	bd70      	pop	{r4, r5, r6, pc}
 801922c:	ab01      	add	r3, sp, #4
 801922e:	466a      	mov	r2, sp
 8019230:	f7ff ffc8 	bl	80191c4 <__swhatbuf_r>
 8019234:	9900      	ldr	r1, [sp, #0]
 8019236:	4605      	mov	r5, r0
 8019238:	4630      	mov	r0, r6
 801923a:	f7fb fb7d 	bl	8014938 <_malloc_r>
 801923e:	b948      	cbnz	r0, 8019254 <__smakebuf_r+0x44>
 8019240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019244:	059a      	lsls	r2, r3, #22
 8019246:	d4ef      	bmi.n	8019228 <__smakebuf_r+0x18>
 8019248:	f023 0303 	bic.w	r3, r3, #3
 801924c:	f043 0302 	orr.w	r3, r3, #2
 8019250:	81a3      	strh	r3, [r4, #12]
 8019252:	e7e3      	b.n	801921c <__smakebuf_r+0xc>
 8019254:	89a3      	ldrh	r3, [r4, #12]
 8019256:	6020      	str	r0, [r4, #0]
 8019258:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801925c:	81a3      	strh	r3, [r4, #12]
 801925e:	9b00      	ldr	r3, [sp, #0]
 8019260:	6163      	str	r3, [r4, #20]
 8019262:	9b01      	ldr	r3, [sp, #4]
 8019264:	6120      	str	r0, [r4, #16]
 8019266:	b15b      	cbz	r3, 8019280 <__smakebuf_r+0x70>
 8019268:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801926c:	4630      	mov	r0, r6
 801926e:	f000 f81d 	bl	80192ac <_isatty_r>
 8019272:	b128      	cbz	r0, 8019280 <__smakebuf_r+0x70>
 8019274:	89a3      	ldrh	r3, [r4, #12]
 8019276:	f023 0303 	bic.w	r3, r3, #3
 801927a:	f043 0301 	orr.w	r3, r3, #1
 801927e:	81a3      	strh	r3, [r4, #12]
 8019280:	89a3      	ldrh	r3, [r4, #12]
 8019282:	431d      	orrs	r5, r3
 8019284:	81a5      	strh	r5, [r4, #12]
 8019286:	e7cf      	b.n	8019228 <__smakebuf_r+0x18>

08019288 <_fstat_r>:
 8019288:	b538      	push	{r3, r4, r5, lr}
 801928a:	4d07      	ldr	r5, [pc, #28]	; (80192a8 <_fstat_r+0x20>)
 801928c:	2300      	movs	r3, #0
 801928e:	4604      	mov	r4, r0
 8019290:	4608      	mov	r0, r1
 8019292:	4611      	mov	r1, r2
 8019294:	602b      	str	r3, [r5, #0]
 8019296:	f7ec fab4 	bl	8005802 <_fstat>
 801929a:	1c43      	adds	r3, r0, #1
 801929c:	d102      	bne.n	80192a4 <_fstat_r+0x1c>
 801929e:	682b      	ldr	r3, [r5, #0]
 80192a0:	b103      	cbz	r3, 80192a4 <_fstat_r+0x1c>
 80192a2:	6023      	str	r3, [r4, #0]
 80192a4:	bd38      	pop	{r3, r4, r5, pc}
 80192a6:	bf00      	nop
 80192a8:	200026ac 	.word	0x200026ac

080192ac <_isatty_r>:
 80192ac:	b538      	push	{r3, r4, r5, lr}
 80192ae:	4d06      	ldr	r5, [pc, #24]	; (80192c8 <_isatty_r+0x1c>)
 80192b0:	2300      	movs	r3, #0
 80192b2:	4604      	mov	r4, r0
 80192b4:	4608      	mov	r0, r1
 80192b6:	602b      	str	r3, [r5, #0]
 80192b8:	f7ec fab3 	bl	8005822 <_isatty>
 80192bc:	1c43      	adds	r3, r0, #1
 80192be:	d102      	bne.n	80192c6 <_isatty_r+0x1a>
 80192c0:	682b      	ldr	r3, [r5, #0]
 80192c2:	b103      	cbz	r3, 80192c6 <_isatty_r+0x1a>
 80192c4:	6023      	str	r3, [r4, #0]
 80192c6:	bd38      	pop	{r3, r4, r5, pc}
 80192c8:	200026ac 	.word	0x200026ac
 80192cc:	00000000 	.word	0x00000000

080192d0 <cos>:
 80192d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80192d2:	ec53 2b10 	vmov	r2, r3, d0
 80192d6:	4826      	ldr	r0, [pc, #152]	; (8019370 <cos+0xa0>)
 80192d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80192dc:	4281      	cmp	r1, r0
 80192de:	dc06      	bgt.n	80192ee <cos+0x1e>
 80192e0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8019368 <cos+0x98>
 80192e4:	b005      	add	sp, #20
 80192e6:	f85d eb04 	ldr.w	lr, [sp], #4
 80192ea:	f000 b9b9 	b.w	8019660 <__kernel_cos>
 80192ee:	4821      	ldr	r0, [pc, #132]	; (8019374 <cos+0xa4>)
 80192f0:	4281      	cmp	r1, r0
 80192f2:	dd09      	ble.n	8019308 <cos+0x38>
 80192f4:	ee10 0a10 	vmov	r0, s0
 80192f8:	4619      	mov	r1, r3
 80192fa:	f7e6 ffc5 	bl	8000288 <__aeabi_dsub>
 80192fe:	ec41 0b10 	vmov	d0, r0, r1
 8019302:	b005      	add	sp, #20
 8019304:	f85d fb04 	ldr.w	pc, [sp], #4
 8019308:	4668      	mov	r0, sp
 801930a:	f000 fb31 	bl	8019970 <__ieee754_rem_pio2>
 801930e:	f000 0003 	and.w	r0, r0, #3
 8019312:	2801      	cmp	r0, #1
 8019314:	d00b      	beq.n	801932e <cos+0x5e>
 8019316:	2802      	cmp	r0, #2
 8019318:	d016      	beq.n	8019348 <cos+0x78>
 801931a:	b9e0      	cbnz	r0, 8019356 <cos+0x86>
 801931c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019320:	ed9d 0b00 	vldr	d0, [sp]
 8019324:	f000 f99c 	bl	8019660 <__kernel_cos>
 8019328:	ec51 0b10 	vmov	r0, r1, d0
 801932c:	e7e7      	b.n	80192fe <cos+0x2e>
 801932e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019332:	ed9d 0b00 	vldr	d0, [sp]
 8019336:	f000 fa5b 	bl	80197f0 <__kernel_sin>
 801933a:	ec53 2b10 	vmov	r2, r3, d0
 801933e:	ee10 0a10 	vmov	r0, s0
 8019342:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8019346:	e7da      	b.n	80192fe <cos+0x2e>
 8019348:	ed9d 1b02 	vldr	d1, [sp, #8]
 801934c:	ed9d 0b00 	vldr	d0, [sp]
 8019350:	f000 f986 	bl	8019660 <__kernel_cos>
 8019354:	e7f1      	b.n	801933a <cos+0x6a>
 8019356:	ed9d 1b02 	vldr	d1, [sp, #8]
 801935a:	ed9d 0b00 	vldr	d0, [sp]
 801935e:	2001      	movs	r0, #1
 8019360:	f000 fa46 	bl	80197f0 <__kernel_sin>
 8019364:	e7e0      	b.n	8019328 <cos+0x58>
 8019366:	bf00      	nop
	...
 8019370:	3fe921fb 	.word	0x3fe921fb
 8019374:	7fefffff 	.word	0x7fefffff

08019378 <sin>:
 8019378:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801937a:	ec53 2b10 	vmov	r2, r3, d0
 801937e:	4828      	ldr	r0, [pc, #160]	; (8019420 <sin+0xa8>)
 8019380:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8019384:	4281      	cmp	r1, r0
 8019386:	dc07      	bgt.n	8019398 <sin+0x20>
 8019388:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8019418 <sin+0xa0>
 801938c:	2000      	movs	r0, #0
 801938e:	b005      	add	sp, #20
 8019390:	f85d eb04 	ldr.w	lr, [sp], #4
 8019394:	f000 ba2c 	b.w	80197f0 <__kernel_sin>
 8019398:	4822      	ldr	r0, [pc, #136]	; (8019424 <sin+0xac>)
 801939a:	4281      	cmp	r1, r0
 801939c:	dd09      	ble.n	80193b2 <sin+0x3a>
 801939e:	ee10 0a10 	vmov	r0, s0
 80193a2:	4619      	mov	r1, r3
 80193a4:	f7e6 ff70 	bl	8000288 <__aeabi_dsub>
 80193a8:	ec41 0b10 	vmov	d0, r0, r1
 80193ac:	b005      	add	sp, #20
 80193ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80193b2:	4668      	mov	r0, sp
 80193b4:	f000 fadc 	bl	8019970 <__ieee754_rem_pio2>
 80193b8:	f000 0003 	and.w	r0, r0, #3
 80193bc:	2801      	cmp	r0, #1
 80193be:	d00c      	beq.n	80193da <sin+0x62>
 80193c0:	2802      	cmp	r0, #2
 80193c2:	d011      	beq.n	80193e8 <sin+0x70>
 80193c4:	b9f0      	cbnz	r0, 8019404 <sin+0x8c>
 80193c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80193ca:	ed9d 0b00 	vldr	d0, [sp]
 80193ce:	2001      	movs	r0, #1
 80193d0:	f000 fa0e 	bl	80197f0 <__kernel_sin>
 80193d4:	ec51 0b10 	vmov	r0, r1, d0
 80193d8:	e7e6      	b.n	80193a8 <sin+0x30>
 80193da:	ed9d 1b02 	vldr	d1, [sp, #8]
 80193de:	ed9d 0b00 	vldr	d0, [sp]
 80193e2:	f000 f93d 	bl	8019660 <__kernel_cos>
 80193e6:	e7f5      	b.n	80193d4 <sin+0x5c>
 80193e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80193ec:	ed9d 0b00 	vldr	d0, [sp]
 80193f0:	2001      	movs	r0, #1
 80193f2:	f000 f9fd 	bl	80197f0 <__kernel_sin>
 80193f6:	ec53 2b10 	vmov	r2, r3, d0
 80193fa:	ee10 0a10 	vmov	r0, s0
 80193fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8019402:	e7d1      	b.n	80193a8 <sin+0x30>
 8019404:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019408:	ed9d 0b00 	vldr	d0, [sp]
 801940c:	f000 f928 	bl	8019660 <__kernel_cos>
 8019410:	e7f1      	b.n	80193f6 <sin+0x7e>
 8019412:	bf00      	nop
 8019414:	f3af 8000 	nop.w
	...
 8019420:	3fe921fb 	.word	0x3fe921fb
 8019424:	7fefffff 	.word	0x7fefffff

08019428 <expf>:
 8019428:	b508      	push	{r3, lr}
 801942a:	ed2d 8b02 	vpush	{d8}
 801942e:	eef0 8a40 	vmov.f32	s17, s0
 8019432:	f000 fce1 	bl	8019df8 <__ieee754_expf>
 8019436:	eeb0 8a40 	vmov.f32	s16, s0
 801943a:	eeb0 0a68 	vmov.f32	s0, s17
 801943e:	f000 f87b 	bl	8019538 <finitef>
 8019442:	b160      	cbz	r0, 801945e <expf+0x36>
 8019444:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8019484 <expf+0x5c>
 8019448:	eef4 8ae7 	vcmpe.f32	s17, s15
 801944c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019450:	dd0a      	ble.n	8019468 <expf+0x40>
 8019452:	f7fd fab9 	bl	80169c8 <__errno>
 8019456:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8019488 <expf+0x60>
 801945a:	2322      	movs	r3, #34	; 0x22
 801945c:	6003      	str	r3, [r0, #0]
 801945e:	eeb0 0a48 	vmov.f32	s0, s16
 8019462:	ecbd 8b02 	vpop	{d8}
 8019466:	bd08      	pop	{r3, pc}
 8019468:	eddf 7a08 	vldr	s15, [pc, #32]	; 801948c <expf+0x64>
 801946c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8019470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019474:	d5f3      	bpl.n	801945e <expf+0x36>
 8019476:	f7fd faa7 	bl	80169c8 <__errno>
 801947a:	2322      	movs	r3, #34	; 0x22
 801947c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8019490 <expf+0x68>
 8019480:	6003      	str	r3, [r0, #0]
 8019482:	e7ec      	b.n	801945e <expf+0x36>
 8019484:	42b17217 	.word	0x42b17217
 8019488:	7f800000 	.word	0x7f800000
 801948c:	c2cff1b5 	.word	0xc2cff1b5
 8019490:	00000000 	.word	0x00000000

08019494 <fmin>:
 8019494:	b508      	push	{r3, lr}
 8019496:	ed2d 8b04 	vpush	{d8-d9}
 801949a:	eeb0 8a40 	vmov.f32	s16, s0
 801949e:	eef0 8a60 	vmov.f32	s17, s1
 80194a2:	eeb0 9a41 	vmov.f32	s18, s2
 80194a6:	eef0 9a61 	vmov.f32	s19, s3
 80194aa:	f000 f81b 	bl	80194e4 <__fpclassifyd>
 80194ae:	b168      	cbz	r0, 80194cc <fmin+0x38>
 80194b0:	eeb0 0a49 	vmov.f32	s0, s18
 80194b4:	eef0 0a69 	vmov.f32	s1, s19
 80194b8:	f000 f814 	bl	80194e4 <__fpclassifyd>
 80194bc:	b150      	cbz	r0, 80194d4 <fmin+0x40>
 80194be:	ec53 2b19 	vmov	r2, r3, d9
 80194c2:	ec51 0b18 	vmov	r0, r1, d8
 80194c6:	f7e7 fb09 	bl	8000adc <__aeabi_dcmplt>
 80194ca:	b918      	cbnz	r0, 80194d4 <fmin+0x40>
 80194cc:	eeb0 8a49 	vmov.f32	s16, s18
 80194d0:	eef0 8a69 	vmov.f32	s17, s19
 80194d4:	eeb0 0a48 	vmov.f32	s0, s16
 80194d8:	eef0 0a68 	vmov.f32	s1, s17
 80194dc:	ecbd 8b04 	vpop	{d8-d9}
 80194e0:	bd08      	pop	{r3, pc}
	...

080194e4 <__fpclassifyd>:
 80194e4:	ec51 0b10 	vmov	r0, r1, d0
 80194e8:	b510      	push	{r4, lr}
 80194ea:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 80194ee:	460b      	mov	r3, r1
 80194f0:	d019      	beq.n	8019526 <__fpclassifyd+0x42>
 80194f2:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 80194f6:	490e      	ldr	r1, [pc, #56]	; (8019530 <__fpclassifyd+0x4c>)
 80194f8:	428a      	cmp	r2, r1
 80194fa:	d90e      	bls.n	801951a <__fpclassifyd+0x36>
 80194fc:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8019500:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8019504:	428a      	cmp	r2, r1
 8019506:	d908      	bls.n	801951a <__fpclassifyd+0x36>
 8019508:	4a0a      	ldr	r2, [pc, #40]	; (8019534 <__fpclassifyd+0x50>)
 801950a:	4213      	tst	r3, r2
 801950c:	d007      	beq.n	801951e <__fpclassifyd+0x3a>
 801950e:	4294      	cmp	r4, r2
 8019510:	d107      	bne.n	8019522 <__fpclassifyd+0x3e>
 8019512:	fab0 f080 	clz	r0, r0
 8019516:	0940      	lsrs	r0, r0, #5
 8019518:	bd10      	pop	{r4, pc}
 801951a:	2004      	movs	r0, #4
 801951c:	e7fc      	b.n	8019518 <__fpclassifyd+0x34>
 801951e:	2003      	movs	r0, #3
 8019520:	e7fa      	b.n	8019518 <__fpclassifyd+0x34>
 8019522:	2000      	movs	r0, #0
 8019524:	e7f8      	b.n	8019518 <__fpclassifyd+0x34>
 8019526:	2800      	cmp	r0, #0
 8019528:	d1ee      	bne.n	8019508 <__fpclassifyd+0x24>
 801952a:	2002      	movs	r0, #2
 801952c:	e7f4      	b.n	8019518 <__fpclassifyd+0x34>
 801952e:	bf00      	nop
 8019530:	7fdfffff 	.word	0x7fdfffff
 8019534:	7ff00000 	.word	0x7ff00000

08019538 <finitef>:
 8019538:	b082      	sub	sp, #8
 801953a:	ed8d 0a01 	vstr	s0, [sp, #4]
 801953e:	9801      	ldr	r0, [sp, #4]
 8019540:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8019544:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8019548:	bfac      	ite	ge
 801954a:	2000      	movge	r0, #0
 801954c:	2001      	movlt	r0, #1
 801954e:	b002      	add	sp, #8
 8019550:	4770      	bx	lr

08019552 <cosl>:
 8019552:	f7ff bebd 	b.w	80192d0 <cos>

08019556 <sinl>:
 8019556:	f7ff bf0f 	b.w	8019378 <sin>

0801955a <acosl>:
 801955a:	f000 bc0f 	b.w	8019d7c <acos>
	...

08019560 <floor>:
 8019560:	ec51 0b10 	vmov	r0, r1, d0
 8019564:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801956c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8019570:	2e13      	cmp	r6, #19
 8019572:	ee10 5a10 	vmov	r5, s0
 8019576:	ee10 8a10 	vmov	r8, s0
 801957a:	460c      	mov	r4, r1
 801957c:	dc31      	bgt.n	80195e2 <floor+0x82>
 801957e:	2e00      	cmp	r6, #0
 8019580:	da14      	bge.n	80195ac <floor+0x4c>
 8019582:	a333      	add	r3, pc, #204	; (adr r3, 8019650 <floor+0xf0>)
 8019584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019588:	f7e6 fe80 	bl	800028c <__adddf3>
 801958c:	2200      	movs	r2, #0
 801958e:	2300      	movs	r3, #0
 8019590:	f7e7 fac2 	bl	8000b18 <__aeabi_dcmpgt>
 8019594:	b138      	cbz	r0, 80195a6 <floor+0x46>
 8019596:	2c00      	cmp	r4, #0
 8019598:	da53      	bge.n	8019642 <floor+0xe2>
 801959a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 801959e:	4325      	orrs	r5, r4
 80195a0:	d052      	beq.n	8019648 <floor+0xe8>
 80195a2:	4c2d      	ldr	r4, [pc, #180]	; (8019658 <floor+0xf8>)
 80195a4:	2500      	movs	r5, #0
 80195a6:	4621      	mov	r1, r4
 80195a8:	4628      	mov	r0, r5
 80195aa:	e024      	b.n	80195f6 <floor+0x96>
 80195ac:	4f2b      	ldr	r7, [pc, #172]	; (801965c <floor+0xfc>)
 80195ae:	4137      	asrs	r7, r6
 80195b0:	ea01 0307 	and.w	r3, r1, r7
 80195b4:	4303      	orrs	r3, r0
 80195b6:	d01e      	beq.n	80195f6 <floor+0x96>
 80195b8:	a325      	add	r3, pc, #148	; (adr r3, 8019650 <floor+0xf0>)
 80195ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80195be:	f7e6 fe65 	bl	800028c <__adddf3>
 80195c2:	2200      	movs	r2, #0
 80195c4:	2300      	movs	r3, #0
 80195c6:	f7e7 faa7 	bl	8000b18 <__aeabi_dcmpgt>
 80195ca:	2800      	cmp	r0, #0
 80195cc:	d0eb      	beq.n	80195a6 <floor+0x46>
 80195ce:	2c00      	cmp	r4, #0
 80195d0:	bfbe      	ittt	lt
 80195d2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80195d6:	4133      	asrlt	r3, r6
 80195d8:	18e4      	addlt	r4, r4, r3
 80195da:	ea24 0407 	bic.w	r4, r4, r7
 80195de:	2500      	movs	r5, #0
 80195e0:	e7e1      	b.n	80195a6 <floor+0x46>
 80195e2:	2e33      	cmp	r6, #51	; 0x33
 80195e4:	dd0b      	ble.n	80195fe <floor+0x9e>
 80195e6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80195ea:	d104      	bne.n	80195f6 <floor+0x96>
 80195ec:	ee10 2a10 	vmov	r2, s0
 80195f0:	460b      	mov	r3, r1
 80195f2:	f7e6 fe4b 	bl	800028c <__adddf3>
 80195f6:	ec41 0b10 	vmov	d0, r0, r1
 80195fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80195fe:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8019602:	f04f 37ff 	mov.w	r7, #4294967295
 8019606:	40df      	lsrs	r7, r3
 8019608:	4238      	tst	r0, r7
 801960a:	d0f4      	beq.n	80195f6 <floor+0x96>
 801960c:	a310      	add	r3, pc, #64	; (adr r3, 8019650 <floor+0xf0>)
 801960e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019612:	f7e6 fe3b 	bl	800028c <__adddf3>
 8019616:	2200      	movs	r2, #0
 8019618:	2300      	movs	r3, #0
 801961a:	f7e7 fa7d 	bl	8000b18 <__aeabi_dcmpgt>
 801961e:	2800      	cmp	r0, #0
 8019620:	d0c1      	beq.n	80195a6 <floor+0x46>
 8019622:	2c00      	cmp	r4, #0
 8019624:	da0a      	bge.n	801963c <floor+0xdc>
 8019626:	2e14      	cmp	r6, #20
 8019628:	d101      	bne.n	801962e <floor+0xce>
 801962a:	3401      	adds	r4, #1
 801962c:	e006      	b.n	801963c <floor+0xdc>
 801962e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8019632:	2301      	movs	r3, #1
 8019634:	40b3      	lsls	r3, r6
 8019636:	441d      	add	r5, r3
 8019638:	45a8      	cmp	r8, r5
 801963a:	d8f6      	bhi.n	801962a <floor+0xca>
 801963c:	ea25 0507 	bic.w	r5, r5, r7
 8019640:	e7b1      	b.n	80195a6 <floor+0x46>
 8019642:	2500      	movs	r5, #0
 8019644:	462c      	mov	r4, r5
 8019646:	e7ae      	b.n	80195a6 <floor+0x46>
 8019648:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801964c:	e7ab      	b.n	80195a6 <floor+0x46>
 801964e:	bf00      	nop
 8019650:	8800759c 	.word	0x8800759c
 8019654:	7e37e43c 	.word	0x7e37e43c
 8019658:	bff00000 	.word	0xbff00000
 801965c:	000fffff 	.word	0x000fffff

08019660 <__kernel_cos>:
 8019660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019664:	ec57 6b10 	vmov	r6, r7, d0
 8019668:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801966c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8019670:	ed8d 1b00 	vstr	d1, [sp]
 8019674:	da07      	bge.n	8019686 <__kernel_cos+0x26>
 8019676:	ee10 0a10 	vmov	r0, s0
 801967a:	4639      	mov	r1, r7
 801967c:	f7e7 fa6c 	bl	8000b58 <__aeabi_d2iz>
 8019680:	2800      	cmp	r0, #0
 8019682:	f000 8088 	beq.w	8019796 <__kernel_cos+0x136>
 8019686:	4632      	mov	r2, r6
 8019688:	463b      	mov	r3, r7
 801968a:	4630      	mov	r0, r6
 801968c:	4639      	mov	r1, r7
 801968e:	f7e6 ffb3 	bl	80005f8 <__aeabi_dmul>
 8019692:	4b51      	ldr	r3, [pc, #324]	; (80197d8 <__kernel_cos+0x178>)
 8019694:	2200      	movs	r2, #0
 8019696:	4604      	mov	r4, r0
 8019698:	460d      	mov	r5, r1
 801969a:	f7e6 ffad 	bl	80005f8 <__aeabi_dmul>
 801969e:	a340      	add	r3, pc, #256	; (adr r3, 80197a0 <__kernel_cos+0x140>)
 80196a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196a4:	4682      	mov	sl, r0
 80196a6:	468b      	mov	fp, r1
 80196a8:	4620      	mov	r0, r4
 80196aa:	4629      	mov	r1, r5
 80196ac:	f7e6 ffa4 	bl	80005f8 <__aeabi_dmul>
 80196b0:	a33d      	add	r3, pc, #244	; (adr r3, 80197a8 <__kernel_cos+0x148>)
 80196b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196b6:	f7e6 fde9 	bl	800028c <__adddf3>
 80196ba:	4622      	mov	r2, r4
 80196bc:	462b      	mov	r3, r5
 80196be:	f7e6 ff9b 	bl	80005f8 <__aeabi_dmul>
 80196c2:	a33b      	add	r3, pc, #236	; (adr r3, 80197b0 <__kernel_cos+0x150>)
 80196c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196c8:	f7e6 fdde 	bl	8000288 <__aeabi_dsub>
 80196cc:	4622      	mov	r2, r4
 80196ce:	462b      	mov	r3, r5
 80196d0:	f7e6 ff92 	bl	80005f8 <__aeabi_dmul>
 80196d4:	a338      	add	r3, pc, #224	; (adr r3, 80197b8 <__kernel_cos+0x158>)
 80196d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196da:	f7e6 fdd7 	bl	800028c <__adddf3>
 80196de:	4622      	mov	r2, r4
 80196e0:	462b      	mov	r3, r5
 80196e2:	f7e6 ff89 	bl	80005f8 <__aeabi_dmul>
 80196e6:	a336      	add	r3, pc, #216	; (adr r3, 80197c0 <__kernel_cos+0x160>)
 80196e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196ec:	f7e6 fdcc 	bl	8000288 <__aeabi_dsub>
 80196f0:	4622      	mov	r2, r4
 80196f2:	462b      	mov	r3, r5
 80196f4:	f7e6 ff80 	bl	80005f8 <__aeabi_dmul>
 80196f8:	a333      	add	r3, pc, #204	; (adr r3, 80197c8 <__kernel_cos+0x168>)
 80196fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196fe:	f7e6 fdc5 	bl	800028c <__adddf3>
 8019702:	4622      	mov	r2, r4
 8019704:	462b      	mov	r3, r5
 8019706:	f7e6 ff77 	bl	80005f8 <__aeabi_dmul>
 801970a:	4622      	mov	r2, r4
 801970c:	462b      	mov	r3, r5
 801970e:	f7e6 ff73 	bl	80005f8 <__aeabi_dmul>
 8019712:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019716:	4604      	mov	r4, r0
 8019718:	460d      	mov	r5, r1
 801971a:	4630      	mov	r0, r6
 801971c:	4639      	mov	r1, r7
 801971e:	f7e6 ff6b 	bl	80005f8 <__aeabi_dmul>
 8019722:	460b      	mov	r3, r1
 8019724:	4602      	mov	r2, r0
 8019726:	4629      	mov	r1, r5
 8019728:	4620      	mov	r0, r4
 801972a:	f7e6 fdad 	bl	8000288 <__aeabi_dsub>
 801972e:	4b2b      	ldr	r3, [pc, #172]	; (80197dc <__kernel_cos+0x17c>)
 8019730:	4598      	cmp	r8, r3
 8019732:	4606      	mov	r6, r0
 8019734:	460f      	mov	r7, r1
 8019736:	dc10      	bgt.n	801975a <__kernel_cos+0xfa>
 8019738:	4602      	mov	r2, r0
 801973a:	460b      	mov	r3, r1
 801973c:	4650      	mov	r0, sl
 801973e:	4659      	mov	r1, fp
 8019740:	f7e6 fda2 	bl	8000288 <__aeabi_dsub>
 8019744:	460b      	mov	r3, r1
 8019746:	4926      	ldr	r1, [pc, #152]	; (80197e0 <__kernel_cos+0x180>)
 8019748:	4602      	mov	r2, r0
 801974a:	2000      	movs	r0, #0
 801974c:	f7e6 fd9c 	bl	8000288 <__aeabi_dsub>
 8019750:	ec41 0b10 	vmov	d0, r0, r1
 8019754:	b003      	add	sp, #12
 8019756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801975a:	4b22      	ldr	r3, [pc, #136]	; (80197e4 <__kernel_cos+0x184>)
 801975c:	4920      	ldr	r1, [pc, #128]	; (80197e0 <__kernel_cos+0x180>)
 801975e:	4598      	cmp	r8, r3
 8019760:	bfcc      	ite	gt
 8019762:	4d21      	ldrgt	r5, [pc, #132]	; (80197e8 <__kernel_cos+0x188>)
 8019764:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8019768:	2400      	movs	r4, #0
 801976a:	4622      	mov	r2, r4
 801976c:	462b      	mov	r3, r5
 801976e:	2000      	movs	r0, #0
 8019770:	f7e6 fd8a 	bl	8000288 <__aeabi_dsub>
 8019774:	4622      	mov	r2, r4
 8019776:	4680      	mov	r8, r0
 8019778:	4689      	mov	r9, r1
 801977a:	462b      	mov	r3, r5
 801977c:	4650      	mov	r0, sl
 801977e:	4659      	mov	r1, fp
 8019780:	f7e6 fd82 	bl	8000288 <__aeabi_dsub>
 8019784:	4632      	mov	r2, r6
 8019786:	463b      	mov	r3, r7
 8019788:	f7e6 fd7e 	bl	8000288 <__aeabi_dsub>
 801978c:	4602      	mov	r2, r0
 801978e:	460b      	mov	r3, r1
 8019790:	4640      	mov	r0, r8
 8019792:	4649      	mov	r1, r9
 8019794:	e7da      	b.n	801974c <__kernel_cos+0xec>
 8019796:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80197d0 <__kernel_cos+0x170>
 801979a:	e7db      	b.n	8019754 <__kernel_cos+0xf4>
 801979c:	f3af 8000 	nop.w
 80197a0:	be8838d4 	.word	0xbe8838d4
 80197a4:	bda8fae9 	.word	0xbda8fae9
 80197a8:	bdb4b1c4 	.word	0xbdb4b1c4
 80197ac:	3e21ee9e 	.word	0x3e21ee9e
 80197b0:	809c52ad 	.word	0x809c52ad
 80197b4:	3e927e4f 	.word	0x3e927e4f
 80197b8:	19cb1590 	.word	0x19cb1590
 80197bc:	3efa01a0 	.word	0x3efa01a0
 80197c0:	16c15177 	.word	0x16c15177
 80197c4:	3f56c16c 	.word	0x3f56c16c
 80197c8:	5555554c 	.word	0x5555554c
 80197cc:	3fa55555 	.word	0x3fa55555
 80197d0:	00000000 	.word	0x00000000
 80197d4:	3ff00000 	.word	0x3ff00000
 80197d8:	3fe00000 	.word	0x3fe00000
 80197dc:	3fd33332 	.word	0x3fd33332
 80197e0:	3ff00000 	.word	0x3ff00000
 80197e4:	3fe90000 	.word	0x3fe90000
 80197e8:	3fd20000 	.word	0x3fd20000
 80197ec:	00000000 	.word	0x00000000

080197f0 <__kernel_sin>:
 80197f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197f4:	ed2d 8b04 	vpush	{d8-d9}
 80197f8:	eeb0 8a41 	vmov.f32	s16, s2
 80197fc:	eef0 8a61 	vmov.f32	s17, s3
 8019800:	ec55 4b10 	vmov	r4, r5, d0
 8019804:	b083      	sub	sp, #12
 8019806:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801980a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801980e:	9001      	str	r0, [sp, #4]
 8019810:	da06      	bge.n	8019820 <__kernel_sin+0x30>
 8019812:	ee10 0a10 	vmov	r0, s0
 8019816:	4629      	mov	r1, r5
 8019818:	f7e7 f99e 	bl	8000b58 <__aeabi_d2iz>
 801981c:	2800      	cmp	r0, #0
 801981e:	d051      	beq.n	80198c4 <__kernel_sin+0xd4>
 8019820:	4622      	mov	r2, r4
 8019822:	462b      	mov	r3, r5
 8019824:	4620      	mov	r0, r4
 8019826:	4629      	mov	r1, r5
 8019828:	f7e6 fee6 	bl	80005f8 <__aeabi_dmul>
 801982c:	4682      	mov	sl, r0
 801982e:	468b      	mov	fp, r1
 8019830:	4602      	mov	r2, r0
 8019832:	460b      	mov	r3, r1
 8019834:	4620      	mov	r0, r4
 8019836:	4629      	mov	r1, r5
 8019838:	f7e6 fede 	bl	80005f8 <__aeabi_dmul>
 801983c:	a341      	add	r3, pc, #260	; (adr r3, 8019944 <__kernel_sin+0x154>)
 801983e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019842:	4680      	mov	r8, r0
 8019844:	4689      	mov	r9, r1
 8019846:	4650      	mov	r0, sl
 8019848:	4659      	mov	r1, fp
 801984a:	f7e6 fed5 	bl	80005f8 <__aeabi_dmul>
 801984e:	a33f      	add	r3, pc, #252	; (adr r3, 801994c <__kernel_sin+0x15c>)
 8019850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019854:	f7e6 fd18 	bl	8000288 <__aeabi_dsub>
 8019858:	4652      	mov	r2, sl
 801985a:	465b      	mov	r3, fp
 801985c:	f7e6 fecc 	bl	80005f8 <__aeabi_dmul>
 8019860:	a33c      	add	r3, pc, #240	; (adr r3, 8019954 <__kernel_sin+0x164>)
 8019862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019866:	f7e6 fd11 	bl	800028c <__adddf3>
 801986a:	4652      	mov	r2, sl
 801986c:	465b      	mov	r3, fp
 801986e:	f7e6 fec3 	bl	80005f8 <__aeabi_dmul>
 8019872:	a33a      	add	r3, pc, #232	; (adr r3, 801995c <__kernel_sin+0x16c>)
 8019874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019878:	f7e6 fd06 	bl	8000288 <__aeabi_dsub>
 801987c:	4652      	mov	r2, sl
 801987e:	465b      	mov	r3, fp
 8019880:	f7e6 feba 	bl	80005f8 <__aeabi_dmul>
 8019884:	a337      	add	r3, pc, #220	; (adr r3, 8019964 <__kernel_sin+0x174>)
 8019886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801988a:	f7e6 fcff 	bl	800028c <__adddf3>
 801988e:	9b01      	ldr	r3, [sp, #4]
 8019890:	4606      	mov	r6, r0
 8019892:	460f      	mov	r7, r1
 8019894:	b9eb      	cbnz	r3, 80198d2 <__kernel_sin+0xe2>
 8019896:	4602      	mov	r2, r0
 8019898:	460b      	mov	r3, r1
 801989a:	4650      	mov	r0, sl
 801989c:	4659      	mov	r1, fp
 801989e:	f7e6 feab 	bl	80005f8 <__aeabi_dmul>
 80198a2:	a325      	add	r3, pc, #148	; (adr r3, 8019938 <__kernel_sin+0x148>)
 80198a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80198a8:	f7e6 fcee 	bl	8000288 <__aeabi_dsub>
 80198ac:	4642      	mov	r2, r8
 80198ae:	464b      	mov	r3, r9
 80198b0:	f7e6 fea2 	bl	80005f8 <__aeabi_dmul>
 80198b4:	4602      	mov	r2, r0
 80198b6:	460b      	mov	r3, r1
 80198b8:	4620      	mov	r0, r4
 80198ba:	4629      	mov	r1, r5
 80198bc:	f7e6 fce6 	bl	800028c <__adddf3>
 80198c0:	4604      	mov	r4, r0
 80198c2:	460d      	mov	r5, r1
 80198c4:	ec45 4b10 	vmov	d0, r4, r5
 80198c8:	b003      	add	sp, #12
 80198ca:	ecbd 8b04 	vpop	{d8-d9}
 80198ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198d2:	4b1b      	ldr	r3, [pc, #108]	; (8019940 <__kernel_sin+0x150>)
 80198d4:	ec51 0b18 	vmov	r0, r1, d8
 80198d8:	2200      	movs	r2, #0
 80198da:	f7e6 fe8d 	bl	80005f8 <__aeabi_dmul>
 80198de:	4632      	mov	r2, r6
 80198e0:	ec41 0b19 	vmov	d9, r0, r1
 80198e4:	463b      	mov	r3, r7
 80198e6:	4640      	mov	r0, r8
 80198e8:	4649      	mov	r1, r9
 80198ea:	f7e6 fe85 	bl	80005f8 <__aeabi_dmul>
 80198ee:	4602      	mov	r2, r0
 80198f0:	460b      	mov	r3, r1
 80198f2:	ec51 0b19 	vmov	r0, r1, d9
 80198f6:	f7e6 fcc7 	bl	8000288 <__aeabi_dsub>
 80198fa:	4652      	mov	r2, sl
 80198fc:	465b      	mov	r3, fp
 80198fe:	f7e6 fe7b 	bl	80005f8 <__aeabi_dmul>
 8019902:	ec53 2b18 	vmov	r2, r3, d8
 8019906:	f7e6 fcbf 	bl	8000288 <__aeabi_dsub>
 801990a:	a30b      	add	r3, pc, #44	; (adr r3, 8019938 <__kernel_sin+0x148>)
 801990c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019910:	4606      	mov	r6, r0
 8019912:	460f      	mov	r7, r1
 8019914:	4640      	mov	r0, r8
 8019916:	4649      	mov	r1, r9
 8019918:	f7e6 fe6e 	bl	80005f8 <__aeabi_dmul>
 801991c:	4602      	mov	r2, r0
 801991e:	460b      	mov	r3, r1
 8019920:	4630      	mov	r0, r6
 8019922:	4639      	mov	r1, r7
 8019924:	f7e6 fcb2 	bl	800028c <__adddf3>
 8019928:	4602      	mov	r2, r0
 801992a:	460b      	mov	r3, r1
 801992c:	4620      	mov	r0, r4
 801992e:	4629      	mov	r1, r5
 8019930:	f7e6 fcaa 	bl	8000288 <__aeabi_dsub>
 8019934:	e7c4      	b.n	80198c0 <__kernel_sin+0xd0>
 8019936:	bf00      	nop
 8019938:	55555549 	.word	0x55555549
 801993c:	3fc55555 	.word	0x3fc55555
 8019940:	3fe00000 	.word	0x3fe00000
 8019944:	5acfd57c 	.word	0x5acfd57c
 8019948:	3de5d93a 	.word	0x3de5d93a
 801994c:	8a2b9ceb 	.word	0x8a2b9ceb
 8019950:	3e5ae5e6 	.word	0x3e5ae5e6
 8019954:	57b1fe7d 	.word	0x57b1fe7d
 8019958:	3ec71de3 	.word	0x3ec71de3
 801995c:	19c161d5 	.word	0x19c161d5
 8019960:	3f2a01a0 	.word	0x3f2a01a0
 8019964:	1110f8a6 	.word	0x1110f8a6
 8019968:	3f811111 	.word	0x3f811111
 801996c:	00000000 	.word	0x00000000

08019970 <__ieee754_rem_pio2>:
 8019970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019974:	ed2d 8b02 	vpush	{d8}
 8019978:	ec55 4b10 	vmov	r4, r5, d0
 801997c:	4bca      	ldr	r3, [pc, #808]	; (8019ca8 <__ieee754_rem_pio2+0x338>)
 801997e:	b08b      	sub	sp, #44	; 0x2c
 8019980:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8019984:	4598      	cmp	r8, r3
 8019986:	4682      	mov	sl, r0
 8019988:	9502      	str	r5, [sp, #8]
 801998a:	dc08      	bgt.n	801999e <__ieee754_rem_pio2+0x2e>
 801998c:	2200      	movs	r2, #0
 801998e:	2300      	movs	r3, #0
 8019990:	ed80 0b00 	vstr	d0, [r0]
 8019994:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8019998:	f04f 0b00 	mov.w	fp, #0
 801999c:	e028      	b.n	80199f0 <__ieee754_rem_pio2+0x80>
 801999e:	4bc3      	ldr	r3, [pc, #780]	; (8019cac <__ieee754_rem_pio2+0x33c>)
 80199a0:	4598      	cmp	r8, r3
 80199a2:	dc78      	bgt.n	8019a96 <__ieee754_rem_pio2+0x126>
 80199a4:	9b02      	ldr	r3, [sp, #8]
 80199a6:	4ec2      	ldr	r6, [pc, #776]	; (8019cb0 <__ieee754_rem_pio2+0x340>)
 80199a8:	2b00      	cmp	r3, #0
 80199aa:	ee10 0a10 	vmov	r0, s0
 80199ae:	a3b0      	add	r3, pc, #704	; (adr r3, 8019c70 <__ieee754_rem_pio2+0x300>)
 80199b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199b4:	4629      	mov	r1, r5
 80199b6:	dd39      	ble.n	8019a2c <__ieee754_rem_pio2+0xbc>
 80199b8:	f7e6 fc66 	bl	8000288 <__aeabi_dsub>
 80199bc:	45b0      	cmp	r8, r6
 80199be:	4604      	mov	r4, r0
 80199c0:	460d      	mov	r5, r1
 80199c2:	d01b      	beq.n	80199fc <__ieee754_rem_pio2+0x8c>
 80199c4:	a3ac      	add	r3, pc, #688	; (adr r3, 8019c78 <__ieee754_rem_pio2+0x308>)
 80199c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199ca:	f7e6 fc5d 	bl	8000288 <__aeabi_dsub>
 80199ce:	4602      	mov	r2, r0
 80199d0:	460b      	mov	r3, r1
 80199d2:	e9ca 2300 	strd	r2, r3, [sl]
 80199d6:	4620      	mov	r0, r4
 80199d8:	4629      	mov	r1, r5
 80199da:	f7e6 fc55 	bl	8000288 <__aeabi_dsub>
 80199de:	a3a6      	add	r3, pc, #664	; (adr r3, 8019c78 <__ieee754_rem_pio2+0x308>)
 80199e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199e4:	f7e6 fc50 	bl	8000288 <__aeabi_dsub>
 80199e8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80199ec:	f04f 0b01 	mov.w	fp, #1
 80199f0:	4658      	mov	r0, fp
 80199f2:	b00b      	add	sp, #44	; 0x2c
 80199f4:	ecbd 8b02 	vpop	{d8}
 80199f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80199fc:	a3a0      	add	r3, pc, #640	; (adr r3, 8019c80 <__ieee754_rem_pio2+0x310>)
 80199fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a02:	f7e6 fc41 	bl	8000288 <__aeabi_dsub>
 8019a06:	a3a0      	add	r3, pc, #640	; (adr r3, 8019c88 <__ieee754_rem_pio2+0x318>)
 8019a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a0c:	4604      	mov	r4, r0
 8019a0e:	460d      	mov	r5, r1
 8019a10:	f7e6 fc3a 	bl	8000288 <__aeabi_dsub>
 8019a14:	4602      	mov	r2, r0
 8019a16:	460b      	mov	r3, r1
 8019a18:	e9ca 2300 	strd	r2, r3, [sl]
 8019a1c:	4620      	mov	r0, r4
 8019a1e:	4629      	mov	r1, r5
 8019a20:	f7e6 fc32 	bl	8000288 <__aeabi_dsub>
 8019a24:	a398      	add	r3, pc, #608	; (adr r3, 8019c88 <__ieee754_rem_pio2+0x318>)
 8019a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a2a:	e7db      	b.n	80199e4 <__ieee754_rem_pio2+0x74>
 8019a2c:	f7e6 fc2e 	bl	800028c <__adddf3>
 8019a30:	45b0      	cmp	r8, r6
 8019a32:	4604      	mov	r4, r0
 8019a34:	460d      	mov	r5, r1
 8019a36:	d016      	beq.n	8019a66 <__ieee754_rem_pio2+0xf6>
 8019a38:	a38f      	add	r3, pc, #572	; (adr r3, 8019c78 <__ieee754_rem_pio2+0x308>)
 8019a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a3e:	f7e6 fc25 	bl	800028c <__adddf3>
 8019a42:	4602      	mov	r2, r0
 8019a44:	460b      	mov	r3, r1
 8019a46:	e9ca 2300 	strd	r2, r3, [sl]
 8019a4a:	4620      	mov	r0, r4
 8019a4c:	4629      	mov	r1, r5
 8019a4e:	f7e6 fc1b 	bl	8000288 <__aeabi_dsub>
 8019a52:	a389      	add	r3, pc, #548	; (adr r3, 8019c78 <__ieee754_rem_pio2+0x308>)
 8019a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a58:	f7e6 fc18 	bl	800028c <__adddf3>
 8019a5c:	f04f 3bff 	mov.w	fp, #4294967295
 8019a60:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8019a64:	e7c4      	b.n	80199f0 <__ieee754_rem_pio2+0x80>
 8019a66:	a386      	add	r3, pc, #536	; (adr r3, 8019c80 <__ieee754_rem_pio2+0x310>)
 8019a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a6c:	f7e6 fc0e 	bl	800028c <__adddf3>
 8019a70:	a385      	add	r3, pc, #532	; (adr r3, 8019c88 <__ieee754_rem_pio2+0x318>)
 8019a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a76:	4604      	mov	r4, r0
 8019a78:	460d      	mov	r5, r1
 8019a7a:	f7e6 fc07 	bl	800028c <__adddf3>
 8019a7e:	4602      	mov	r2, r0
 8019a80:	460b      	mov	r3, r1
 8019a82:	e9ca 2300 	strd	r2, r3, [sl]
 8019a86:	4620      	mov	r0, r4
 8019a88:	4629      	mov	r1, r5
 8019a8a:	f7e6 fbfd 	bl	8000288 <__aeabi_dsub>
 8019a8e:	a37e      	add	r3, pc, #504	; (adr r3, 8019c88 <__ieee754_rem_pio2+0x318>)
 8019a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a94:	e7e0      	b.n	8019a58 <__ieee754_rem_pio2+0xe8>
 8019a96:	4b87      	ldr	r3, [pc, #540]	; (8019cb4 <__ieee754_rem_pio2+0x344>)
 8019a98:	4598      	cmp	r8, r3
 8019a9a:	f300 80d8 	bgt.w	8019c4e <__ieee754_rem_pio2+0x2de>
 8019a9e:	f000 f9a1 	bl	8019de4 <fabs>
 8019aa2:	ec55 4b10 	vmov	r4, r5, d0
 8019aa6:	ee10 0a10 	vmov	r0, s0
 8019aaa:	a379      	add	r3, pc, #484	; (adr r3, 8019c90 <__ieee754_rem_pio2+0x320>)
 8019aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ab0:	4629      	mov	r1, r5
 8019ab2:	f7e6 fda1 	bl	80005f8 <__aeabi_dmul>
 8019ab6:	4b80      	ldr	r3, [pc, #512]	; (8019cb8 <__ieee754_rem_pio2+0x348>)
 8019ab8:	2200      	movs	r2, #0
 8019aba:	f7e6 fbe7 	bl	800028c <__adddf3>
 8019abe:	f7e7 f84b 	bl	8000b58 <__aeabi_d2iz>
 8019ac2:	4683      	mov	fp, r0
 8019ac4:	f7e6 fd2e 	bl	8000524 <__aeabi_i2d>
 8019ac8:	4602      	mov	r2, r0
 8019aca:	460b      	mov	r3, r1
 8019acc:	ec43 2b18 	vmov	d8, r2, r3
 8019ad0:	a367      	add	r3, pc, #412	; (adr r3, 8019c70 <__ieee754_rem_pio2+0x300>)
 8019ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ad6:	f7e6 fd8f 	bl	80005f8 <__aeabi_dmul>
 8019ada:	4602      	mov	r2, r0
 8019adc:	460b      	mov	r3, r1
 8019ade:	4620      	mov	r0, r4
 8019ae0:	4629      	mov	r1, r5
 8019ae2:	f7e6 fbd1 	bl	8000288 <__aeabi_dsub>
 8019ae6:	a364      	add	r3, pc, #400	; (adr r3, 8019c78 <__ieee754_rem_pio2+0x308>)
 8019ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019aec:	4606      	mov	r6, r0
 8019aee:	460f      	mov	r7, r1
 8019af0:	ec51 0b18 	vmov	r0, r1, d8
 8019af4:	f7e6 fd80 	bl	80005f8 <__aeabi_dmul>
 8019af8:	f1bb 0f1f 	cmp.w	fp, #31
 8019afc:	4604      	mov	r4, r0
 8019afe:	460d      	mov	r5, r1
 8019b00:	dc0d      	bgt.n	8019b1e <__ieee754_rem_pio2+0x1ae>
 8019b02:	4b6e      	ldr	r3, [pc, #440]	; (8019cbc <__ieee754_rem_pio2+0x34c>)
 8019b04:	f10b 32ff 	add.w	r2, fp, #4294967295
 8019b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019b0c:	4543      	cmp	r3, r8
 8019b0e:	d006      	beq.n	8019b1e <__ieee754_rem_pio2+0x1ae>
 8019b10:	4622      	mov	r2, r4
 8019b12:	462b      	mov	r3, r5
 8019b14:	4630      	mov	r0, r6
 8019b16:	4639      	mov	r1, r7
 8019b18:	f7e6 fbb6 	bl	8000288 <__aeabi_dsub>
 8019b1c:	e00e      	b.n	8019b3c <__ieee754_rem_pio2+0x1cc>
 8019b1e:	462b      	mov	r3, r5
 8019b20:	4622      	mov	r2, r4
 8019b22:	4630      	mov	r0, r6
 8019b24:	4639      	mov	r1, r7
 8019b26:	f7e6 fbaf 	bl	8000288 <__aeabi_dsub>
 8019b2a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8019b2e:	9303      	str	r3, [sp, #12]
 8019b30:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019b34:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8019b38:	2b10      	cmp	r3, #16
 8019b3a:	dc02      	bgt.n	8019b42 <__ieee754_rem_pio2+0x1d2>
 8019b3c:	e9ca 0100 	strd	r0, r1, [sl]
 8019b40:	e039      	b.n	8019bb6 <__ieee754_rem_pio2+0x246>
 8019b42:	a34f      	add	r3, pc, #316	; (adr r3, 8019c80 <__ieee754_rem_pio2+0x310>)
 8019b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b48:	ec51 0b18 	vmov	r0, r1, d8
 8019b4c:	f7e6 fd54 	bl	80005f8 <__aeabi_dmul>
 8019b50:	4604      	mov	r4, r0
 8019b52:	460d      	mov	r5, r1
 8019b54:	4602      	mov	r2, r0
 8019b56:	460b      	mov	r3, r1
 8019b58:	4630      	mov	r0, r6
 8019b5a:	4639      	mov	r1, r7
 8019b5c:	f7e6 fb94 	bl	8000288 <__aeabi_dsub>
 8019b60:	4602      	mov	r2, r0
 8019b62:	460b      	mov	r3, r1
 8019b64:	4680      	mov	r8, r0
 8019b66:	4689      	mov	r9, r1
 8019b68:	4630      	mov	r0, r6
 8019b6a:	4639      	mov	r1, r7
 8019b6c:	f7e6 fb8c 	bl	8000288 <__aeabi_dsub>
 8019b70:	4622      	mov	r2, r4
 8019b72:	462b      	mov	r3, r5
 8019b74:	f7e6 fb88 	bl	8000288 <__aeabi_dsub>
 8019b78:	a343      	add	r3, pc, #268	; (adr r3, 8019c88 <__ieee754_rem_pio2+0x318>)
 8019b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b7e:	4604      	mov	r4, r0
 8019b80:	460d      	mov	r5, r1
 8019b82:	ec51 0b18 	vmov	r0, r1, d8
 8019b86:	f7e6 fd37 	bl	80005f8 <__aeabi_dmul>
 8019b8a:	4622      	mov	r2, r4
 8019b8c:	462b      	mov	r3, r5
 8019b8e:	f7e6 fb7b 	bl	8000288 <__aeabi_dsub>
 8019b92:	4602      	mov	r2, r0
 8019b94:	460b      	mov	r3, r1
 8019b96:	4604      	mov	r4, r0
 8019b98:	460d      	mov	r5, r1
 8019b9a:	4640      	mov	r0, r8
 8019b9c:	4649      	mov	r1, r9
 8019b9e:	f7e6 fb73 	bl	8000288 <__aeabi_dsub>
 8019ba2:	9a03      	ldr	r2, [sp, #12]
 8019ba4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019ba8:	1ad3      	subs	r3, r2, r3
 8019baa:	2b31      	cmp	r3, #49	; 0x31
 8019bac:	dc24      	bgt.n	8019bf8 <__ieee754_rem_pio2+0x288>
 8019bae:	e9ca 0100 	strd	r0, r1, [sl]
 8019bb2:	4646      	mov	r6, r8
 8019bb4:	464f      	mov	r7, r9
 8019bb6:	e9da 8900 	ldrd	r8, r9, [sl]
 8019bba:	4630      	mov	r0, r6
 8019bbc:	4642      	mov	r2, r8
 8019bbe:	464b      	mov	r3, r9
 8019bc0:	4639      	mov	r1, r7
 8019bc2:	f7e6 fb61 	bl	8000288 <__aeabi_dsub>
 8019bc6:	462b      	mov	r3, r5
 8019bc8:	4622      	mov	r2, r4
 8019bca:	f7e6 fb5d 	bl	8000288 <__aeabi_dsub>
 8019bce:	9b02      	ldr	r3, [sp, #8]
 8019bd0:	2b00      	cmp	r3, #0
 8019bd2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8019bd6:	f6bf af0b 	bge.w	80199f0 <__ieee754_rem_pio2+0x80>
 8019bda:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8019bde:	f8ca 3004 	str.w	r3, [sl, #4]
 8019be2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019be6:	f8ca 8000 	str.w	r8, [sl]
 8019bea:	f8ca 0008 	str.w	r0, [sl, #8]
 8019bee:	f8ca 300c 	str.w	r3, [sl, #12]
 8019bf2:	f1cb 0b00 	rsb	fp, fp, #0
 8019bf6:	e6fb      	b.n	80199f0 <__ieee754_rem_pio2+0x80>
 8019bf8:	a327      	add	r3, pc, #156	; (adr r3, 8019c98 <__ieee754_rem_pio2+0x328>)
 8019bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bfe:	ec51 0b18 	vmov	r0, r1, d8
 8019c02:	f7e6 fcf9 	bl	80005f8 <__aeabi_dmul>
 8019c06:	4604      	mov	r4, r0
 8019c08:	460d      	mov	r5, r1
 8019c0a:	4602      	mov	r2, r0
 8019c0c:	460b      	mov	r3, r1
 8019c0e:	4640      	mov	r0, r8
 8019c10:	4649      	mov	r1, r9
 8019c12:	f7e6 fb39 	bl	8000288 <__aeabi_dsub>
 8019c16:	4602      	mov	r2, r0
 8019c18:	460b      	mov	r3, r1
 8019c1a:	4606      	mov	r6, r0
 8019c1c:	460f      	mov	r7, r1
 8019c1e:	4640      	mov	r0, r8
 8019c20:	4649      	mov	r1, r9
 8019c22:	f7e6 fb31 	bl	8000288 <__aeabi_dsub>
 8019c26:	4622      	mov	r2, r4
 8019c28:	462b      	mov	r3, r5
 8019c2a:	f7e6 fb2d 	bl	8000288 <__aeabi_dsub>
 8019c2e:	a31c      	add	r3, pc, #112	; (adr r3, 8019ca0 <__ieee754_rem_pio2+0x330>)
 8019c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c34:	4604      	mov	r4, r0
 8019c36:	460d      	mov	r5, r1
 8019c38:	ec51 0b18 	vmov	r0, r1, d8
 8019c3c:	f7e6 fcdc 	bl	80005f8 <__aeabi_dmul>
 8019c40:	4622      	mov	r2, r4
 8019c42:	462b      	mov	r3, r5
 8019c44:	f7e6 fb20 	bl	8000288 <__aeabi_dsub>
 8019c48:	4604      	mov	r4, r0
 8019c4a:	460d      	mov	r5, r1
 8019c4c:	e760      	b.n	8019b10 <__ieee754_rem_pio2+0x1a0>
 8019c4e:	4b1c      	ldr	r3, [pc, #112]	; (8019cc0 <__ieee754_rem_pio2+0x350>)
 8019c50:	4598      	cmp	r8, r3
 8019c52:	dd37      	ble.n	8019cc4 <__ieee754_rem_pio2+0x354>
 8019c54:	ee10 2a10 	vmov	r2, s0
 8019c58:	462b      	mov	r3, r5
 8019c5a:	4620      	mov	r0, r4
 8019c5c:	4629      	mov	r1, r5
 8019c5e:	f7e6 fb13 	bl	8000288 <__aeabi_dsub>
 8019c62:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8019c66:	e9ca 0100 	strd	r0, r1, [sl]
 8019c6a:	e695      	b.n	8019998 <__ieee754_rem_pio2+0x28>
 8019c6c:	f3af 8000 	nop.w
 8019c70:	54400000 	.word	0x54400000
 8019c74:	3ff921fb 	.word	0x3ff921fb
 8019c78:	1a626331 	.word	0x1a626331
 8019c7c:	3dd0b461 	.word	0x3dd0b461
 8019c80:	1a600000 	.word	0x1a600000
 8019c84:	3dd0b461 	.word	0x3dd0b461
 8019c88:	2e037073 	.word	0x2e037073
 8019c8c:	3ba3198a 	.word	0x3ba3198a
 8019c90:	6dc9c883 	.word	0x6dc9c883
 8019c94:	3fe45f30 	.word	0x3fe45f30
 8019c98:	2e000000 	.word	0x2e000000
 8019c9c:	3ba3198a 	.word	0x3ba3198a
 8019ca0:	252049c1 	.word	0x252049c1
 8019ca4:	397b839a 	.word	0x397b839a
 8019ca8:	3fe921fb 	.word	0x3fe921fb
 8019cac:	4002d97b 	.word	0x4002d97b
 8019cb0:	3ff921fb 	.word	0x3ff921fb
 8019cb4:	413921fb 	.word	0x413921fb
 8019cb8:	3fe00000 	.word	0x3fe00000
 8019cbc:	0801d180 	.word	0x0801d180
 8019cc0:	7fefffff 	.word	0x7fefffff
 8019cc4:	ea4f 5628 	mov.w	r6, r8, asr #20
 8019cc8:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8019ccc:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8019cd0:	4620      	mov	r0, r4
 8019cd2:	460d      	mov	r5, r1
 8019cd4:	f7e6 ff40 	bl	8000b58 <__aeabi_d2iz>
 8019cd8:	f7e6 fc24 	bl	8000524 <__aeabi_i2d>
 8019cdc:	4602      	mov	r2, r0
 8019cde:	460b      	mov	r3, r1
 8019ce0:	4620      	mov	r0, r4
 8019ce2:	4629      	mov	r1, r5
 8019ce4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019ce8:	f7e6 face 	bl	8000288 <__aeabi_dsub>
 8019cec:	4b21      	ldr	r3, [pc, #132]	; (8019d74 <__ieee754_rem_pio2+0x404>)
 8019cee:	2200      	movs	r2, #0
 8019cf0:	f7e6 fc82 	bl	80005f8 <__aeabi_dmul>
 8019cf4:	460d      	mov	r5, r1
 8019cf6:	4604      	mov	r4, r0
 8019cf8:	f7e6 ff2e 	bl	8000b58 <__aeabi_d2iz>
 8019cfc:	f7e6 fc12 	bl	8000524 <__aeabi_i2d>
 8019d00:	4602      	mov	r2, r0
 8019d02:	460b      	mov	r3, r1
 8019d04:	4620      	mov	r0, r4
 8019d06:	4629      	mov	r1, r5
 8019d08:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8019d0c:	f7e6 fabc 	bl	8000288 <__aeabi_dsub>
 8019d10:	4b18      	ldr	r3, [pc, #96]	; (8019d74 <__ieee754_rem_pio2+0x404>)
 8019d12:	2200      	movs	r2, #0
 8019d14:	f7e6 fc70 	bl	80005f8 <__aeabi_dmul>
 8019d18:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8019d1c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8019d20:	2703      	movs	r7, #3
 8019d22:	2400      	movs	r4, #0
 8019d24:	2500      	movs	r5, #0
 8019d26:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8019d2a:	4622      	mov	r2, r4
 8019d2c:	462b      	mov	r3, r5
 8019d2e:	46b9      	mov	r9, r7
 8019d30:	3f01      	subs	r7, #1
 8019d32:	f7e6 fec9 	bl	8000ac8 <__aeabi_dcmpeq>
 8019d36:	2800      	cmp	r0, #0
 8019d38:	d1f5      	bne.n	8019d26 <__ieee754_rem_pio2+0x3b6>
 8019d3a:	4b0f      	ldr	r3, [pc, #60]	; (8019d78 <__ieee754_rem_pio2+0x408>)
 8019d3c:	9301      	str	r3, [sp, #4]
 8019d3e:	2302      	movs	r3, #2
 8019d40:	9300      	str	r3, [sp, #0]
 8019d42:	4632      	mov	r2, r6
 8019d44:	464b      	mov	r3, r9
 8019d46:	4651      	mov	r1, sl
 8019d48:	a804      	add	r0, sp, #16
 8019d4a:	f000 faa1 	bl	801a290 <__kernel_rem_pio2>
 8019d4e:	9b02      	ldr	r3, [sp, #8]
 8019d50:	2b00      	cmp	r3, #0
 8019d52:	4683      	mov	fp, r0
 8019d54:	f6bf ae4c 	bge.w	80199f0 <__ieee754_rem_pio2+0x80>
 8019d58:	e9da 2100 	ldrd	r2, r1, [sl]
 8019d5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019d60:	e9ca 2300 	strd	r2, r3, [sl]
 8019d64:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8019d68:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019d6c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8019d70:	e73f      	b.n	8019bf2 <__ieee754_rem_pio2+0x282>
 8019d72:	bf00      	nop
 8019d74:	41700000 	.word	0x41700000
 8019d78:	0801d200 	.word	0x0801d200

08019d7c <acos>:
 8019d7c:	b538      	push	{r3, r4, r5, lr}
 8019d7e:	ed2d 8b02 	vpush	{d8}
 8019d82:	ec55 4b10 	vmov	r4, r5, d0
 8019d86:	f000 fdd3 	bl	801a930 <__ieee754_acos>
 8019d8a:	4622      	mov	r2, r4
 8019d8c:	462b      	mov	r3, r5
 8019d8e:	4620      	mov	r0, r4
 8019d90:	4629      	mov	r1, r5
 8019d92:	eeb0 8a40 	vmov.f32	s16, s0
 8019d96:	eef0 8a60 	vmov.f32	s17, s1
 8019d9a:	f7e6 fec7 	bl	8000b2c <__aeabi_dcmpun>
 8019d9e:	b9a8      	cbnz	r0, 8019dcc <acos+0x50>
 8019da0:	ec45 4b10 	vmov	d0, r4, r5
 8019da4:	f000 f81e 	bl	8019de4 <fabs>
 8019da8:	4b0c      	ldr	r3, [pc, #48]	; (8019ddc <acos+0x60>)
 8019daa:	ec51 0b10 	vmov	r0, r1, d0
 8019dae:	2200      	movs	r2, #0
 8019db0:	f7e6 feb2 	bl	8000b18 <__aeabi_dcmpgt>
 8019db4:	b150      	cbz	r0, 8019dcc <acos+0x50>
 8019db6:	f7fc fe07 	bl	80169c8 <__errno>
 8019dba:	ecbd 8b02 	vpop	{d8}
 8019dbe:	2321      	movs	r3, #33	; 0x21
 8019dc0:	6003      	str	r3, [r0, #0]
 8019dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019dc6:	4806      	ldr	r0, [pc, #24]	; (8019de0 <acos+0x64>)
 8019dc8:	f7fc be42 	b.w	8016a50 <nan>
 8019dcc:	eeb0 0a48 	vmov.f32	s0, s16
 8019dd0:	eef0 0a68 	vmov.f32	s1, s17
 8019dd4:	ecbd 8b02 	vpop	{d8}
 8019dd8:	bd38      	pop	{r3, r4, r5, pc}
 8019dda:	bf00      	nop
 8019ddc:	3ff00000 	.word	0x3ff00000
 8019de0:	0801cf3e 	.word	0x0801cf3e

08019de4 <fabs>:
 8019de4:	ec51 0b10 	vmov	r0, r1, d0
 8019de8:	ee10 2a10 	vmov	r2, s0
 8019dec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8019df0:	ec43 2b10 	vmov	d0, r2, r3
 8019df4:	4770      	bx	lr
	...

08019df8 <__ieee754_expf>:
 8019df8:	ee10 2a10 	vmov	r2, s0
 8019dfc:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8019e00:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8019e04:	d902      	bls.n	8019e0c <__ieee754_expf+0x14>
 8019e06:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019e0a:	4770      	bx	lr
 8019e0c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8019e10:	d106      	bne.n	8019e20 <__ieee754_expf+0x28>
 8019e12:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8019f4c <__ieee754_expf+0x154>
 8019e16:	2900      	cmp	r1, #0
 8019e18:	bf18      	it	ne
 8019e1a:	eeb0 0a67 	vmovne.f32	s0, s15
 8019e1e:	4770      	bx	lr
 8019e20:	484b      	ldr	r0, [pc, #300]	; (8019f50 <__ieee754_expf+0x158>)
 8019e22:	4282      	cmp	r2, r0
 8019e24:	dd02      	ble.n	8019e2c <__ieee754_expf+0x34>
 8019e26:	2000      	movs	r0, #0
 8019e28:	f000 b950 	b.w	801a0cc <__math_oflowf>
 8019e2c:	2a00      	cmp	r2, #0
 8019e2e:	da05      	bge.n	8019e3c <__ieee754_expf+0x44>
 8019e30:	4a48      	ldr	r2, [pc, #288]	; (8019f54 <__ieee754_expf+0x15c>)
 8019e32:	4293      	cmp	r3, r2
 8019e34:	d902      	bls.n	8019e3c <__ieee754_expf+0x44>
 8019e36:	2000      	movs	r0, #0
 8019e38:	f000 b942 	b.w	801a0c0 <__math_uflowf>
 8019e3c:	4a46      	ldr	r2, [pc, #280]	; (8019f58 <__ieee754_expf+0x160>)
 8019e3e:	4293      	cmp	r3, r2
 8019e40:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8019e44:	d952      	bls.n	8019eec <__ieee754_expf+0xf4>
 8019e46:	4a45      	ldr	r2, [pc, #276]	; (8019f5c <__ieee754_expf+0x164>)
 8019e48:	4293      	cmp	r3, r2
 8019e4a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8019e4e:	d834      	bhi.n	8019eba <__ieee754_expf+0xc2>
 8019e50:	4b43      	ldr	r3, [pc, #268]	; (8019f60 <__ieee754_expf+0x168>)
 8019e52:	4413      	add	r3, r2
 8019e54:	ed93 7a00 	vldr	s14, [r3]
 8019e58:	4b42      	ldr	r3, [pc, #264]	; (8019f64 <__ieee754_expf+0x16c>)
 8019e5a:	4413      	add	r3, r2
 8019e5c:	ee30 7a47 	vsub.f32	s14, s0, s14
 8019e60:	f1c1 0201 	rsb	r2, r1, #1
 8019e64:	edd3 7a00 	vldr	s15, [r3]
 8019e68:	1a52      	subs	r2, r2, r1
 8019e6a:	ee37 0a67 	vsub.f32	s0, s14, s15
 8019e6e:	ee20 6a00 	vmul.f32	s12, s0, s0
 8019e72:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8019f68 <__ieee754_expf+0x170>
 8019e76:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8019f6c <__ieee754_expf+0x174>
 8019e7a:	eee6 6a05 	vfma.f32	s13, s12, s10
 8019e7e:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8019f70 <__ieee754_expf+0x178>
 8019e82:	eea6 5a86 	vfma.f32	s10, s13, s12
 8019e86:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8019f74 <__ieee754_expf+0x17c>
 8019e8a:	eee5 6a06 	vfma.f32	s13, s10, s12
 8019e8e:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8019f78 <__ieee754_expf+0x180>
 8019e92:	eea6 5a86 	vfma.f32	s10, s13, s12
 8019e96:	eef0 6a40 	vmov.f32	s13, s0
 8019e9a:	eee5 6a46 	vfms.f32	s13, s10, s12
 8019e9e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8019ea2:	ee20 5a26 	vmul.f32	s10, s0, s13
 8019ea6:	bb92      	cbnz	r2, 8019f0e <__ieee754_expf+0x116>
 8019ea8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8019eac:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8019eb0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8019eb4:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8019eb8:	4770      	bx	lr
 8019eba:	4b30      	ldr	r3, [pc, #192]	; (8019f7c <__ieee754_expf+0x184>)
 8019ebc:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8019f80 <__ieee754_expf+0x188>
 8019ec0:	eddf 6a30 	vldr	s13, [pc, #192]	; 8019f84 <__ieee754_expf+0x18c>
 8019ec4:	4413      	add	r3, r2
 8019ec6:	edd3 7a00 	vldr	s15, [r3]
 8019eca:	eee0 7a07 	vfma.f32	s15, s0, s14
 8019ece:	eeb0 7a40 	vmov.f32	s14, s0
 8019ed2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019ed6:	ee17 2a90 	vmov	r2, s15
 8019eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019ede:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8019ee2:	eddf 6a29 	vldr	s13, [pc, #164]	; 8019f88 <__ieee754_expf+0x190>
 8019ee6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8019eea:	e7be      	b.n	8019e6a <__ieee754_expf+0x72>
 8019eec:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 8019ef0:	d20b      	bcs.n	8019f0a <__ieee754_expf+0x112>
 8019ef2:	eddf 6a26 	vldr	s13, [pc, #152]	; 8019f8c <__ieee754_expf+0x194>
 8019ef6:	ee70 6a26 	vadd.f32	s13, s0, s13
 8019efa:	eef4 6ae5 	vcmpe.f32	s13, s11
 8019efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f02:	dd02      	ble.n	8019f0a <__ieee754_expf+0x112>
 8019f04:	ee30 0a25 	vadd.f32	s0, s0, s11
 8019f08:	4770      	bx	lr
 8019f0a:	2200      	movs	r2, #0
 8019f0c:	e7af      	b.n	8019e6e <__ieee754_expf+0x76>
 8019f0e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8019f12:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8019f16:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8019f1a:	bfb8      	it	lt
 8019f1c:	3264      	addlt	r2, #100	; 0x64
 8019f1e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019f22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019f26:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8019f2a:	ee17 3a90 	vmov	r3, s15
 8019f2e:	bfab      	itete	ge
 8019f30:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8019f34:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8019f38:	ee00 3a10 	vmovge	s0, r3
 8019f3c:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8019f90 <__ieee754_expf+0x198>
 8019f40:	bfbc      	itt	lt
 8019f42:	ee00 3a10 	vmovlt	s0, r3
 8019f46:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8019f4a:	4770      	bx	lr
 8019f4c:	00000000 	.word	0x00000000
 8019f50:	42b17217 	.word	0x42b17217
 8019f54:	42cff1b5 	.word	0x42cff1b5
 8019f58:	3eb17218 	.word	0x3eb17218
 8019f5c:	3f851591 	.word	0x3f851591
 8019f60:	0801d310 	.word	0x0801d310
 8019f64:	0801d318 	.word	0x0801d318
 8019f68:	3331bb4c 	.word	0x3331bb4c
 8019f6c:	b5ddea0e 	.word	0xb5ddea0e
 8019f70:	388ab355 	.word	0x388ab355
 8019f74:	bb360b61 	.word	0xbb360b61
 8019f78:	3e2aaaab 	.word	0x3e2aaaab
 8019f7c:	0801d308 	.word	0x0801d308
 8019f80:	3fb8aa3b 	.word	0x3fb8aa3b
 8019f84:	3f317180 	.word	0x3f317180
 8019f88:	3717f7d1 	.word	0x3717f7d1
 8019f8c:	7149f2ca 	.word	0x7149f2ca
 8019f90:	0d800000 	.word	0x0d800000
 8019f94:	00000000 	.word	0x00000000

08019f98 <scalbn>:
 8019f98:	b570      	push	{r4, r5, r6, lr}
 8019f9a:	ec55 4b10 	vmov	r4, r5, d0
 8019f9e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8019fa2:	4606      	mov	r6, r0
 8019fa4:	462b      	mov	r3, r5
 8019fa6:	b999      	cbnz	r1, 8019fd0 <scalbn+0x38>
 8019fa8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8019fac:	4323      	orrs	r3, r4
 8019fae:	d03f      	beq.n	801a030 <scalbn+0x98>
 8019fb0:	4b35      	ldr	r3, [pc, #212]	; (801a088 <scalbn+0xf0>)
 8019fb2:	4629      	mov	r1, r5
 8019fb4:	ee10 0a10 	vmov	r0, s0
 8019fb8:	2200      	movs	r2, #0
 8019fba:	f7e6 fb1d 	bl	80005f8 <__aeabi_dmul>
 8019fbe:	4b33      	ldr	r3, [pc, #204]	; (801a08c <scalbn+0xf4>)
 8019fc0:	429e      	cmp	r6, r3
 8019fc2:	4604      	mov	r4, r0
 8019fc4:	460d      	mov	r5, r1
 8019fc6:	da10      	bge.n	8019fea <scalbn+0x52>
 8019fc8:	a327      	add	r3, pc, #156	; (adr r3, 801a068 <scalbn+0xd0>)
 8019fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fce:	e01f      	b.n	801a010 <scalbn+0x78>
 8019fd0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8019fd4:	4291      	cmp	r1, r2
 8019fd6:	d10c      	bne.n	8019ff2 <scalbn+0x5a>
 8019fd8:	ee10 2a10 	vmov	r2, s0
 8019fdc:	4620      	mov	r0, r4
 8019fde:	4629      	mov	r1, r5
 8019fe0:	f7e6 f954 	bl	800028c <__adddf3>
 8019fe4:	4604      	mov	r4, r0
 8019fe6:	460d      	mov	r5, r1
 8019fe8:	e022      	b.n	801a030 <scalbn+0x98>
 8019fea:	460b      	mov	r3, r1
 8019fec:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8019ff0:	3936      	subs	r1, #54	; 0x36
 8019ff2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8019ff6:	4296      	cmp	r6, r2
 8019ff8:	dd0d      	ble.n	801a016 <scalbn+0x7e>
 8019ffa:	2d00      	cmp	r5, #0
 8019ffc:	a11c      	add	r1, pc, #112	; (adr r1, 801a070 <scalbn+0xd8>)
 8019ffe:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a002:	da02      	bge.n	801a00a <scalbn+0x72>
 801a004:	a11c      	add	r1, pc, #112	; (adr r1, 801a078 <scalbn+0xe0>)
 801a006:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a00a:	a319      	add	r3, pc, #100	; (adr r3, 801a070 <scalbn+0xd8>)
 801a00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a010:	f7e6 faf2 	bl	80005f8 <__aeabi_dmul>
 801a014:	e7e6      	b.n	8019fe4 <scalbn+0x4c>
 801a016:	1872      	adds	r2, r6, r1
 801a018:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801a01c:	428a      	cmp	r2, r1
 801a01e:	dcec      	bgt.n	8019ffa <scalbn+0x62>
 801a020:	2a00      	cmp	r2, #0
 801a022:	dd08      	ble.n	801a036 <scalbn+0x9e>
 801a024:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801a028:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801a02c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801a030:	ec45 4b10 	vmov	d0, r4, r5
 801a034:	bd70      	pop	{r4, r5, r6, pc}
 801a036:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801a03a:	da08      	bge.n	801a04e <scalbn+0xb6>
 801a03c:	2d00      	cmp	r5, #0
 801a03e:	a10a      	add	r1, pc, #40	; (adr r1, 801a068 <scalbn+0xd0>)
 801a040:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a044:	dac0      	bge.n	8019fc8 <scalbn+0x30>
 801a046:	a10e      	add	r1, pc, #56	; (adr r1, 801a080 <scalbn+0xe8>)
 801a048:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a04c:	e7bc      	b.n	8019fc8 <scalbn+0x30>
 801a04e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801a052:	3236      	adds	r2, #54	; 0x36
 801a054:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801a058:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801a05c:	4620      	mov	r0, r4
 801a05e:	4b0c      	ldr	r3, [pc, #48]	; (801a090 <scalbn+0xf8>)
 801a060:	2200      	movs	r2, #0
 801a062:	e7d5      	b.n	801a010 <scalbn+0x78>
 801a064:	f3af 8000 	nop.w
 801a068:	c2f8f359 	.word	0xc2f8f359
 801a06c:	01a56e1f 	.word	0x01a56e1f
 801a070:	8800759c 	.word	0x8800759c
 801a074:	7e37e43c 	.word	0x7e37e43c
 801a078:	8800759c 	.word	0x8800759c
 801a07c:	fe37e43c 	.word	0xfe37e43c
 801a080:	c2f8f359 	.word	0xc2f8f359
 801a084:	81a56e1f 	.word	0x81a56e1f
 801a088:	43500000 	.word	0x43500000
 801a08c:	ffff3cb0 	.word	0xffff3cb0
 801a090:	3c900000 	.word	0x3c900000

0801a094 <with_errnof>:
 801a094:	b513      	push	{r0, r1, r4, lr}
 801a096:	4604      	mov	r4, r0
 801a098:	ed8d 0a01 	vstr	s0, [sp, #4]
 801a09c:	f7fc fc94 	bl	80169c8 <__errno>
 801a0a0:	ed9d 0a01 	vldr	s0, [sp, #4]
 801a0a4:	6004      	str	r4, [r0, #0]
 801a0a6:	b002      	add	sp, #8
 801a0a8:	bd10      	pop	{r4, pc}

0801a0aa <xflowf>:
 801a0aa:	b130      	cbz	r0, 801a0ba <xflowf+0x10>
 801a0ac:	eef1 7a40 	vneg.f32	s15, s0
 801a0b0:	ee27 0a80 	vmul.f32	s0, s15, s0
 801a0b4:	2022      	movs	r0, #34	; 0x22
 801a0b6:	f7ff bfed 	b.w	801a094 <with_errnof>
 801a0ba:	eef0 7a40 	vmov.f32	s15, s0
 801a0be:	e7f7      	b.n	801a0b0 <xflowf+0x6>

0801a0c0 <__math_uflowf>:
 801a0c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801a0c8 <__math_uflowf+0x8>
 801a0c4:	f7ff bff1 	b.w	801a0aa <xflowf>
 801a0c8:	10000000 	.word	0x10000000

0801a0cc <__math_oflowf>:
 801a0cc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801a0d4 <__math_oflowf+0x8>
 801a0d0:	f7ff bfeb 	b.w	801a0aa <xflowf>
 801a0d4:	70000000 	.word	0x70000000

0801a0d8 <__ieee754_sqrt>:
 801a0d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0dc:	ec55 4b10 	vmov	r4, r5, d0
 801a0e0:	4e67      	ldr	r6, [pc, #412]	; (801a280 <__ieee754_sqrt+0x1a8>)
 801a0e2:	43ae      	bics	r6, r5
 801a0e4:	ee10 0a10 	vmov	r0, s0
 801a0e8:	ee10 2a10 	vmov	r2, s0
 801a0ec:	4629      	mov	r1, r5
 801a0ee:	462b      	mov	r3, r5
 801a0f0:	d10d      	bne.n	801a10e <__ieee754_sqrt+0x36>
 801a0f2:	f7e6 fa81 	bl	80005f8 <__aeabi_dmul>
 801a0f6:	4602      	mov	r2, r0
 801a0f8:	460b      	mov	r3, r1
 801a0fa:	4620      	mov	r0, r4
 801a0fc:	4629      	mov	r1, r5
 801a0fe:	f7e6 f8c5 	bl	800028c <__adddf3>
 801a102:	4604      	mov	r4, r0
 801a104:	460d      	mov	r5, r1
 801a106:	ec45 4b10 	vmov	d0, r4, r5
 801a10a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a10e:	2d00      	cmp	r5, #0
 801a110:	dc0b      	bgt.n	801a12a <__ieee754_sqrt+0x52>
 801a112:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801a116:	4326      	orrs	r6, r4
 801a118:	d0f5      	beq.n	801a106 <__ieee754_sqrt+0x2e>
 801a11a:	b135      	cbz	r5, 801a12a <__ieee754_sqrt+0x52>
 801a11c:	f7e6 f8b4 	bl	8000288 <__aeabi_dsub>
 801a120:	4602      	mov	r2, r0
 801a122:	460b      	mov	r3, r1
 801a124:	f7e6 fb92 	bl	800084c <__aeabi_ddiv>
 801a128:	e7eb      	b.n	801a102 <__ieee754_sqrt+0x2a>
 801a12a:	1509      	asrs	r1, r1, #20
 801a12c:	f000 808d 	beq.w	801a24a <__ieee754_sqrt+0x172>
 801a130:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a134:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 801a138:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801a13c:	07c9      	lsls	r1, r1, #31
 801a13e:	bf5c      	itt	pl
 801a140:	005b      	lslpl	r3, r3, #1
 801a142:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 801a146:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a14a:	bf58      	it	pl
 801a14c:	0052      	lslpl	r2, r2, #1
 801a14e:	2500      	movs	r5, #0
 801a150:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 801a154:	1076      	asrs	r6, r6, #1
 801a156:	0052      	lsls	r2, r2, #1
 801a158:	f04f 0e16 	mov.w	lr, #22
 801a15c:	46ac      	mov	ip, r5
 801a15e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801a162:	eb0c 0001 	add.w	r0, ip, r1
 801a166:	4298      	cmp	r0, r3
 801a168:	bfde      	ittt	le
 801a16a:	1a1b      	suble	r3, r3, r0
 801a16c:	eb00 0c01 	addle.w	ip, r0, r1
 801a170:	186d      	addle	r5, r5, r1
 801a172:	005b      	lsls	r3, r3, #1
 801a174:	f1be 0e01 	subs.w	lr, lr, #1
 801a178:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 801a17c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801a180:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801a184:	d1ed      	bne.n	801a162 <__ieee754_sqrt+0x8a>
 801a186:	4674      	mov	r4, lr
 801a188:	2720      	movs	r7, #32
 801a18a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801a18e:	4563      	cmp	r3, ip
 801a190:	eb01 000e 	add.w	r0, r1, lr
 801a194:	dc02      	bgt.n	801a19c <__ieee754_sqrt+0xc4>
 801a196:	d113      	bne.n	801a1c0 <__ieee754_sqrt+0xe8>
 801a198:	4290      	cmp	r0, r2
 801a19a:	d811      	bhi.n	801a1c0 <__ieee754_sqrt+0xe8>
 801a19c:	2800      	cmp	r0, #0
 801a19e:	eb00 0e01 	add.w	lr, r0, r1
 801a1a2:	da57      	bge.n	801a254 <__ieee754_sqrt+0x17c>
 801a1a4:	f1be 0f00 	cmp.w	lr, #0
 801a1a8:	db54      	blt.n	801a254 <__ieee754_sqrt+0x17c>
 801a1aa:	f10c 0801 	add.w	r8, ip, #1
 801a1ae:	eba3 030c 	sub.w	r3, r3, ip
 801a1b2:	4290      	cmp	r0, r2
 801a1b4:	bf88      	it	hi
 801a1b6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801a1ba:	1a12      	subs	r2, r2, r0
 801a1bc:	440c      	add	r4, r1
 801a1be:	46c4      	mov	ip, r8
 801a1c0:	005b      	lsls	r3, r3, #1
 801a1c2:	3f01      	subs	r7, #1
 801a1c4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 801a1c8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801a1cc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801a1d0:	d1dd      	bne.n	801a18e <__ieee754_sqrt+0xb6>
 801a1d2:	4313      	orrs	r3, r2
 801a1d4:	d01b      	beq.n	801a20e <__ieee754_sqrt+0x136>
 801a1d6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 801a284 <__ieee754_sqrt+0x1ac>
 801a1da:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 801a288 <__ieee754_sqrt+0x1b0>
 801a1de:	e9da 0100 	ldrd	r0, r1, [sl]
 801a1e2:	e9db 2300 	ldrd	r2, r3, [fp]
 801a1e6:	f7e6 f84f 	bl	8000288 <__aeabi_dsub>
 801a1ea:	e9da 8900 	ldrd	r8, r9, [sl]
 801a1ee:	4602      	mov	r2, r0
 801a1f0:	460b      	mov	r3, r1
 801a1f2:	4640      	mov	r0, r8
 801a1f4:	4649      	mov	r1, r9
 801a1f6:	f7e6 fc7b 	bl	8000af0 <__aeabi_dcmple>
 801a1fa:	b140      	cbz	r0, 801a20e <__ieee754_sqrt+0x136>
 801a1fc:	f1b4 3fff 	cmp.w	r4, #4294967295
 801a200:	e9da 0100 	ldrd	r0, r1, [sl]
 801a204:	e9db 2300 	ldrd	r2, r3, [fp]
 801a208:	d126      	bne.n	801a258 <__ieee754_sqrt+0x180>
 801a20a:	3501      	adds	r5, #1
 801a20c:	463c      	mov	r4, r7
 801a20e:	106a      	asrs	r2, r5, #1
 801a210:	0863      	lsrs	r3, r4, #1
 801a212:	07e9      	lsls	r1, r5, #31
 801a214:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 801a218:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801a21c:	bf48      	it	mi
 801a21e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801a222:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 801a226:	461c      	mov	r4, r3
 801a228:	e76d      	b.n	801a106 <__ieee754_sqrt+0x2e>
 801a22a:	0ad3      	lsrs	r3, r2, #11
 801a22c:	3815      	subs	r0, #21
 801a22e:	0552      	lsls	r2, r2, #21
 801a230:	2b00      	cmp	r3, #0
 801a232:	d0fa      	beq.n	801a22a <__ieee754_sqrt+0x152>
 801a234:	02dc      	lsls	r4, r3, #11
 801a236:	d50a      	bpl.n	801a24e <__ieee754_sqrt+0x176>
 801a238:	f1c1 0420 	rsb	r4, r1, #32
 801a23c:	fa22 f404 	lsr.w	r4, r2, r4
 801a240:	1e4d      	subs	r5, r1, #1
 801a242:	408a      	lsls	r2, r1
 801a244:	4323      	orrs	r3, r4
 801a246:	1b41      	subs	r1, r0, r5
 801a248:	e772      	b.n	801a130 <__ieee754_sqrt+0x58>
 801a24a:	4608      	mov	r0, r1
 801a24c:	e7f0      	b.n	801a230 <__ieee754_sqrt+0x158>
 801a24e:	005b      	lsls	r3, r3, #1
 801a250:	3101      	adds	r1, #1
 801a252:	e7ef      	b.n	801a234 <__ieee754_sqrt+0x15c>
 801a254:	46e0      	mov	r8, ip
 801a256:	e7aa      	b.n	801a1ae <__ieee754_sqrt+0xd6>
 801a258:	f7e6 f818 	bl	800028c <__adddf3>
 801a25c:	e9da 8900 	ldrd	r8, r9, [sl]
 801a260:	4602      	mov	r2, r0
 801a262:	460b      	mov	r3, r1
 801a264:	4640      	mov	r0, r8
 801a266:	4649      	mov	r1, r9
 801a268:	f7e6 fc38 	bl	8000adc <__aeabi_dcmplt>
 801a26c:	b120      	cbz	r0, 801a278 <__ieee754_sqrt+0x1a0>
 801a26e:	1ca0      	adds	r0, r4, #2
 801a270:	bf08      	it	eq
 801a272:	3501      	addeq	r5, #1
 801a274:	3402      	adds	r4, #2
 801a276:	e7ca      	b.n	801a20e <__ieee754_sqrt+0x136>
 801a278:	3401      	adds	r4, #1
 801a27a:	f024 0401 	bic.w	r4, r4, #1
 801a27e:	e7c6      	b.n	801a20e <__ieee754_sqrt+0x136>
 801a280:	7ff00000 	.word	0x7ff00000
 801a284:	200002f8 	.word	0x200002f8
 801a288:	20000300 	.word	0x20000300
 801a28c:	00000000 	.word	0x00000000

0801a290 <__kernel_rem_pio2>:
 801a290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a294:	ed2d 8b02 	vpush	{d8}
 801a298:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 801a29c:	f112 0f14 	cmn.w	r2, #20
 801a2a0:	9306      	str	r3, [sp, #24]
 801a2a2:	9104      	str	r1, [sp, #16]
 801a2a4:	4bc2      	ldr	r3, [pc, #776]	; (801a5b0 <__kernel_rem_pio2+0x320>)
 801a2a6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 801a2a8:	9009      	str	r0, [sp, #36]	; 0x24
 801a2aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a2ae:	9300      	str	r3, [sp, #0]
 801a2b0:	9b06      	ldr	r3, [sp, #24]
 801a2b2:	f103 33ff 	add.w	r3, r3, #4294967295
 801a2b6:	bfa8      	it	ge
 801a2b8:	1ed4      	subge	r4, r2, #3
 801a2ba:	9305      	str	r3, [sp, #20]
 801a2bc:	bfb2      	itee	lt
 801a2be:	2400      	movlt	r4, #0
 801a2c0:	2318      	movge	r3, #24
 801a2c2:	fb94 f4f3 	sdivge	r4, r4, r3
 801a2c6:	f06f 0317 	mvn.w	r3, #23
 801a2ca:	fb04 3303 	mla	r3, r4, r3, r3
 801a2ce:	eb03 0a02 	add.w	sl, r3, r2
 801a2d2:	9b00      	ldr	r3, [sp, #0]
 801a2d4:	9a05      	ldr	r2, [sp, #20]
 801a2d6:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 801a5a0 <__kernel_rem_pio2+0x310>
 801a2da:	eb03 0802 	add.w	r8, r3, r2
 801a2de:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801a2e0:	1aa7      	subs	r7, r4, r2
 801a2e2:	ae20      	add	r6, sp, #128	; 0x80
 801a2e4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801a2e8:	2500      	movs	r5, #0
 801a2ea:	4545      	cmp	r5, r8
 801a2ec:	dd13      	ble.n	801a316 <__kernel_rem_pio2+0x86>
 801a2ee:	9b06      	ldr	r3, [sp, #24]
 801a2f0:	aa20      	add	r2, sp, #128	; 0x80
 801a2f2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801a2f6:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801a2fa:	f04f 0800 	mov.w	r8, #0
 801a2fe:	9b00      	ldr	r3, [sp, #0]
 801a300:	4598      	cmp	r8, r3
 801a302:	dc31      	bgt.n	801a368 <__kernel_rem_pio2+0xd8>
 801a304:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 801a5a0 <__kernel_rem_pio2+0x310>
 801a308:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801a30c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a310:	462f      	mov	r7, r5
 801a312:	2600      	movs	r6, #0
 801a314:	e01b      	b.n	801a34e <__kernel_rem_pio2+0xbe>
 801a316:	42ef      	cmn	r7, r5
 801a318:	d407      	bmi.n	801a32a <__kernel_rem_pio2+0x9a>
 801a31a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801a31e:	f7e6 f901 	bl	8000524 <__aeabi_i2d>
 801a322:	e8e6 0102 	strd	r0, r1, [r6], #8
 801a326:	3501      	adds	r5, #1
 801a328:	e7df      	b.n	801a2ea <__kernel_rem_pio2+0x5a>
 801a32a:	ec51 0b18 	vmov	r0, r1, d8
 801a32e:	e7f8      	b.n	801a322 <__kernel_rem_pio2+0x92>
 801a330:	e9d7 2300 	ldrd	r2, r3, [r7]
 801a334:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801a338:	f7e6 f95e 	bl	80005f8 <__aeabi_dmul>
 801a33c:	4602      	mov	r2, r0
 801a33e:	460b      	mov	r3, r1
 801a340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a344:	f7e5 ffa2 	bl	800028c <__adddf3>
 801a348:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a34c:	3601      	adds	r6, #1
 801a34e:	9b05      	ldr	r3, [sp, #20]
 801a350:	429e      	cmp	r6, r3
 801a352:	f1a7 0708 	sub.w	r7, r7, #8
 801a356:	ddeb      	ble.n	801a330 <__kernel_rem_pio2+0xa0>
 801a358:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a35c:	f108 0801 	add.w	r8, r8, #1
 801a360:	ecab 7b02 	vstmia	fp!, {d7}
 801a364:	3508      	adds	r5, #8
 801a366:	e7ca      	b.n	801a2fe <__kernel_rem_pio2+0x6e>
 801a368:	9b00      	ldr	r3, [sp, #0]
 801a36a:	aa0c      	add	r2, sp, #48	; 0x30
 801a36c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a370:	930b      	str	r3, [sp, #44]	; 0x2c
 801a372:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801a374:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801a378:	9c00      	ldr	r4, [sp, #0]
 801a37a:	930a      	str	r3, [sp, #40]	; 0x28
 801a37c:	00e3      	lsls	r3, r4, #3
 801a37e:	9308      	str	r3, [sp, #32]
 801a380:	ab98      	add	r3, sp, #608	; 0x260
 801a382:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a386:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801a38a:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 801a38e:	ab70      	add	r3, sp, #448	; 0x1c0
 801a390:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 801a394:	46c3      	mov	fp, r8
 801a396:	46a1      	mov	r9, r4
 801a398:	f1b9 0f00 	cmp.w	r9, #0
 801a39c:	f1a5 0508 	sub.w	r5, r5, #8
 801a3a0:	dc77      	bgt.n	801a492 <__kernel_rem_pio2+0x202>
 801a3a2:	ec47 6b10 	vmov	d0, r6, r7
 801a3a6:	4650      	mov	r0, sl
 801a3a8:	f7ff fdf6 	bl	8019f98 <scalbn>
 801a3ac:	ec57 6b10 	vmov	r6, r7, d0
 801a3b0:	2200      	movs	r2, #0
 801a3b2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801a3b6:	ee10 0a10 	vmov	r0, s0
 801a3ba:	4639      	mov	r1, r7
 801a3bc:	f7e6 f91c 	bl	80005f8 <__aeabi_dmul>
 801a3c0:	ec41 0b10 	vmov	d0, r0, r1
 801a3c4:	f7ff f8cc 	bl	8019560 <floor>
 801a3c8:	4b7a      	ldr	r3, [pc, #488]	; (801a5b4 <__kernel_rem_pio2+0x324>)
 801a3ca:	ec51 0b10 	vmov	r0, r1, d0
 801a3ce:	2200      	movs	r2, #0
 801a3d0:	f7e6 f912 	bl	80005f8 <__aeabi_dmul>
 801a3d4:	4602      	mov	r2, r0
 801a3d6:	460b      	mov	r3, r1
 801a3d8:	4630      	mov	r0, r6
 801a3da:	4639      	mov	r1, r7
 801a3dc:	f7e5 ff54 	bl	8000288 <__aeabi_dsub>
 801a3e0:	460f      	mov	r7, r1
 801a3e2:	4606      	mov	r6, r0
 801a3e4:	f7e6 fbb8 	bl	8000b58 <__aeabi_d2iz>
 801a3e8:	9002      	str	r0, [sp, #8]
 801a3ea:	f7e6 f89b 	bl	8000524 <__aeabi_i2d>
 801a3ee:	4602      	mov	r2, r0
 801a3f0:	460b      	mov	r3, r1
 801a3f2:	4630      	mov	r0, r6
 801a3f4:	4639      	mov	r1, r7
 801a3f6:	f7e5 ff47 	bl	8000288 <__aeabi_dsub>
 801a3fa:	f1ba 0f00 	cmp.w	sl, #0
 801a3fe:	4606      	mov	r6, r0
 801a400:	460f      	mov	r7, r1
 801a402:	dd6d      	ble.n	801a4e0 <__kernel_rem_pio2+0x250>
 801a404:	1e61      	subs	r1, r4, #1
 801a406:	ab0c      	add	r3, sp, #48	; 0x30
 801a408:	9d02      	ldr	r5, [sp, #8]
 801a40a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a40e:	f1ca 0018 	rsb	r0, sl, #24
 801a412:	fa43 f200 	asr.w	r2, r3, r0
 801a416:	4415      	add	r5, r2
 801a418:	4082      	lsls	r2, r0
 801a41a:	1a9b      	subs	r3, r3, r2
 801a41c:	aa0c      	add	r2, sp, #48	; 0x30
 801a41e:	9502      	str	r5, [sp, #8]
 801a420:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801a424:	f1ca 0217 	rsb	r2, sl, #23
 801a428:	fa43 fb02 	asr.w	fp, r3, r2
 801a42c:	f1bb 0f00 	cmp.w	fp, #0
 801a430:	dd65      	ble.n	801a4fe <__kernel_rem_pio2+0x26e>
 801a432:	9b02      	ldr	r3, [sp, #8]
 801a434:	2200      	movs	r2, #0
 801a436:	3301      	adds	r3, #1
 801a438:	9302      	str	r3, [sp, #8]
 801a43a:	4615      	mov	r5, r2
 801a43c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801a440:	4294      	cmp	r4, r2
 801a442:	f300 809f 	bgt.w	801a584 <__kernel_rem_pio2+0x2f4>
 801a446:	f1ba 0f00 	cmp.w	sl, #0
 801a44a:	dd07      	ble.n	801a45c <__kernel_rem_pio2+0x1cc>
 801a44c:	f1ba 0f01 	cmp.w	sl, #1
 801a450:	f000 80c1 	beq.w	801a5d6 <__kernel_rem_pio2+0x346>
 801a454:	f1ba 0f02 	cmp.w	sl, #2
 801a458:	f000 80c7 	beq.w	801a5ea <__kernel_rem_pio2+0x35a>
 801a45c:	f1bb 0f02 	cmp.w	fp, #2
 801a460:	d14d      	bne.n	801a4fe <__kernel_rem_pio2+0x26e>
 801a462:	4632      	mov	r2, r6
 801a464:	463b      	mov	r3, r7
 801a466:	4954      	ldr	r1, [pc, #336]	; (801a5b8 <__kernel_rem_pio2+0x328>)
 801a468:	2000      	movs	r0, #0
 801a46a:	f7e5 ff0d 	bl	8000288 <__aeabi_dsub>
 801a46e:	4606      	mov	r6, r0
 801a470:	460f      	mov	r7, r1
 801a472:	2d00      	cmp	r5, #0
 801a474:	d043      	beq.n	801a4fe <__kernel_rem_pio2+0x26e>
 801a476:	4650      	mov	r0, sl
 801a478:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 801a5a8 <__kernel_rem_pio2+0x318>
 801a47c:	f7ff fd8c 	bl	8019f98 <scalbn>
 801a480:	4630      	mov	r0, r6
 801a482:	4639      	mov	r1, r7
 801a484:	ec53 2b10 	vmov	r2, r3, d0
 801a488:	f7e5 fefe 	bl	8000288 <__aeabi_dsub>
 801a48c:	4606      	mov	r6, r0
 801a48e:	460f      	mov	r7, r1
 801a490:	e035      	b.n	801a4fe <__kernel_rem_pio2+0x26e>
 801a492:	4b4a      	ldr	r3, [pc, #296]	; (801a5bc <__kernel_rem_pio2+0x32c>)
 801a494:	2200      	movs	r2, #0
 801a496:	4630      	mov	r0, r6
 801a498:	4639      	mov	r1, r7
 801a49a:	f7e6 f8ad 	bl	80005f8 <__aeabi_dmul>
 801a49e:	f7e6 fb5b 	bl	8000b58 <__aeabi_d2iz>
 801a4a2:	f7e6 f83f 	bl	8000524 <__aeabi_i2d>
 801a4a6:	4602      	mov	r2, r0
 801a4a8:	460b      	mov	r3, r1
 801a4aa:	ec43 2b18 	vmov	d8, r2, r3
 801a4ae:	4b44      	ldr	r3, [pc, #272]	; (801a5c0 <__kernel_rem_pio2+0x330>)
 801a4b0:	2200      	movs	r2, #0
 801a4b2:	f7e6 f8a1 	bl	80005f8 <__aeabi_dmul>
 801a4b6:	4602      	mov	r2, r0
 801a4b8:	460b      	mov	r3, r1
 801a4ba:	4630      	mov	r0, r6
 801a4bc:	4639      	mov	r1, r7
 801a4be:	f7e5 fee3 	bl	8000288 <__aeabi_dsub>
 801a4c2:	f7e6 fb49 	bl	8000b58 <__aeabi_d2iz>
 801a4c6:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a4ca:	f84b 0b04 	str.w	r0, [fp], #4
 801a4ce:	ec51 0b18 	vmov	r0, r1, d8
 801a4d2:	f7e5 fedb 	bl	800028c <__adddf3>
 801a4d6:	f109 39ff 	add.w	r9, r9, #4294967295
 801a4da:	4606      	mov	r6, r0
 801a4dc:	460f      	mov	r7, r1
 801a4de:	e75b      	b.n	801a398 <__kernel_rem_pio2+0x108>
 801a4e0:	d106      	bne.n	801a4f0 <__kernel_rem_pio2+0x260>
 801a4e2:	1e63      	subs	r3, r4, #1
 801a4e4:	aa0c      	add	r2, sp, #48	; 0x30
 801a4e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a4ea:	ea4f 5be3 	mov.w	fp, r3, asr #23
 801a4ee:	e79d      	b.n	801a42c <__kernel_rem_pio2+0x19c>
 801a4f0:	4b34      	ldr	r3, [pc, #208]	; (801a5c4 <__kernel_rem_pio2+0x334>)
 801a4f2:	2200      	movs	r2, #0
 801a4f4:	f7e6 fb06 	bl	8000b04 <__aeabi_dcmpge>
 801a4f8:	2800      	cmp	r0, #0
 801a4fa:	d140      	bne.n	801a57e <__kernel_rem_pio2+0x2ee>
 801a4fc:	4683      	mov	fp, r0
 801a4fe:	2200      	movs	r2, #0
 801a500:	2300      	movs	r3, #0
 801a502:	4630      	mov	r0, r6
 801a504:	4639      	mov	r1, r7
 801a506:	f7e6 fadf 	bl	8000ac8 <__aeabi_dcmpeq>
 801a50a:	2800      	cmp	r0, #0
 801a50c:	f000 80c1 	beq.w	801a692 <__kernel_rem_pio2+0x402>
 801a510:	1e65      	subs	r5, r4, #1
 801a512:	462b      	mov	r3, r5
 801a514:	2200      	movs	r2, #0
 801a516:	9900      	ldr	r1, [sp, #0]
 801a518:	428b      	cmp	r3, r1
 801a51a:	da6d      	bge.n	801a5f8 <__kernel_rem_pio2+0x368>
 801a51c:	2a00      	cmp	r2, #0
 801a51e:	f000 808a 	beq.w	801a636 <__kernel_rem_pio2+0x3a6>
 801a522:	ab0c      	add	r3, sp, #48	; 0x30
 801a524:	f1aa 0a18 	sub.w	sl, sl, #24
 801a528:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801a52c:	2b00      	cmp	r3, #0
 801a52e:	f000 80ae 	beq.w	801a68e <__kernel_rem_pio2+0x3fe>
 801a532:	4650      	mov	r0, sl
 801a534:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 801a5a8 <__kernel_rem_pio2+0x318>
 801a538:	f7ff fd2e 	bl	8019f98 <scalbn>
 801a53c:	1c6b      	adds	r3, r5, #1
 801a53e:	00da      	lsls	r2, r3, #3
 801a540:	9205      	str	r2, [sp, #20]
 801a542:	ec57 6b10 	vmov	r6, r7, d0
 801a546:	aa70      	add	r2, sp, #448	; 0x1c0
 801a548:	f8df 9070 	ldr.w	r9, [pc, #112]	; 801a5bc <__kernel_rem_pio2+0x32c>
 801a54c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 801a550:	462c      	mov	r4, r5
 801a552:	f04f 0800 	mov.w	r8, #0
 801a556:	2c00      	cmp	r4, #0
 801a558:	f280 80d4 	bge.w	801a704 <__kernel_rem_pio2+0x474>
 801a55c:	462c      	mov	r4, r5
 801a55e:	2c00      	cmp	r4, #0
 801a560:	f2c0 8102 	blt.w	801a768 <__kernel_rem_pio2+0x4d8>
 801a564:	4b18      	ldr	r3, [pc, #96]	; (801a5c8 <__kernel_rem_pio2+0x338>)
 801a566:	461e      	mov	r6, r3
 801a568:	ab70      	add	r3, sp, #448	; 0x1c0
 801a56a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 801a56e:	1b2b      	subs	r3, r5, r4
 801a570:	f04f 0900 	mov.w	r9, #0
 801a574:	f04f 0a00 	mov.w	sl, #0
 801a578:	2700      	movs	r7, #0
 801a57a:	9306      	str	r3, [sp, #24]
 801a57c:	e0e6      	b.n	801a74c <__kernel_rem_pio2+0x4bc>
 801a57e:	f04f 0b02 	mov.w	fp, #2
 801a582:	e756      	b.n	801a432 <__kernel_rem_pio2+0x1a2>
 801a584:	f8d8 3000 	ldr.w	r3, [r8]
 801a588:	bb05      	cbnz	r5, 801a5cc <__kernel_rem_pio2+0x33c>
 801a58a:	b123      	cbz	r3, 801a596 <__kernel_rem_pio2+0x306>
 801a58c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801a590:	f8c8 3000 	str.w	r3, [r8]
 801a594:	2301      	movs	r3, #1
 801a596:	3201      	adds	r2, #1
 801a598:	f108 0804 	add.w	r8, r8, #4
 801a59c:	461d      	mov	r5, r3
 801a59e:	e74f      	b.n	801a440 <__kernel_rem_pio2+0x1b0>
	...
 801a5ac:	3ff00000 	.word	0x3ff00000
 801a5b0:	0801d360 	.word	0x0801d360
 801a5b4:	40200000 	.word	0x40200000
 801a5b8:	3ff00000 	.word	0x3ff00000
 801a5bc:	3e700000 	.word	0x3e700000
 801a5c0:	41700000 	.word	0x41700000
 801a5c4:	3fe00000 	.word	0x3fe00000
 801a5c8:	0801d320 	.word	0x0801d320
 801a5cc:	1acb      	subs	r3, r1, r3
 801a5ce:	f8c8 3000 	str.w	r3, [r8]
 801a5d2:	462b      	mov	r3, r5
 801a5d4:	e7df      	b.n	801a596 <__kernel_rem_pio2+0x306>
 801a5d6:	1e62      	subs	r2, r4, #1
 801a5d8:	ab0c      	add	r3, sp, #48	; 0x30
 801a5da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a5de:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801a5e2:	a90c      	add	r1, sp, #48	; 0x30
 801a5e4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801a5e8:	e738      	b.n	801a45c <__kernel_rem_pio2+0x1cc>
 801a5ea:	1e62      	subs	r2, r4, #1
 801a5ec:	ab0c      	add	r3, sp, #48	; 0x30
 801a5ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a5f2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801a5f6:	e7f4      	b.n	801a5e2 <__kernel_rem_pio2+0x352>
 801a5f8:	a90c      	add	r1, sp, #48	; 0x30
 801a5fa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801a5fe:	3b01      	subs	r3, #1
 801a600:	430a      	orrs	r2, r1
 801a602:	e788      	b.n	801a516 <__kernel_rem_pio2+0x286>
 801a604:	3301      	adds	r3, #1
 801a606:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801a60a:	2900      	cmp	r1, #0
 801a60c:	d0fa      	beq.n	801a604 <__kernel_rem_pio2+0x374>
 801a60e:	9a08      	ldr	r2, [sp, #32]
 801a610:	f502 7218 	add.w	r2, r2, #608	; 0x260
 801a614:	446a      	add	r2, sp
 801a616:	3a98      	subs	r2, #152	; 0x98
 801a618:	9208      	str	r2, [sp, #32]
 801a61a:	9a06      	ldr	r2, [sp, #24]
 801a61c:	a920      	add	r1, sp, #128	; 0x80
 801a61e:	18a2      	adds	r2, r4, r2
 801a620:	18e3      	adds	r3, r4, r3
 801a622:	f104 0801 	add.w	r8, r4, #1
 801a626:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801a62a:	9302      	str	r3, [sp, #8]
 801a62c:	9b02      	ldr	r3, [sp, #8]
 801a62e:	4543      	cmp	r3, r8
 801a630:	da04      	bge.n	801a63c <__kernel_rem_pio2+0x3ac>
 801a632:	461c      	mov	r4, r3
 801a634:	e6a2      	b.n	801a37c <__kernel_rem_pio2+0xec>
 801a636:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a638:	2301      	movs	r3, #1
 801a63a:	e7e4      	b.n	801a606 <__kernel_rem_pio2+0x376>
 801a63c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a63e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801a642:	f7e5 ff6f 	bl	8000524 <__aeabi_i2d>
 801a646:	e8e5 0102 	strd	r0, r1, [r5], #8
 801a64a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a64c:	46ab      	mov	fp, r5
 801a64e:	461c      	mov	r4, r3
 801a650:	f04f 0900 	mov.w	r9, #0
 801a654:	2600      	movs	r6, #0
 801a656:	2700      	movs	r7, #0
 801a658:	9b05      	ldr	r3, [sp, #20]
 801a65a:	4599      	cmp	r9, r3
 801a65c:	dd06      	ble.n	801a66c <__kernel_rem_pio2+0x3dc>
 801a65e:	9b08      	ldr	r3, [sp, #32]
 801a660:	e8e3 6702 	strd	r6, r7, [r3], #8
 801a664:	f108 0801 	add.w	r8, r8, #1
 801a668:	9308      	str	r3, [sp, #32]
 801a66a:	e7df      	b.n	801a62c <__kernel_rem_pio2+0x39c>
 801a66c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801a670:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801a674:	f7e5 ffc0 	bl	80005f8 <__aeabi_dmul>
 801a678:	4602      	mov	r2, r0
 801a67a:	460b      	mov	r3, r1
 801a67c:	4630      	mov	r0, r6
 801a67e:	4639      	mov	r1, r7
 801a680:	f7e5 fe04 	bl	800028c <__adddf3>
 801a684:	f109 0901 	add.w	r9, r9, #1
 801a688:	4606      	mov	r6, r0
 801a68a:	460f      	mov	r7, r1
 801a68c:	e7e4      	b.n	801a658 <__kernel_rem_pio2+0x3c8>
 801a68e:	3d01      	subs	r5, #1
 801a690:	e747      	b.n	801a522 <__kernel_rem_pio2+0x292>
 801a692:	ec47 6b10 	vmov	d0, r6, r7
 801a696:	f1ca 0000 	rsb	r0, sl, #0
 801a69a:	f7ff fc7d 	bl	8019f98 <scalbn>
 801a69e:	ec57 6b10 	vmov	r6, r7, d0
 801a6a2:	4ba0      	ldr	r3, [pc, #640]	; (801a924 <__kernel_rem_pio2+0x694>)
 801a6a4:	ee10 0a10 	vmov	r0, s0
 801a6a8:	2200      	movs	r2, #0
 801a6aa:	4639      	mov	r1, r7
 801a6ac:	f7e6 fa2a 	bl	8000b04 <__aeabi_dcmpge>
 801a6b0:	b1f8      	cbz	r0, 801a6f2 <__kernel_rem_pio2+0x462>
 801a6b2:	4b9d      	ldr	r3, [pc, #628]	; (801a928 <__kernel_rem_pio2+0x698>)
 801a6b4:	2200      	movs	r2, #0
 801a6b6:	4630      	mov	r0, r6
 801a6b8:	4639      	mov	r1, r7
 801a6ba:	f7e5 ff9d 	bl	80005f8 <__aeabi_dmul>
 801a6be:	f7e6 fa4b 	bl	8000b58 <__aeabi_d2iz>
 801a6c2:	4680      	mov	r8, r0
 801a6c4:	f7e5 ff2e 	bl	8000524 <__aeabi_i2d>
 801a6c8:	4b96      	ldr	r3, [pc, #600]	; (801a924 <__kernel_rem_pio2+0x694>)
 801a6ca:	2200      	movs	r2, #0
 801a6cc:	f7e5 ff94 	bl	80005f8 <__aeabi_dmul>
 801a6d0:	460b      	mov	r3, r1
 801a6d2:	4602      	mov	r2, r0
 801a6d4:	4639      	mov	r1, r7
 801a6d6:	4630      	mov	r0, r6
 801a6d8:	f7e5 fdd6 	bl	8000288 <__aeabi_dsub>
 801a6dc:	f7e6 fa3c 	bl	8000b58 <__aeabi_d2iz>
 801a6e0:	1c65      	adds	r5, r4, #1
 801a6e2:	ab0c      	add	r3, sp, #48	; 0x30
 801a6e4:	f10a 0a18 	add.w	sl, sl, #24
 801a6e8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801a6ec:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801a6f0:	e71f      	b.n	801a532 <__kernel_rem_pio2+0x2a2>
 801a6f2:	4630      	mov	r0, r6
 801a6f4:	4639      	mov	r1, r7
 801a6f6:	f7e6 fa2f 	bl	8000b58 <__aeabi_d2iz>
 801a6fa:	ab0c      	add	r3, sp, #48	; 0x30
 801a6fc:	4625      	mov	r5, r4
 801a6fe:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801a702:	e716      	b.n	801a532 <__kernel_rem_pio2+0x2a2>
 801a704:	ab0c      	add	r3, sp, #48	; 0x30
 801a706:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801a70a:	f7e5 ff0b 	bl	8000524 <__aeabi_i2d>
 801a70e:	4632      	mov	r2, r6
 801a710:	463b      	mov	r3, r7
 801a712:	f7e5 ff71 	bl	80005f8 <__aeabi_dmul>
 801a716:	4642      	mov	r2, r8
 801a718:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 801a71c:	464b      	mov	r3, r9
 801a71e:	4630      	mov	r0, r6
 801a720:	4639      	mov	r1, r7
 801a722:	f7e5 ff69 	bl	80005f8 <__aeabi_dmul>
 801a726:	3c01      	subs	r4, #1
 801a728:	4606      	mov	r6, r0
 801a72a:	460f      	mov	r7, r1
 801a72c:	e713      	b.n	801a556 <__kernel_rem_pio2+0x2c6>
 801a72e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 801a732:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 801a736:	f7e5 ff5f 	bl	80005f8 <__aeabi_dmul>
 801a73a:	4602      	mov	r2, r0
 801a73c:	460b      	mov	r3, r1
 801a73e:	4648      	mov	r0, r9
 801a740:	4651      	mov	r1, sl
 801a742:	f7e5 fda3 	bl	800028c <__adddf3>
 801a746:	3701      	adds	r7, #1
 801a748:	4681      	mov	r9, r0
 801a74a:	468a      	mov	sl, r1
 801a74c:	9b00      	ldr	r3, [sp, #0]
 801a74e:	429f      	cmp	r7, r3
 801a750:	dc02      	bgt.n	801a758 <__kernel_rem_pio2+0x4c8>
 801a752:	9b06      	ldr	r3, [sp, #24]
 801a754:	429f      	cmp	r7, r3
 801a756:	ddea      	ble.n	801a72e <__kernel_rem_pio2+0x49e>
 801a758:	9a06      	ldr	r2, [sp, #24]
 801a75a:	ab48      	add	r3, sp, #288	; 0x120
 801a75c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 801a760:	e9c6 9a00 	strd	r9, sl, [r6]
 801a764:	3c01      	subs	r4, #1
 801a766:	e6fa      	b.n	801a55e <__kernel_rem_pio2+0x2ce>
 801a768:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801a76a:	2b02      	cmp	r3, #2
 801a76c:	dc0b      	bgt.n	801a786 <__kernel_rem_pio2+0x4f6>
 801a76e:	2b00      	cmp	r3, #0
 801a770:	dc39      	bgt.n	801a7e6 <__kernel_rem_pio2+0x556>
 801a772:	d05d      	beq.n	801a830 <__kernel_rem_pio2+0x5a0>
 801a774:	9b02      	ldr	r3, [sp, #8]
 801a776:	f003 0007 	and.w	r0, r3, #7
 801a77a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 801a77e:	ecbd 8b02 	vpop	{d8}
 801a782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a786:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801a788:	2b03      	cmp	r3, #3
 801a78a:	d1f3      	bne.n	801a774 <__kernel_rem_pio2+0x4e4>
 801a78c:	9b05      	ldr	r3, [sp, #20]
 801a78e:	9500      	str	r5, [sp, #0]
 801a790:	f503 7318 	add.w	r3, r3, #608	; 0x260
 801a794:	eb0d 0403 	add.w	r4, sp, r3
 801a798:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 801a79c:	46a2      	mov	sl, r4
 801a79e:	9b00      	ldr	r3, [sp, #0]
 801a7a0:	2b00      	cmp	r3, #0
 801a7a2:	f1aa 0a08 	sub.w	sl, sl, #8
 801a7a6:	dc69      	bgt.n	801a87c <__kernel_rem_pio2+0x5ec>
 801a7a8:	46aa      	mov	sl, r5
 801a7aa:	f1ba 0f01 	cmp.w	sl, #1
 801a7ae:	f1a4 0408 	sub.w	r4, r4, #8
 801a7b2:	f300 8083 	bgt.w	801a8bc <__kernel_rem_pio2+0x62c>
 801a7b6:	9c05      	ldr	r4, [sp, #20]
 801a7b8:	ab48      	add	r3, sp, #288	; 0x120
 801a7ba:	441c      	add	r4, r3
 801a7bc:	2000      	movs	r0, #0
 801a7be:	2100      	movs	r1, #0
 801a7c0:	2d01      	cmp	r5, #1
 801a7c2:	f300 809a 	bgt.w	801a8fa <__kernel_rem_pio2+0x66a>
 801a7c6:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 801a7ca:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 801a7ce:	f1bb 0f00 	cmp.w	fp, #0
 801a7d2:	f040 8098 	bne.w	801a906 <__kernel_rem_pio2+0x676>
 801a7d6:	9b04      	ldr	r3, [sp, #16]
 801a7d8:	e9c3 7800 	strd	r7, r8, [r3]
 801a7dc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801a7e0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801a7e4:	e7c6      	b.n	801a774 <__kernel_rem_pio2+0x4e4>
 801a7e6:	9e05      	ldr	r6, [sp, #20]
 801a7e8:	ab48      	add	r3, sp, #288	; 0x120
 801a7ea:	441e      	add	r6, r3
 801a7ec:	462c      	mov	r4, r5
 801a7ee:	2000      	movs	r0, #0
 801a7f0:	2100      	movs	r1, #0
 801a7f2:	2c00      	cmp	r4, #0
 801a7f4:	da33      	bge.n	801a85e <__kernel_rem_pio2+0x5ce>
 801a7f6:	f1bb 0f00 	cmp.w	fp, #0
 801a7fa:	d036      	beq.n	801a86a <__kernel_rem_pio2+0x5da>
 801a7fc:	4602      	mov	r2, r0
 801a7fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a802:	9c04      	ldr	r4, [sp, #16]
 801a804:	e9c4 2300 	strd	r2, r3, [r4]
 801a808:	4602      	mov	r2, r0
 801a80a:	460b      	mov	r3, r1
 801a80c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 801a810:	f7e5 fd3a 	bl	8000288 <__aeabi_dsub>
 801a814:	ae4a      	add	r6, sp, #296	; 0x128
 801a816:	2401      	movs	r4, #1
 801a818:	42a5      	cmp	r5, r4
 801a81a:	da29      	bge.n	801a870 <__kernel_rem_pio2+0x5e0>
 801a81c:	f1bb 0f00 	cmp.w	fp, #0
 801a820:	d002      	beq.n	801a828 <__kernel_rem_pio2+0x598>
 801a822:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a826:	4619      	mov	r1, r3
 801a828:	9b04      	ldr	r3, [sp, #16]
 801a82a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801a82e:	e7a1      	b.n	801a774 <__kernel_rem_pio2+0x4e4>
 801a830:	9c05      	ldr	r4, [sp, #20]
 801a832:	ab48      	add	r3, sp, #288	; 0x120
 801a834:	441c      	add	r4, r3
 801a836:	2000      	movs	r0, #0
 801a838:	2100      	movs	r1, #0
 801a83a:	2d00      	cmp	r5, #0
 801a83c:	da09      	bge.n	801a852 <__kernel_rem_pio2+0x5c2>
 801a83e:	f1bb 0f00 	cmp.w	fp, #0
 801a842:	d002      	beq.n	801a84a <__kernel_rem_pio2+0x5ba>
 801a844:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a848:	4619      	mov	r1, r3
 801a84a:	9b04      	ldr	r3, [sp, #16]
 801a84c:	e9c3 0100 	strd	r0, r1, [r3]
 801a850:	e790      	b.n	801a774 <__kernel_rem_pio2+0x4e4>
 801a852:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801a856:	f7e5 fd19 	bl	800028c <__adddf3>
 801a85a:	3d01      	subs	r5, #1
 801a85c:	e7ed      	b.n	801a83a <__kernel_rem_pio2+0x5aa>
 801a85e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801a862:	f7e5 fd13 	bl	800028c <__adddf3>
 801a866:	3c01      	subs	r4, #1
 801a868:	e7c3      	b.n	801a7f2 <__kernel_rem_pio2+0x562>
 801a86a:	4602      	mov	r2, r0
 801a86c:	460b      	mov	r3, r1
 801a86e:	e7c8      	b.n	801a802 <__kernel_rem_pio2+0x572>
 801a870:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801a874:	f7e5 fd0a 	bl	800028c <__adddf3>
 801a878:	3401      	adds	r4, #1
 801a87a:	e7cd      	b.n	801a818 <__kernel_rem_pio2+0x588>
 801a87c:	e9da 8900 	ldrd	r8, r9, [sl]
 801a880:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 801a884:	9b00      	ldr	r3, [sp, #0]
 801a886:	3b01      	subs	r3, #1
 801a888:	9300      	str	r3, [sp, #0]
 801a88a:	4632      	mov	r2, r6
 801a88c:	463b      	mov	r3, r7
 801a88e:	4640      	mov	r0, r8
 801a890:	4649      	mov	r1, r9
 801a892:	f7e5 fcfb 	bl	800028c <__adddf3>
 801a896:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801a89a:	4602      	mov	r2, r0
 801a89c:	460b      	mov	r3, r1
 801a89e:	4640      	mov	r0, r8
 801a8a0:	4649      	mov	r1, r9
 801a8a2:	f7e5 fcf1 	bl	8000288 <__aeabi_dsub>
 801a8a6:	4632      	mov	r2, r6
 801a8a8:	463b      	mov	r3, r7
 801a8aa:	f7e5 fcef 	bl	800028c <__adddf3>
 801a8ae:	ed9d 7b06 	vldr	d7, [sp, #24]
 801a8b2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801a8b6:	ed8a 7b00 	vstr	d7, [sl]
 801a8ba:	e770      	b.n	801a79e <__kernel_rem_pio2+0x50e>
 801a8bc:	e9d4 8900 	ldrd	r8, r9, [r4]
 801a8c0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 801a8c4:	4640      	mov	r0, r8
 801a8c6:	4632      	mov	r2, r6
 801a8c8:	463b      	mov	r3, r7
 801a8ca:	4649      	mov	r1, r9
 801a8cc:	f7e5 fcde 	bl	800028c <__adddf3>
 801a8d0:	e9cd 0100 	strd	r0, r1, [sp]
 801a8d4:	4602      	mov	r2, r0
 801a8d6:	460b      	mov	r3, r1
 801a8d8:	4640      	mov	r0, r8
 801a8da:	4649      	mov	r1, r9
 801a8dc:	f7e5 fcd4 	bl	8000288 <__aeabi_dsub>
 801a8e0:	4632      	mov	r2, r6
 801a8e2:	463b      	mov	r3, r7
 801a8e4:	f7e5 fcd2 	bl	800028c <__adddf3>
 801a8e8:	ed9d 7b00 	vldr	d7, [sp]
 801a8ec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801a8f0:	ed84 7b00 	vstr	d7, [r4]
 801a8f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a8f8:	e757      	b.n	801a7aa <__kernel_rem_pio2+0x51a>
 801a8fa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801a8fe:	f7e5 fcc5 	bl	800028c <__adddf3>
 801a902:	3d01      	subs	r5, #1
 801a904:	e75c      	b.n	801a7c0 <__kernel_rem_pio2+0x530>
 801a906:	9b04      	ldr	r3, [sp, #16]
 801a908:	9a04      	ldr	r2, [sp, #16]
 801a90a:	601f      	str	r7, [r3, #0]
 801a90c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801a910:	605c      	str	r4, [r3, #4]
 801a912:	609d      	str	r5, [r3, #8]
 801a914:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801a918:	60d3      	str	r3, [r2, #12]
 801a91a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a91e:	6110      	str	r0, [r2, #16]
 801a920:	6153      	str	r3, [r2, #20]
 801a922:	e727      	b.n	801a774 <__kernel_rem_pio2+0x4e4>
 801a924:	41700000 	.word	0x41700000
 801a928:	3e700000 	.word	0x3e700000
 801a92c:	00000000 	.word	0x00000000

0801a930 <__ieee754_acos>:
 801a930:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a934:	ec55 4b10 	vmov	r4, r5, d0
 801a938:	49b7      	ldr	r1, [pc, #732]	; (801ac18 <__ieee754_acos+0x2e8>)
 801a93a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801a93e:	428b      	cmp	r3, r1
 801a940:	dd1b      	ble.n	801a97a <__ieee754_acos+0x4a>
 801a942:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 801a946:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801a94a:	4323      	orrs	r3, r4
 801a94c:	d106      	bne.n	801a95c <__ieee754_acos+0x2c>
 801a94e:	2d00      	cmp	r5, #0
 801a950:	f300 8211 	bgt.w	801ad76 <__ieee754_acos+0x446>
 801a954:	ed9f 0b96 	vldr	d0, [pc, #600]	; 801abb0 <__ieee754_acos+0x280>
 801a958:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a95c:	ee10 2a10 	vmov	r2, s0
 801a960:	462b      	mov	r3, r5
 801a962:	ee10 0a10 	vmov	r0, s0
 801a966:	4629      	mov	r1, r5
 801a968:	f7e5 fc8e 	bl	8000288 <__aeabi_dsub>
 801a96c:	4602      	mov	r2, r0
 801a96e:	460b      	mov	r3, r1
 801a970:	f7e5 ff6c 	bl	800084c <__aeabi_ddiv>
 801a974:	ec41 0b10 	vmov	d0, r0, r1
 801a978:	e7ee      	b.n	801a958 <__ieee754_acos+0x28>
 801a97a:	49a8      	ldr	r1, [pc, #672]	; (801ac1c <__ieee754_acos+0x2ec>)
 801a97c:	428b      	cmp	r3, r1
 801a97e:	f300 8087 	bgt.w	801aa90 <__ieee754_acos+0x160>
 801a982:	4aa7      	ldr	r2, [pc, #668]	; (801ac20 <__ieee754_acos+0x2f0>)
 801a984:	4293      	cmp	r3, r2
 801a986:	f340 81f9 	ble.w	801ad7c <__ieee754_acos+0x44c>
 801a98a:	ee10 2a10 	vmov	r2, s0
 801a98e:	ee10 0a10 	vmov	r0, s0
 801a992:	462b      	mov	r3, r5
 801a994:	4629      	mov	r1, r5
 801a996:	f7e5 fe2f 	bl	80005f8 <__aeabi_dmul>
 801a99a:	a387      	add	r3, pc, #540	; (adr r3, 801abb8 <__ieee754_acos+0x288>)
 801a99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9a0:	4606      	mov	r6, r0
 801a9a2:	460f      	mov	r7, r1
 801a9a4:	f7e5 fe28 	bl	80005f8 <__aeabi_dmul>
 801a9a8:	a385      	add	r3, pc, #532	; (adr r3, 801abc0 <__ieee754_acos+0x290>)
 801a9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9ae:	f7e5 fc6d 	bl	800028c <__adddf3>
 801a9b2:	4632      	mov	r2, r6
 801a9b4:	463b      	mov	r3, r7
 801a9b6:	f7e5 fe1f 	bl	80005f8 <__aeabi_dmul>
 801a9ba:	a383      	add	r3, pc, #524	; (adr r3, 801abc8 <__ieee754_acos+0x298>)
 801a9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9c0:	f7e5 fc62 	bl	8000288 <__aeabi_dsub>
 801a9c4:	4632      	mov	r2, r6
 801a9c6:	463b      	mov	r3, r7
 801a9c8:	f7e5 fe16 	bl	80005f8 <__aeabi_dmul>
 801a9cc:	a380      	add	r3, pc, #512	; (adr r3, 801abd0 <__ieee754_acos+0x2a0>)
 801a9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9d2:	f7e5 fc5b 	bl	800028c <__adddf3>
 801a9d6:	4632      	mov	r2, r6
 801a9d8:	463b      	mov	r3, r7
 801a9da:	f7e5 fe0d 	bl	80005f8 <__aeabi_dmul>
 801a9de:	a37e      	add	r3, pc, #504	; (adr r3, 801abd8 <__ieee754_acos+0x2a8>)
 801a9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9e4:	f7e5 fc50 	bl	8000288 <__aeabi_dsub>
 801a9e8:	4632      	mov	r2, r6
 801a9ea:	463b      	mov	r3, r7
 801a9ec:	f7e5 fe04 	bl	80005f8 <__aeabi_dmul>
 801a9f0:	a37b      	add	r3, pc, #492	; (adr r3, 801abe0 <__ieee754_acos+0x2b0>)
 801a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9f6:	f7e5 fc49 	bl	800028c <__adddf3>
 801a9fa:	4632      	mov	r2, r6
 801a9fc:	463b      	mov	r3, r7
 801a9fe:	f7e5 fdfb 	bl	80005f8 <__aeabi_dmul>
 801aa02:	a379      	add	r3, pc, #484	; (adr r3, 801abe8 <__ieee754_acos+0x2b8>)
 801aa04:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa08:	4680      	mov	r8, r0
 801aa0a:	4689      	mov	r9, r1
 801aa0c:	4630      	mov	r0, r6
 801aa0e:	4639      	mov	r1, r7
 801aa10:	f7e5 fdf2 	bl	80005f8 <__aeabi_dmul>
 801aa14:	a376      	add	r3, pc, #472	; (adr r3, 801abf0 <__ieee754_acos+0x2c0>)
 801aa16:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa1a:	f7e5 fc35 	bl	8000288 <__aeabi_dsub>
 801aa1e:	4632      	mov	r2, r6
 801aa20:	463b      	mov	r3, r7
 801aa22:	f7e5 fde9 	bl	80005f8 <__aeabi_dmul>
 801aa26:	a374      	add	r3, pc, #464	; (adr r3, 801abf8 <__ieee754_acos+0x2c8>)
 801aa28:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa2c:	f7e5 fc2e 	bl	800028c <__adddf3>
 801aa30:	4632      	mov	r2, r6
 801aa32:	463b      	mov	r3, r7
 801aa34:	f7e5 fde0 	bl	80005f8 <__aeabi_dmul>
 801aa38:	a371      	add	r3, pc, #452	; (adr r3, 801ac00 <__ieee754_acos+0x2d0>)
 801aa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa3e:	f7e5 fc23 	bl	8000288 <__aeabi_dsub>
 801aa42:	4632      	mov	r2, r6
 801aa44:	463b      	mov	r3, r7
 801aa46:	f7e5 fdd7 	bl	80005f8 <__aeabi_dmul>
 801aa4a:	4b76      	ldr	r3, [pc, #472]	; (801ac24 <__ieee754_acos+0x2f4>)
 801aa4c:	2200      	movs	r2, #0
 801aa4e:	f7e5 fc1d 	bl	800028c <__adddf3>
 801aa52:	4602      	mov	r2, r0
 801aa54:	460b      	mov	r3, r1
 801aa56:	4640      	mov	r0, r8
 801aa58:	4649      	mov	r1, r9
 801aa5a:	f7e5 fef7 	bl	800084c <__aeabi_ddiv>
 801aa5e:	4622      	mov	r2, r4
 801aa60:	462b      	mov	r3, r5
 801aa62:	f7e5 fdc9 	bl	80005f8 <__aeabi_dmul>
 801aa66:	4602      	mov	r2, r0
 801aa68:	460b      	mov	r3, r1
 801aa6a:	a167      	add	r1, pc, #412	; (adr r1, 801ac08 <__ieee754_acos+0x2d8>)
 801aa6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa70:	f7e5 fc0a 	bl	8000288 <__aeabi_dsub>
 801aa74:	4602      	mov	r2, r0
 801aa76:	460b      	mov	r3, r1
 801aa78:	4620      	mov	r0, r4
 801aa7a:	4629      	mov	r1, r5
 801aa7c:	f7e5 fc04 	bl	8000288 <__aeabi_dsub>
 801aa80:	4602      	mov	r2, r0
 801aa82:	460b      	mov	r3, r1
 801aa84:	a162      	add	r1, pc, #392	; (adr r1, 801ac10 <__ieee754_acos+0x2e0>)
 801aa86:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa8a:	f7e5 fbfd 	bl	8000288 <__aeabi_dsub>
 801aa8e:	e771      	b.n	801a974 <__ieee754_acos+0x44>
 801aa90:	2d00      	cmp	r5, #0
 801aa92:	f280 80cb 	bge.w	801ac2c <__ieee754_acos+0x2fc>
 801aa96:	ee10 0a10 	vmov	r0, s0
 801aa9a:	4b62      	ldr	r3, [pc, #392]	; (801ac24 <__ieee754_acos+0x2f4>)
 801aa9c:	2200      	movs	r2, #0
 801aa9e:	4629      	mov	r1, r5
 801aaa0:	f7e5 fbf4 	bl	800028c <__adddf3>
 801aaa4:	4b60      	ldr	r3, [pc, #384]	; (801ac28 <__ieee754_acos+0x2f8>)
 801aaa6:	2200      	movs	r2, #0
 801aaa8:	f7e5 fda6 	bl	80005f8 <__aeabi_dmul>
 801aaac:	a342      	add	r3, pc, #264	; (adr r3, 801abb8 <__ieee754_acos+0x288>)
 801aaae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aab2:	4604      	mov	r4, r0
 801aab4:	460d      	mov	r5, r1
 801aab6:	f7e5 fd9f 	bl	80005f8 <__aeabi_dmul>
 801aaba:	a341      	add	r3, pc, #260	; (adr r3, 801abc0 <__ieee754_acos+0x290>)
 801aabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aac0:	f7e5 fbe4 	bl	800028c <__adddf3>
 801aac4:	4622      	mov	r2, r4
 801aac6:	462b      	mov	r3, r5
 801aac8:	f7e5 fd96 	bl	80005f8 <__aeabi_dmul>
 801aacc:	a33e      	add	r3, pc, #248	; (adr r3, 801abc8 <__ieee754_acos+0x298>)
 801aace:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aad2:	f7e5 fbd9 	bl	8000288 <__aeabi_dsub>
 801aad6:	4622      	mov	r2, r4
 801aad8:	462b      	mov	r3, r5
 801aada:	f7e5 fd8d 	bl	80005f8 <__aeabi_dmul>
 801aade:	a33c      	add	r3, pc, #240	; (adr r3, 801abd0 <__ieee754_acos+0x2a0>)
 801aae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aae4:	f7e5 fbd2 	bl	800028c <__adddf3>
 801aae8:	4622      	mov	r2, r4
 801aaea:	462b      	mov	r3, r5
 801aaec:	f7e5 fd84 	bl	80005f8 <__aeabi_dmul>
 801aaf0:	a339      	add	r3, pc, #228	; (adr r3, 801abd8 <__ieee754_acos+0x2a8>)
 801aaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaf6:	f7e5 fbc7 	bl	8000288 <__aeabi_dsub>
 801aafa:	4622      	mov	r2, r4
 801aafc:	462b      	mov	r3, r5
 801aafe:	f7e5 fd7b 	bl	80005f8 <__aeabi_dmul>
 801ab02:	a337      	add	r3, pc, #220	; (adr r3, 801abe0 <__ieee754_acos+0x2b0>)
 801ab04:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab08:	f7e5 fbc0 	bl	800028c <__adddf3>
 801ab0c:	4622      	mov	r2, r4
 801ab0e:	462b      	mov	r3, r5
 801ab10:	f7e5 fd72 	bl	80005f8 <__aeabi_dmul>
 801ab14:	ec45 4b10 	vmov	d0, r4, r5
 801ab18:	4680      	mov	r8, r0
 801ab1a:	4689      	mov	r9, r1
 801ab1c:	f7ff fadc 	bl	801a0d8 <__ieee754_sqrt>
 801ab20:	a331      	add	r3, pc, #196	; (adr r3, 801abe8 <__ieee754_acos+0x2b8>)
 801ab22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab26:	4620      	mov	r0, r4
 801ab28:	4629      	mov	r1, r5
 801ab2a:	ec57 6b10 	vmov	r6, r7, d0
 801ab2e:	f7e5 fd63 	bl	80005f8 <__aeabi_dmul>
 801ab32:	a32f      	add	r3, pc, #188	; (adr r3, 801abf0 <__ieee754_acos+0x2c0>)
 801ab34:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab38:	f7e5 fba6 	bl	8000288 <__aeabi_dsub>
 801ab3c:	4622      	mov	r2, r4
 801ab3e:	462b      	mov	r3, r5
 801ab40:	f7e5 fd5a 	bl	80005f8 <__aeabi_dmul>
 801ab44:	a32c      	add	r3, pc, #176	; (adr r3, 801abf8 <__ieee754_acos+0x2c8>)
 801ab46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab4a:	f7e5 fb9f 	bl	800028c <__adddf3>
 801ab4e:	4622      	mov	r2, r4
 801ab50:	462b      	mov	r3, r5
 801ab52:	f7e5 fd51 	bl	80005f8 <__aeabi_dmul>
 801ab56:	a32a      	add	r3, pc, #168	; (adr r3, 801ac00 <__ieee754_acos+0x2d0>)
 801ab58:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab5c:	f7e5 fb94 	bl	8000288 <__aeabi_dsub>
 801ab60:	4622      	mov	r2, r4
 801ab62:	462b      	mov	r3, r5
 801ab64:	f7e5 fd48 	bl	80005f8 <__aeabi_dmul>
 801ab68:	4b2e      	ldr	r3, [pc, #184]	; (801ac24 <__ieee754_acos+0x2f4>)
 801ab6a:	2200      	movs	r2, #0
 801ab6c:	f7e5 fb8e 	bl	800028c <__adddf3>
 801ab70:	4602      	mov	r2, r0
 801ab72:	460b      	mov	r3, r1
 801ab74:	4640      	mov	r0, r8
 801ab76:	4649      	mov	r1, r9
 801ab78:	f7e5 fe68 	bl	800084c <__aeabi_ddiv>
 801ab7c:	4632      	mov	r2, r6
 801ab7e:	463b      	mov	r3, r7
 801ab80:	f7e5 fd3a 	bl	80005f8 <__aeabi_dmul>
 801ab84:	a320      	add	r3, pc, #128	; (adr r3, 801ac08 <__ieee754_acos+0x2d8>)
 801ab86:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab8a:	f7e5 fb7d 	bl	8000288 <__aeabi_dsub>
 801ab8e:	4632      	mov	r2, r6
 801ab90:	463b      	mov	r3, r7
 801ab92:	f7e5 fb7b 	bl	800028c <__adddf3>
 801ab96:	4602      	mov	r2, r0
 801ab98:	460b      	mov	r3, r1
 801ab9a:	f7e5 fb77 	bl	800028c <__adddf3>
 801ab9e:	4602      	mov	r2, r0
 801aba0:	460b      	mov	r3, r1
 801aba2:	a103      	add	r1, pc, #12	; (adr r1, 801abb0 <__ieee754_acos+0x280>)
 801aba4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aba8:	e76f      	b.n	801aa8a <__ieee754_acos+0x15a>
 801abaa:	bf00      	nop
 801abac:	f3af 8000 	nop.w
 801abb0:	54442d18 	.word	0x54442d18
 801abb4:	400921fb 	.word	0x400921fb
 801abb8:	0dfdf709 	.word	0x0dfdf709
 801abbc:	3f023de1 	.word	0x3f023de1
 801abc0:	7501b288 	.word	0x7501b288
 801abc4:	3f49efe0 	.word	0x3f49efe0
 801abc8:	b5688f3b 	.word	0xb5688f3b
 801abcc:	3fa48228 	.word	0x3fa48228
 801abd0:	0e884455 	.word	0x0e884455
 801abd4:	3fc9c155 	.word	0x3fc9c155
 801abd8:	03eb6f7d 	.word	0x03eb6f7d
 801abdc:	3fd4d612 	.word	0x3fd4d612
 801abe0:	55555555 	.word	0x55555555
 801abe4:	3fc55555 	.word	0x3fc55555
 801abe8:	b12e9282 	.word	0xb12e9282
 801abec:	3fb3b8c5 	.word	0x3fb3b8c5
 801abf0:	1b8d0159 	.word	0x1b8d0159
 801abf4:	3fe6066c 	.word	0x3fe6066c
 801abf8:	9c598ac8 	.word	0x9c598ac8
 801abfc:	40002ae5 	.word	0x40002ae5
 801ac00:	1c8a2d4b 	.word	0x1c8a2d4b
 801ac04:	40033a27 	.word	0x40033a27
 801ac08:	33145c07 	.word	0x33145c07
 801ac0c:	3c91a626 	.word	0x3c91a626
 801ac10:	54442d18 	.word	0x54442d18
 801ac14:	3ff921fb 	.word	0x3ff921fb
 801ac18:	3fefffff 	.word	0x3fefffff
 801ac1c:	3fdfffff 	.word	0x3fdfffff
 801ac20:	3c600000 	.word	0x3c600000
 801ac24:	3ff00000 	.word	0x3ff00000
 801ac28:	3fe00000 	.word	0x3fe00000
 801ac2c:	ee10 2a10 	vmov	r2, s0
 801ac30:	462b      	mov	r3, r5
 801ac32:	496d      	ldr	r1, [pc, #436]	; (801ade8 <__ieee754_acos+0x4b8>)
 801ac34:	2000      	movs	r0, #0
 801ac36:	f7e5 fb27 	bl	8000288 <__aeabi_dsub>
 801ac3a:	4b6c      	ldr	r3, [pc, #432]	; (801adec <__ieee754_acos+0x4bc>)
 801ac3c:	2200      	movs	r2, #0
 801ac3e:	f7e5 fcdb 	bl	80005f8 <__aeabi_dmul>
 801ac42:	4604      	mov	r4, r0
 801ac44:	460d      	mov	r5, r1
 801ac46:	ec45 4b10 	vmov	d0, r4, r5
 801ac4a:	f7ff fa45 	bl	801a0d8 <__ieee754_sqrt>
 801ac4e:	a34e      	add	r3, pc, #312	; (adr r3, 801ad88 <__ieee754_acos+0x458>)
 801ac50:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac54:	4620      	mov	r0, r4
 801ac56:	4629      	mov	r1, r5
 801ac58:	ec59 8b10 	vmov	r8, r9, d0
 801ac5c:	f7e5 fccc 	bl	80005f8 <__aeabi_dmul>
 801ac60:	a34b      	add	r3, pc, #300	; (adr r3, 801ad90 <__ieee754_acos+0x460>)
 801ac62:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac66:	f7e5 fb11 	bl	800028c <__adddf3>
 801ac6a:	4622      	mov	r2, r4
 801ac6c:	462b      	mov	r3, r5
 801ac6e:	f7e5 fcc3 	bl	80005f8 <__aeabi_dmul>
 801ac72:	a349      	add	r3, pc, #292	; (adr r3, 801ad98 <__ieee754_acos+0x468>)
 801ac74:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac78:	f7e5 fb06 	bl	8000288 <__aeabi_dsub>
 801ac7c:	4622      	mov	r2, r4
 801ac7e:	462b      	mov	r3, r5
 801ac80:	f7e5 fcba 	bl	80005f8 <__aeabi_dmul>
 801ac84:	a346      	add	r3, pc, #280	; (adr r3, 801ada0 <__ieee754_acos+0x470>)
 801ac86:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac8a:	f7e5 faff 	bl	800028c <__adddf3>
 801ac8e:	4622      	mov	r2, r4
 801ac90:	462b      	mov	r3, r5
 801ac92:	f7e5 fcb1 	bl	80005f8 <__aeabi_dmul>
 801ac96:	a344      	add	r3, pc, #272	; (adr r3, 801ada8 <__ieee754_acos+0x478>)
 801ac98:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac9c:	f7e5 faf4 	bl	8000288 <__aeabi_dsub>
 801aca0:	4622      	mov	r2, r4
 801aca2:	462b      	mov	r3, r5
 801aca4:	f7e5 fca8 	bl	80005f8 <__aeabi_dmul>
 801aca8:	a341      	add	r3, pc, #260	; (adr r3, 801adb0 <__ieee754_acos+0x480>)
 801acaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acae:	f7e5 faed 	bl	800028c <__adddf3>
 801acb2:	4622      	mov	r2, r4
 801acb4:	462b      	mov	r3, r5
 801acb6:	f7e5 fc9f 	bl	80005f8 <__aeabi_dmul>
 801acba:	a33f      	add	r3, pc, #252	; (adr r3, 801adb8 <__ieee754_acos+0x488>)
 801acbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acc0:	4682      	mov	sl, r0
 801acc2:	468b      	mov	fp, r1
 801acc4:	4620      	mov	r0, r4
 801acc6:	4629      	mov	r1, r5
 801acc8:	f7e5 fc96 	bl	80005f8 <__aeabi_dmul>
 801accc:	a33c      	add	r3, pc, #240	; (adr r3, 801adc0 <__ieee754_acos+0x490>)
 801acce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acd2:	f7e5 fad9 	bl	8000288 <__aeabi_dsub>
 801acd6:	4622      	mov	r2, r4
 801acd8:	462b      	mov	r3, r5
 801acda:	f7e5 fc8d 	bl	80005f8 <__aeabi_dmul>
 801acde:	a33a      	add	r3, pc, #232	; (adr r3, 801adc8 <__ieee754_acos+0x498>)
 801ace0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ace4:	f7e5 fad2 	bl	800028c <__adddf3>
 801ace8:	4622      	mov	r2, r4
 801acea:	462b      	mov	r3, r5
 801acec:	f7e5 fc84 	bl	80005f8 <__aeabi_dmul>
 801acf0:	a337      	add	r3, pc, #220	; (adr r3, 801add0 <__ieee754_acos+0x4a0>)
 801acf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acf6:	f7e5 fac7 	bl	8000288 <__aeabi_dsub>
 801acfa:	4622      	mov	r2, r4
 801acfc:	462b      	mov	r3, r5
 801acfe:	f7e5 fc7b 	bl	80005f8 <__aeabi_dmul>
 801ad02:	4b39      	ldr	r3, [pc, #228]	; (801ade8 <__ieee754_acos+0x4b8>)
 801ad04:	2200      	movs	r2, #0
 801ad06:	f7e5 fac1 	bl	800028c <__adddf3>
 801ad0a:	4602      	mov	r2, r0
 801ad0c:	460b      	mov	r3, r1
 801ad0e:	4650      	mov	r0, sl
 801ad10:	4659      	mov	r1, fp
 801ad12:	f7e5 fd9b 	bl	800084c <__aeabi_ddiv>
 801ad16:	4642      	mov	r2, r8
 801ad18:	464b      	mov	r3, r9
 801ad1a:	f7e5 fc6d 	bl	80005f8 <__aeabi_dmul>
 801ad1e:	2600      	movs	r6, #0
 801ad20:	4682      	mov	sl, r0
 801ad22:	468b      	mov	fp, r1
 801ad24:	4632      	mov	r2, r6
 801ad26:	464b      	mov	r3, r9
 801ad28:	4630      	mov	r0, r6
 801ad2a:	4649      	mov	r1, r9
 801ad2c:	f7e5 fc64 	bl	80005f8 <__aeabi_dmul>
 801ad30:	4602      	mov	r2, r0
 801ad32:	460b      	mov	r3, r1
 801ad34:	4620      	mov	r0, r4
 801ad36:	4629      	mov	r1, r5
 801ad38:	f7e5 faa6 	bl	8000288 <__aeabi_dsub>
 801ad3c:	4632      	mov	r2, r6
 801ad3e:	4604      	mov	r4, r0
 801ad40:	460d      	mov	r5, r1
 801ad42:	464b      	mov	r3, r9
 801ad44:	4640      	mov	r0, r8
 801ad46:	4649      	mov	r1, r9
 801ad48:	f7e5 faa0 	bl	800028c <__adddf3>
 801ad4c:	4602      	mov	r2, r0
 801ad4e:	460b      	mov	r3, r1
 801ad50:	4620      	mov	r0, r4
 801ad52:	4629      	mov	r1, r5
 801ad54:	f7e5 fd7a 	bl	800084c <__aeabi_ddiv>
 801ad58:	4602      	mov	r2, r0
 801ad5a:	460b      	mov	r3, r1
 801ad5c:	4650      	mov	r0, sl
 801ad5e:	4659      	mov	r1, fp
 801ad60:	f7e5 fa94 	bl	800028c <__adddf3>
 801ad64:	4632      	mov	r2, r6
 801ad66:	464b      	mov	r3, r9
 801ad68:	f7e5 fa90 	bl	800028c <__adddf3>
 801ad6c:	4602      	mov	r2, r0
 801ad6e:	460b      	mov	r3, r1
 801ad70:	f7e5 fa8c 	bl	800028c <__adddf3>
 801ad74:	e5fe      	b.n	801a974 <__ieee754_acos+0x44>
 801ad76:	ed9f 0b18 	vldr	d0, [pc, #96]	; 801add8 <__ieee754_acos+0x4a8>
 801ad7a:	e5ed      	b.n	801a958 <__ieee754_acos+0x28>
 801ad7c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 801ade0 <__ieee754_acos+0x4b0>
 801ad80:	e5ea      	b.n	801a958 <__ieee754_acos+0x28>
 801ad82:	bf00      	nop
 801ad84:	f3af 8000 	nop.w
 801ad88:	0dfdf709 	.word	0x0dfdf709
 801ad8c:	3f023de1 	.word	0x3f023de1
 801ad90:	7501b288 	.word	0x7501b288
 801ad94:	3f49efe0 	.word	0x3f49efe0
 801ad98:	b5688f3b 	.word	0xb5688f3b
 801ad9c:	3fa48228 	.word	0x3fa48228
 801ada0:	0e884455 	.word	0x0e884455
 801ada4:	3fc9c155 	.word	0x3fc9c155
 801ada8:	03eb6f7d 	.word	0x03eb6f7d
 801adac:	3fd4d612 	.word	0x3fd4d612
 801adb0:	55555555 	.word	0x55555555
 801adb4:	3fc55555 	.word	0x3fc55555
 801adb8:	b12e9282 	.word	0xb12e9282
 801adbc:	3fb3b8c5 	.word	0x3fb3b8c5
 801adc0:	1b8d0159 	.word	0x1b8d0159
 801adc4:	3fe6066c 	.word	0x3fe6066c
 801adc8:	9c598ac8 	.word	0x9c598ac8
 801adcc:	40002ae5 	.word	0x40002ae5
 801add0:	1c8a2d4b 	.word	0x1c8a2d4b
 801add4:	40033a27 	.word	0x40033a27
	...
 801ade0:	54442d18 	.word	0x54442d18
 801ade4:	3ff921fb 	.word	0x3ff921fb
 801ade8:	3ff00000 	.word	0x3ff00000
 801adec:	3fe00000 	.word	0x3fe00000

0801adf0 <_init>:
 801adf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801adf2:	bf00      	nop
 801adf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801adf6:	bc08      	pop	{r3}
 801adf8:	469e      	mov	lr, r3
 801adfa:	4770      	bx	lr

0801adfc <_fini>:
 801adfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801adfe:	bf00      	nop
 801ae00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ae02:	bc08      	pop	{r3}
 801ae04:	469e      	mov	lr, r3
 801ae06:	4770      	bx	lr
