<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="generator" content="lunet 0.4.2.0">
    <title>Arm AdvSimd Intrinsics - kalk</title>
    <link rel="stylesheet" href="/css/site.css">
    <script src="/js/site.js" ></script>
    <script src="/js/site-defer.js" defer></script>
    <meta name="twitter:card" content="summary_large_image">
    <meta name="twitter:site" content="@xoofx">
    <meta name="twitter:title" content="Arm AdvSimd Intrinsics - kalk">
    <meta name="twitter:description" content="In order to use the functions provided by this module, you need to import this module: >>> import HardwareIntrinsics These intrinsic functions are only available if your CPU supports AdvSimd features. vaba_s16 vaba_s16 int16x4_t vaba_s16 (int16x4_t a, int16x4_t b, int16x4_t c) A32: VABA.S16 Dd, Dn, Dm A64: SABA Vd.4H, Vn.4H, Vm.4H Instruction Documentation: vaba_s16 vaba_s32 vaba_s32 int32x2_t vaba_s32 (int32x2_t a, int32x2_t b, int32x2_t c) A32: VABA.S32 Dd, Dn, Dm A64:...">
    <meta name="twitter:image" content="https://kalk.dev/img/twitter-banner.jpg">
    <meta name="twitter:image:alt" content="Arm AdvSimd Intrinsics - kalk">    
    <script src="https://www.googletagmanager.com/gtag/js?id=G-Z558CWX6J6" async></script>
    <script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments);}gtag('js',new Date());gtag('config','G-Z558CWX6J6');</script>
  </head>
  <body>

    <div id="kalk" class="container">
      <nav class="navbar navbar-expand-md navbar-light sticky-top">
        <a class="kalk-logo navbar-brand" href="/"></a>
        <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
          <span class="navbar-toggler-icon"></span>
        </button>
        <div id="navbarSupportedContent" class="collapse navbar-collapse justify-content-between">
<ol id='nav-id-home-0' class='navbar-nav nav-level0  '>
  <li class='nav-item '>
    <span class='nav-item-row'><a href='/' class='nav-link  '>Home</a></span>  </li>
  <li class='nav-item  active'>
    <span class='nav-item-row'><a href='/doc/' class='nav-link  '>Documentation</a></span>  </li>
</ol>
          <ol class="navbar-nav flex-grow-1" style="padding-right: 0.5rem;">
            <li class="nav-item w-100">
                <div class="kalk-search">
                  <label class="search-icon"><i class="fa fa-search"></i></label>
                  <select id="search-box"></select>
                </div>
            </li>
          </ol>
<ol id='nav-id-home2-0' class='navbar-nav nav-level0  flex-shrink-0'>
  <li class='nav-item '>
    <span class='nav-item-row'><a href='/download/' class='nav-link  btn btn-success'><i class="fa fa-download"></i> Download</a></span>  </li>
  <li class='nav-item '>
    <span class='nav-item-row'><a href='https://github.com/sponsors/xoofx' class='nav-link  btn btn-outline-secondary'><i class="fa fa-heart-o"></i> Sponsor</a></span>  </li>
  <li class='nav-item '>
    <span class='nav-item-row'><a href='https://github.com/xoofx/kalk/' class='nav-link  btn btn-info'><i class="fa fa-github"></i> GitHub</a></span>  </li>
</ol>
        </div>
      </nav>
      <div class="kalk-doc">
        <section>

<div class="container">
  <div class="row">
      <div class="col-sm-3 align-self-start sticky-top menu-sidebar">
        <ol id='menu-id-doc-0' class='menu menu-level0 collapse  show '>
  <li class='menu-item '>
    <span class='menu-item-row'><a href='/doc/' class='menu-link  '>Introduction</a></span>  </li>
  <li class='menu-item '>
    <span class='menu-item-row'><a href='/doc/user/' class='menu-link  '>User Guide</a><a href='#menu-id-doc-2' role='button'  data-toggle='collapse' aria-expanded='false' aria-controls='menu-id-doc-2' class='menu-link-show collapsed'></a></span>  <ol id='menu-id-doc-2' class='menu menu-level1 collapse  '>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/user/syntax/' class='menu-link  '>Language Syntax</a></span>    </li>
  </ol>
  </li>
  <li class='menu-item '>
    <span class='menu-item-row'><a href='/doc/api/' class='menu-link  '>API Reference</a><a href='#menu-id-doc-4' role='button'  data-toggle='collapse' aria-expanded='true' aria-controls='menu-id-doc-4' class='menu-link-show'></a></span>  <ol id='menu-id-doc-4' class='menu menu-level1 collapse  show '>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/general/' class='menu-link  '>General Functions</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/math/' class='menu-link  '>Math Functions</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/memory/' class='menu-link  '>Memory Functions</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/misc/' class='menu-link  '>Misc Functions</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/vector/' class='menu-link  '>Vector Functions</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/types/' class='menu-link  '>Types Functions</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/all/' class='menu-link  '>All Module</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/csv/' class='menu-link  '>Csv Module</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/currencies/' class='menu-link  '>Currencies Module</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/files/' class='menu-link  '>Files Module</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/standardunits/' class='menu-link  '>StandardUnits Module</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/strings/' class='menu-link  '>Strings Module</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/web/' class='menu-link  '>Web Module</a></span>    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/intel/' class='menu-link  '>Intel Hardware Intrinsics</a><a href='#menu-id-doc-18' role='button'  data-toggle='collapse' aria-expanded='false' aria-controls='menu-id-doc-18' class='menu-link-show collapsed'></a></span>    <ol id='menu-id-doc-18' class='menu menu-level2 collapse  '>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/aes/' class='menu-link  '>Intel Aes Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/avx/' class='menu-link  '>Intel Avx Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/avx2/' class='menu-link  '>Intel Avx2 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/bmi1/' class='menu-link  '>Intel Bmi1 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/bmi1x64/' class='menu-link  '>Intel Bmi1X64 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/bmi2/' class='menu-link  '>Intel Bmi2 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/bmi2x64/' class='menu-link  '>Intel Bmi2X64 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/sse/' class='menu-link  '>Intel Sse Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/ssex64/' class='menu-link  '>Intel SseX64 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/sse2/' class='menu-link  '>Intel Sse2 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/sse2x64/' class='menu-link  '>Intel Sse2X64 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/sse3/' class='menu-link  '>Intel Sse3 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/ssse3/' class='menu-link  '>Intel Ssse3 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/sse41/' class='menu-link  '>Intel Sse41 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/sse41x64/' class='menu-link  '>Intel Sse41X64 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/sse42/' class='menu-link  '>Intel Sse42 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/intel/sse42x64/' class='menu-link  '>Intel Sse42X64 Intrinsics</a></span>      </li>
    </ol>
    </li>
    <li class='menu-item '>
      <span class='menu-item-row'><a href='/doc/api/arm/' class='menu-link  '>Arm Hardware Intrinsics</a><a href='#menu-id-doc-36' role='button'  data-toggle='collapse' aria-expanded='true' aria-controls='menu-id-doc-36' class='menu-link-show'></a></span>    <ol id='menu-id-doc-36' class='menu menu-level2 collapse  show '>
      <li class='menu-item  active'>
        <span class='menu-item-row'><a href='/doc/api/arm/advsimd/' class='menu-link  '>Arm AdvSimd Intrinsics</a></span><nav class="js-toc toc"></nav>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/arm/advsimdarm64/' class='menu-link  '>Arm AdvSimdArm64 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/arm/aes/' class='menu-link  '>Arm Aes Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/arm/crc32/' class='menu-link  '>Arm Crc32 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/arm/crc32arm64/' class='menu-link  '>Arm Crc32Arm64 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/arm/sha1/' class='menu-link  '>Arm Sha1 Intrinsics</a></span>      </li>
      <li class='menu-item '>
        <span class='menu-item-row'><a href='/doc/api/arm/sha256/' class='menu-link  '>Arm Sha256 Intrinsics</a></span>      </li>
    </ol>
    </li>
  </ol>
  </li>
  <li class='menu-item '>
    <span class='menu-item-row'><a href='/doc/advanced/' class='menu-link  '>Advanced Topics</a></span>  </li>
</ol>

      </div>
      <div class="col-sm-9 js-toc-content">
        <ol class='breadcrumb'>
  <li class='breadcrumb-item '>
    <a href='/' class='breadcrumb-link  '>Home</a>  </li>
  <li class='breadcrumb-item '>
    <a href='/doc/' class='breadcrumb-link  '>Documentation</a>  </li>
  <li class='breadcrumb-item '>
    <a href='/doc/api/' class='breadcrumb-link  '>API Reference</a>  </li>
  <li class='breadcrumb-item '>
    <a href='/doc/api/arm/' class='breadcrumb-link  '>Arm Hardware Intrinsics</a>  </li>
  <li class='breadcrumb-item  active'>
    Arm AdvSimd Intrinsics  </li>
</ol>

        <p id="lunet-results"></p>
        <h1>Arm AdvSimd Intrinsics</h1>
<p>In order to use the functions provided by this module, you need to import this module:</p>
<pre><code class="language-kalk">&gt;&gt;&gt; import HardwareIntrinsics
</code></pre>
<div class='lunet-alert-note' role='alert'><div class='lunet-alert-note-heading'><span class='lunet-alert-note-icon'></span><span class='lunet-alert-note-heading-text'></span></div><div class='lunet-alert-note-content'>
<p>These intrinsic functions are only available if your CPU supports <code>AdvSimd</code> features.</p>
</div></div>
<h2 id="vaba_s16">vaba_s16</h2>
<p><code>vaba_s16</code></p>
<p>int16x4_t vaba_s16 (int16x4_t a, int16x4_t b, int16x4_t c)
A32: VABA.S16 Dd, Dn, Dm
A64: SABA Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s16">vaba_s16</a></p>
<h2 id="vaba_s32">vaba_s32</h2>
<p><code>vaba_s32</code></p>
<p>int32x2_t vaba_s32 (int32x2_t a, int32x2_t b, int32x2_t c)
A32: VABA.S32 Dd, Dn, Dm
A64: SABA Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s32">vaba_s32</a></p>
<h2 id="vaba_s8">vaba_s8</h2>
<p><code>vaba_s8</code></p>
<p>int8x8_t vaba_s8 (int8x8_t a, int8x8_t b, int8x8_t c)
A32: VABA.S8 Dd, Dn, Dm
A64: SABA Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s8">vaba_s8</a></p>
<h2 id="vaba_u16">vaba_u16</h2>
<p><code>vaba_u16</code></p>
<p>uint16x4_t vaba_u16 (uint16x4_t a, uint16x4_t b, uint16x4_t c)
A32: VABA.U16 Dd, Dn, Dm
A64: UABA Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u16">vaba_u16</a></p>
<h2 id="vaba_u32">vaba_u32</h2>
<p><code>vaba_u32</code></p>
<p>uint32x2_t vaba_u32 (uint32x2_t a, uint32x2_t b, uint32x2_t c)
A32: VABA.U32 Dd, Dn, Dm
A64: UABA Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u32">vaba_u32</a></p>
<h2 id="vaba_u8">vaba_u8</h2>
<p><code>vaba_u8</code></p>
<p>uint8x8_t vaba_u8 (uint8x8_t a, uint8x8_t b, uint8x8_t c)
A32: VABA.U8 Dd, Dn, Dm
A64: UABA Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u8">vaba_u8</a></p>
<h2 id="vabal_high_s16">vabal_high_s16</h2>
<p><code>vabal_high_s16</code></p>
<p>int32x4_t vabal_high_s16 (int32x4_t a, int16x8_t b, int16x8_t c)
A32: VABAL.S16 Qd, Dn+1, Dm+1
A64: SABAL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s16">vabal_high_s16</a></p>
<h2 id="vabal_high_s32">vabal_high_s32</h2>
<p><code>vabal_high_s32</code></p>
<p>int64x2_t vabal_high_s32 (int64x2_t a, int32x4_t b, int32x4_t c)
A32: VABAL.S32 Qd, Dn+1, Dm+1
A64: SABAL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s32">vabal_high_s32</a></p>
<h2 id="vabal_high_s8">vabal_high_s8</h2>
<p><code>vabal_high_s8</code></p>
<p>int16x8_t vabal_high_s8 (int16x8_t a, int8x16_t b, int8x16_t c)
A32: VABAL.S8 Qd, Dn+1, Dm+1
A64: SABAL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s8">vabal_high_s8</a></p>
<h2 id="vabal_high_u16">vabal_high_u16</h2>
<p><code>vabal_high_u16</code></p>
<p>uint32x4_t vabal_high_u16 (uint32x4_t a, uint16x8_t b, uint16x8_t c)
A32: VABAL.U16 Qd, Dn+1, Dm+1
A64: UABAL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u16">vabal_high_u16</a></p>
<h2 id="vabal_high_u32">vabal_high_u32</h2>
<p><code>vabal_high_u32</code></p>
<p>uint64x2_t vabal_high_u32 (uint64x2_t a, uint32x4_t b, uint32x4_t c)
A32: VABAL.U32 Qd, Dn+1, Dm+1
A64: UABAL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u32">vabal_high_u32</a></p>
<h2 id="vabal_high_u8">vabal_high_u8</h2>
<p><code>vabal_high_u8</code></p>
<p>uint16x8_t vabal_high_u8 (uint16x8_t a, uint8x16_t b, uint8x16_t c)
A32: VABAL.U8 Qd, Dn+1, Dm+1
A64: UABAL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u8">vabal_high_u8</a></p>
<h2 id="vabal_s16">vabal_s16</h2>
<p><code>vabal_s16</code></p>
<p>int32x4_t vabal_s16 (int32x4_t a, int16x4_t b, int16x4_t c)
A32: VABAL.S16 Qd, Dn, Dm
A64: SABAL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s16">vabal_s16</a></p>
<h2 id="vabal_s32">vabal_s32</h2>
<p><code>vabal_s32</code></p>
<p>int64x2_t vabal_s32 (int64x2_t a, int32x2_t b, int32x2_t c)
A32: VABAL.S32 Qd, Dn, Dm
A64: SABAL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s32">vabal_s32</a></p>
<h2 id="vabal_s8">vabal_s8</h2>
<p><code>vabal_s8</code></p>
<p>int16x8_t vabal_s8 (int16x8_t a, int8x8_t b, int8x8_t c)
A32: VABAL.S8 Qd, Dn, Dm
A64: SABAL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s8">vabal_s8</a></p>
<h2 id="vabal_u16">vabal_u16</h2>
<p><code>vabal_u16</code></p>
<p>uint32x4_t vabal_u16 (uint32x4_t a, uint16x4_t b, uint16x4_t c)
A32: VABAL.U16 Qd, Dn, Dm
A64: UABAL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u16">vabal_u16</a></p>
<h2 id="vabal_u32">vabal_u32</h2>
<p><code>vabal_u32</code></p>
<p>uint64x2_t vabal_u32 (uint64x2_t a, uint32x2_t b, uint32x2_t c)
A32: VABAL.U32 Qd, Dn, Dm
A64: UABAL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u32">vabal_u32</a></p>
<h2 id="vabal_u8">vabal_u8</h2>
<p><code>vabal_u8</code></p>
<p>uint16x8_t vabal_u8 (uint16x8_t a, uint8x8_t b, uint8x8_t c)
A32: VABAL.U8 Qd, Dn, Dm
A64: UABAL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u8">vabal_u8</a></p>
<h2 id="vabaq_s16">vabaq_s16</h2>
<p><code>vabaq_s16</code></p>
<p>int16x8_t vabaq_s16 (int16x8_t a, int16x8_t b, int16x8_t c)
A32: VABA.S16 Qd, Qn, Qm
A64: SABA Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s16">vabaq_s16</a></p>
<h2 id="vabaq_s32">vabaq_s32</h2>
<p><code>vabaq_s32</code></p>
<p>int32x4_t vabaq_s32 (int32x4_t a, int32x4_t b, int32x4_t c)
A32: VABA.S32 Qd, Qn, Qm
A64: SABA Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s32">vabaq_s32</a></p>
<h2 id="vabaq_s8">vabaq_s8</h2>
<p><code>vabaq_s8</code></p>
<p>int8x16_t vabaq_s8 (int8x16_t a, int8x16_t b, int8x16_t c)
A32: VABA.S8 Qd, Qn, Qm
A64: SABA Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s8">vabaq_s8</a></p>
<h2 id="vabaq_u16">vabaq_u16</h2>
<p><code>vabaq_u16</code></p>
<p>uint16x8_t vabaq_u16 (uint16x8_t a, uint16x8_t b, uint16x8_t c)
A32: VABA.U16 Qd, Qn, Qm
A64: UABA Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u16">vabaq_u16</a></p>
<h2 id="vabaq_u32">vabaq_u32</h2>
<p><code>vabaq_u32</code></p>
<p>uint32x4_t vabaq_u32 (uint32x4_t a, uint32x4_t b, uint32x4_t c)
A32: VABA.U32 Qd, Qn, Qm
A64: UABA Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u32">vabaq_u32</a></p>
<h2 id="vabaq_u8">vabaq_u8</h2>
<p><code>vabaq_u8</code></p>
<p>uint8x16_t vabaq_u8 (uint8x16_t a, uint8x16_t b, uint8x16_t c)
A32: VABA.U8 Qd, Qn, Qm
A64: UABA Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u8">vabaq_u8</a></p>
<h2 id="vabd_f32">vabd_f32</h2>
<p><code>vabd_f32</code></p>
<p>float32x2_t vabd_f32 (float32x2_t a, float32x2_t b)
A32: VABD.F32 Dd, Dn, Dm
A64: FABD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_f32">vabd_f32</a></p>
<h2 id="vabd_s16">vabd_s16</h2>
<p><code>vabd_s16</code></p>
<p>int16x4_t vabd_s16 (int16x4_t a, int16x4_t b)
A32: VABD.S16 Dd, Dn, Dm
A64: SABD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s16">vabd_s16</a></p>
<h2 id="vabd_s32">vabd_s32</h2>
<p><code>vabd_s32</code></p>
<p>int32x2_t vabd_s32 (int32x2_t a, int32x2_t b)
A32: VABD.S32 Dd, Dn, Dm
A64: SABD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s32">vabd_s32</a></p>
<h2 id="vabd_s8">vabd_s8</h2>
<p><code>vabd_s8</code></p>
<p>int8x8_t vabd_s8 (int8x8_t a, int8x8_t b)
A32: VABD.S8 Dd, Dn, Dm
A64: SABD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s8">vabd_s8</a></p>
<h2 id="vabd_u16">vabd_u16</h2>
<p><code>vabd_u16</code></p>
<p>uint16x4_t vabd_u16 (uint16x4_t a, uint16x4_t b)
A32: VABD.U16 Dd, Dn, Dm
A64: UABD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u16">vabd_u16</a></p>
<h2 id="vabd_u32">vabd_u32</h2>
<p><code>vabd_u32</code></p>
<p>uint32x2_t vabd_u32 (uint32x2_t a, uint32x2_t b)
A32: VABD.U32 Dd, Dn, Dm
A64: UABD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u32">vabd_u32</a></p>
<h2 id="vabd_u8">vabd_u8</h2>
<p><code>vabd_u8</code></p>
<p>uint8x8_t vabd_u8 (uint8x8_t a, uint8x8_t b)
A32: VABD.U8 Dd, Dn, Dm
A64: UABD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u8">vabd_u8</a></p>
<h2 id="vabdl_high_s16">vabdl_high_s16</h2>
<p><code>vabdl_high_s16</code></p>
<p>int32x4_t vabdl_high_s16 (int16x8_t a, int16x8_t b)
A32: VABDL.S16 Qd, Dn+1, Dm+1
A64: SABDL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s16">vabdl_high_s16</a></p>
<h2 id="vabdl_high_s32">vabdl_high_s32</h2>
<p><code>vabdl_high_s32</code></p>
<p>int64x2_t vabdl_high_s32 (int32x4_t a, int32x4_t b)
A32: VABDL.S32 Qd, Dn+1, Dm+1
A64: SABDL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s32">vabdl_high_s32</a></p>
<h2 id="vabdl_high_s8">vabdl_high_s8</h2>
<p><code>vabdl_high_s8</code></p>
<p>int16x8_t vabdl_high_s8 (int8x16_t a, int8x16_t b)
A32: VABDL.S8 Qd, Dn+1, Dm+1
A64: SABDL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s8">vabdl_high_s8</a></p>
<h2 id="vabdl_high_u16">vabdl_high_u16</h2>
<p><code>vabdl_high_u16</code></p>
<p>uint32x4_t vabdl_high_u16 (uint16x8_t a, uint16x8_t b)
A32: VABDL.U16 Qd, Dn+1, Dm+1
A64: UABDL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u16">vabdl_high_u16</a></p>
<h2 id="vabdl_high_u32">vabdl_high_u32</h2>
<p><code>vabdl_high_u32</code></p>
<p>uint64x2_t vabdl_high_u32 (uint32x4_t a, uint32x4_t b)
A32: VABDL.U32 Qd, Dn+1, Dm+1
A64: UABDL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u32">vabdl_high_u32</a></p>
<h2 id="vabdl_high_u8">vabdl_high_u8</h2>
<p><code>vabdl_high_u8</code></p>
<p>uint16x8_t vabdl_high_u8 (uint8x16_t a, uint8x16_t b)
A32: VABDL.U8 Qd, Dn+1, Dm+1
A64: UABDL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u8">vabdl_high_u8</a></p>
<h2 id="vabdl_s16">vabdl_s16</h2>
<p><code>vabdl_s16</code></p>
<p>int32x4_t vabdl_s16 (int16x4_t a, int16x4_t b)
A32: VABDL.S16 Qd, Dn, Dm
A64: SABDL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s16">vabdl_s16</a></p>
<h2 id="vabdl_s32">vabdl_s32</h2>
<p><code>vabdl_s32</code></p>
<p>int64x2_t vabdl_s32 (int32x2_t a, int32x2_t b)
A32: VABDL.S32 Qd, Dn, Dm
A64: SABDL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s32">vabdl_s32</a></p>
<h2 id="vabdl_s8">vabdl_s8</h2>
<p><code>vabdl_s8</code></p>
<p>int16x8_t vabdl_s8 (int8x8_t a, int8x8_t b)
A32: VABDL.S8 Qd, Dn, Dm
A64: SABDL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s8">vabdl_s8</a></p>
<h2 id="vabdl_u16">vabdl_u16</h2>
<p><code>vabdl_u16</code></p>
<p>uint32x4_t vabdl_u16 (uint16x4_t a, uint16x4_t b)
A32: VABDL.U16 Qd, Dn, Dm
A64: UABDL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u16">vabdl_u16</a></p>
<h2 id="vabdl_u32">vabdl_u32</h2>
<p><code>vabdl_u32</code></p>
<p>uint64x2_t vabdl_u32 (uint32x2_t a, uint32x2_t b)
A32: VABDL.U32 Qd, Dn, Dm
A64: UABDL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u32">vabdl_u32</a></p>
<h2 id="vabdl_u8">vabdl_u8</h2>
<p><code>vabdl_u8</code></p>
<p>uint16x8_t vabdl_u8 (uint8x8_t a, uint8x8_t b)
A32: VABDL.U8 Qd, Dn, Dm
A64: UABDL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u8">vabdl_u8</a></p>
<h2 id="vabdq_f32">vabdq_f32</h2>
<p><code>vabdq_f32</code></p>
<p>float32x4_t vabdq_f32 (float32x4_t a, float32x4_t b)
A32: VABD.F32 Qd, Qn, Qm
A64: FABD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_f32">vabdq_f32</a></p>
<h2 id="vabdq_s16">vabdq_s16</h2>
<p><code>vabdq_s16</code></p>
<p>int16x8_t vabdq_s16 (int16x8_t a, int16x8_t b)
A32: VABD.S16 Qd, Qn, Qm
A64: SABD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s16">vabdq_s16</a></p>
<h2 id="vabdq_s32">vabdq_s32</h2>
<p><code>vabdq_s32</code></p>
<p>int32x4_t vabdq_s32 (int32x4_t a, int32x4_t b)
A32: VABD.S32 Qd, Qn, Qm
A64: SABD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s32">vabdq_s32</a></p>
<h2 id="vabdq_s8">vabdq_s8</h2>
<p><code>vabdq_s8</code></p>
<p>int8x16_t vabdq_s8 (int8x16_t a, int8x16_t b)
A32: VABD.S8 Qd, Qn, Qm
A64: SABD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s8">vabdq_s8</a></p>
<h2 id="vabdq_u16">vabdq_u16</h2>
<p><code>vabdq_u16</code></p>
<p>uint16x8_t vabdq_u16 (uint16x8_t a, uint16x8_t b)
A32: VABD.U16 Qd, Qn, Qm
A64: UABD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u16">vabdq_u16</a></p>
<h2 id="vabdq_u32">vabdq_u32</h2>
<p><code>vabdq_u32</code></p>
<p>uint32x4_t vabdq_u32 (uint32x4_t a, uint32x4_t b)
A32: VABD.U32 Qd, Qn, Qm
A64: UABD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u32">vabdq_u32</a></p>
<h2 id="vabdq_u8">vabdq_u8</h2>
<p><code>vabdq_u8</code></p>
<p>uint8x16_t vabdq_u8 (uint8x16_t a, uint8x16_t b)
A32: VABD.U8 Qd, Qn, Qm
A64: UABD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u8">vabdq_u8</a></p>
<h2 id="vabs_f32">vabs_f32</h2>
<p><code>vabs_f32</code></p>
<p>float32x2_t vabs_f32 (float32x2_t a)
A32: VABS.F32 Dd, Dm
A64: FABS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_f32">vabs_f32</a></p>
<h2 id="vabs_f64">vabs_f64</h2>
<p><code>vabs_f64</code></p>
<p>float64x1_t vabs_f64 (float64x1_t a)
A32: VABS.F64 Dd, Dm
A64: FABS Dd, Dn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_f64">vabs_f64</a></p>
<h2 id="vabs_s16">vabs_s16</h2>
<p><code>vabs_s16</code></p>
<p>int16x4_t vabs_s16 (int16x4_t a)
A32: VABS.S16 Dd, Dm
A64: ABS Vd.4H, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s16">vabs_s16</a></p>
<h2 id="vabs_s32">vabs_s32</h2>
<p><code>vabs_s32</code></p>
<p>int32x2_t vabs_s32 (int32x2_t a)
A32: VABS.S32 Dd, Dm
A64: ABS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s32">vabs_s32</a></p>
<h2 id="vabs_s8">vabs_s8</h2>
<p><code>vabs_s8</code></p>
<p>int8x8_t vabs_s8 (int8x8_t a)
A32: VABS.S8 Dd, Dm
A64: ABS Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s8">vabs_s8</a></p>
<h2 id="vabsq_f32">vabsq_f32</h2>
<p><code>vabsq_f32</code></p>
<p>float32x4_t vabsq_f32 (float32x4_t a)
A32: VABS.F32 Qd, Qm
A64: FABS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f32">vabsq_f32</a></p>
<h2 id="vabsq_s16">vabsq_s16</h2>
<p><code>vabsq_s16</code></p>
<p>int16x8_t vabsq_s16 (int16x8_t a)
A32: VABS.S16 Qd, Qm
A64: ABS Vd.8H, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s16">vabsq_s16</a></p>
<h2 id="vabsq_s32">vabsq_s32</h2>
<p><code>vabsq_s32</code></p>
<p>int32x4_t vabsq_s32 (int32x4_t a)
A32: VABS.S32 Qd, Qm
A64: ABS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s32">vabsq_s32</a></p>
<h2 id="vabsq_s8">vabsq_s8</h2>
<p><code>vabsq_s8</code></p>
<p>int8x16_t vabsq_s8 (int8x16_t a)
A32: VABS.S8 Qd, Qm
A64: ABS Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s8">vabsq_s8</a></p>
<h2 id="vabss_f32">vabss_f32</h2>
<p><code>vabss_f32</code></p>
<p>float32_t vabss_f32 (float32_t a)
A32: VABS.F32 Sd, Sm
A64: FABS Sd, Sn The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabss_f32">vabss_f32</a></p>
<h2 id="vadd_f32">vadd_f32</h2>
<p><code>vadd_f32</code></p>
<p>float32x2_t vadd_f32 (float32x2_t a, float32x2_t b)
A32: VADD.F32 Dd, Dn, Dm
A64: FADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_f32">vadd_f32</a></p>
<h2 id="vadd_f64">vadd_f64</h2>
<p><code>vadd_f64</code></p>
<p>float64x1_t vadd_f64 (float64x1_t a, float64x1_t b)
A32: VADD.F64 Dd, Dn, Dm
A64: FADD Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_f64">vadd_f64</a></p>
<h2 id="vadd_s16">vadd_s16</h2>
<p><code>vadd_s16</code></p>
<p>int16x4_t vadd_s16 (int16x4_t a, int16x4_t b)
A32: VADD.I16 Dd, Dn, Dm
A64: ADD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s16">vadd_s16</a></p>
<h2 id="vadd_s32">vadd_s32</h2>
<p><code>vadd_s32</code></p>
<p>int32x2_t vadd_s32 (int32x2_t a, int32x2_t b)
A32: VADD.I32 Dd, Dn, Dm
A64: ADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s32">vadd_s32</a></p>
<h2 id="vadd_s64">vadd_s64</h2>
<p><code>vadd_s64</code></p>
<p>int64x1_t vadd_s64 (int64x1_t a, int64x1_t b)
A32: VADD.I64 Dd, Dn, Dm
A64: ADD Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s64">vadd_s64</a></p>
<h2 id="vadd_s8">vadd_s8</h2>
<p><code>vadd_s8</code></p>
<p>int8x8_t vadd_s8 (int8x8_t a, int8x8_t b)
A32: VADD.I8 Dd, Dn, Dm
A64: ADD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s8">vadd_s8</a></p>
<h2 id="vadd_u16">vadd_u16</h2>
<p><code>vadd_u16</code></p>
<p>uint16x4_t vadd_u16 (uint16x4_t a, uint16x4_t b)
A32: VADD.I16 Dd, Dn, Dm
A64: ADD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u16">vadd_u16</a></p>
<h2 id="vadd_u32">vadd_u32</h2>
<p><code>vadd_u32</code></p>
<p>uint32x2_t vadd_u32 (uint32x2_t a, uint32x2_t b)
A32: VADD.I32 Dd, Dn, Dm
A64: ADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u32">vadd_u32</a></p>
<h2 id="vadd_u64">vadd_u64</h2>
<p><code>vadd_u64</code></p>
<p>uint64x1_t vadd_u64 (uint64x1_t a, uint64x1_t b)
A32: VADD.I64 Dd, Dn, Dm
A64: ADD Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u64">vadd_u64</a></p>
<h2 id="vadd_u8">vadd_u8</h2>
<p><code>vadd_u8</code></p>
<p>uint8x8_t vadd_u8 (uint8x8_t a, uint8x8_t b)
A32: VADD.I8 Dd, Dn, Dm
A64: ADD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u8">vadd_u8</a></p>
<h2 id="vaddhn_high_s16">vaddhn_high_s16</h2>
<p><code>vaddhn_high_s16</code></p>
<p>int8x16_t vaddhn_high_s16 (int8x8_t r, int16x8_t a, int16x8_t b)
A32: VADDHN.I16 Dd+1, Qn, Qm
A64: ADDHN2 Vd.16B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s16">vaddhn_high_s16</a></p>
<h2 id="vaddhn_high_s32">vaddhn_high_s32</h2>
<p><code>vaddhn_high_s32</code></p>
<p>int16x8_t vaddhn_high_s32 (int16x4_t r, int32x4_t a, int32x4_t b)
A32: VADDHN.I32 Dd+1, Qn, Qm
A64: ADDHN2 Vd.8H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s32">vaddhn_high_s32</a></p>
<h2 id="vaddhn_high_s64">vaddhn_high_s64</h2>
<p><code>vaddhn_high_s64</code></p>
<p>int32x4_t vaddhn_high_s64 (int32x2_t r, int64x2_t a, int64x2_t b)
A32: VADDHN.I64 Dd+1, Qn, Qm
A64: ADDHN2 Vd.4S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s64">vaddhn_high_s64</a></p>
<h2 id="vaddhn_high_u16">vaddhn_high_u16</h2>
<p><code>vaddhn_high_u16</code></p>
<p>uint8x16_t vaddhn_high_u16 (uint8x8_t r, uint16x8_t a, uint16x8_t b)
A32: VADDHN.I16 Dd+1, Qn, Qm
A64: ADDHN2 Vd.16B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u16">vaddhn_high_u16</a></p>
<h2 id="vaddhn_high_u32">vaddhn_high_u32</h2>
<p><code>vaddhn_high_u32</code></p>
<p>uint16x8_t vaddhn_high_u32 (uint16x4_t r, uint32x4_t a, uint32x4_t b)
A32: VADDHN.I32 Dd+1, Qn, Qm
A64: ADDHN2 Vd.8H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u32">vaddhn_high_u32</a></p>
<h2 id="vaddhn_high_u64">vaddhn_high_u64</h2>
<p><code>vaddhn_high_u64</code></p>
<p>uint32x4_t vaddhn_high_u64 (uint32x2_t r, uint64x2_t a, uint64x2_t b)
A32: VADDHN.I64 Dd+1, Qn, Qm
A64: ADDHN2 Vd.4S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u64">vaddhn_high_u64</a></p>
<h2 id="vaddhn_s16">vaddhn_s16</h2>
<p><code>vaddhn_s16</code></p>
<p>int8x8_t vaddhn_s16 (int16x8_t a, int16x8_t b)
A32: VADDHN.I16 Dd, Qn, Qm
A64: ADDHN Vd.8B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s16">vaddhn_s16</a></p>
<h2 id="vaddhn_s32">vaddhn_s32</h2>
<p><code>vaddhn_s32</code></p>
<p>int16x4_t vaddhn_s32 (int32x4_t a, int32x4_t b)
A32: VADDHN.I32 Dd, Qn, Qm
A64: ADDHN Vd.4H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s32">vaddhn_s32</a></p>
<h2 id="vaddhn_s64">vaddhn_s64</h2>
<p><code>vaddhn_s64</code></p>
<p>int32x2_t vaddhn_s64 (int64x2_t a, int64x2_t b)
A32: VADDHN.I64 Dd, Qn, Qm
A64: ADDHN Vd.2S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s64">vaddhn_s64</a></p>
<h2 id="vaddhn_u16">vaddhn_u16</h2>
<p><code>vaddhn_u16</code></p>
<p>uint8x8_t vaddhn_u16 (uint16x8_t a, uint16x8_t b)
A32: VADDHN.I16 Dd, Qn, Qm
A64: ADDHN Vd.8B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u16">vaddhn_u16</a></p>
<h2 id="vaddhn_u32">vaddhn_u32</h2>
<p><code>vaddhn_u32</code></p>
<p>uint16x4_t vaddhn_u32 (uint32x4_t a, uint32x4_t b)
A32: VADDHN.I32 Dd, Qn, Qm
A64: ADDHN Vd.4H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u32">vaddhn_u32</a></p>
<h2 id="vaddhn_u64">vaddhn_u64</h2>
<p><code>vaddhn_u64</code></p>
<p>uint32x2_t vaddhn_u64 (uint64x2_t a, uint64x2_t b)
A32: VADDHN.I64 Dd, Qn, Qm
A64: ADDHN Vd.2S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u64">vaddhn_u64</a></p>
<h2 id="vaddl_high_s16">vaddl_high_s16</h2>
<p><code>vaddl_high_s16</code></p>
<p>int32x4_t vaddl_high_s16 (int16x8_t a, int16x8_t b)
A32: VADDL.S16 Qd, Dn+1, Dm+1
A64: SADDL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s16">vaddl_high_s16</a></p>
<h2 id="vaddl_high_s32">vaddl_high_s32</h2>
<p><code>vaddl_high_s32</code></p>
<p>int64x2_t vaddl_high_s32 (int32x4_t a, int32x4_t b)
A32: VADDL.S32 Qd, Dn+1, Dm+1
A64: SADDL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s32">vaddl_high_s32</a></p>
<h2 id="vaddl_high_s8">vaddl_high_s8</h2>
<p><code>vaddl_high_s8</code></p>
<p>int16x8_t vaddl_high_s8 (int8x16_t a, int8x16_t b)
A32: VADDL.S8 Qd, Dn+1, Dm+1
A64: SADDL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s8">vaddl_high_s8</a></p>
<h2 id="vaddl_high_u16">vaddl_high_u16</h2>
<p><code>vaddl_high_u16</code></p>
<p>uint32x4_t vaddl_high_u16 (uint16x8_t a, uint16x8_t b)
A32: VADDL.U16 Qd, Dn+1, Dm+1
A64: UADDL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u16">vaddl_high_u16</a></p>
<h2 id="vaddl_high_u32">vaddl_high_u32</h2>
<p><code>vaddl_high_u32</code></p>
<p>uint64x2_t vaddl_high_u32 (uint32x4_t a, uint32x4_t b)
A32: VADDL.U32 Qd, Dn+1, Dm+1
A64: UADDL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u32">vaddl_high_u32</a></p>
<h2 id="vaddl_high_u8">vaddl_high_u8</h2>
<p><code>vaddl_high_u8</code></p>
<p>uint16x8_t vaddl_high_u8 (uint8x16_t a, uint8x16_t b)
A32: VADDL.U8 Qd, Dn+1, Dm+1
A64: UADDL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u8">vaddl_high_u8</a></p>
<h2 id="vaddl_s16">vaddl_s16</h2>
<p><code>vaddl_s16</code></p>
<p>int32x4_t vaddl_s16 (int16x4_t a, int16x4_t b)
A32: VADDL.S16 Qd, Dn, Dm
A64: SADDL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s16">vaddl_s16</a></p>
<h2 id="vaddl_s32">vaddl_s32</h2>
<p><code>vaddl_s32</code></p>
<p>int64x2_t vaddl_s32 (int32x2_t a, int32x2_t b)
A32: VADDL.S32 Qd, Dn, Dm
A64: SADDL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s32">vaddl_s32</a></p>
<h2 id="vaddl_s8">vaddl_s8</h2>
<p><code>vaddl_s8</code></p>
<p>int16x8_t vaddl_s8 (int8x8_t a, int8x8_t b)
A32: VADDL.S8 Qd, Dn, Dm
A64: SADDL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s8">vaddl_s8</a></p>
<h2 id="vaddl_u16">vaddl_u16</h2>
<p><code>vaddl_u16</code></p>
<p>uint32x4_t vaddl_u16 (uint16x4_t a, uint16x4_t b)
A32: VADDL.U16 Qd, Dn, Dm
A64: UADDL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u16">vaddl_u16</a></p>
<h2 id="vaddl_u32">vaddl_u32</h2>
<p><code>vaddl_u32</code></p>
<p>uint64x2_t vaddl_u32 (uint32x2_t a, uint32x2_t b)
A32: VADDL.U32 Qd, Dn, Dm
A64: UADDL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u32">vaddl_u32</a></p>
<h2 id="vaddl_u8">vaddl_u8</h2>
<p><code>vaddl_u8</code></p>
<p>uint16x8_t vaddl_u8 (uint8x8_t a, uint8x8_t b)
A32: VADDL.U8 Qd, Dn, Dm
A64: UADDL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u8">vaddl_u8</a></p>
<h2 id="vaddq_f32">vaddq_f32</h2>
<p><code>vaddq_f32</code></p>
<p>float32x4_t vaddq_f32 (float32x4_t a, float32x4_t b)
A32: VADD.F32 Qd, Qn, Qm
A64: FADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f32">vaddq_f32</a></p>
<h2 id="vaddq_s16">vaddq_s16</h2>
<p><code>vaddq_s16</code></p>
<p>int16x8_t vaddq_s16 (int16x8_t a, int16x8_t b)
A32: VADD.I16 Qd, Qn, Qm
A64: ADD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s16">vaddq_s16</a></p>
<h2 id="vaddq_s32">vaddq_s32</h2>
<p><code>vaddq_s32</code></p>
<p>int32x4_t vaddq_s32 (int32x4_t a, int32x4_t b)
A32: VADD.I32 Qd, Qn, Qm
A64: ADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s32">vaddq_s32</a></p>
<h2 id="vaddq_s64">vaddq_s64</h2>
<p><code>vaddq_s64</code></p>
<p>int64x2_t vaddq_s64 (int64x2_t a, int64x2_t b)
A32: VADD.I64 Qd, Qn, Qm
A64: ADD Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s64">vaddq_s64</a></p>
<h2 id="vaddq_s8">vaddq_s8</h2>
<p><code>vaddq_s8</code></p>
<p>int8x16_t vaddq_s8 (int8x16_t a, int8x16_t b)
A32: VADD.I8 Qd, Qn, Qm
A64: ADD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s8">vaddq_s8</a></p>
<h2 id="vaddq_u16">vaddq_u16</h2>
<p><code>vaddq_u16</code></p>
<p>uint16x8_t vaddq_u16 (uint16x8_t a, uint16x8_t b)
A32: VADD.I16 Qd, Qn, Qm
A64: ADD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u16">vaddq_u16</a></p>
<h2 id="vaddq_u32">vaddq_u32</h2>
<p><code>vaddq_u32</code></p>
<p>uint32x4_t vaddq_u32 (uint32x4_t a, uint32x4_t b)
A32: VADD.I32 Qd, Qn, Qm
A64: ADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u32">vaddq_u32</a></p>
<h2 id="vaddq_u64">vaddq_u64</h2>
<p><code>vaddq_u64</code></p>
<p>uint64x2_t vaddq_u64 (uint64x2_t a, uint64x2_t b)
A32: VADD.I64 Qd, Qn, Qm
A64: ADD Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u64">vaddq_u64</a></p>
<h2 id="vaddq_u8">vaddq_u8</h2>
<p><code>vaddq_u8</code></p>
<p>uint8x16_t vaddq_u8 (uint8x16_t a, uint8x16_t b)
A32: VADD.I8 Qd, Qn, Qm
A64: ADD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u8">vaddq_u8</a></p>
<h2 id="vadds_f32">vadds_f32</h2>
<p><code>vadds_f32</code></p>
<p>float32_t vadds_f32 (float32_t a, float32_t b)
A32: VADD.F32 Sd, Sn, Sm
A64: FADD Sd, Sn, Sm The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadds_f32">vadds_f32</a></p>
<h2 id="vaddw_high_s16">vaddw_high_s16</h2>
<p><code>vaddw_high_s16</code></p>
<p>int32x4_t vaddw_high_s16 (int32x4_t a, int16x8_t b)
A32: VADDW.S16 Qd, Qn, Dm+1
A64: SADDW2 Vd.4S, Vn.4S, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s16">vaddw_high_s16</a></p>
<h2 id="vaddw_high_s32">vaddw_high_s32</h2>
<p><code>vaddw_high_s32</code></p>
<p>int64x2_t vaddw_high_s32 (int64x2_t a, int32x4_t b)
A32: VADDW.S32 Qd, Qn, Dm+1
A64: SADDW2 Vd.2D, Vn.2D, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s32">vaddw_high_s32</a></p>
<h2 id="vaddw_high_s8">vaddw_high_s8</h2>
<p><code>vaddw_high_s8</code></p>
<p>int16x8_t vaddw_high_s8 (int16x8_t a, int8x16_t b)
A32: VADDW.S8 Qd, Qn, Dm+1
A64: SADDW2 Vd.8H, Vn.8H, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s8">vaddw_high_s8</a></p>
<h2 id="vaddw_high_u16">vaddw_high_u16</h2>
<p><code>vaddw_high_u16</code></p>
<p>uint32x4_t vaddw_high_u16 (uint32x4_t a, uint16x8_t b)
A32: VADDW.U16 Qd, Qn, Dm+1
A64: UADDW2 Vd.4S, Vn.4S, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u16">vaddw_high_u16</a></p>
<h2 id="vaddw_high_u32">vaddw_high_u32</h2>
<p><code>vaddw_high_u32</code></p>
<p>uint64x2_t vaddw_high_u32 (uint64x2_t a, uint32x4_t b)
A32: VADDW.U32 Qd, Qn, Dm+1
A64: UADDW2 Vd.2D, Vn.2D, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u32">vaddw_high_u32</a></p>
<h2 id="vaddw_high_u8">vaddw_high_u8</h2>
<p><code>vaddw_high_u8</code></p>
<p>uint16x8_t vaddw_high_u8 (uint16x8_t a, uint8x16_t b)
A32: VADDW.U8 Qd, Qn, Dm+1
A64: UADDW2 Vd.8H, Vn.8H, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u8">vaddw_high_u8</a></p>
<h2 id="vaddw_s16">vaddw_s16</h2>
<p><code>vaddw_s16</code></p>
<p>int32x4_t vaddw_s16 (int32x4_t a, int16x4_t b)
A32: VADDW.S16 Qd, Qn, Dm
A64: SADDW Vd.4S, Vn.4S, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s16">vaddw_s16</a></p>
<h2 id="vaddw_s32">vaddw_s32</h2>
<p><code>vaddw_s32</code></p>
<p>int64x2_t vaddw_s32 (int64x2_t a, int32x2_t b)
A32: VADDW.S32 Qd, Qn, Dm
A64: SADDW Vd.2D, Vn.2D, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s32">vaddw_s32</a></p>
<h2 id="vaddw_s8">vaddw_s8</h2>
<p><code>vaddw_s8</code></p>
<p>int16x8_t vaddw_s8 (int16x8_t a, int8x8_t b)
A32: VADDW.S8 Qd, Qn, Dm
A64: SADDW Vd.8H, Vn.8H, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s8">vaddw_s8</a></p>
<h2 id="vaddw_u16">vaddw_u16</h2>
<p><code>vaddw_u16</code></p>
<p>uint32x4_t vaddw_u16 (uint32x4_t a, uint16x4_t b)
A32: VADDW.U16 Qd, Qn, Dm
A64: UADDW Vd.4S, Vn.4S, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u16">vaddw_u16</a></p>
<h2 id="vaddw_u32">vaddw_u32</h2>
<p><code>vaddw_u32</code></p>
<p>uint64x2_t vaddw_u32 (uint64x2_t a, uint32x2_t b)
A32: VADDW.U32 Qd, Qn, Dm
A64: UADDW Vd.2D, Vn.2D, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u32">vaddw_u32</a></p>
<h2 id="vaddw_u8">vaddw_u8</h2>
<p><code>vaddw_u8</code></p>
<p>uint16x8_t vaddw_u8 (uint16x8_t a, uint8x8_t b)
A32: VADDW.U8 Qd, Qn, Dm
A64: UADDW Vd.8H, Vn.8H, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u8">vaddw_u8</a></p>
<h2 id="vand_f32">vand_f32</h2>
<p><code>vand_f32</code></p>
<p>float32x2_t vand_f32 (float32x2_t a, float32x2_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_f32">vand_f32</a></p>
<h2 id="vand_f64">vand_f64</h2>
<p><code>vand_f64</code></p>
<p>float64x1_t vand_f64 (float64x1_t a, float64x1_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_f64">vand_f64</a></p>
<h2 id="vand_s16">vand_s16</h2>
<p><code>vand_s16</code></p>
<p>int16x4_t vand_s16 (int16x4_t a, int16x4_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s16">vand_s16</a></p>
<h2 id="vand_s32">vand_s32</h2>
<p><code>vand_s32</code></p>
<p>int32x2_t vand_s32 (int32x2_t a, int32x2_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s32">vand_s32</a></p>
<h2 id="vand_s64">vand_s64</h2>
<p><code>vand_s64</code></p>
<p>int64x1_t vand_s64 (int64x1_t a, int64x1_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s64">vand_s64</a></p>
<h2 id="vand_s8">vand_s8</h2>
<p><code>vand_s8</code></p>
<p>int8x8_t vand_s8 (int8x8_t a, int8x8_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s8">vand_s8</a></p>
<h2 id="vand_u16">vand_u16</h2>
<p><code>vand_u16</code></p>
<p>uint16x4_t vand_u16 (uint16x4_t a, uint16x4_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u16">vand_u16</a></p>
<h2 id="vand_u32">vand_u32</h2>
<p><code>vand_u32</code></p>
<p>uint32x2_t vand_u32 (uint32x2_t a, uint32x2_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u32">vand_u32</a></p>
<h2 id="vand_u64">vand_u64</h2>
<p><code>vand_u64</code></p>
<p>uint64x1_t vand_u64 (uint64x1_t a, uint64x1_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u64">vand_u64</a></p>
<h2 id="vand_u8">vand_u8</h2>
<p><code>vand_u8</code></p>
<p>uint8x8_t vand_u8 (uint8x8_t a, uint8x8_t b)
A32: VAND Dd, Dn, Dm
A64: AND Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u8">vand_u8</a></p>
<h2 id="vandq_f32">vandq_f32</h2>
<p><code>vandq_f32</code></p>
<p>float32x4_t vandq_f32 (float32x4_t a, float32x4_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_f32">vandq_f32</a></p>
<h2 id="vandq_f64">vandq_f64</h2>
<p><code>vandq_f64</code></p>
<p>float64x2_t vandq_f64 (float64x2_t a, float64x2_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_f64">vandq_f64</a></p>
<h2 id="vandq_s16">vandq_s16</h2>
<p><code>vandq_s16</code></p>
<p>int16x8_t vandq_s16 (int16x8_t a, int16x8_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s16">vandq_s16</a></p>
<h2 id="vandq_s32">vandq_s32</h2>
<p><code>vandq_s32</code></p>
<p>int32x4_t vandq_s32 (int32x4_t a, int32x4_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s32">vandq_s32</a></p>
<h2 id="vandq_s64">vandq_s64</h2>
<p><code>vandq_s64</code></p>
<p>int64x2_t vandq_s64 (int64x2_t a, int64x2_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s64">vandq_s64</a></p>
<h2 id="vandq_s8">vandq_s8</h2>
<p><code>vandq_s8</code></p>
<p>int8x16_t vandq_s8 (int8x16_t a, int8x16_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s8">vandq_s8</a></p>
<h2 id="vandq_u16">vandq_u16</h2>
<p><code>vandq_u16</code></p>
<p>uint16x8_t vandq_u16 (uint16x8_t a, uint16x8_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u16">vandq_u16</a></p>
<h2 id="vandq_u32">vandq_u32</h2>
<p><code>vandq_u32</code></p>
<p>uint32x4_t vandq_u32 (uint32x4_t a, uint32x4_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u32">vandq_u32</a></p>
<h2 id="vandq_u64">vandq_u64</h2>
<p><code>vandq_u64</code></p>
<p>uint64x2_t vandq_u64 (uint64x2_t a, uint64x2_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u64">vandq_u64</a></p>
<h2 id="vandq_u8">vandq_u8</h2>
<p><code>vandq_u8</code></p>
<p>uint8x16_t vandq_u8 (uint8x16_t a, uint8x16_t b)
A32: VAND Qd, Qn, Qm
A64: AND Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u8">vandq_u8</a></p>
<h2 id="vbic_f32">vbic_f32</h2>
<p><code>vbic_f32</code></p>
<p>float32x2_t vbic_f32 (float32x2_t a, float32x2_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_f32">vbic_f32</a></p>
<h2 id="vbic_f64">vbic_f64</h2>
<p><code>vbic_f64</code></p>
<p>float64x1_t vbic_f64 (float64x1_t a, float64x1_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_f64">vbic_f64</a></p>
<h2 id="vbic_s16">vbic_s16</h2>
<p><code>vbic_s16</code></p>
<p>int16x4_t vbic_s16 (int16x4_t a, int16x4_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s16">vbic_s16</a></p>
<h2 id="vbic_s32">vbic_s32</h2>
<p><code>vbic_s32</code></p>
<p>int32x2_t vbic_s32 (int32x2_t a, int32x2_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s32">vbic_s32</a></p>
<h2 id="vbic_s64">vbic_s64</h2>
<p><code>vbic_s64</code></p>
<p>int64x1_t vbic_s64 (int64x1_t a, int64x1_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s64">vbic_s64</a></p>
<h2 id="vbic_s8">vbic_s8</h2>
<p><code>vbic_s8</code></p>
<p>int8x8_t vbic_s8 (int8x8_t a, int8x8_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s8">vbic_s8</a></p>
<h2 id="vbic_u16">vbic_u16</h2>
<p><code>vbic_u16</code></p>
<p>uint16x4_t vbic_u16 (uint16x4_t a, uint16x4_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u16">vbic_u16</a></p>
<h2 id="vbic_u32">vbic_u32</h2>
<p><code>vbic_u32</code></p>
<p>uint32x2_t vbic_u32 (uint32x2_t a, uint32x2_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u32">vbic_u32</a></p>
<h2 id="vbic_u64">vbic_u64</h2>
<p><code>vbic_u64</code></p>
<p>uint64x1_t vbic_u64 (uint64x1_t a, uint64x1_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u64">vbic_u64</a></p>
<h2 id="vbic_u8">vbic_u8</h2>
<p><code>vbic_u8</code></p>
<p>uint8x8_t vbic_u8 (uint8x8_t a, uint8x8_t b)
A32: VBIC Dd, Dn, Dm
A64: BIC Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u8">vbic_u8</a></p>
<h2 id="vbicq_f32">vbicq_f32</h2>
<p><code>vbicq_f32</code></p>
<p>float32x4_t vbicq_f32 (float32x4_t a, float32x4_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_f32">vbicq_f32</a></p>
<h2 id="vbicq_f64">vbicq_f64</h2>
<p><code>vbicq_f64</code></p>
<p>float64x2_t vbicq_f64 (float64x2_t a, float64x2_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_f64">vbicq_f64</a></p>
<h2 id="vbicq_s16">vbicq_s16</h2>
<p><code>vbicq_s16</code></p>
<p>int16x8_t vbicq_s16 (int16x8_t a, int16x8_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s16">vbicq_s16</a></p>
<h2 id="vbicq_s32">vbicq_s32</h2>
<p><code>vbicq_s32</code></p>
<p>int32x4_t vbicq_s32 (int32x4_t a, int32x4_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s32">vbicq_s32</a></p>
<h2 id="vbicq_s64">vbicq_s64</h2>
<p><code>vbicq_s64</code></p>
<p>int64x2_t vbicq_s64 (int64x2_t a, int64x2_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s64">vbicq_s64</a></p>
<h2 id="vbicq_s8">vbicq_s8</h2>
<p><code>vbicq_s8</code></p>
<p>int8x16_t vbicq_s8 (int8x16_t a, int8x16_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s8">vbicq_s8</a></p>
<h2 id="vbicq_u16">vbicq_u16</h2>
<p><code>vbicq_u16</code></p>
<p>uint16x8_t vbicq_u16 (uint16x8_t a, uint16x8_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u16">vbicq_u16</a></p>
<h2 id="vbicq_u32">vbicq_u32</h2>
<p><code>vbicq_u32</code></p>
<p>uint32x4_t vbicq_u32 (uint32x4_t a, uint32x4_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u32">vbicq_u32</a></p>
<h2 id="vbicq_u64">vbicq_u64</h2>
<p><code>vbicq_u64</code></p>
<p>uint64x2_t vbicq_u64 (uint64x2_t a, uint64x2_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u64">vbicq_u64</a></p>
<h2 id="vbicq_u8">vbicq_u8</h2>
<p><code>vbicq_u8</code></p>
<p>uint8x16_t vbicq_u8 (uint8x16_t a, uint8x16_t b)
A32: VBIC Qd, Qn, Qm
A64: BIC Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u8">vbicq_u8</a></p>
<h2 id="vbsl_f32">vbsl_f32</h2>
<p><code>vbsl_f32</code></p>
<p>float32x2_t vbsl_f32 (uint32x2_t a, float32x2_t b, float32x2_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_f32">vbsl_f32</a></p>
<h2 id="vbsl_f64">vbsl_f64</h2>
<p><code>vbsl_f64</code></p>
<p>float64x1_t vbsl_f64 (uint64x1_t a, float64x1_t b, float64x1_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_f64">vbsl_f64</a></p>
<h2 id="vbsl_s16">vbsl_s16</h2>
<p><code>vbsl_s16</code></p>
<p>int16x4_t vbsl_s16 (uint16x4_t a, int16x4_t b, int16x4_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s16">vbsl_s16</a></p>
<h2 id="vbsl_s32">vbsl_s32</h2>
<p><code>vbsl_s32</code></p>
<p>int32x2_t vbsl_s32 (uint32x2_t a, int32x2_t b, int32x2_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s32">vbsl_s32</a></p>
<h2 id="vbsl_s64">vbsl_s64</h2>
<p><code>vbsl_s64</code></p>
<p>int64x1_t vbsl_s64 (uint64x1_t a, int64x1_t b, int64x1_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s64">vbsl_s64</a></p>
<h2 id="vbsl_s8">vbsl_s8</h2>
<p><code>vbsl_s8</code></p>
<p>int8x8_t vbsl_s8 (uint8x8_t a, int8x8_t b, int8x8_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s8">vbsl_s8</a></p>
<h2 id="vbsl_u16">vbsl_u16</h2>
<p><code>vbsl_u16</code></p>
<p>uint16x4_t vbsl_u16 (uint16x4_t a, uint16x4_t b, uint16x4_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u16">vbsl_u16</a></p>
<h2 id="vbsl_u32">vbsl_u32</h2>
<p><code>vbsl_u32</code></p>
<p>uint32x2_t vbsl_u32 (uint32x2_t a, uint32x2_t b, uint32x2_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u32">vbsl_u32</a></p>
<h2 id="vbsl_u64">vbsl_u64</h2>
<p><code>vbsl_u64</code></p>
<p>uint64x1_t vbsl_u64 (uint64x1_t a, uint64x1_t b, uint64x1_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u64">vbsl_u64</a></p>
<h2 id="vbsl_u8">vbsl_u8</h2>
<p><code>vbsl_u8</code></p>
<p>uint8x8_t vbsl_u8 (uint8x8_t a, uint8x8_t b, uint8x8_t c)
A32: VBSL Dd, Dn, Dm
A64: BSL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u8">vbsl_u8</a></p>
<h2 id="vbslq_f32">vbslq_f32</h2>
<p><code>vbslq_f32</code></p>
<p>float32x4_t vbslq_f32 (uint32x4_t a, float32x4_t b, float32x4_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f32">vbslq_f32</a></p>
<h2 id="vbslq_f64">vbslq_f64</h2>
<p><code>vbslq_f64</code></p>
<p>float64x2_t vbslq_f64 (uint64x2_t a, float64x2_t b, float64x2_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f64">vbslq_f64</a></p>
<h2 id="vbslq_s16">vbslq_s16</h2>
<p><code>vbslq_s16</code></p>
<p>int16x8_t vbslq_s16 (uint16x8_t a, int16x8_t b, int16x8_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s16">vbslq_s16</a></p>
<h2 id="vbslq_s32">vbslq_s32</h2>
<p><code>vbslq_s32</code></p>
<p>int32x4_t vbslq_s32 (uint32x4_t a, int32x4_t b, int32x4_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s32">vbslq_s32</a></p>
<h2 id="vbslq_s64">vbslq_s64</h2>
<p><code>vbslq_s64</code></p>
<p>int64x2_t vbslq_s64 (uint64x2_t a, int64x2_t b, int64x2_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s64">vbslq_s64</a></p>
<h2 id="vbslq_s8">vbslq_s8</h2>
<p><code>vbslq_s8</code></p>
<p>int8x16_t vbslq_s8 (uint8x16_t a, int8x16_t b, int8x16_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s8">vbslq_s8</a></p>
<h2 id="vbslq_u16">vbslq_u16</h2>
<p><code>vbslq_u16</code></p>
<p>uint16x8_t vbslq_u16 (uint16x8_t a, uint16x8_t b, uint16x8_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u16">vbslq_u16</a></p>
<h2 id="vbslq_u32">vbslq_u32</h2>
<p><code>vbslq_u32</code></p>
<p>uint32x4_t vbslq_u32 (uint32x4_t a, uint32x4_t b, uint32x4_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u32">vbslq_u32</a></p>
<h2 id="vbslq_u64">vbslq_u64</h2>
<p><code>vbslq_u64</code></p>
<p>uint64x2_t vbslq_u64 (uint64x2_t a, uint64x2_t b, uint64x2_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u64">vbslq_u64</a></p>
<h2 id="vbslq_u8">vbslq_u8</h2>
<p><code>vbslq_u8</code></p>
<p>uint8x16_t vbslq_u8 (uint8x16_t a, uint8x16_t b, uint8x16_t c)
A32: VBSL Qd, Qn, Qm
A64: BSL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u8">vbslq_u8</a></p>
<h2 id="vcage_f32">vcage_f32</h2>
<p><code>vcage_f32</code></p>
<p>uint32x2_t vcage_f32 (float32x2_t a, float32x2_t b)
A32: VACGE.F32 Dd, Dn, Dm
A64: FACGE Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcage_f32">vcage_f32</a></p>
<h2 id="vcageq_f32">vcageq_f32</h2>
<p><code>vcageq_f32</code></p>
<p>uint32x4_t vcageq_f32 (float32x4_t a, float32x4_t b)
A32: VACGE.F32 Qd, Qn, Qm
A64: FACGE Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageq_f32">vcageq_f32</a></p>
<h2 id="vcagt_f32">vcagt_f32</h2>
<p><code>vcagt_f32</code></p>
<p>uint32x2_t vcagt_f32 (float32x2_t a, float32x2_t b)
A32: VACGT.F32 Dd, Dn, Dm
A64: FACGT Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagt_f32">vcagt_f32</a></p>
<h2 id="vcagtq_f32">vcagtq_f32</h2>
<p><code>vcagtq_f32</code></p>
<p>uint32x4_t vcagtq_f32 (float32x4_t a, float32x4_t b)
A32: VACGT.F32 Qd, Qn, Qm
A64: FACGT Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtq_f32">vcagtq_f32</a></p>
<h2 id="vcale_f32">vcale_f32</h2>
<p><code>vcale_f32</code></p>
<p>uint32x2_t vcale_f32 (float32x2_t a, float32x2_t b)
A32: VACLE.F32 Dd, Dn, Dm
A64: FACGE Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcale_f32">vcale_f32</a></p>
<h2 id="vcaleq_f32">vcaleq_f32</h2>
<p><code>vcaleq_f32</code></p>
<p>uint32x4_t vcaleq_f32 (float32x4_t a, float32x4_t b)
A32: VACLE.F32 Qd, Qn, Qm
A64: FACGE Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleq_f32">vcaleq_f32</a></p>
<h2 id="vcalt_f32">vcalt_f32</h2>
<p><code>vcalt_f32</code></p>
<p>uint32x2_t vcalt_f32 (float32x2_t a, float32x2_t b)
A32: VACLT.F32 Dd, Dn, Dm
A64: FACGT Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalt_f32">vcalt_f32</a></p>
<h2 id="vcaltq_f32">vcaltq_f32</h2>
<p><code>vcaltq_f32</code></p>
<p>uint32x4_t vcaltq_f32 (float32x4_t a, float32x4_t b)
A32: VACLT.F32 Qd, Qn, Qm
A64: FACGT Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltq_f32">vcaltq_f32</a></p>
<h2 id="vceq_f32">vceq_f32</h2>
<p><code>vceq_f32</code></p>
<p>uint32x2_t vceq_f32 (float32x2_t a, float32x2_t b)
A32: VCEQ.F32 Dd, Dn, Dm
A64: FCMEQ Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_f32">vceq_f32</a></p>
<h2 id="vceq_s16">vceq_s16</h2>
<p><code>vceq_s16</code></p>
<p>uint16x4_t vceq_s16 (int16x4_t a, int16x4_t b)
A32: VCEQ.I16 Dd, Dn, Dm
A64: CMEQ Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s16">vceq_s16</a></p>
<h2 id="vceq_s32">vceq_s32</h2>
<p><code>vceq_s32</code></p>
<p>uint32x2_t vceq_s32 (int32x2_t a, int32x2_t b)
A32: VCEQ.I32 Dd, Dn, Dm
A64: CMEQ Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s32">vceq_s32</a></p>
<h2 id="vceq_s8">vceq_s8</h2>
<p><code>vceq_s8</code></p>
<p>uint8x8_t vceq_s8 (int8x8_t a, int8x8_t b)
A32: VCEQ.I8 Dd, Dn, Dm
A64: CMEQ Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s8">vceq_s8</a></p>
<h2 id="vceq_u16">vceq_u16</h2>
<p><code>vceq_u16</code></p>
<p>uint16x4_t vceq_u16 (uint16x4_t a, uint16x4_t b)
A32: VCEQ.I16 Dd, Dn, Dm
A64: CMEQ Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u16">vceq_u16</a></p>
<h2 id="vceq_u32">vceq_u32</h2>
<p><code>vceq_u32</code></p>
<p>uint32x2_t vceq_u32 (uint32x2_t a, uint32x2_t b)
A32: VCEQ.I32 Dd, Dn, Dm
A64: CMEQ Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u32">vceq_u32</a></p>
<h2 id="vceq_u8">vceq_u8</h2>
<p><code>vceq_u8</code></p>
<p>uint8x8_t vceq_u8 (uint8x8_t a, uint8x8_t b)
A32: VCEQ.I8 Dd, Dn, Dm
A64: CMEQ Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u8">vceq_u8</a></p>
<h2 id="vceqq_f32">vceqq_f32</h2>
<p><code>vceqq_f32</code></p>
<p>uint32x4_t vceqq_f32 (float32x4_t a, float32x4_t b)
A32: VCEQ.F32 Qd, Qn, Qm
A64: FCMEQ Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f32">vceqq_f32</a></p>
<h2 id="vceqq_s16">vceqq_s16</h2>
<p><code>vceqq_s16</code></p>
<p>uint16x8_t vceqq_s16 (int16x8_t a, int16x8_t b)
A32: VCEQ.I16 Qd, Qn, Qm
A64: CMEQ Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s16">vceqq_s16</a></p>
<h2 id="vceqq_s32">vceqq_s32</h2>
<p><code>vceqq_s32</code></p>
<p>uint32x4_t vceqq_s32 (int32x4_t a, int32x4_t b)
A32: VCEQ.I32 Qd, Qn, Qm
A64: CMEQ Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s32">vceqq_s32</a></p>
<h2 id="vceqq_s8">vceqq_s8</h2>
<p><code>vceqq_s8</code></p>
<p>uint8x16_t vceqq_s8 (int8x16_t a, int8x16_t b)
A32: VCEQ.I8 Qd, Qn, Qm
A64: CMEQ Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s8">vceqq_s8</a></p>
<h2 id="vceqq_u16">vceqq_u16</h2>
<p><code>vceqq_u16</code></p>
<p>uint16x8_t vceqq_u16 (uint16x8_t a, uint16x8_t b)
A32: VCEQ.I16 Qd, Qn, Qm
A64: CMEQ Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u16">vceqq_u16</a></p>
<h2 id="vceqq_u32">vceqq_u32</h2>
<p><code>vceqq_u32</code></p>
<p>uint32x4_t vceqq_u32 (uint32x4_t a, uint32x4_t b)
A32: VCEQ.I32 Qd, Qn, Qm
A64: CMEQ Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u32">vceqq_u32</a></p>
<h2 id="vceqq_u8">vceqq_u8</h2>
<p><code>vceqq_u8</code></p>
<p>uint8x16_t vceqq_u8 (uint8x16_t a, uint8x16_t b)
A32: VCEQ.I8 Qd, Qn, Qm
A64: CMEQ Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u8">vceqq_u8</a></p>
<h2 id="vcge_f32">vcge_f32</h2>
<p><code>vcge_f32</code></p>
<p>uint32x2_t vcge_f32 (float32x2_t a, float32x2_t b)
A32: VCGE.F32 Dd, Dn, Dm
A64: FCMGE Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_f32">vcge_f32</a></p>
<h2 id="vcge_s16">vcge_s16</h2>
<p><code>vcge_s16</code></p>
<p>uint16x4_t vcge_s16 (int16x4_t a, int16x4_t b)
A32: VCGE.S16 Dd, Dn, Dm
A64: CMGE Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s16">vcge_s16</a></p>
<h2 id="vcge_s32">vcge_s32</h2>
<p><code>vcge_s32</code></p>
<p>uint32x2_t vcge_s32 (int32x2_t a, int32x2_t b)
A32: VCGE.S32 Dd, Dn, Dm
A64: CMGE Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s32">vcge_s32</a></p>
<h2 id="vcge_s8">vcge_s8</h2>
<p><code>vcge_s8</code></p>
<p>uint8x8_t vcge_s8 (int8x8_t a, int8x8_t b)
A32: VCGE.S8 Dd, Dn, Dm
A64: CMGE Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s8">vcge_s8</a></p>
<h2 id="vcge_u16">vcge_u16</h2>
<p><code>vcge_u16</code></p>
<p>uint16x4_t vcge_u16 (uint16x4_t a, uint16x4_t b)
A32: VCGE.U16 Dd, Dn, Dm
A64: CMHS Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u16">vcge_u16</a></p>
<h2 id="vcge_u32">vcge_u32</h2>
<p><code>vcge_u32</code></p>
<p>uint32x2_t vcge_u32 (uint32x2_t a, uint32x2_t b)
A32: VCGE.U32 Dd, Dn, Dm
A64: CMHS Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u32">vcge_u32</a></p>
<h2 id="vcge_u8">vcge_u8</h2>
<p><code>vcge_u8</code></p>
<p>uint8x8_t vcge_u8 (uint8x8_t a, uint8x8_t b)
A32: VCGE.U8 Dd, Dn, Dm
A64: CMHS Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u8">vcge_u8</a></p>
<h2 id="vcgeq_f32">vcgeq_f32</h2>
<p><code>vcgeq_f32</code></p>
<p>uint32x4_t vcgeq_f32 (float32x4_t a, float32x4_t b)
A32: VCGE.F32 Qd, Qn, Qm
A64: FCMGE Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f32">vcgeq_f32</a></p>
<h2 id="vcgeq_s16">vcgeq_s16</h2>
<p><code>vcgeq_s16</code></p>
<p>uint16x8_t vcgeq_s16 (int16x8_t a, int16x8_t b)
A32: VCGE.S16 Qd, Qn, Qm
A64: CMGE Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s16">vcgeq_s16</a></p>
<h2 id="vcgeq_s32">vcgeq_s32</h2>
<p><code>vcgeq_s32</code></p>
<p>uint32x4_t vcgeq_s32 (int32x4_t a, int32x4_t b)
A32: VCGE.S32 Qd, Qn, Qm
A64: CMGE Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s32">vcgeq_s32</a></p>
<h2 id="vcgeq_s8">vcgeq_s8</h2>
<p><code>vcgeq_s8</code></p>
<p>uint8x16_t vcgeq_s8 (int8x16_t a, int8x16_t b)
A32: VCGE.S8 Qd, Qn, Qm
A64: CMGE Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s8">vcgeq_s8</a></p>
<h2 id="vcgeq_u16">vcgeq_u16</h2>
<p><code>vcgeq_u16</code></p>
<p>uint16x8_t vcgeq_u16 (uint16x8_t a, uint16x8_t b)
A32: VCGE.U16 Qd, Qn, Qm
A64: CMHS Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u16">vcgeq_u16</a></p>
<h2 id="vcgeq_u32">vcgeq_u32</h2>
<p><code>vcgeq_u32</code></p>
<p>uint32x4_t vcgeq_u32 (uint32x4_t a, uint32x4_t b)
A32: VCGE.U32 Qd, Qn, Qm
A64: CMHS Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u32">vcgeq_u32</a></p>
<h2 id="vcgeq_u8">vcgeq_u8</h2>
<p><code>vcgeq_u8</code></p>
<p>uint8x16_t vcgeq_u8 (uint8x16_t a, uint8x16_t b)
A32: VCGE.U8 Qd, Qn, Qm
A64: CMHS Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u8">vcgeq_u8</a></p>
<h2 id="vcgt_f32">vcgt_f32</h2>
<p><code>vcgt_f32</code></p>
<p>uint32x2_t vcgt_f32 (float32x2_t a, float32x2_t b)
A32: VCGT.F32 Dd, Dn, Dm
A64: FCMGT Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_f32">vcgt_f32</a></p>
<h2 id="vcgt_s16">vcgt_s16</h2>
<p><code>vcgt_s16</code></p>
<p>uint16x4_t vcgt_s16 (int16x4_t a, int16x4_t b)
A32: VCGT.S16 Dd, Dn, Dm
A64: CMGT Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s16">vcgt_s16</a></p>
<h2 id="vcgt_s32">vcgt_s32</h2>
<p><code>vcgt_s32</code></p>
<p>uint32x2_t vcgt_s32 (int32x2_t a, int32x2_t b)
A32: VCGT.S32 Dd, Dn, Dm
A64: CMGT Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s32">vcgt_s32</a></p>
<h2 id="vcgt_s8">vcgt_s8</h2>
<p><code>vcgt_s8</code></p>
<p>uint8x8_t vcgt_s8 (int8x8_t a, int8x8_t b)
A32: VCGT.S8 Dd, Dn, Dm
A64: CMGT Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s8">vcgt_s8</a></p>
<h2 id="vcgt_u16">vcgt_u16</h2>
<p><code>vcgt_u16</code></p>
<p>uint16x4_t vcgt_u16 (uint16x4_t a, uint16x4_t b)
A32: VCGT.U16 Dd, Dn, Dm
A64: CMHI Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u16">vcgt_u16</a></p>
<h2 id="vcgt_u32">vcgt_u32</h2>
<p><code>vcgt_u32</code></p>
<p>uint32x2_t vcgt_u32 (uint32x2_t a, uint32x2_t b)
A32: VCGT.U32 Dd, Dn, Dm
A64: CMHI Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u32">vcgt_u32</a></p>
<h2 id="vcgt_u8">vcgt_u8</h2>
<p><code>vcgt_u8</code></p>
<p>uint8x8_t vcgt_u8 (uint8x8_t a, uint8x8_t b)
A32: VCGT.U8 Dd, Dn, Dm
A64: CMHI Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u8">vcgt_u8</a></p>
<h2 id="vcgtq_f32">vcgtq_f32</h2>
<p><code>vcgtq_f32</code></p>
<p>uint32x4_t vcgtq_f32 (float32x4_t a, float32x4_t b)
A32: VCGT.F32 Qd, Qn, Qm
A64: FCMGT Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f32">vcgtq_f32</a></p>
<h2 id="vcgtq_s16">vcgtq_s16</h2>
<p><code>vcgtq_s16</code></p>
<p>uint16x8_t vcgtq_s16 (int16x8_t a, int16x8_t b)
A32: VCGT.S16 Qd, Qn, Qm
A64: CMGT Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s16">vcgtq_s16</a></p>
<h2 id="vcgtq_s32">vcgtq_s32</h2>
<p><code>vcgtq_s32</code></p>
<p>uint32x4_t vcgtq_s32 (int32x4_t a, int32x4_t b)
A32: VCGT.S32 Qd, Qn, Qm
A64: CMGT Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s32">vcgtq_s32</a></p>
<h2 id="vcgtq_s8">vcgtq_s8</h2>
<p><code>vcgtq_s8</code></p>
<p>uint8x16_t vcgtq_s8 (int8x16_t a, int8x16_t b)
A32: VCGT.S8 Qd, Qn, Qm
A64: CMGT Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s8">vcgtq_s8</a></p>
<h2 id="vcgtq_u16">vcgtq_u16</h2>
<p><code>vcgtq_u16</code></p>
<p>uint16x8_t vcgtq_u16 (uint16x8_t a, uint16x8_t b)
A32: VCGT.U16 Qd, Qn, Qm
A64: CMHI Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u16">vcgtq_u16</a></p>
<h2 id="vcgtq_u32">vcgtq_u32</h2>
<p><code>vcgtq_u32</code></p>
<p>uint32x4_t vcgtq_u32 (uint32x4_t a, uint32x4_t b)
A32: VCGT.U32 Qd, Qn, Qm
A64: CMHI Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u32">vcgtq_u32</a></p>
<h2 id="vcgtq_u8">vcgtq_u8</h2>
<p><code>vcgtq_u8</code></p>
<p>uint8x16_t vcgtq_u8 (uint8x16_t a, uint8x16_t b)
A32: VCGT.U8 Qd, Qn, Qm
A64: CMHI Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u8">vcgtq_u8</a></p>
<h2 id="vcle_f32">vcle_f32</h2>
<p><code>vcle_f32</code></p>
<p>uint32x2_t vcle_f32 (float32x2_t a, float32x2_t b)
A32: VCLE.F32 Dd, Dn, Dm
A64: FCMGE Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_f32">vcle_f32</a></p>
<h2 id="vcle_s16">vcle_s16</h2>
<p><code>vcle_s16</code></p>
<p>uint16x4_t vcle_s16 (int16x4_t a, int16x4_t b)
A32: VCLE.S16 Dd, Dn, Dm
A64: CMGE Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s16">vcle_s16</a></p>
<h2 id="vcle_s32">vcle_s32</h2>
<p><code>vcle_s32</code></p>
<p>uint32x2_t vcle_s32 (int32x2_t a, int32x2_t b)
A32: VCLE.S32 Dd, Dn, Dm
A64: CMGE Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s32">vcle_s32</a></p>
<h2 id="vcle_s8">vcle_s8</h2>
<p><code>vcle_s8</code></p>
<p>uint8x8_t vcle_s8 (int8x8_t a, int8x8_t b)
A32: VCLE.S8 Dd, Dn, Dm
A64: CMGE Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s8">vcle_s8</a></p>
<h2 id="vcle_u16">vcle_u16</h2>
<p><code>vcle_u16</code></p>
<p>uint16x4_t vcle_u16 (uint16x4_t a, uint16x4_t b)
A32: VCLE.U16 Dd, Dn, Dm
A64: CMHS Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u16">vcle_u16</a></p>
<h2 id="vcle_u32">vcle_u32</h2>
<p><code>vcle_u32</code></p>
<p>uint32x2_t vcle_u32 (uint32x2_t a, uint32x2_t b)
A32: VCLE.U32 Dd, Dn, Dm
A64: CMHS Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u32">vcle_u32</a></p>
<h2 id="vcle_u8">vcle_u8</h2>
<p><code>vcle_u8</code></p>
<p>uint8x8_t vcle_u8 (uint8x8_t a, uint8x8_t b)
A32: VCLE.U8 Dd, Dn, Dm
A64: CMHS Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u8">vcle_u8</a></p>
<h2 id="vcleq_f32">vcleq_f32</h2>
<p><code>vcleq_f32</code></p>
<p>uint32x4_t vcleq_f32 (float32x4_t a, float32x4_t b)
A32: VCLE.F32 Qd, Qn, Qm
A64: FCMGE Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f32">vcleq_f32</a></p>
<h2 id="vcleq_s16">vcleq_s16</h2>
<p><code>vcleq_s16</code></p>
<p>uint16x8_t vcleq_s16 (int16x8_t a, int16x8_t b)
A32: VCLE.S16 Qd, Qn, Qm
A64: CMGE Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s16">vcleq_s16</a></p>
<h2 id="vcleq_s32">vcleq_s32</h2>
<p><code>vcleq_s32</code></p>
<p>uint32x4_t vcleq_s32 (int32x4_t a, int32x4_t b)
A32: VCLE.S32 Qd, Qn, Qm
A64: CMGE Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s32">vcleq_s32</a></p>
<h2 id="vcleq_s8">vcleq_s8</h2>
<p><code>vcleq_s8</code></p>
<p>uint8x16_t vcleq_s8 (int8x16_t a, int8x16_t b)
A32: VCLE.S8 Qd, Qn, Qm
A64: CMGE Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s8">vcleq_s8</a></p>
<h2 id="vcleq_u16">vcleq_u16</h2>
<p><code>vcleq_u16</code></p>
<p>uint16x8_t vcleq_u16 (uint16x8_t a, uint16x8_t b)
A32: VCLE.U16 Qd, Qn, Qm
A64: CMHS Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u16">vcleq_u16</a></p>
<h2 id="vcleq_u32">vcleq_u32</h2>
<p><code>vcleq_u32</code></p>
<p>uint32x4_t vcleq_u32 (uint32x4_t a, uint32x4_t b)
A32: VCLE.U32 Qd, Qn, Qm
A64: CMHS Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u32">vcleq_u32</a></p>
<h2 id="vcleq_u8">vcleq_u8</h2>
<p><code>vcleq_u8</code></p>
<p>uint8x16_t vcleq_u8 (uint8x16_t a, uint8x16_t b)
A32: VCLE.U8 Qd, Qn, Qm
A64: CMHS Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u8">vcleq_u8</a></p>
<h2 id="vcls_s16">vcls_s16</h2>
<p><code>vcls_s16</code></p>
<p>int16x4_t vcls_s16 (int16x4_t a)
A32: VCLS.S16 Dd, Dm
A64: CLS Vd.4H, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s16">vcls_s16</a></p>
<h2 id="vcls_s32">vcls_s32</h2>
<p><code>vcls_s32</code></p>
<p>int32x2_t vcls_s32 (int32x2_t a)
A32: VCLS.S32 Dd, Dm
A64: CLS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s32">vcls_s32</a></p>
<h2 id="vcls_s8">vcls_s8</h2>
<p><code>vcls_s8</code></p>
<p>int8x8_t vcls_s8 (int8x8_t a)
A32: VCLS.S8 Dd, Dm
A64: CLS Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s8">vcls_s8</a></p>
<h2 id="vclsq_s16">vclsq_s16</h2>
<p><code>vclsq_s16</code></p>
<p>int16x8_t vclsq_s16 (int16x8_t a)
A32: VCLS.S16 Qd, Qm
A64: CLS Vd.8H, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s16">vclsq_s16</a></p>
<h2 id="vclsq_s32">vclsq_s32</h2>
<p><code>vclsq_s32</code></p>
<p>int32x4_t vclsq_s32 (int32x4_t a)
A32: VCLS.S32 Qd, Qm
A64: CLS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s32">vclsq_s32</a></p>
<h2 id="vclsq_s8">vclsq_s8</h2>
<p><code>vclsq_s8</code></p>
<p>int8x16_t vclsq_s8 (int8x16_t a)
A32: VCLS.S8 Qd, Qm
A64: CLS Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s8">vclsq_s8</a></p>
<h2 id="vclt_f32">vclt_f32</h2>
<p><code>vclt_f32</code></p>
<p>uint32x2_t vclt_f32 (float32x2_t a, float32x2_t b)
A32: VCLT.F32 Dd, Dn, Dm
A64: FCMGT Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_f32">vclt_f32</a></p>
<h2 id="vclt_s16">vclt_s16</h2>
<p><code>vclt_s16</code></p>
<p>uint16x4_t vclt_s16 (int16x4_t a, int16x4_t b)
A32: VCLT.S16 Dd, Dn, Dm
A64: CMGT Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s16">vclt_s16</a></p>
<h2 id="vclt_s32">vclt_s32</h2>
<p><code>vclt_s32</code></p>
<p>uint32x2_t vclt_s32 (int32x2_t a, int32x2_t b)
A32: VCLT.S32 Dd, Dn, Dm
A64: CMGT Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s32">vclt_s32</a></p>
<h2 id="vclt_s8">vclt_s8</h2>
<p><code>vclt_s8</code></p>
<p>uint8x8_t vclt_s8 (int8x8_t a, int8x8_t b)
A32: VCLT.S8 Dd, Dn, Dm
A64: CMGT Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s8">vclt_s8</a></p>
<h2 id="vclt_u16">vclt_u16</h2>
<p><code>vclt_u16</code></p>
<p>uint16x4_t vclt_u16 (uint16x4_t a, uint16x4_t b)
A32: VCLT.U16 Dd, Dn, Dm
A64: CMHI Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u16">vclt_u16</a></p>
<h2 id="vclt_u32">vclt_u32</h2>
<p><code>vclt_u32</code></p>
<p>uint32x2_t vclt_u32 (uint32x2_t a, uint32x2_t b)
A32: VCLT.U32 Dd, Dn, Dm
A64: CMHI Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u32">vclt_u32</a></p>
<h2 id="vclt_u8">vclt_u8</h2>
<p><code>vclt_u8</code></p>
<p>uint8x8_t vclt_u8 (uint8x8_t a, uint8x8_t b)
A32: VCLT.U8 Dd, Dn, Dm
A64: CMHI Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u8">vclt_u8</a></p>
<h2 id="vcltq_f32">vcltq_f32</h2>
<p><code>vcltq_f32</code></p>
<p>uint32x4_t vcltq_f32 (float32x4_t a, float32x4_t b)
A32: VCLT.F32 Qd, Qn, Qm
A64: FCMGT Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f32">vcltq_f32</a></p>
<h2 id="vcltq_s16">vcltq_s16</h2>
<p><code>vcltq_s16</code></p>
<p>uint16x8_t vcltq_s16 (int16x8_t a, int16x8_t b)
A32: VCLT.S16 Qd, Qn, Qm
A64: CMGT Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s16">vcltq_s16</a></p>
<h2 id="vcltq_s32">vcltq_s32</h2>
<p><code>vcltq_s32</code></p>
<p>uint32x4_t vcltq_s32 (int32x4_t a, int32x4_t b)
A32: VCLT.S32 Qd, Qn, Qm
A64: CMGT Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s32">vcltq_s32</a></p>
<h2 id="vcltq_s8">vcltq_s8</h2>
<p><code>vcltq_s8</code></p>
<p>uint8x16_t vcltq_s8 (int8x16_t a, int8x16_t b)
A32: VCLT.S8 Qd, Qn, Qm
A64: CMGT Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s8">vcltq_s8</a></p>
<h2 id="vcltq_u16">vcltq_u16</h2>
<p><code>vcltq_u16</code></p>
<p>uint16x8_t vcltq_u16 (uint16x8_t a, uint16x8_t b)
A32: VCLT.U16 Qd, Qn, Qm
A64: CMHI Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u16">vcltq_u16</a></p>
<h2 id="vcltq_u32">vcltq_u32</h2>
<p><code>vcltq_u32</code></p>
<p>uint32x4_t vcltq_u32 (uint32x4_t a, uint32x4_t b)
A32: VCLT.U32 Qd, Qn, Qm
A64: CMHI Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u32">vcltq_u32</a></p>
<h2 id="vcltq_u8">vcltq_u8</h2>
<p><code>vcltq_u8</code></p>
<p>uint8x16_t vcltq_u8 (uint8x16_t a, uint8x16_t b)
A32: VCLT.U8 Qd, Qn, Qm
A64: CMHI Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u8">vcltq_u8</a></p>
<h2 id="vclz_s16">vclz_s16</h2>
<p><code>vclz_s16</code></p>
<p>int16x4_t vclz_s16 (int16x4_t a)
A32: VCLZ.I16 Dd, Dm
A64: CLZ Vd.4H, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s16">vclz_s16</a></p>
<h2 id="vclz_s32">vclz_s32</h2>
<p><code>vclz_s32</code></p>
<p>int32x2_t vclz_s32 (int32x2_t a)
A32: VCLZ.I32 Dd, Dm
A64: CLZ Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s32">vclz_s32</a></p>
<h2 id="vclz_s8">vclz_s8</h2>
<p><code>vclz_s8</code></p>
<p>int8x8_t vclz_s8 (int8x8_t a)
A32: VCLZ.I8 Dd, Dm
A64: CLZ Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s8">vclz_s8</a></p>
<h2 id="vclz_u16">vclz_u16</h2>
<p><code>vclz_u16</code></p>
<p>uint16x4_t vclz_u16 (uint16x4_t a)
A32: VCLZ.I16 Dd, Dm
A64: CLZ Vd.4H, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u16">vclz_u16</a></p>
<h2 id="vclz_u32">vclz_u32</h2>
<p><code>vclz_u32</code></p>
<p>uint32x2_t vclz_u32 (uint32x2_t a)
A32: VCLZ.I32 Dd, Dm
A64: CLZ Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u32">vclz_u32</a></p>
<h2 id="vclz_u8">vclz_u8</h2>
<p><code>vclz_u8</code></p>
<p>uint8x8_t vclz_u8 (uint8x8_t a)
A32: VCLZ.I8 Dd, Dm
A64: CLZ Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u8">vclz_u8</a></p>
<h2 id="vclzq_s16">vclzq_s16</h2>
<p><code>vclzq_s16</code></p>
<p>int16x8_t vclzq_s16 (int16x8_t a)
A32: VCLZ.I16 Qd, Qm
A64: CLZ Vd.8H, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s16">vclzq_s16</a></p>
<h2 id="vclzq_s32">vclzq_s32</h2>
<p><code>vclzq_s32</code></p>
<p>int32x4_t vclzq_s32 (int32x4_t a)
A32: VCLZ.I32 Qd, Qm
A64: CLZ Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s32">vclzq_s32</a></p>
<h2 id="vclzq_s8">vclzq_s8</h2>
<p><code>vclzq_s8</code></p>
<p>int8x16_t vclzq_s8 (int8x16_t a)
A32: VCLZ.I8 Qd, Qm
A64: CLZ Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s8">vclzq_s8</a></p>
<h2 id="vclzq_u16">vclzq_u16</h2>
<p><code>vclzq_u16</code></p>
<p>uint16x8_t vclzq_u16 (uint16x8_t a)
A32: VCLZ.I16 Qd, Qm
A64: CLZ Vd.8H, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u16">vclzq_u16</a></p>
<h2 id="vclzq_u32">vclzq_u32</h2>
<p><code>vclzq_u32</code></p>
<p>uint32x4_t vclzq_u32 (uint32x4_t a)
A32: VCLZ.I32 Qd, Qm
A64: CLZ Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u32">vclzq_u32</a></p>
<h2 id="vclzq_u8">vclzq_u8</h2>
<p><code>vclzq_u8</code></p>
<p>uint8x16_t vclzq_u8 (uint8x16_t a)
A32: VCLZ.I8 Qd, Qm
A64: CLZ Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u8">vclzq_u8</a></p>
<h2 id="vcnt_s8">vcnt_s8</h2>
<p><code>vcnt_s8</code></p>
<p>int8x8_t vcnt_s8 (int8x8_t a)
A32: VCNT.I8 Dd, Dm
A64: CNT Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcnt_s8">vcnt_s8</a></p>
<h2 id="vcnt_u8">vcnt_u8</h2>
<p><code>vcnt_u8</code></p>
<p>uint8x8_t vcnt_u8 (uint8x8_t a)
A32: VCNT.I8 Dd, Dm
A64: CNT Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcnt_u8">vcnt_u8</a></p>
<h2 id="vcntq_s8">vcntq_s8</h2>
<p><code>vcntq_s8</code></p>
<p>int8x16_t vcntq_s8 (int8x16_t a)
A32: VCNT.I8 Qd, Qm
A64: CNT Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcntq_s8">vcntq_s8</a></p>
<h2 id="vcntq_u8">vcntq_u8</h2>
<p><code>vcntq_u8</code></p>
<p>uint8x16_t vcntq_u8 (uint8x16_t a)
A32: VCNT.I8 Qd, Qm
A64: CNT Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcntq_u8">vcntq_u8</a></p>
<h2 id="vcvt_f32_s32">vcvt_f32_s32</h2>
<p><code>vcvt_f32_s32</code></p>
<p>float32x2_t vcvt_f32_s32 (int32x2_t a)
A32: VCVT.F32.S32 Dd, Dm
A64: SCVTF Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_s32">vcvt_f32_s32</a></p>
<h2 id="vcvt_f32_u32">vcvt_f32_u32</h2>
<p><code>vcvt_f32_u32</code></p>
<p>float32x2_t vcvt_f32_u32 (uint32x2_t a)
A32: VCVT.F32.U32 Dd, Dm
A64: UCVTF Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_u32">vcvt_f32_u32</a></p>
<h2 id="vcvt_s32_f32">vcvt_s32_f32</h2>
<p><code>vcvt_s32_f32</code></p>
<p>int32x2_t vcvt_s32_f32 (float32x2_t a)
A32: VCVT.S32.F32 Dd, Dm
A64: FCVTZS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_s32_f32">vcvt_s32_f32</a></p>
<h2 id="vcvt_u32_f32">vcvt_u32_f32</h2>
<p><code>vcvt_u32_f32</code></p>
<p>uint32x2_t vcvt_u32_f32 (float32x2_t a)
A32: VCVT.U32.F32 Dd, Dm
A64: FCVTZU Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_u32_f32">vcvt_u32_f32</a></p>
<h2 id="vcvta_s32_f32">vcvta_s32_f32</h2>
<p><code>vcvta_s32_f32</code></p>
<p>int32x2_t vcvta_s32_f32 (float32x2_t a)
A32: VCVTA.S32.F32 Dd, Dm
A64: FCVTAS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_s32_f32">vcvta_s32_f32</a></p>
<h2 id="vcvta_u32_f32">vcvta_u32_f32</h2>
<p><code>vcvta_u32_f32</code></p>
<p>uint32x2_t vcvta_u32_f32 (float32x2_t a)
A32: VCVTA.U32.F32 Dd, Dm
A64: FCVTAU Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_u32_f32">vcvta_u32_f32</a></p>
<h2 id="vcvtaq_s32_f32">vcvtaq_s32_f32</h2>
<p><code>vcvtaq_s32_f32</code></p>
<p>int32x4_t vcvtaq_s32_f32 (float32x4_t a)
A32: VCVTA.S32.F32 Qd, Qm
A64: FCVTAS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_s32_f32">vcvtaq_s32_f32</a></p>
<h2 id="vcvtaq_u32_f32">vcvtaq_u32_f32</h2>
<p><code>vcvtaq_u32_f32</code></p>
<p>uint32x4_t vcvtaq_u32_f32 (float32x4_t a)
A32: VCVTA.U32.F32 Qd, Qm
A64: FCVTAU Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_u32_f32">vcvtaq_u32_f32</a></p>
<h2 id="vcvtas_s32_f32">vcvtas_s32_f32</h2>
<p><code>vcvtas_s32_f32</code></p>
<p>int32_t vcvtas_s32_f32 (float32_t a)
A32: VCVTA.S32.F32 Sd, Sm
A64: FCVTAS Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtas_s32_f32">vcvtas_s32_f32</a></p>
<h2 id="vcvtas_u32_f32">vcvtas_u32_f32</h2>
<p><code>vcvtas_u32_f32</code></p>
<p>uint32_t vcvtas_u32_f32 (float32_t a)
A32: VCVTA.U32.F32 Sd, Sm
A64: FCVTAU Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtas_u32_f32">vcvtas_u32_f32</a></p>
<h2 id="vcvtm_s32_f32">vcvtm_s32_f32</h2>
<p><code>vcvtm_s32_f32</code></p>
<p>int32x2_t vcvtm_s32_f32 (float32x2_t a)
A32: VCVTM.S32.F32 Dd, Dm
A64: FCVTMS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_s32_f32">vcvtm_s32_f32</a></p>
<h2 id="vcvtm_u32_f32">vcvtm_u32_f32</h2>
<p><code>vcvtm_u32_f32</code></p>
<p>uint32x2_t vcvtm_u32_f32 (float32x2_t a)
A32: VCVTM.U32.F32 Dd, Dm
A64: FCVTMU Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_u32_f32">vcvtm_u32_f32</a></p>
<h2 id="vcvtmq_s32_f32">vcvtmq_s32_f32</h2>
<p><code>vcvtmq_s32_f32</code></p>
<p>int32x4_t vcvtmq_s32_f32 (float32x4_t a)
A32: VCVTM.S32.F32 Qd, Qm
A64: FCVTMS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_s32_f32">vcvtmq_s32_f32</a></p>
<h2 id="vcvtmq_u32_f32">vcvtmq_u32_f32</h2>
<p><code>vcvtmq_u32_f32</code></p>
<p>uint32x4_t vcvtmq_u32_f32 (float32x4_t a)
A32: VCVTM.U32.F32 Qd, Qm
A64: FCVTMU Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_u32_f32">vcvtmq_u32_f32</a></p>
<h2 id="vcvtms_s32_f32">vcvtms_s32_f32</h2>
<p><code>vcvtms_s32_f32</code></p>
<p>int32_t vcvtms_s32_f32 (float32_t a)
A32: VCVTM.S32.F32 Sd, Sm
A64: FCVTMS Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtms_s32_f32">vcvtms_s32_f32</a></p>
<h2 id="vcvtms_u32_f32">vcvtms_u32_f32</h2>
<p><code>vcvtms_u32_f32</code></p>
<p>uint32_t vcvtms_u32_f32 (float32_t a)
A32: VCVTM.U32.F32 Sd, Sm
A64: FCVTMU Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtms_u32_f32">vcvtms_u32_f32</a></p>
<h2 id="vcvtn_s32_f32">vcvtn_s32_f32</h2>
<p><code>vcvtn_s32_f32</code></p>
<p>int32x2_t vcvtn_s32_f32 (float32x2_t a)
A32: VCVTN.S32.F32 Dd, Dm
A64: FCVTNS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_s32_f32">vcvtn_s32_f32</a></p>
<h2 id="vcvtn_u32_f32">vcvtn_u32_f32</h2>
<p><code>vcvtn_u32_f32</code></p>
<p>uint32x2_t vcvtn_u32_f32 (float32x2_t a)
A32: VCVTN.U32.F32 Dd, Dm
A64: FCVTNU Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_u32_f32">vcvtn_u32_f32</a></p>
<h2 id="vcvtnq_s32_f32">vcvtnq_s32_f32</h2>
<p><code>vcvtnq_s32_f32</code></p>
<p>int32x4_t vcvtnq_s32_f32 (float32x4_t a)
A32: VCVTN.S32.F32 Qd, Qm
A64: FCVTNS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_s32_f32">vcvtnq_s32_f32</a></p>
<h2 id="vcvtnq_u32_f32">vcvtnq_u32_f32</h2>
<p><code>vcvtnq_u32_f32</code></p>
<p>uint32x4_t vcvtnq_u32_f32 (float32x4_t a)
A32: VCVTN.U32.F32 Qd, Qm
A64: FCVTNU Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_u32_f32">vcvtnq_u32_f32</a></p>
<h2 id="vcvtns_s32_f32">vcvtns_s32_f32</h2>
<p><code>vcvtns_s32_f32</code></p>
<p>int32_t vcvtns_s32_f32 (float32_t a)
A32: VCVTN.S32.F32 Sd, Sm
A64: FCVTNS Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtns_s32_f32">vcvtns_s32_f32</a></p>
<h2 id="vcvtns_u32_f32">vcvtns_u32_f32</h2>
<p><code>vcvtns_u32_f32</code></p>
<p>uint32_t vcvtns_u32_f32 (float32_t a)
A32: VCVTN.U32.F32 Sd, Sm
A64: FCVTNU Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtns_u32_f32">vcvtns_u32_f32</a></p>
<h2 id="vcvtp_s32_f32">vcvtp_s32_f32</h2>
<p><code>vcvtp_s32_f32</code></p>
<p>int32x2_t vcvtp_s32_f32 (float32x2_t a)
A32: VCVTP.S32.F32 Dd, Dm
A64: FCVTPS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_s32_f32">vcvtp_s32_f32</a></p>
<h2 id="vcvtp_u32_f32">vcvtp_u32_f32</h2>
<p><code>vcvtp_u32_f32</code></p>
<p>uint32x2_t vcvtp_u32_f32 (float32x2_t a)
A32: VCVTP.U32.F32 Dd, Dm
A64: FCVTPU Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_u32_f32">vcvtp_u32_f32</a></p>
<h2 id="vcvtpq_s32_f32">vcvtpq_s32_f32</h2>
<p><code>vcvtpq_s32_f32</code></p>
<p>int32x4_t vcvtpq_s32_f32 (float32x4_t a)
A32: VCVTP.S32.F32 Qd, Qm
A64: FCVTPS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_s32_f32">vcvtpq_s32_f32</a></p>
<h2 id="vcvtpq_u32_f32">vcvtpq_u32_f32</h2>
<p><code>vcvtpq_u32_f32</code></p>
<p>uint32x4_t vcvtpq_u32_f32 (float32x4_t a)
A32: VCVTP.U32.F32 Qd, Qm
A64: FCVTPU Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_u32_f32">vcvtpq_u32_f32</a></p>
<h2 id="vcvtps_s32_f32">vcvtps_s32_f32</h2>
<p><code>vcvtps_s32_f32</code></p>
<p>int32_t vcvtps_s32_f32 (float32_t a)
A32: VCVTP.S32.F32 Sd, Sm
A64: FCVTPS Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtps_s32_f32">vcvtps_s32_f32</a></p>
<h2 id="vcvtps_u32_f32">vcvtps_u32_f32</h2>
<p><code>vcvtps_u32_f32</code></p>
<p>uint32_t vcvtps_u32_f32 (float32_t a)
A32: VCVTP.U32.F32 Sd, Sm
A64: FCVTPU Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtps_u32_f32">vcvtps_u32_f32</a></p>
<h2 id="vcvtq_f32_s32">vcvtq_f32_s32</h2>
<p><code>vcvtq_f32_s32</code></p>
<p>float32x4_t vcvtq_f32_s32 (int32x4_t a)
A32: VCVT.F32.S32 Qd, Qm
A64: SCVTF Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f32_s32">vcvtq_f32_s32</a></p>
<h2 id="vcvtq_f32_u32">vcvtq_f32_u32</h2>
<p><code>vcvtq_f32_u32</code></p>
<p>float32x4_t vcvtq_f32_u32 (uint32x4_t a)
A32: VCVT.F32.U32 Qd, Qm
A64: UCVTF Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f32_u32">vcvtq_f32_u32</a></p>
<h2 id="vcvtq_s32_f32">vcvtq_s32_f32</h2>
<p><code>vcvtq_s32_f32</code></p>
<p>int32x4_t vcvtq_s32_f32 (float32x4_t a)
A32: VCVT.S32.F32 Qd, Qm
A64: FCVTZS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s32_f32">vcvtq_s32_f32</a></p>
<h2 id="vcvtq_u32_f32">vcvtq_u32_f32</h2>
<p><code>vcvtq_u32_f32</code></p>
<p>uint32x4_t vcvtq_u32_f32 (float32x4_t a)
A32: VCVT.U32.F32 Qd, Qm
A64: FCVTZU Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u32_f32">vcvtq_u32_f32</a></p>
<h2 id="vcvts_f32_s32">vcvts_f32_s32</h2>
<p><code>vcvts_f32_s32</code></p>
<p>float32_t vcvts_f32_s32 (int32_t a)
A32: VCVT.F32.S32 Sd, Sm
A64: SCVTF Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_f32_s32">vcvts_f32_s32</a></p>
<h2 id="vcvts_f32_u32">vcvts_f32_u32</h2>
<p><code>vcvts_f32_u32</code></p>
<p>float32_t vcvts_f32_u32 (uint32_t a)
A32: VCVT.F32.U32 Sd, Sm
A64: UCVTF Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_f32_u32">vcvts_f32_u32</a></p>
<h2 id="vcvts_s32_f32">vcvts_s32_f32</h2>
<p><code>vcvts_s32_f32</code></p>
<p>int32_t vcvts_s32_f32 (float32_t a)
A32: VCVT.S32.F32 Sd, Sm
A64: FCVTZS Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_s32_f32">vcvts_s32_f32</a></p>
<h2 id="vcvts_u32_f32">vcvts_u32_f32</h2>
<p><code>vcvts_u32_f32</code></p>
<p>uint32_t vcvts_u32_f32 (float32_t a)
A32: VCVT.U32.F32 Sd, Sm
A64: FCVTZU Sd, Sn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_u32_f32">vcvts_u32_f32</a></p>
<h2 id="vdiv_f64">vdiv_f64</h2>
<p><code>vdiv_f64</code></p>
<p>float64x1_t vdiv_f64 (float64x1_t a, float64x1_t b)
A32: VDIV.F64 Dd, Dn, Dm
A64: FDIV Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdiv_f64">vdiv_f64</a></p>
<h2 id="vdivs_f32">vdivs_f32</h2>
<p><code>vdivs_f32</code></p>
<p>float32_t vdivs_f32 (float32_t a, float32_t b)
A32: VDIV.F32 Sd, Sn, Sm
A64: FDIV Sd, Sn, Sm The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivs_f32">vdivs_f32</a></p>
<h2 id="vdup_lane_f32">vdup_lane_f32</h2>
<p><code>vdup_lane_f32</code></p>
<p>float32x2_t vdup_lane_f32 (float32x2_t vec, const int lane)
A32: VDUP.32 Dd, Dm[index]
A64: DUP Vd.2S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_f32">vdup_lane_f32</a></p>
<h2 id="vdup_lane_s16">vdup_lane_s16</h2>
<p><code>vdup_lane_s16</code></p>
<p>int16x4_t vdup_lane_s16 (int16x4_t vec, const int lane)
A32: VDUP.16 Dd, Dm[index]
A64: DUP Vd.4H, Vn.H[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s16">vdup_lane_s16</a></p>
<h2 id="vdup_lane_s32">vdup_lane_s32</h2>
<p><code>vdup_lane_s32</code></p>
<p>int32x2_t vdup_lane_s32 (int32x2_t vec, const int lane)
A32: VDUP.32 Dd, Dm[index]
A64: DUP Vd.2S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s32">vdup_lane_s32</a></p>
<h2 id="vdup_lane_s8">vdup_lane_s8</h2>
<p><code>vdup_lane_s8</code></p>
<p>int8x8_t vdup_lane_s8 (int8x8_t vec, const int lane)
A32: VDUP.8 Dd, Dm[index]
A64: DUP Vd.8B, Vn.B[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s8">vdup_lane_s8</a></p>
<h2 id="vdup_lane_u16">vdup_lane_u16</h2>
<p><code>vdup_lane_u16</code></p>
<p>uint16x4_t vdup_lane_u16 (uint16x4_t vec, const int lane)
A32: VDUP.16 Dd, Dm[index]
A64: DUP Vd.4H, Vn.H[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u16">vdup_lane_u16</a></p>
<h2 id="vdup_lane_u32">vdup_lane_u32</h2>
<p><code>vdup_lane_u32</code></p>
<p>uint32x2_t vdup_lane_u32 (uint32x2_t vec, const int lane)
A32: VDUP.32 Dd, Dm[index]
A64: DUP Vd.2S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u32">vdup_lane_u32</a></p>
<h2 id="vdup_lane_u8">vdup_lane_u8</h2>
<p><code>vdup_lane_u8</code></p>
<p>uint8x8_t vdup_lane_u8 (uint8x8_t vec, const int lane)
A32: VDUP.8 Dd, Dm[index]
A64: DUP Vd.8B, Vn.B[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u8">vdup_lane_u8</a></p>
<h2 id="vdup_laneq_f32">vdup_laneq_f32</h2>
<p><code>vdup_laneq_f32</code></p>
<p>float32x2_t vdup_laneq_f32 (float32x4_t vec, const int lane)
A32: VDUP.32 Dd, Dm[index]
A64: DUP Vd.2S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_f32">vdup_laneq_f32</a></p>
<h2 id="vdup_laneq_s16">vdup_laneq_s16</h2>
<p><code>vdup_laneq_s16</code></p>
<p>int16x4_t vdup_laneq_s16 (int16x8_t vec, const int lane)
A32: VDUP.16 Dd, Dm[index]
A64: DUP Vd.4H, Vn.H[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s16">vdup_laneq_s16</a></p>
<h2 id="vdup_laneq_s32">vdup_laneq_s32</h2>
<p><code>vdup_laneq_s32</code></p>
<p>int32x2_t vdup_laneq_s32 (int32x4_t vec, const int lane)
A32: VDUP.32 Dd, Dm[index]
A64: DUP Vd.2S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s32">vdup_laneq_s32</a></p>
<h2 id="vdup_laneq_s8">vdup_laneq_s8</h2>
<p><code>vdup_laneq_s8</code></p>
<p>int8x8_t vdup_laneq_s8 (int8x16_t vec, const int lane)
A32: VDUP.8 Dd, Dm[index]
A64: DUP Vd.8B, Vn.B[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s8">vdup_laneq_s8</a></p>
<h2 id="vdup_laneq_u16">vdup_laneq_u16</h2>
<p><code>vdup_laneq_u16</code></p>
<p>uint16x4_t vdup_laneq_u16 (uint16x8_t vec, const int lane)
A32: VDUP.16 Dd, Dm[index]
A64: DUP Vd.4H, Vn.H[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u16">vdup_laneq_u16</a></p>
<h2 id="vdup_laneq_u32">vdup_laneq_u32</h2>
<p><code>vdup_laneq_u32</code></p>
<p>uint32x2_t vdup_laneq_u32 (uint32x4_t vec, const int lane)
A32: VDUP.32 Dd, Dm[index]
A64: DUP Vd.2S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u32">vdup_laneq_u32</a></p>
<h2 id="vdup_laneq_u8">vdup_laneq_u8</h2>
<p><code>vdup_laneq_u8</code></p>
<p>uint8x8_t vdup_laneq_u8 (uint8x16_t vec, const int lane)
A32: VDUP.8 Dd, Dm[index]
A64: DUP Vd.8B, Vn.B[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u8">vdup_laneq_u8</a></p>
<h2 id="vdup_n_f32">vdup_n_f32</h2>
<p><code>vdup_n_f32</code></p>
<p>float32x2_t vdup_n_f32 (float32_t value)
A32: VDUP Dd, Dm[0]
A64: DUP Vd.2S, Vn.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_f32">vdup_n_f32</a></p>
<h2 id="vdup_n_s16">vdup_n_s16</h2>
<p><code>vdup_n_s16</code></p>
<p>int16x4_t vdup_n_s16 (int16_t value)
A32: VDUP.16 Dd, Rt
A64: DUP Vd.4H, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s16">vdup_n_s16</a></p>
<h2 id="vdup_n_s32">vdup_n_s32</h2>
<p><code>vdup_n_s32</code></p>
<p>int32x2_t vdup_n_s32 (int32_t value)
A32: VDUP.32 Dd, Rt
A64: DUP Vd.2S, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s32">vdup_n_s32</a></p>
<h2 id="vdup_n_s8">vdup_n_s8</h2>
<p><code>vdup_n_s8</code></p>
<p>int8x8_t vdup_n_s8 (int8_t value)
A32: VDUP.8 Dd, Rt
A64: DUP Vd.8B, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s8">vdup_n_s8</a></p>
<h2 id="vdup_n_u16">vdup_n_u16</h2>
<p><code>vdup_n_u16</code></p>
<p>uint16x4_t vdup_n_u16 (uint16_t value)
A32: VDUP.16 Dd, Rt
A64: DUP Vd.4H, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u16">vdup_n_u16</a></p>
<h2 id="vdup_n_u32">vdup_n_u32</h2>
<p><code>vdup_n_u32</code></p>
<p>uint32x2_t vdup_n_u32 (uint32_t value)
A32: VDUP.32 Dd, Rt
A64: DUP Vd.2S, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u32">vdup_n_u32</a></p>
<h2 id="vdup_n_u8">vdup_n_u8</h2>
<p><code>vdup_n_u8</code></p>
<p>uint8x8_t vdup_n_u8 (uint8_t value)
A32: VDUP.8 Dd, Rt
A64: DUP Vd.8B, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u8">vdup_n_u8</a></p>
<h2 id="vdupq_lane_f32">vdupq_lane_f32</h2>
<p><code>vdupq_lane_f32</code></p>
<p>float32x4_t vdupq_lane_f32 (float32x2_t vec, const int lane)
A32: VDUP.32 Qd, Dm[index]
A64: DUP Vd.4S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_f32">vdupq_lane_f32</a></p>
<h2 id="vdupq_lane_s16">vdupq_lane_s16</h2>
<p><code>vdupq_lane_s16</code></p>
<p>int16x8_t vdupq_lane_s16 (int16x8_t vec, const int lane)
A32: VDUP.16 Qd, Dm[index]
A64: DUP Vd.8H, Vn.H[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s16">vdupq_lane_s16</a></p>
<h2 id="vdupq_lane_s32">vdupq_lane_s32</h2>
<p><code>vdupq_lane_s32</code></p>
<p>int32x4_t vdupq_lane_s32 (int32x4_t vec, const int lane)
A32: VDUP.32 Qd, Dm[index]
A64: DUP Vd.4S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s32">vdupq_lane_s32</a></p>
<h2 id="vdupq_lane_s8">vdupq_lane_s8</h2>
<p><code>vdupq_lane_s8</code></p>
<p>int8x16_t vdupq_lane_s8 (int8x16_t vec, const int lane)
A32: VDUP.8 Qd, Dm[index]
A64: DUP Vd.16B, Vn.B[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s8">vdupq_lane_s8</a></p>
<h2 id="vdupq_lane_u16">vdupq_lane_u16</h2>
<p><code>vdupq_lane_u16</code></p>
<p>uint16x8_t vdupq_lane_u16 (uint16x8_t vec, const int lane)
A32: VDUP.16 Qd, Dm[index]
A64: DUP Vd.8H, Vn.H[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u16">vdupq_lane_u16</a></p>
<h2 id="vdupq_lane_u32">vdupq_lane_u32</h2>
<p><code>vdupq_lane_u32</code></p>
<p>uint32x4_t vdupq_lane_u32 (uint32x4_t vec, const int lane)
A32: VDUP.32 Qd, Dm[index]
A64: DUP Vd.4S, Vn.S[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u32">vdupq_lane_u32</a></p>
<h2 id="vdupq_lane_u8">vdupq_lane_u8</h2>
<p><code>vdupq_lane_u8</code></p>
<p>uint8x16_t vdupq_lane_u8 (uint8x16_t vec, const int lane)
A32: VDUP.8 Qd, Dm[index]
A64: DUP Vd.16B, Vn.B[index]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u8">vdupq_lane_u8</a></p>
<h2 id="vdupq_n_f32">vdupq_n_f32</h2>
<p><code>vdupq_n_f32</code></p>
<p>float32x4_t vdupq_n_f32 (float32_t value)
A32: VDUP Qd, Dm[0]
A64: DUP Vd.4S, Vn.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f32">vdupq_n_f32</a></p>
<h2 id="vdupq_n_s16">vdupq_n_s16</h2>
<p><code>vdupq_n_s16</code></p>
<p>int16x8_t vdupq_n_s16 (int16_t value)
A32: VDUP.16 Qd, Rt
A64: DUP Vd.8H, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s16">vdupq_n_s16</a></p>
<h2 id="vdupq_n_s32">vdupq_n_s32</h2>
<p><code>vdupq_n_s32</code></p>
<p>int32x4_t vdupq_n_s32 (int32_t value)
A32: VDUP.32 Qd, Rt
A64: DUP Vd.4S, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s32">vdupq_n_s32</a></p>
<h2 id="vdupq_n_s8">vdupq_n_s8</h2>
<p><code>vdupq_n_s8</code></p>
<p>int8x16_t vdupq_n_s8 (int8_t value)
A32: VDUP.8 Qd, Rt
A64: DUP Vd.16B, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s8">vdupq_n_s8</a></p>
<h2 id="vdupq_n_u16">vdupq_n_u16</h2>
<p><code>vdupq_n_u16</code></p>
<p>uint16x8_t vdupq_n_u16 (uint16_t value)
A32: VDUP.16 Qd, Rt
A64: DUP Vd.8H, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u16">vdupq_n_u16</a></p>
<h2 id="vdupq_n_u32">vdupq_n_u32</h2>
<p><code>vdupq_n_u32</code></p>
<p>uint32x4_t vdupq_n_u32 (uint32_t value)
A32: VDUP.32 Qd, Rt
A64: DUP Vd.4S, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u32">vdupq_n_u32</a></p>
<h2 id="vdupq_n_u8">vdupq_n_u8</h2>
<p><code>vdupq_n_u8</code></p>
<p>uint8x16_t vdupq_n_u8 (uint8_t value)
A32: VDUP.8 Qd, Rt
A64: DUP Vd.16B, Rn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u8">vdupq_n_u8</a></p>
<h2 id="veor_f32">veor_f32</h2>
<p><code>veor_f32</code></p>
<p>float32x2_t veor_f32 (float32x2_t a, float32x2_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_f32">veor_f32</a></p>
<h2 id="veor_f64">veor_f64</h2>
<p><code>veor_f64</code></p>
<p>float64x1_t veor_f64 (float64x1_t a, float64x1_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_f64">veor_f64</a></p>
<h2 id="veor_s16">veor_s16</h2>
<p><code>veor_s16</code></p>
<p>int16x4_t veor_s16 (int16x4_t a, int16x4_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s16">veor_s16</a></p>
<h2 id="veor_s32">veor_s32</h2>
<p><code>veor_s32</code></p>
<p>int32x2_t veor_s32 (int32x2_t a, int32x2_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s32">veor_s32</a></p>
<h2 id="veor_s64">veor_s64</h2>
<p><code>veor_s64</code></p>
<p>int64x1_t veor_s64 (int64x1_t a, int64x1_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s64">veor_s64</a></p>
<h2 id="veor_s8">veor_s8</h2>
<p><code>veor_s8</code></p>
<p>int8x8_t veor_s8 (int8x8_t a, int8x8_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s8">veor_s8</a></p>
<h2 id="veor_u16">veor_u16</h2>
<p><code>veor_u16</code></p>
<p>uint16x4_t veor_u16 (uint16x4_t a, uint16x4_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u16">veor_u16</a></p>
<h2 id="veor_u32">veor_u32</h2>
<p><code>veor_u32</code></p>
<p>uint32x2_t veor_u32 (uint32x2_t a, uint32x2_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u32">veor_u32</a></p>
<h2 id="veor_u64">veor_u64</h2>
<p><code>veor_u64</code></p>
<p>uint64x1_t veor_u64 (uint64x1_t a, uint64x1_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u64">veor_u64</a></p>
<h2 id="veor_u8">veor_u8</h2>
<p><code>veor_u8</code></p>
<p>uint8x8_t veor_u8 (uint8x8_t a, uint8x8_t b)
A32: VEOR Dd, Dn, Dm
A64: EOR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u8">veor_u8</a></p>
<h2 id="veorq_f32">veorq_f32</h2>
<p><code>veorq_f32</code></p>
<p>float32x4_t veorq_f32 (float32x4_t a, float32x4_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_f32">veorq_f32</a></p>
<h2 id="veorq_f64">veorq_f64</h2>
<p><code>veorq_f64</code></p>
<p>float64x2_t veorq_f64 (float64x2_t a, float64x2_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_f64">veorq_f64</a></p>
<h2 id="veorq_s16">veorq_s16</h2>
<p><code>veorq_s16</code></p>
<p>int16x8_t veorq_s16 (int16x8_t a, int16x8_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s16">veorq_s16</a></p>
<h2 id="veorq_s32">veorq_s32</h2>
<p><code>veorq_s32</code></p>
<p>int32x4_t veorq_s32 (int32x4_t a, int32x4_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s32">veorq_s32</a></p>
<h2 id="veorq_s64">veorq_s64</h2>
<p><code>veorq_s64</code></p>
<p>int64x2_t veorq_s64 (int64x2_t a, int64x2_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s64">veorq_s64</a></p>
<h2 id="veorq_s8">veorq_s8</h2>
<p><code>veorq_s8</code></p>
<p>int8x16_t veorq_s8 (int8x16_t a, int8x16_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s8">veorq_s8</a></p>
<h2 id="veorq_u16">veorq_u16</h2>
<p><code>veorq_u16</code></p>
<p>uint16x8_t veorq_u16 (uint16x8_t a, uint16x8_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u16">veorq_u16</a></p>
<h2 id="veorq_u32">veorq_u32</h2>
<p><code>veorq_u32</code></p>
<p>uint32x4_t veorq_u32 (uint32x4_t a, uint32x4_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u32">veorq_u32</a></p>
<h2 id="veorq_u64">veorq_u64</h2>
<p><code>veorq_u64</code></p>
<p>uint64x2_t veorq_u64 (uint64x2_t a, uint64x2_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u64">veorq_u64</a></p>
<h2 id="veorq_u8">veorq_u8</h2>
<p><code>veorq_u8</code></p>
<p>uint8x16_t veorq_u8 (uint8x16_t a, uint8x16_t b)
A32: VEOR Qd, Qn, Qm
A64: EOR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u8">veorq_u8</a></p>
<h2 id="vext_f32">vext_f32</h2>
<p><code>vext_f32</code></p>
<p>float32x2_t vext_f32 (float32x2_t a, float32x2_t b, const int n)
A32: VEXT.8 Dd, Dn, Dm, #(n<em>4)
A64: EXT Vd.8B, Vn.8B, Vm.8B, #(n</em>4)</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_f32">vext_f32</a></p>
<h2 id="vext_s16">vext_s16</h2>
<p><code>vext_s16</code></p>
<p>int16x4_t vext_s16 (int16x4_t a, int16x4_t b, const int n)
A32: VEXT.8 Dd, Dn, Dm, #(n<em>2)
A64: EXT Vd.8B, Vn.8B, Vm.8B, #(n</em>2)</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s16">vext_s16</a></p>
<h2 id="vext_s32">vext_s32</h2>
<p><code>vext_s32</code></p>
<p>int32x2_t vext_s32 (int32x2_t a, int32x2_t b, const int n)
A32: VEXT.8 Dd, Dn, Dm, #(n<em>4)
A64: EXT Vd.8B, Vn.8B, Vm.8B, #(n</em>4)</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s32">vext_s32</a></p>
<h2 id="vext_s8">vext_s8</h2>
<p><code>vext_s8</code></p>
<p>uint8x8_t vext_s8 (uint8x8_t a, uint8x8_t b, const int n)
A32: VEXT.8 Dd, Dn, Dm, #n
A64: EXT Vd.8B, Vn.8B, Vm.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s8">vext_s8</a></p>
<h2 id="vextq_f32">vextq_f32</h2>
<p><code>vextq_f32</code></p>
<p>float32x4_t vextq_f32 (float32x4_t a, float32x4_t b, const int n)
A32: VEXT.8 Qd, Qn, Qm, #(n<em>4)
A64: EXT Vd.16B, Vn.16B, Vm.16B, #(n</em>4)</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_f32">vextq_f32</a></p>
<h2 id="vextq_f64">vextq_f64</h2>
<p><code>vextq_f64</code></p>
<p>float64x2_t vextq_f64 (float64x2_t a, float64x2_t b, const int n)
A32: VEXT.8 Qd, Qn, Qm, #(n<em>8)
A64: EXT Vd.16B, Vn.16B, Vm.16B, #(n</em>8)</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_f64">vextq_f64</a></p>
<h2 id="vextq_s16">vextq_s16</h2>
<p><code>vextq_s16</code></p>
<p>int16x8_t vextq_s16 (int16x8_t a, int16x8_t b, const int n)
A32: VEXT.8 Qd, Qn, Qm, #(n<em>2)
A64: EXT Vd.16B, Vn.16B, Vm.16B, #(n</em>2)</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s16">vextq_s16</a></p>
<h2 id="vextq_s32">vextq_s32</h2>
<p><code>vextq_s32</code></p>
<p>int32x4_t vextq_s32 (int32x4_t a, int32x4_t b, const int n)
A32: VEXT.8 Qd, Qn, Qm, #(n<em>4)
A64: EXT Vd.16B, Vn.16B, Vm.16B, #(n</em>4)</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s32">vextq_s32</a></p>
<h2 id="vextq_s64">vextq_s64</h2>
<p><code>vextq_s64</code></p>
<p>int64x2_t vextq_s64 (int64x2_t a, int64x2_t b, const int n)
A32: VEXT.8 Qd, Qn, Qm, #(n<em>8)
A64: EXT Vd.16B, Vn.16B, Vm.16B, #(n</em>8)</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s64">vextq_s64</a></p>
<h2 id="vextq_s8">vextq_s8</h2>
<p><code>vextq_s8</code></p>
<p>uint8x16_t vextq_s8 (uint8x16_t a, uint8x16_t b, const int n)
A32: VEXT.8 Qd, Qn, Qm, #n
A64: EXT Vd.16B, Vn.16B, Vm.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s8">vextq_s8</a></p>
<h2 id="vfma_f32">vfma_f32</h2>
<p><code>vfma_f32</code></p>
<p>float32x2_t vfma_f32 (float32x2_t a, float32x2_t b, float32x2_t c)
A32: VFMA.F32 Dd, Dn, Dm
A64: FMLA Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_f32">vfma_f32</a></p>
<h2 id="vfma_f64">vfma_f64</h2>
<p><code>vfma_f64</code></p>
<p>float64x1_t vfma_f64 (float64x1_t a, float64x1_t b, float64x1_t c)
A32: VFMA.F64 Dd, Dn, Dm
A64: FMADD Dd, Dn, Dm, Da</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_f64">vfma_f64</a></p>
<h2 id="vfmaq_f32">vfmaq_f32</h2>
<p><code>vfmaq_f32</code></p>
<p>float32x4_t vfmaq_f32 (float32x4_t a, float32x4_t b, float32x4_t c)
A32: VFMA.F32 Qd, Qn, Qm
A64: FMLA Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f32">vfmaq_f32</a></p>
<h2 id="vfmas_f32">vfmas_f32</h2>
<p><code>vfmas_f32</code></p>
<p>float32_t vfmas_f32 (float32_t a, float32_t b, float32_t c)
A32: VFMA.F32 Sd, Sn, Sm
A64: FMADD Sd, Sn, Sm, Sa The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmas_f32">vfmas_f32</a></p>
<h2 id="vfms_f32">vfms_f32</h2>
<p><code>vfms_f32</code></p>
<p>float32x2_t vfms_f32 (float32x2_t a, float32x2_t b, float32x2_t c)
A32: VFMS.F32 Dd, Dn, Dm
A64: FMLS Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_f32">vfms_f32</a></p>
<h2 id="vfms_f64">vfms_f64</h2>
<p><code>vfms_f64</code></p>
<p>float64x1_t vfms_f64 (float64x1_t a, float64x1_t b, float64x1_t c)
A32: VFMS.F64 Dd, Dn, Dm
A64: FMSUB Dd, Dn, Dm, Da</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_f64">vfms_f64</a></p>
<h2 id="vfmsq_f32">vfmsq_f32</h2>
<p><code>vfmsq_f32</code></p>
<p>float32x4_t vfmsq_f32 (float32x4_t a, float32x4_t b, float32x4_t c)
A32: VFMS.F32 Qd, Qn, Qm
A64: FMLS Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f32">vfmsq_f32</a></p>
<h2 id="vfmss_f32">vfmss_f32</h2>
<p><code>vfmss_f32</code></p>
<p>float32_t vfmss_f32 (float32_t a, float32_t b, float32_t c)
A32: VFMS.F32 Sd, Sn, Sm
A64: FMSUB Sd, Sn, Sm, Sa The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmss_f32">vfmss_f32</a></p>
<h2 id="vfnma_f64">vfnma_f64</h2>
<p><code>vfnma_f64</code></p>
<p>float64x1_t vfnma_f64 (float64x1_t a, float64x1_t b, float64x1_t c)
A32: VFNMA.F64 Dd, Dn, Dm
A64: FNMADD Dd, Dn, Dm, Da The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfnma_f64">vfnma_f64</a></p>
<h2 id="vfnmas_f32">vfnmas_f32</h2>
<p><code>vfnmas_f32</code></p>
<p>float32_t vfnmas_f32 (float32_t a, float32_t b, float32_t c)
A32: VFNMA.F32 Sd, Sn, Sm
A64: FNMADD Sd, Sn, Sm, Sa The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfnmas_f32">vfnmas_f32</a></p>
<h2 id="vfnms_f64">vfnms_f64</h2>
<p><code>vfnms_f64</code></p>
<p>float64x1_t vfnms_f64 (float64x1_t a, float64x1_t b, float64x1_t c)
A32: VFNMS.F64 Dd, Dn, Dm
A64: FNMSUB Dd, Dn, Dm, Da The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfnms_f64">vfnms_f64</a></p>
<h2 id="vfnmss_f32">vfnmss_f32</h2>
<p><code>vfnmss_f32</code></p>
<p>float32_t vfnmss_f32 (float32_t a, float32_t b, float32_t c)
A32: VFNMS.F32 Sd, Sn, Sm
A64: FNMSUB Sd, Sn, Sm, Sa The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfnmss_f32">vfnmss_f32</a></p>
<h2 id="vget_lane_f32">vget_lane_f32</h2>
<p><code>vget_lane_f32</code></p>
<p>float32_t vget_lane_f32 (float32x2_t v, const int lane)
A32: VMOV.F32 Sd, Sm
A64: DUP Sd, Vn.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_f32">vget_lane_f32</a></p>
<h2 id="vget_lane_s16">vget_lane_s16</h2>
<p><code>vget_lane_s16</code></p>
<p>int16_t vget_lane_s16 (int16x4_t v, const int lane)
A32: VMOV.S16 Rt, Dn[lane]
A64: SMOV Wd, Vn.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s16">vget_lane_s16</a></p>
<h2 id="vget_lane_s32">vget_lane_s32</h2>
<p><code>vget_lane_s32</code></p>
<p>int32_t vget_lane_s32 (int32x2_t v, const int lane)
A32: VMOV.32 Rt, Dn[lane]
A64: SMOV Wd, Vn.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s32">vget_lane_s32</a></p>
<h2 id="vget_lane_s8">vget_lane_s8</h2>
<p><code>vget_lane_s8</code></p>
<p>int8_t vget_lane_s8 (int8x8_t v, const int lane)
A32: VMOV.S8 Rt, Dn[lane]
A64: SMOV Wd, Vn.B[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s8">vget_lane_s8</a></p>
<h2 id="vget_lane_u16">vget_lane_u16</h2>
<p><code>vget_lane_u16</code></p>
<p>uint16_t vget_lane_u16 (uint16x4_t v, const int lane)
A32: VMOV.U16 Rt, Dn[lane]
A64: UMOV Wd, Vn.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u16">vget_lane_u16</a></p>
<h2 id="vget_lane_u32">vget_lane_u32</h2>
<p><code>vget_lane_u32</code></p>
<p>uint32_t vget_lane_u32 (uint32x2_t v, const int lane)
A32: VMOV.32 Rt, Dn[lane]
A64: UMOV Wd, Vn.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u32">vget_lane_u32</a></p>
<h2 id="vget_lane_u8">vget_lane_u8</h2>
<p><code>vget_lane_u8</code></p>
<p>uint8_t vget_lane_u8 (uint8x8_t v, const int lane)
A32: VMOV.U8 Rt, Dn[lane]
A64: UMOV Wd, Vn.B[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u8">vget_lane_u8</a></p>
<h2 id="vgetq_lane_f32">vgetq_lane_f32</h2>
<p><code>vgetq_lane_f32</code></p>
<p>float32_t vgetq_lane_f32 (float32x4_t v, const int lane)
A32: VMOV.F32 Sd, Sm
A64: DUP Sd, Vn.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_f32">vgetq_lane_f32</a></p>
<h2 id="vgetq_lane_f64">vgetq_lane_f64</h2>
<p><code>vgetq_lane_f64</code></p>
<p>float64_t vgetq_lane_f64 (float64x2_t v, const int lane)
A32: VMOV.F64 Dd, Dm
A64: DUP Dd, Vn.D[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_f64">vgetq_lane_f64</a></p>
<h2 id="vgetq_lane_s16">vgetq_lane_s16</h2>
<p><code>vgetq_lane_s16</code></p>
<p>int16_t vgetq_lane_s16 (int16x8_t v, const int lane)
A32: VMOV.S16 Rt, Dn[lane]
A64: SMOV Wd, Vn.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s16">vgetq_lane_s16</a></p>
<h2 id="vgetq_lane_s32">vgetq_lane_s32</h2>
<p><code>vgetq_lane_s32</code></p>
<p>int32_t vgetq_lane_s32 (int32x4_t v, const int lane)
A32: VMOV.32 Rt, Dn[lane]
A64: SMOV Wd, Vn.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s32">vgetq_lane_s32</a></p>
<h2 id="vgetq_lane_s64">vgetq_lane_s64</h2>
<p><code>vgetq_lane_s64</code></p>
<p>int64_t vgetq_lane_s64 (int64x2_t v, const int lane)
A32: VMOV Rt, Rt2, Dm
A64: UMOV Xd, Vn.D[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s64">vgetq_lane_s64</a></p>
<h2 id="vgetq_lane_s8">vgetq_lane_s8</h2>
<p><code>vgetq_lane_s8</code></p>
<p>int8_t vgetq_lane_s8 (int8x16_t v, const int lane)
A32: VMOV.S8 Rt, Dn[lane]
A64: SMOV Wd, Vn.B[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s8">vgetq_lane_s8</a></p>
<h2 id="vgetq_lane_u16">vgetq_lane_u16</h2>
<p><code>vgetq_lane_u16</code></p>
<p>uint16_t vgetq_lane_u16 (uint16x8_t v, const int lane)
A32: VMOV.U16 Rt, Dn[lane]
A64: UMOV Wd, Vn.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u16">vgetq_lane_u16</a></p>
<h2 id="vgetq_lane_u32">vgetq_lane_u32</h2>
<p><code>vgetq_lane_u32</code></p>
<p>uint32_t vgetq_lane_u32 (uint32x4_t v, const int lane)
A32: VMOV.32 Rt, Dn[lane]
A64: UMOV Wd, Vn.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u32">vgetq_lane_u32</a></p>
<h2 id="vgetq_lane_u64">vgetq_lane_u64</h2>
<p><code>vgetq_lane_u64</code></p>
<p>uint64_t vgetq_lane_u64 (uint64x2_t v, const int lane)
A32: VMOV Rt, Rt2, Dm
A64: UMOV Xd, Vn.D[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u64">vgetq_lane_u64</a></p>
<h2 id="vgetq_lane_u8">vgetq_lane_u8</h2>
<p><code>vgetq_lane_u8</code></p>
<p>uint8_t vgetq_lane_u8 (uint8x16_t v, const int lane)
A32: VMOV.U8 Rt, Dn[lane]
A64: UMOV Wd, Vn.B[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u8">vgetq_lane_u8</a></p>
<h2 id="vhadd_s16">vhadd_s16</h2>
<p><code>vhadd_s16</code></p>
<p>int16x4_t vhadd_s16 (int16x4_t a, int16x4_t b)
A32: VHADD.S16 Dd, Dn, Dm
A64: SHADD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s16">vhadd_s16</a></p>
<h2 id="vhadd_s32">vhadd_s32</h2>
<p><code>vhadd_s32</code></p>
<p>int32x2_t vhadd_s32 (int32x2_t a, int32x2_t b)
A32: VHADD.S32 Dd, Dn, Dm
A64: SHADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s32">vhadd_s32</a></p>
<h2 id="vhadd_s8">vhadd_s8</h2>
<p><code>vhadd_s8</code></p>
<p>int8x8_t vhadd_s8 (int8x8_t a, int8x8_t b)
A32: VHADD.S8 Dd, Dn, Dm
A64: SHADD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s8">vhadd_s8</a></p>
<h2 id="vhadd_u16">vhadd_u16</h2>
<p><code>vhadd_u16</code></p>
<p>uint16x4_t vhadd_u16 (uint16x4_t a, uint16x4_t b)
A32: VHADD.U16 Dd, Dn, Dm
A64: UHADD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u16">vhadd_u16</a></p>
<h2 id="vhadd_u32">vhadd_u32</h2>
<p><code>vhadd_u32</code></p>
<p>uint32x2_t vhadd_u32 (uint32x2_t a, uint32x2_t b)
A32: VHADD.U32 Dd, Dn, Dm
A64: UHADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u32">vhadd_u32</a></p>
<h2 id="vhadd_u8">vhadd_u8</h2>
<p><code>vhadd_u8</code></p>
<p>uint8x8_t vhadd_u8 (uint8x8_t a, uint8x8_t b)
A32: VHADD.U8 Dd, Dn, Dm
A64: UHADD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u8">vhadd_u8</a></p>
<h2 id="vhaddq_s16">vhaddq_s16</h2>
<p><code>vhaddq_s16</code></p>
<p>int16x8_t vhaddq_s16 (int16x8_t a, int16x8_t b)
A32: VHADD.S16 Qd, Qn, Qm
A64: SHADD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s16">vhaddq_s16</a></p>
<h2 id="vhaddq_s32">vhaddq_s32</h2>
<p><code>vhaddq_s32</code></p>
<p>int32x4_t vhaddq_s32 (int32x4_t a, int32x4_t b)
A32: VHADD.S32 Qd, Qn, Qm
A64: SHADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s32">vhaddq_s32</a></p>
<h2 id="vhaddq_s8">vhaddq_s8</h2>
<p><code>vhaddq_s8</code></p>
<p>int8x16_t vhaddq_s8 (int8x16_t a, int8x16_t b)
A32: VHADD.S8 Qd, Qn, Qm
A64: SHADD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s8">vhaddq_s8</a></p>
<h2 id="vhaddq_u16">vhaddq_u16</h2>
<p><code>vhaddq_u16</code></p>
<p>uint16x8_t vhaddq_u16 (uint16x8_t a, uint16x8_t b)
A32: VHADD.U16 Qd, Qn, Qm
A64: UHADD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u16">vhaddq_u16</a></p>
<h2 id="vhaddq_u32">vhaddq_u32</h2>
<p><code>vhaddq_u32</code></p>
<p>uint32x4_t vhaddq_u32 (uint32x4_t a, uint32x4_t b)
A32: VHADD.U32 Qd, Qn, Qm
A64: UHADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u32">vhaddq_u32</a></p>
<h2 id="vhaddq_u8">vhaddq_u8</h2>
<p><code>vhaddq_u8</code></p>
<p>uint8x16_t vhaddq_u8 (uint8x16_t a, uint8x16_t b)
A32: VHADD.U8 Qd, Qn, Qm
A64: UHADD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u8">vhaddq_u8</a></p>
<h2 id="vhsub_s16">vhsub_s16</h2>
<p><code>vhsub_s16</code></p>
<p>int16x4_t vhsub_s16 (int16x4_t a, int16x4_t b)
A32: VHSUB.S16 Dd, Dn, Dm
A64: SHSUB Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s16">vhsub_s16</a></p>
<h2 id="vhsub_s32">vhsub_s32</h2>
<p><code>vhsub_s32</code></p>
<p>int32x2_t vhsub_s32 (int32x2_t a, int32x2_t b)
A32: VHSUB.S32 Dd, Dn, Dm
A64: SHSUB Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s32">vhsub_s32</a></p>
<h2 id="vhsub_s8">vhsub_s8</h2>
<p><code>vhsub_s8</code></p>
<p>int8x8_t vhsub_s8 (int8x8_t a, int8x8_t b)
A32: VHSUB.S8 Dd, Dn, Dm
A64: SHSUB Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s8">vhsub_s8</a></p>
<h2 id="vhsub_u16">vhsub_u16</h2>
<p><code>vhsub_u16</code></p>
<p>uint16x4_t vhsub_u16 (uint16x4_t a, uint16x4_t b)
A32: VHSUB.U16 Dd, Dn, Dm
A64: UHSUB Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u16">vhsub_u16</a></p>
<h2 id="vhsub_u32">vhsub_u32</h2>
<p><code>vhsub_u32</code></p>
<p>uint32x2_t vhsub_u32 (uint32x2_t a, uint32x2_t b)
A32: VHSUB.U32 Dd, Dn, Dm
A64: UHSUB Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u32">vhsub_u32</a></p>
<h2 id="vhsub_u8">vhsub_u8</h2>
<p><code>vhsub_u8</code></p>
<p>uint8x8_t vhsub_u8 (uint8x8_t a, uint8x8_t b)
A32: VHSUB.U8 Dd, Dn, Dm
A64: UHSUB Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u8">vhsub_u8</a></p>
<h2 id="vhsubq_s16">vhsubq_s16</h2>
<p><code>vhsubq_s16</code></p>
<p>int16x8_t vhsubq_s16 (int16x8_t a, int16x8_t b)
A32: VHSUB.S16 Qd, Qn, Qm
A64: SHSUB Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s16">vhsubq_s16</a></p>
<h2 id="vhsubq_s32">vhsubq_s32</h2>
<p><code>vhsubq_s32</code></p>
<p>int32x4_t vhsubq_s32 (int32x4_t a, int32x4_t b)
A32: VHSUB.S32 Qd, Qn, Qm
A64: SHSUB Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s32">vhsubq_s32</a></p>
<h2 id="vhsubq_s8">vhsubq_s8</h2>
<p><code>vhsubq_s8</code></p>
<p>int8x16_t vhsubq_s8 (int8x16_t a, int8x16_t b)
A32: VHSUB.S8 Qd, Qn, Qm
A64: SHSUB Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s8">vhsubq_s8</a></p>
<h2 id="vhsubq_u16">vhsubq_u16</h2>
<p><code>vhsubq_u16</code></p>
<p>uint16x8_t vhsubq_u16 (uint16x8_t a, uint16x8_t b)
A32: VHSUB.U16 Qd, Qn, Qm
A64: UHSUB Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u16">vhsubq_u16</a></p>
<h2 id="vhsubq_u32">vhsubq_u32</h2>
<p><code>vhsubq_u32</code></p>
<p>uint32x4_t vhsubq_u32 (uint32x4_t a, uint32x4_t b)
A32: VHSUB.U32 Qd, Qn, Qm
A64: UHSUB Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u32">vhsubq_u32</a></p>
<h2 id="vhsubq_u8">vhsubq_u8</h2>
<p><code>vhsubq_u8</code></p>
<p>uint8x16_t vhsubq_u8 (uint8x16_t a, uint8x16_t b)
A32: VHSUB.U8 Qd, Qn, Qm
A64: UHSUB Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u8">vhsubq_u8</a></p>
<h2 id="vld1_dup_f32">vld1_dup_f32</h2>
<p><code>vld1_dup_f32</code></p>
<p Vt.2S="">float32x2_t vld1_dup_f32 (float32_t const * ptr)
A32: VLD1.32 { Dd[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_f32">vld1_dup_f32</a></p>
<h2 id="vld1_dup_s16">vld1_dup_s16</h2>
<p><code>vld1_dup_s16</code></p>
<p Vt.4H="">int16x4_t vld1_dup_s16 (int16_t const * ptr)
A32: VLD1.16 { Dd[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s16">vld1_dup_s16</a></p>
<h2 id="vld1_dup_s32">vld1_dup_s32</h2>
<p><code>vld1_dup_s32</code></p>
<p Vt.2S="">int32x2_t vld1_dup_s32 (int32_t const * ptr)
A32: VLD1.32 { Dd[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s32">vld1_dup_s32</a></p>
<h2 id="vld1_dup_s8">vld1_dup_s8</h2>
<p><code>vld1_dup_s8</code></p>
<p Vt.8B="">int8x8_t vld1_dup_s8 (int8_t const * ptr)
A32: VLD1.8 { Dd[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s8">vld1_dup_s8</a></p>
<h2 id="vld1_dup_u16">vld1_dup_u16</h2>
<p><code>vld1_dup_u16</code></p>
<p Vt.4H="">uint16x4_t vld1_dup_u16 (uint16_t const * ptr)
A32: VLD1.16 { Dd[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u16">vld1_dup_u16</a></p>
<h2 id="vld1_dup_u32">vld1_dup_u32</h2>
<p><code>vld1_dup_u32</code></p>
<p Vt.2S="">uint32x2_t vld1_dup_u32 (uint32_t const * ptr)
A32: VLD1.32 { Dd[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u32">vld1_dup_u32</a></p>
<h2 id="vld1_dup_u8">vld1_dup_u8</h2>
<p><code>vld1_dup_u8</code></p>
<p Vt.8B="">uint8x8_t vld1_dup_u8 (uint8_t const * ptr)
A32: VLD1.8 { Dd[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u8">vld1_dup_u8</a></p>
<h2 id="vld1_f32">vld1_f32</h2>
<p><code>vld1_f32</code></p>
<p>float32x2_t vld1_f32 (float32_t const * ptr)
A32: VLD1.32 Dd, [Rn]
A64: LD1 Vt.2S, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32">vld1_f32</a></p>
<h2 id="vld1_f64">vld1_f64</h2>
<p><code>vld1_f64</code></p>
<p>float64x1_t vld1_f64 (float64_t const * ptr)
A32: VLD1.64 Dd, [Rn]
A64: LD1 Vt.1D, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64">vld1_f64</a></p>
<h2 id="vld1_lane_f32">vld1_lane_f32</h2>
<p><code>vld1_lane_f32</code></p>
<p Vt.S="">float32x2_t vld1_lane_f32 (float32_t const * ptr, float32x2_t src, const int lane)
A32: VLD1.32 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_f32">vld1_lane_f32</a></p>
<h2 id="vld1_lane_s16">vld1_lane_s16</h2>
<p><code>vld1_lane_s16</code></p>
<p Vt.H="">int16x4_t vld1_lane_s16 (int16_t const * ptr, int16x4_t src, const int lane)
A32: VLD1.16 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s16">vld1_lane_s16</a></p>
<h2 id="vld1_lane_s32">vld1_lane_s32</h2>
<p><code>vld1_lane_s32</code></p>
<p Vt.S="">int32x2_t vld1_lane_s32 (int32_t const * ptr, int32x2_t src, const int lane)
A32: VLD1.32 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s32">vld1_lane_s32</a></p>
<h2 id="vld1_lane_s8">vld1_lane_s8</h2>
<p><code>vld1_lane_s8</code></p>
<p Vt.B="">int8x8_t vld1_lane_s8 (int8_t const * ptr, int8x8_t src, const int lane)
A32: VLD1.8 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s8">vld1_lane_s8</a></p>
<h2 id="vld1_lane_u16">vld1_lane_u16</h2>
<p><code>vld1_lane_u16</code></p>
<p Vt.H="">uint16x4_t vld1_lane_u16 (uint16_t const * ptr, uint16x4_t src, const int lane)
A32: VLD1.16 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u16">vld1_lane_u16</a></p>
<h2 id="vld1_lane_u32">vld1_lane_u32</h2>
<p><code>vld1_lane_u32</code></p>
<p Vt.S="">uint32x2_t vld1_lane_u32 (uint32_t const * ptr, uint32x2_t src, const int lane)
A32: VLD1.32 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u32">vld1_lane_u32</a></p>
<h2 id="vld1_lane_u8">vld1_lane_u8</h2>
<p><code>vld1_lane_u8</code></p>
<p Vt.B="">uint8x8_t vld1_lane_u8 (uint8_t const * ptr, uint8x8_t src, const int lane)
A32: VLD1.8 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u8">vld1_lane_u8</a></p>
<h2 id="vld1_s16">vld1_s16</h2>
<p><code>vld1_s16</code></p>
<p>int16x4_t vld1_s16 (int16_t const * ptr)
A32: VLD1.16 Dd, [Rn]
A64: LD1 Vt.4H, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16">vld1_s16</a></p>
<h2 id="vld1_s32">vld1_s32</h2>
<p><code>vld1_s32</code></p>
<p>int32x2_t vld1_s32 (int32_t const * ptr)
A32: VLD1.32 Dd, [Rn]
A64: LD1 Vt.2S, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32">vld1_s32</a></p>
<h2 id="vld1_s64">vld1_s64</h2>
<p><code>vld1_s64</code></p>
<p>int64x1_t vld1_s64 (int64_t const * ptr)
A32: VLD1.64 Dd, [Rn]
A64: LD1 Vt.1D, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64">vld1_s64</a></p>
<h2 id="vld1_s8">vld1_s8</h2>
<p><code>vld1_s8</code></p>
<p>int8x8_t vld1_s8 (int8_t const * ptr)
A32: VLD1.8 Dd, [Rn]
A64: LD1 Vt.8B, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8">vld1_s8</a></p>
<h2 id="vld1_u16">vld1_u16</h2>
<p><code>vld1_u16</code></p>
<p>uint16x4_t vld1_u16 (uint16_t const * ptr)
A32: VLD1.16 Dd, [Rn]
A64: LD1 Vt.4H, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16">vld1_u16</a></p>
<h2 id="vld1_u32">vld1_u32</h2>
<p><code>vld1_u32</code></p>
<p>uint32x2_t vld1_u32 (uint32_t const * ptr)
A32: VLD1.32 Dd, [Rn]
A64: LD1 Vt.2S, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32">vld1_u32</a></p>
<h2 id="vld1_u64">vld1_u64</h2>
<p><code>vld1_u64</code></p>
<p>uint64x1_t vld1_u64 (uint64_t const * ptr)
A32: VLD1.64 Dd, [Rn]
A64: LD1 Vt.1D, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64">vld1_u64</a></p>
<h2 id="vld1_u8">vld1_u8</h2>
<p><code>vld1_u8</code></p>
<p>uint8x8_t vld1_u8 (uint8_t const * ptr)
A32: VLD1.8 Dd, [Rn]
A64: LD1 Vt.8B, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8">vld1_u8</a></p>
<h2 id="vld1q_dup_f32">vld1q_dup_f32</h2>
<p><code>vld1q_dup_f32</code></p>
<p Vt.4S="">float32x4_t vld1q_dup_f32 (float32_t const * ptr)
A32: VLD1.32 { Dd[], Dd+1[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_f32">vld1q_dup_f32</a></p>
<h2 id="vld1q_dup_s16">vld1q_dup_s16</h2>
<p><code>vld1q_dup_s16</code></p>
<p Vt.8H="">int16x8_t vld1q_dup_s16 (int16_t const * ptr)
A32: VLD1.16 { Dd[], Dd+1[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s16">vld1q_dup_s16</a></p>
<h2 id="vld1q_dup_s32">vld1q_dup_s32</h2>
<p><code>vld1q_dup_s32</code></p>
<p Vt.4S="">int32x4_t vld1q_dup_s32 (int32_t const * ptr)
A32: VLD1.32 { Dd[], Dd+1[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s32">vld1q_dup_s32</a></p>
<h2 id="vld1q_dup_s8">vld1q_dup_s8</h2>
<p><code>vld1q_dup_s8</code></p>
<p Vt.16B="">int8x16_t vld1q_dup_s8 (int8_t const * ptr)
A32: VLD1.8 { Dd[], Dd+1[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s8">vld1q_dup_s8</a></p>
<h2 id="vld1q_dup_u16">vld1q_dup_u16</h2>
<p><code>vld1q_dup_u16</code></p>
<p Vt.8H="">uint16x8_t vld1q_dup_u16 (uint16_t const * ptr)
A32: VLD1.16 { Dd[], Dd+1[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u16">vld1q_dup_u16</a></p>
<h2 id="vld1q_dup_u32">vld1q_dup_u32</h2>
<p><code>vld1q_dup_u32</code></p>
<p Vt.4S="">uint32x4_t vld1q_dup_u32 (uint32_t const * ptr)
A32: VLD1.32 { Dd[], Dd+1[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u32">vld1q_dup_u32</a></p>
<h2 id="vld1q_dup_u8">vld1q_dup_u8</h2>
<p><code>vld1q_dup_u8</code></p>
<p Vt.16B="">uint8x16_t vld1q_dup_u8 (uint8_t const * ptr)
A32: VLD1.8 { Dd[], Dd+1[] }, [Rn]
A64: LD1R , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u8">vld1q_dup_u8</a></p>
<h2 id="vld1q_f32">vld1q_f32</h2>
<p><code>vld1q_f32</code></p>
<p>float32x4_t vld1q_f32 (float32_t const * ptr)
A32: VLD1.32 Dd, Dd+1, [Rn]
A64: LD1 Vt.4S, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32">vld1q_f32</a></p>
<h2 id="vld1q_f64">vld1q_f64</h2>
<p><code>vld1q_f64</code></p>
<p>float64x2_t vld1q_f64 (float64_t const * ptr)
A32: VLD1.64 Dd, Dd+1, [Rn]
A64: LD1 Vt.2D, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64">vld1q_f64</a></p>
<h2 id="vld1q_lane_f32">vld1q_lane_f32</h2>
<p><code>vld1q_lane_f32</code></p>
<p Vt.S="">float32x4_t vld1q_lane_f32 (float32_t const * ptr, float32x4_t src, const int lane)
A32: VLD1.32 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_f32">vld1q_lane_f32</a></p>
<h2 id="vld1q_lane_f64">vld1q_lane_f64</h2>
<p><code>vld1q_lane_f64</code></p>
<p Vt.D="">float64x2_t vld1q_lane_f64 (float64_t const * ptr, float64x2_t src, const int lane)
A32: VLDR.64 Dd, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_f64">vld1q_lane_f64</a></p>
<h2 id="vld1q_lane_s16">vld1q_lane_s16</h2>
<p><code>vld1q_lane_s16</code></p>
<p Vt.H="">int16x8_t vld1q_lane_s16 (int16_t const * ptr, int16x8_t src, const int lane)
A32: VLD1.16 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s16">vld1q_lane_s16</a></p>
<h2 id="vld1q_lane_s32">vld1q_lane_s32</h2>
<p><code>vld1q_lane_s32</code></p>
<p Vt.S="">int32x4_t vld1q_lane_s32 (int32_t const * ptr, int32x4_t src, const int lane)
A32: VLD1.32 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s32">vld1q_lane_s32</a></p>
<h2 id="vld1q_lane_s64">vld1q_lane_s64</h2>
<p><code>vld1q_lane_s64</code></p>
<p Vt.D="">int64x2_t vld1q_lane_s64 (int64_t const * ptr, int64x2_t src, const int lane)
A32: VLDR.64 Dd, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s64">vld1q_lane_s64</a></p>
<h2 id="vld1q_lane_s8">vld1q_lane_s8</h2>
<p><code>vld1q_lane_s8</code></p>
<p Vt.B="">int8x16_t vld1q_lane_s8 (int8_t const * ptr, int8x16_t src, const int lane)
A32: VLD1.8 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s8">vld1q_lane_s8</a></p>
<h2 id="vld1q_lane_u16">vld1q_lane_u16</h2>
<p><code>vld1q_lane_u16</code></p>
<p Vt.H="">uint16x8_t vld1q_lane_u16 (uint16_t const * ptr, uint16x8_t src, const int lane)
A32: VLD1.16 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u16">vld1q_lane_u16</a></p>
<h2 id="vld1q_lane_u32">vld1q_lane_u32</h2>
<p><code>vld1q_lane_u32</code></p>
<p Vt.S="">uint32x4_t vld1q_lane_u32 (uint32_t const * ptr, uint32x4_t src, const int lane)
A32: VLD1.32 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u32">vld1q_lane_u32</a></p>
<h2 id="vld1q_lane_u64">vld1q_lane_u64</h2>
<p><code>vld1q_lane_u64</code></p>
<p Vt.D="">uint64x2_t vld1q_lane_u64 (uint64_t const * ptr, uint64x2_t src, const int lane)
A32: VLDR.64 Dd, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u64">vld1q_lane_u64</a></p>
<h2 id="vld1q_lane_u8">vld1q_lane_u8</h2>
<p><code>vld1q_lane_u8</code></p>
<p Vt.B="">uint8x16_t vld1q_lane_u8 (uint8_t const * ptr, uint8x16_t src, const int lane)
A32: VLD1.8 { Dd[index] }, [Rn]
A64: LD1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u8">vld1q_lane_u8</a></p>
<h2 id="vld1q_s16">vld1q_s16</h2>
<p><code>vld1q_s16</code></p>
<p>int16x8_t vld1q_s16 (int16_t const * ptr)
A32: VLD1.16 Dd, Dd+1, [Rn]
A64: LD1 Vt.8H, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16">vld1q_s16</a></p>
<h2 id="vld1q_s32">vld1q_s32</h2>
<p><code>vld1q_s32</code></p>
<p>int32x4_t vld1q_s32 (int32_t const * ptr)
A32: VLD1.32 Dd, Dd+1, [Rn]
A64: LD1 Vt.4S, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32">vld1q_s32</a></p>
<h2 id="vld1q_s64">vld1q_s64</h2>
<p><code>vld1q_s64</code></p>
<p>int64x2_t vld1q_s64 (int64_t const * ptr)
A32: VLD1.64 Dd, Dd+1, [Rn]
A64: LD1 Vt.2D, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64">vld1q_s64</a></p>
<h2 id="vld1q_s8">vld1q_s8</h2>
<p><code>vld1q_s8</code></p>
<p>int8x16_t vld1q_s8 (int8_t const * ptr)
A32: VLD1.8 Dd, Dd+1, [Rn]
A64: LD1 Vt.16B, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8">vld1q_s8</a></p>
<h2 id="vld1q_u64">vld1q_u64</h2>
<p><code>vld1q_u64</code></p>
<p>uint64x2_t vld1q_u64 (uint64_t const * ptr)
A32: VLD1.64 Dd, Dd+1, [Rn]
A64: LD1 Vt.2D, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64">vld1q_u64</a></p>
<h2 id="vld1q_u8">vld1q_u8</h2>
<p><code>vld1q_u8</code></p>
<p>uint8x16_t vld1q_u8 (uint8_t const * ptr)
A32: VLD1.8 Dd, Dd+1, [Rn]
A64: LD1 Vt.16B, [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8">vld1q_u8</a></p>
<h2 id="vmax_f32">vmax_f32</h2>
<p><code>vmax_f32</code></p>
<p>float32x2_t vmax_f32 (float32x2_t a, float32x2_t b)
A32: VMAX.F32 Dd, Dn, Dm
A64: FMAX Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_f32">vmax_f32</a></p>
<h2 id="vmax_s16">vmax_s16</h2>
<p><code>vmax_s16</code></p>
<p>int16x4_t vmax_s16 (int16x4_t a, int16x4_t b)
A32: VMAX.S16 Dd, Dn, Dm
A64: SMAX Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s16">vmax_s16</a></p>
<h2 id="vmax_s32">vmax_s32</h2>
<p><code>vmax_s32</code></p>
<p>int32x2_t vmax_s32 (int32x2_t a, int32x2_t b)
A32: VMAX.S32 Dd, Dn, Dm
A64: SMAX Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s32">vmax_s32</a></p>
<h2 id="vmax_s8">vmax_s8</h2>
<p><code>vmax_s8</code></p>
<p>int8x8_t vmax_s8 (int8x8_t a, int8x8_t b)
A32: VMAX.S8 Dd, Dn, Dm
A64: SMAX Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s8">vmax_s8</a></p>
<h2 id="vmax_u16">vmax_u16</h2>
<p><code>vmax_u16</code></p>
<p>uint16x4_t vmax_u16 (uint16x4_t a, uint16x4_t b)
A32: VMAX.U16 Dd, Dn, Dm
A64: UMAX Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u16">vmax_u16</a></p>
<h2 id="vmax_u32">vmax_u32</h2>
<p><code>vmax_u32</code></p>
<p>uint32x2_t vmax_u32 (uint32x2_t a, uint32x2_t b)
A32: VMAX.U32 Dd, Dn, Dm
A64: UMAX Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u32">vmax_u32</a></p>
<h2 id="vmax_u8">vmax_u8</h2>
<p><code>vmax_u8</code></p>
<p>uint8x8_t vmax_u8 (uint8x8_t a, uint8x8_t b)
A32: VMAX.U8 Dd, Dn, Dm
A64: UMAX Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u8">vmax_u8</a></p>
<h2 id="vmaxnm_f32">vmaxnm_f32</h2>
<p><code>vmaxnm_f32</code></p>
<p>float32x2_t vmaxnm_f32 (float32x2_t a, float32x2_t b)
A32: VMAXNM.F32 Dd, Dn, Dm
A64: FMAXNM Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnm_f32">vmaxnm_f32</a></p>
<h2 id="vmaxnm_f64">vmaxnm_f64</h2>
<p><code>vmaxnm_f64</code></p>
<p>float64x1_t vmaxnm_f64 (float64x1_t a, float64x1_t b)
A32: VMAXNM.F64 Dd, Dn, Dm
A64: FMAXNM Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnm_f64">vmaxnm_f64</a></p>
<h2 id="vmaxnmq_f32">vmaxnmq_f32</h2>
<p><code>vmaxnmq_f32</code></p>
<p>float32x4_t vmaxnmq_f32 (float32x4_t a, float32x4_t b)
A32: VMAXNM.F32 Qd, Qn, Qm
A64: FMAXNM Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmq_f32">vmaxnmq_f32</a></p>
<h2 id="vmaxnms_f32">vmaxnms_f32</h2>
<p><code>vmaxnms_f32</code></p>
<p>float32_t vmaxnms_f32 (float32_t a, float32_t b)
A32: VMAXNM.F32 Sd, Sn, Sm
A64: FMAXNM Sd, Sn, Sm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnms_f32">vmaxnms_f32</a></p>
<h2 id="vmaxq_f32">vmaxq_f32</h2>
<p><code>vmaxq_f32</code></p>
<p>float32x4_t vmaxq_f32 (float32x4_t a, float32x4_t b)
A32: VMAX.F32 Qd, Qn, Qm
A64: FMAX Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f32">vmaxq_f32</a></p>
<h2 id="vmaxq_s16">vmaxq_s16</h2>
<p><code>vmaxq_s16</code></p>
<p>int16x8_t vmaxq_s16 (int16x8_t a, int16x8_t b)
A32: VMAX.S16 Qd, Qn, Qm
A64: SMAX Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s16">vmaxq_s16</a></p>
<h2 id="vmaxq_s32">vmaxq_s32</h2>
<p><code>vmaxq_s32</code></p>
<p>int32x4_t vmaxq_s32 (int32x4_t a, int32x4_t b)
A32: VMAX.S32 Qd, Qn, Qm
A64: SMAX Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s32">vmaxq_s32</a></p>
<h2 id="vmaxq_s8">vmaxq_s8</h2>
<p><code>vmaxq_s8</code></p>
<p>int8x16_t vmaxq_s8 (int8x16_t a, int8x16_t b)
A32: VMAX.S8 Qd, Qn, Qm
A64: SMAX Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s8">vmaxq_s8</a></p>
<h2 id="vmaxq_u16">vmaxq_u16</h2>
<p><code>vmaxq_u16</code></p>
<p>uint16x8_t vmaxq_u16 (uint16x8_t a, uint16x8_t b)
A32: VMAX.U16 Qd, Qn, Qm
A64: UMAX Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u16">vmaxq_u16</a></p>
<h2 id="vmaxq_u32">vmaxq_u32</h2>
<p><code>vmaxq_u32</code></p>
<p>uint32x4_t vmaxq_u32 (uint32x4_t a, uint32x4_t b)
A32: VMAX.U32 Qd, Qn, Qm
A64: UMAX Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u32">vmaxq_u32</a></p>
<h2 id="vmaxq_u8">vmaxq_u8</h2>
<p><code>vmaxq_u8</code></p>
<p>uint8x16_t vmaxq_u8 (uint8x16_t a, uint8x16_t b)
A32: VMAX.U8 Qd, Qn, Qm
A64: UMAX Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u8">vmaxq_u8</a></p>
<h2 id="vmin_f32">vmin_f32</h2>
<p><code>vmin_f32</code></p>
<p>float32x2_t vmin_f32 (float32x2_t a, float32x2_t b)
A32: VMIN.F32 Dd, Dn, Dm
A64: FMIN Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_f32">vmin_f32</a></p>
<h2 id="vmin_s16">vmin_s16</h2>
<p><code>vmin_s16</code></p>
<p>int16x4_t vmin_s16 (int16x4_t a, int16x4_t b)
A32: VMIN.S16 Dd, Dn, Dm
A64: SMIN Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s16">vmin_s16</a></p>
<h2 id="vmin_s32">vmin_s32</h2>
<p><code>vmin_s32</code></p>
<p>int32x2_t vmin_s32 (int32x2_t a, int32x2_t b)
A32: VMIN.S32 Dd, Dn, Dm
A64: SMIN Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s32">vmin_s32</a></p>
<h2 id="vmin_s8">vmin_s8</h2>
<p><code>vmin_s8</code></p>
<p>int8x8_t vmin_s8 (int8x8_t a, int8x8_t b)
A32: VMIN.S8 Dd, Dn, Dm
A64: SMIN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s8">vmin_s8</a></p>
<h2 id="vmin_u16">vmin_u16</h2>
<p><code>vmin_u16</code></p>
<p>uint16x4_t vmin_u16 (uint16x4_t a, uint16x4_t b)
A32: VMIN.U16 Dd, Dn, Dm
A64: UMIN Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u16">vmin_u16</a></p>
<h2 id="vmin_u32">vmin_u32</h2>
<p><code>vmin_u32</code></p>
<p>uint32x2_t vmin_u32 (uint32x2_t a, uint32x2_t b)
A32: VMIN.U32 Dd, Dn, Dm
A64: UMIN Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u32">vmin_u32</a></p>
<h2 id="vmin_u8">vmin_u8</h2>
<p><code>vmin_u8</code></p>
<p>uint8x8_t vmin_u8 (uint8x8_t a, uint8x8_t b)
A32: VMIN.U8 Dd, Dn, Dm
A64: UMIN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u8">vmin_u8</a></p>
<h2 id="vminnm_f32">vminnm_f32</h2>
<p><code>vminnm_f32</code></p>
<p>float32x2_t vminnm_f32 (float32x2_t a, float32x2_t b)
A32: VMINNM.F32 Dd, Dn, Dm
A64: FMINNM Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnm_f32">vminnm_f32</a></p>
<h2 id="vminnm_f64">vminnm_f64</h2>
<p><code>vminnm_f64</code></p>
<p>float64x1_t vminnm_f64 (float64x1_t a, float64x1_t b)
A32: VMINNM.F64 Dd, Dn, Dm
A64: FMINNM Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnm_f64">vminnm_f64</a></p>
<h2 id="vminnmq_f32">vminnmq_f32</h2>
<p><code>vminnmq_f32</code></p>
<p>float32x4_t vminnmq_f32 (float32x4_t a, float32x4_t b)
A32: VMINNM.F32 Qd, Qn, Qm
A64: FMINNM Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmq_f32">vminnmq_f32</a></p>
<h2 id="vminnms_f32">vminnms_f32</h2>
<p><code>vminnms_f32</code></p>
<p>float32_t vminnms_f32 (float32_t a, float32_t b)
A32: VMINNM.F32 Sd, Sn, Sm
A64: FMINNM Sd, Sn, Sm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnms_f32">vminnms_f32</a></p>
<h2 id="vminq_f32">vminq_f32</h2>
<p><code>vminq_f32</code></p>
<p>float32x4_t vminq_f32 (float32x4_t a, float32x4_t b)
A32: VMIN.F32 Qd, Qn, Qm
A64: FMIN Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f32">vminq_f32</a></p>
<h2 id="vminq_s16">vminq_s16</h2>
<p><code>vminq_s16</code></p>
<p>int16x8_t vminq_s16 (int16x8_t a, int16x8_t b)
A32: VMIN.S16 Qd, Qn, Qm
A64: SMIN Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s16">vminq_s16</a></p>
<h2 id="vminq_s32">vminq_s32</h2>
<p><code>vminq_s32</code></p>
<p>int32x4_t vminq_s32 (int32x4_t a, int32x4_t b)
A32: VMIN.S32 Qd, Qn, Qm
A64: SMIN Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s32">vminq_s32</a></p>
<h2 id="vminq_s8">vminq_s8</h2>
<p><code>vminq_s8</code></p>
<p>int8x16_t vminq_s8 (int8x16_t a, int8x16_t b)
A32: VMIN.S8 Qd, Qn, Qm
A64: SMIN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s8">vminq_s8</a></p>
<h2 id="vminq_u16">vminq_u16</h2>
<p><code>vminq_u16</code></p>
<p>uint16x8_t vminq_u16 (uint16x8_t a, uint16x8_t b)
A32: VMIN.U16 Qd, Qn, Qm
A64: UMIN Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u16">vminq_u16</a></p>
<h2 id="vminq_u32">vminq_u32</h2>
<p><code>vminq_u32</code></p>
<p>uint32x4_t vminq_u32 (uint32x4_t a, uint32x4_t b)
A32: VMIN.U32 Qd, Qn, Qm
A64: UMIN Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u32">vminq_u32</a></p>
<h2 id="vminq_u8">vminq_u8</h2>
<p><code>vminq_u8</code></p>
<p>uint8x16_t vminq_u8 (uint8x16_t a, uint8x16_t b)
A32: VMIN.U8 Qd, Qn, Qm
A64: UMIN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u8">vminq_u8</a></p>
<h2 id="vmla_lane_s16">vmla_lane_s16</h2>
<p><code>vmla_lane_s16</code></p>
<p>int16x4_t vmla_lane_s16 (int16x4_t a, int16x4_t b, int16x4_t v, const int lane)
A32: VMLA.I16 Dd, Dn, Dm[lane]
A64: MLA Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_s16">vmla_lane_s16</a></p>
<h2 id="vmla_lane_s32">vmla_lane_s32</h2>
<p><code>vmla_lane_s32</code></p>
<p>int32x2_t vmla_lane_s32 (int32x2_t a, int32x2_t b, int32x2_t v, const int lane)
A32: VMLA.I32 Dd, Dn, Dm[lane]
A64: MLA Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_s32">vmla_lane_s32</a></p>
<h2 id="vmla_lane_u16">vmla_lane_u16</h2>
<p><code>vmla_lane_u16</code></p>
<p>uint16x4_t vmla_lane_u16 (uint16x4_t a, uint16x4_t b, uint16x4_t v, const int lane)
A32: VMLA.I16 Dd, Dn, Dm[lane]
A64: MLA Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_u16">vmla_lane_u16</a></p>
<h2 id="vmla_lane_u32">vmla_lane_u32</h2>
<p><code>vmla_lane_u32</code></p>
<p>uint32x2_t vmla_lane_u32 (uint32x2_t a, uint32x2_t b, uint32x2_t v, const int lane)
A32: VMLA.I32 Dd, Dn, Dm[lane]
A64: MLA Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_u32">vmla_lane_u32</a></p>
<h2 id="vmla_laneq_s16">vmla_laneq_s16</h2>
<p><code>vmla_laneq_s16</code></p>
<p>int16x4_t vmla_laneq_s16 (int16x4_t a, int16x4_t b, int16x8_t v, const int lane)
A32: VMLA.I16 Dd, Dn, Dm[lane]
A64: MLA Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_s16">vmla_laneq_s16</a></p>
<h2 id="vmla_laneq_s32">vmla_laneq_s32</h2>
<p><code>vmla_laneq_s32</code></p>
<p>int32x2_t vmla_laneq_s32 (int32x2_t a, int32x2_t b, int32x4_t v, const int lane)
A32: VMLA.I32 Dd, Dn, Dm[lane]
A64: MLA Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_s32">vmla_laneq_s32</a></p>
<h2 id="vmla_laneq_u16">vmla_laneq_u16</h2>
<p><code>vmla_laneq_u16</code></p>
<p>uint16x4_t vmla_laneq_u16 (uint16x4_t a, uint16x4_t b, uint16x8_t v, const int lane)
A32: VMLA.I16 Dd, Dn, Dm[lane]
A64: MLA Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_u16">vmla_laneq_u16</a></p>
<h2 id="vmla_laneq_u32">vmla_laneq_u32</h2>
<p><code>vmla_laneq_u32</code></p>
<p>uint32x2_t vmla_laneq_u32 (uint32x2_t a, uint32x2_t b, uint32x4_t v, const int lane)
A32: VMLA.I32 Dd, Dn, Dm[lane]
A64: MLA Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_u32">vmla_laneq_u32</a></p>
<h2 id="vmla_n_s16">vmla_n_s16</h2>
<p><code>vmla_n_s16</code></p>
<p>int16x4_t vmla_n_s16 (int16x4_t a, int16x4_t b, int16_t c)
A32: VMLA.I16 Dd, Dn, Dm[0]
A64: MLA Vd.4H, Vn.4H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_s16">vmla_n_s16</a></p>
<h2 id="vmla_n_s32">vmla_n_s32</h2>
<p><code>vmla_n_s32</code></p>
<p>int32x2_t vmla_n_s32 (int32x2_t a, int32x2_t b, int32_t c)
A32: VMLA.I32 Dd, Dn, Dm[0]
A64: MLA Vd.2S, Vn.2S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_s32">vmla_n_s32</a></p>
<h2 id="vmla_n_u16">vmla_n_u16</h2>
<p><code>vmla_n_u16</code></p>
<p>uint16x4_t vmla_n_u16 (uint16x4_t a, uint16x4_t b, uint16_t c)
A32: VMLA.I16 Dd, Dn, Dm[0]
A64: MLA Vd.4H, Vn.4H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_u16">vmla_n_u16</a></p>
<h2 id="vmla_n_u32">vmla_n_u32</h2>
<p><code>vmla_n_u32</code></p>
<p>uint32x2_t vmla_n_u32 (uint32x2_t a, uint32x2_t b, uint32_t c)
A32: VMLA.I32 Dd, Dn, Dm[0]
A64: MLA Vd.2S, Vn.2S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_u32">vmla_n_u32</a></p>
<h2 id="vmla_s16">vmla_s16</h2>
<p><code>vmla_s16</code></p>
<p>int16x4_t vmla_s16 (int16x4_t a, int16x4_t b, int16x4_t c)
A32: VMLA.I16 Dd, Dn, Dm
A64: MLA Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s16">vmla_s16</a></p>
<h2 id="vmla_s32">vmla_s32</h2>
<p><code>vmla_s32</code></p>
<p>int32x2_t vmla_s32 (int32x2_t a, int32x2_t b, int32x2_t c)
A32: VMLA.I32 Dd, Dn, Dm
A64: MLA Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s32">vmla_s32</a></p>
<h2 id="vmla_s8">vmla_s8</h2>
<p><code>vmla_s8</code></p>
<p>int8x8_t vmla_s8 (int8x8_t a, int8x8_t b, int8x8_t c)
A32: VMLA.I8 Dd, Dn, Dm
A64: MLA Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s8">vmla_s8</a></p>
<h2 id="vmla_u16">vmla_u16</h2>
<p><code>vmla_u16</code></p>
<p>uint16x4_t vmla_u16 (uint16x4_t a, uint16x4_t b, uint16x4_t c)
A32: VMLA.I16 Dd, Dn, Dm
A64: MLA Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u16">vmla_u16</a></p>
<h2 id="vmla_u32">vmla_u32</h2>
<p><code>vmla_u32</code></p>
<p>uint32x2_t vmla_u32 (uint32x2_t a, uint32x2_t b, uint32x2_t c)
A32: VMLA.I32 Dd, Dn, Dm
A64: MLA Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u32">vmla_u32</a></p>
<h2 id="vmla_u8">vmla_u8</h2>
<p><code>vmla_u8</code></p>
<p>uint8x8_t vmla_u8 (uint8x8_t a, uint8x8_t b, uint8x8_t c)
A32: VMLA.I8 Dd, Dn, Dm
A64: MLA Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u8">vmla_u8</a></p>
<h2 id="vmlal_high_lane_s16">vmlal_high_lane_s16</h2>
<p><code>vmlal_high_lane_s16</code></p>
<p>int32x4_t vmlal_high_lane_s16 (int32x4_t a, int16x8_t b, int16x4_t v, const int lane)
A32: VMLAL.S16 Qd, Dn+1, Dm[lane]
A64: SMLAL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_s16">vmlal_high_lane_s16</a></p>
<h2 id="vmlal_high_lane_s32">vmlal_high_lane_s32</h2>
<p><code>vmlal_high_lane_s32</code></p>
<p>int64x2_t vmlal_high_lane_s32 (int64x2_t a, int32x4_t b, int32x2_t v, const int lane)
A32: VMLAL.S32 Qd, Dn+1, Dm[lane]
A64: SMLAL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_s32">vmlal_high_lane_s32</a></p>
<h2 id="vmlal_high_lane_u16">vmlal_high_lane_u16</h2>
<p><code>vmlal_high_lane_u16</code></p>
<p>uint32x4_t vmlal_high_lane_u16 (uint32x4_t a, uint16x8_t b, uint16x4_t v, const int lane)
A32: VMLAL.U16 Qd, Dn+1, Dm[lane]
A64: UMLAL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_u16">vmlal_high_lane_u16</a></p>
<h2 id="vmlal_high_lane_u32">vmlal_high_lane_u32</h2>
<p><code>vmlal_high_lane_u32</code></p>
<p>uint64x2_t vmlal_high_lane_u32 (uint64x2_t a, uint32x4_t b, uint32x2_t v, const int lane)
A32: VMLAL.U32 Qd, Dn+1, Dm[lane]
A64: UMLAL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_u32">vmlal_high_lane_u32</a></p>
<h2 id="vmlal_high_laneq_s16">vmlal_high_laneq_s16</h2>
<p><code>vmlal_high_laneq_s16</code></p>
<p>int32x4_t vmlal_high_laneq_s16 (int32x4_t a, int16x8_t b, int16x8_t v, const int lane)
A32: VMLAL.S16 Qd, Dn+1, Dm[lane]
A64: SMLAL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_s16">vmlal_high_laneq_s16</a></p>
<h2 id="vmlal_high_laneq_s32">vmlal_high_laneq_s32</h2>
<p><code>vmlal_high_laneq_s32</code></p>
<p>int64x2_t vmlal_high_laneq_s32 (int64x2_t a, int32x4_t b, int32x4_t v, const int lane)
A32: VMLAL.S32 Qd, Dn+1, Dm[lane]
A64: SMLAL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_s32">vmlal_high_laneq_s32</a></p>
<h2 id="vmlal_high_laneq_u16">vmlal_high_laneq_u16</h2>
<p><code>vmlal_high_laneq_u16</code></p>
<p>uint32x4_t vmlal_high_laneq_u16 (uint32x4_t a, uint16x8_t b, uint16x8_t v, const int lane)
A32: VMLAL.U16 Qd, Dn+1, Dm[lane]
A64: UMLAL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_u16">vmlal_high_laneq_u16</a></p>
<h2 id="vmlal_high_laneq_u32">vmlal_high_laneq_u32</h2>
<p><code>vmlal_high_laneq_u32</code></p>
<p>uint64x2_t vmlal_high_laneq_u32 (uint64x2_t a, uint32x4_t b, uint32x4_t v, const int lane)
A32: VMLAL.U32 Qd, Dn+1, Dm[lane]
A64: UMLAL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_u32">vmlal_high_laneq_u32</a></p>
<h2 id="vmlal_high_s16">vmlal_high_s16</h2>
<p><code>vmlal_high_s16</code></p>
<p>int32x4_t vmlal_high_s16 (int32x4_t a, int16x8_t b, int16x8_t c)
A32: VMLAL.S16 Qd, Dn+1, Dm+1
A64: SMLAL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s16">vmlal_high_s16</a></p>
<h2 id="vmlal_high_s32">vmlal_high_s32</h2>
<p><code>vmlal_high_s32</code></p>
<p>int64x2_t vmlal_high_s32 (int64x2_t a, int32x4_t b, int32x4_t c)
A32: VMLAL.S32 Qd, Dn+1, Dm+1
A64: SMLAL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s32">vmlal_high_s32</a></p>
<h2 id="vmlal_high_s8">vmlal_high_s8</h2>
<p><code>vmlal_high_s8</code></p>
<p>int16x8_t vmlal_high_s8 (int16x8_t a, int8x16_t b, int8x16_t c)
A32: VMLAL.S8 Qd, Dn+1, Dm+1
A64: SMLAL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s8">vmlal_high_s8</a></p>
<h2 id="vmlal_high_u16">vmlal_high_u16</h2>
<p><code>vmlal_high_u16</code></p>
<p>uint32x4_t vmlal_high_u16 (uint32x4_t a, uint16x8_t b, uint16x8_t c)
A32: VMLAL.U16 Qd, Dn+1, Dm+1
A64: UMLAL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u16">vmlal_high_u16</a></p>
<h2 id="vmlal_high_u32">vmlal_high_u32</h2>
<p><code>vmlal_high_u32</code></p>
<p>uint64x2_t vmlal_high_u32 (uint64x2_t a, uint32x4_t b, uint32x4_t c)
A32: VMLAL.U32 Qd, Dn+1, Dm+1
A64: UMLAL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u32">vmlal_high_u32</a></p>
<h2 id="vmlal_high_u8">vmlal_high_u8</h2>
<p><code>vmlal_high_u8</code></p>
<p>uint16x8_t vmlal_high_u8 (uint16x8_t a, uint8x16_t b, uint8x16_t c)
A32: VMLAL.U8 Qd, Dn+1, Dm+1
A64: UMLAL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u8">vmlal_high_u8</a></p>
<h2 id="vmlal_lane_s16">vmlal_lane_s16</h2>
<p><code>vmlal_lane_s16</code></p>
<p>int32x4_t vmlal_lane_s16 (int32x4_t a, int16x4_t b, int16x4_t v, const int lane)
A32: VMLAL.S16 Qd, Dn, Dm[lane]
A64: SMLAL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_s16">vmlal_lane_s16</a></p>
<h2 id="vmlal_lane_s32">vmlal_lane_s32</h2>
<p><code>vmlal_lane_s32</code></p>
<p>int64x2_t vmlal_lane_s32 (int64x2_t a, int32x2_t b, int32x2_t v, const int lane)
A32: VMLAL.S32 Qd, Dn, Dm[lane]
A64: SMLAL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_s32">vmlal_lane_s32</a></p>
<h2 id="vmlal_lane_u16">vmlal_lane_u16</h2>
<p><code>vmlal_lane_u16</code></p>
<p>uint32x4_t vmlal_lane_u16 (uint32x4_t a, uint16x4_t b, uint16x4_t v, const int lane)
A32: VMLAL.U16 Qd, Dn, Dm[lane]
A64: UMLAL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_u16">vmlal_lane_u16</a></p>
<h2 id="vmlal_lane_u32">vmlal_lane_u32</h2>
<p><code>vmlal_lane_u32</code></p>
<p>uint64x2_t vmlal_lane_u32 (uint64x2_t a, uint32x2_t b, uint32x2_t v, const int lane)
A32: VMLAL.U32 Qd, Dn, Dm[lane]
A64: UMLAL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_u32">vmlal_lane_u32</a></p>
<h2 id="vmlal_laneq_s16">vmlal_laneq_s16</h2>
<p><code>vmlal_laneq_s16</code></p>
<p>int32x4_t vmlal_laneq_s16 (int32x4_t a, int16x4_t b, int16x8_t v, const int lane)
A32: VMLAL.S16 Qd, Dn, Dm[lane]
A64: SMLAL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_s16">vmlal_laneq_s16</a></p>
<h2 id="vmlal_laneq_s32">vmlal_laneq_s32</h2>
<p><code>vmlal_laneq_s32</code></p>
<p>int64x2_t vmlal_laneq_s32 (int64x2_t a, int32x2_t b, int32x4_t v, const int lane)
A32: VMLAL.S32 Qd, Dn, Dm[lane]
A64: SMLAL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_s32">vmlal_laneq_s32</a></p>
<h2 id="vmlal_laneq_u16">vmlal_laneq_u16</h2>
<p><code>vmlal_laneq_u16</code></p>
<p>uint32x4_t vmlal_laneq_u16 (uint32x4_t a, uint16x4_t b, uint16x8_t v, const int lane)
A32: VMLAL.U16 Qd, Dn, Dm[lane]
A64: UMLAL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_u16">vmlal_laneq_u16</a></p>
<h2 id="vmlal_laneq_u32">vmlal_laneq_u32</h2>
<p><code>vmlal_laneq_u32</code></p>
<p>uint64x2_t vmlal_laneq_u32 (uint64x2_t a, uint32x2_t b, uint32x4_t v, const int lane)
A32: VMLAL.U32 Qd, Dn, Dm[lane]
A64: UMLAL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_u32">vmlal_laneq_u32</a></p>
<h2 id="vmlal_s16">vmlal_s16</h2>
<p><code>vmlal_s16</code></p>
<p>int32x4_t vmlal_s16 (int32x4_t a, int16x4_t b, int16x4_t c)
A32: VMLAL.S16 Qd, Dn, Dm
A64: SMLAL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s16">vmlal_s16</a></p>
<h2 id="vmlal_s32">vmlal_s32</h2>
<p><code>vmlal_s32</code></p>
<p>int64x2_t vmlal_s32 (int64x2_t a, int32x2_t b, int32x2_t c)
A32: VMLAL.S32 Qd, Dn, Dm
A64: SMLAL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s32">vmlal_s32</a></p>
<h2 id="vmlal_s8">vmlal_s8</h2>
<p><code>vmlal_s8</code></p>
<p>int16x8_t vmlal_s8 (int16x8_t a, int8x8_t b, int8x8_t c)
A32: VMLAL.S8 Qd, Dn, Dm
A64: SMLAL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s8">vmlal_s8</a></p>
<h2 id="vmlal_u16">vmlal_u16</h2>
<p><code>vmlal_u16</code></p>
<p>uint32x4_t vmlal_u16 (uint32x4_t a, uint16x4_t b, uint16x4_t c)
A32: VMLAL.U16 Qd, Dn, Dm
A64: UMLAL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u16">vmlal_u16</a></p>
<h2 id="vmlal_u32">vmlal_u32</h2>
<p><code>vmlal_u32</code></p>
<p>uint64x2_t vmlal_u32 (uint64x2_t a, uint32x2_t b, uint32x2_t c)
A32: VMLAL.U32 Qd, Dn, Dm
A64: UMLAL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u32">vmlal_u32</a></p>
<h2 id="vmlal_u8">vmlal_u8</h2>
<p><code>vmlal_u8</code></p>
<p>uint16x8_t vmlal_u8 (uint16x8_t a, uint8x8_t b, uint8x8_t c)
A32: VMLAL.U8 Qd, Dn, Dm
A64: UMLAL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u8">vmlal_u8</a></p>
<h2 id="vmlaq_lane_s16">vmlaq_lane_s16</h2>
<p><code>vmlaq_lane_s16</code></p>
<p>int16x8_t vmlaq_lane_s16 (int16x8_t a, int16x8_t b, int16x4_t v, const int lane)
A32: VMLA.I16 Qd, Qn, Dm[lane]
A64: MLA Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_s16">vmlaq_lane_s16</a></p>
<h2 id="vmlaq_lane_s32">vmlaq_lane_s32</h2>
<p><code>vmlaq_lane_s32</code></p>
<p>int32x4_t vmlaq_lane_s32 (int32x4_t a, int32x4_t b, int32x2_t v, const int lane)
A32: VMLA.I32 Qd, Qn, Dm[lane]
A64: MLA Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_s32">vmlaq_lane_s32</a></p>
<h2 id="vmlaq_lane_u16">vmlaq_lane_u16</h2>
<p><code>vmlaq_lane_u16</code></p>
<p>uint16x8_t vmlaq_lane_u16 (uint16x8_t a, uint16x8_t b, uint16x4_t v, const int lane)
A32: VMLA.I16 Qd, Qn, Dm[lane]
A64: MLA Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_u16">vmlaq_lane_u16</a></p>
<h2 id="vmlaq_lane_u32">vmlaq_lane_u32</h2>
<p><code>vmlaq_lane_u32</code></p>
<p>uint32x4_t vmlaq_lane_u32 (uint32x4_t a, uint32x4_t b, uint32x2_t v, const int lane)
A32: VMLA.I32 Qd, Qn, Dm[lane]
A64: MLA Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_u32">vmlaq_lane_u32</a></p>
<h2 id="vmlaq_laneq_s16">vmlaq_laneq_s16</h2>
<p><code>vmlaq_laneq_s16</code></p>
<p>int16x8_t vmlaq_laneq_s16 (int16x8_t a, int16x8_t b, int16x8_t v, const int lane)
A32: VMLA.I16 Qd, Qn, Dm[lane]
A64: MLA Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_s16">vmlaq_laneq_s16</a></p>
<h2 id="vmlaq_laneq_s32">vmlaq_laneq_s32</h2>
<p><code>vmlaq_laneq_s32</code></p>
<p>int32x4_t vmlaq_laneq_s32 (int32x4_t a, int32x4_t b, int32x4_t v, const int lane)
A32: VMLA.I32 Qd, Qn, Dm[lane]
A64: MLA Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_s32">vmlaq_laneq_s32</a></p>
<h2 id="vmlaq_laneq_u16">vmlaq_laneq_u16</h2>
<p><code>vmlaq_laneq_u16</code></p>
<p>uint16x8_t vmlaq_laneq_u16 (uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)
A32: VMLA.I16 Qd, Qn, Dm[lane]
A64: MLA Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_u16">vmlaq_laneq_u16</a></p>
<h2 id="vmlaq_laneq_u32">vmlaq_laneq_u32</h2>
<p><code>vmlaq_laneq_u32</code></p>
<p>uint32x4_t vmlaq_laneq_u32 (uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)
A32: VMLA.I32 Qd, Qn, Dm[lane]
A64: MLA Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_u32">vmlaq_laneq_u32</a></p>
<h2 id="vmlaq_n_s16">vmlaq_n_s16</h2>
<p><code>vmlaq_n_s16</code></p>
<p>int16x8_t vmlaq_n_s16 (int16x8_t a, int16x8_t b, int16_t c)
A32: VMLA.I16 Qd, Qn, Dm[0]
A64: MLA Vd.8H, Vn.8H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_s16">vmlaq_n_s16</a></p>
<h2 id="vmlaq_n_s32">vmlaq_n_s32</h2>
<p><code>vmlaq_n_s32</code></p>
<p>int32x4_t vmlaq_n_s32 (int32x4_t a, int32x4_t b, int32_t c)
A32: VMLA.I32 Qd, Qn, Dm[0]
A64: MLA Vd.4S, Vn.4S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_s32">vmlaq_n_s32</a></p>
<h2 id="vmlaq_n_u16">vmlaq_n_u16</h2>
<p><code>vmlaq_n_u16</code></p>
<p>uint16x8_t vmlaq_n_u16 (uint16x8_t a, uint16x8_t b, uint16_t c)
A32: VMLA.I16 Qd, Qn, Dm[0]
A64: MLA Vd.8H, Vn.8H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_u16">vmlaq_n_u16</a></p>
<h2 id="vmlaq_n_u32">vmlaq_n_u32</h2>
<p><code>vmlaq_n_u32</code></p>
<p>uint32x4_t vmlaq_n_u32 (uint32x4_t a, uint32x4_t b, uint32_t c)
A32: VMLA.I32 Qd, Qn, Dm[0]
A64: MLA Vd.4S, Vn.4S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_u32">vmlaq_n_u32</a></p>
<h2 id="vmlaq_s16">vmlaq_s16</h2>
<p><code>vmlaq_s16</code></p>
<p>int16x8_t vmlaq_s16 (int16x8_t a, int16x8_t b, int16x8_t c)
A32: VMLA.I16 Qd, Qn, Qm
A64: MLA Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s16">vmlaq_s16</a></p>
<h2 id="vmlaq_s32">vmlaq_s32</h2>
<p><code>vmlaq_s32</code></p>
<p>int32x4_t vmlaq_s32 (int32x4_t a, int32x4_t b, int32x4_t c)
A32: VMLA.I32 Qd, Qn, Qm
A64: MLA Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s32">vmlaq_s32</a></p>
<h2 id="vmlaq_s8">vmlaq_s8</h2>
<p><code>vmlaq_s8</code></p>
<p>int8x16_t vmlaq_s8 (int8x16_t a, int8x16_t b, int8x16_t c)
A32: VMLA.I8 Qd, Qn, Qm
A64: MLA Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s8">vmlaq_s8</a></p>
<h2 id="vmlaq_u16">vmlaq_u16</h2>
<p><code>vmlaq_u16</code></p>
<p>uint16x8_t vmlaq_u16 (uint16x8_t a, uint16x8_t b, uint16x8_t c)
A32: VMLA.I16 Qd, Qn, Qm
A64: MLA Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u16">vmlaq_u16</a></p>
<h2 id="vmlaq_u32">vmlaq_u32</h2>
<p><code>vmlaq_u32</code></p>
<p>uint32x4_t vmlaq_u32 (uint32x4_t a, uint32x4_t b, uint32x4_t c)
A32: VMLA.I32 Qd, Qn, Qm
A64: MLA Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u32">vmlaq_u32</a></p>
<h2 id="vmlaq_u8">vmlaq_u8</h2>
<p><code>vmlaq_u8</code></p>
<p>uint8x16_t vmlaq_u8 (uint8x16_t a, uint8x16_t b, uint8x16_t c)
A32: VMLA.I8 Qd, Qn, Qm
A64: MLA Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u8">vmlaq_u8</a></p>
<h2 id="vmls_lane_s16">vmls_lane_s16</h2>
<p><code>vmls_lane_s16</code></p>
<p>int16x4_t vmls_lane_s16 (int16x4_t a, int16x4_t b, int16x4_t v, const int lane)
A32: VMLS.I16 Dd, Dn, Dm[lane]
A64: MLS Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_s16">vmls_lane_s16</a></p>
<h2 id="vmls_lane_s32">vmls_lane_s32</h2>
<p><code>vmls_lane_s32</code></p>
<p>int32x2_t vmls_lane_s32 (int32x2_t a, int32x2_t b, int32x2_t v, const int lane)
A32: VMLS.I32 Dd, Dn, Dm[lane]
A64: MLS Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_s32">vmls_lane_s32</a></p>
<h2 id="vmls_lane_u16">vmls_lane_u16</h2>
<p><code>vmls_lane_u16</code></p>
<p>uint16x4_t vmls_lane_u16 (uint16x4_t a, uint16x4_t b, uint16x4_t v, const int lane)
A32: VMLS.I16 Dd, Dn, Dm[lane]
A64: MLS Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_u16">vmls_lane_u16</a></p>
<h2 id="vmls_lane_u32">vmls_lane_u32</h2>
<p><code>vmls_lane_u32</code></p>
<p>uint32x2_t vmls_lane_u32 (uint32x2_t a, uint32x2_t b, uint32x2_t v, const int lane)
A32: VMLS.I32 Dd, Dn, Dm[lane]
A64: MLS Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_u32">vmls_lane_u32</a></p>
<h2 id="vmls_laneq_s16">vmls_laneq_s16</h2>
<p><code>vmls_laneq_s16</code></p>
<p>int16x4_t vmls_laneq_s16 (int16x4_t a, int16x4_t b, int16x8_t v, const int lane)
A32: VMLS.I16 Dd, Dn, Dm[lane]
A64: MLS Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_s16">vmls_laneq_s16</a></p>
<h2 id="vmls_laneq_s32">vmls_laneq_s32</h2>
<p><code>vmls_laneq_s32</code></p>
<p>int32x2_t vmls_laneq_s32 (int32x2_t a, int32x2_t b, int32x4_t v, const int lane)
A32: VMLS.I32 Dd, Dn, Dm[lane]
A64: MLS Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_s32">vmls_laneq_s32</a></p>
<h2 id="vmls_laneq_u16">vmls_laneq_u16</h2>
<p><code>vmls_laneq_u16</code></p>
<p>uint16x4_t vmls_laneq_u16 (uint16x4_t a, uint16x4_t b, uint16x8_t v, const int lane)
A32: VMLS.I16 Dd, Dn, Dm[lane]
A64: MLS Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_u16">vmls_laneq_u16</a></p>
<h2 id="vmls_laneq_u32">vmls_laneq_u32</h2>
<p><code>vmls_laneq_u32</code></p>
<p>uint32x2_t vmls_laneq_u32 (uint32x2_t a, uint32x2_t b, uint32x4_t v, const int lane)
A32: VMLS.I32 Dd, Dn, Dm[lane]
A64: MLS Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_u32">vmls_laneq_u32</a></p>
<h2 id="vmls_n_s16">vmls_n_s16</h2>
<p><code>vmls_n_s16</code></p>
<p>int16x4_t vmls_n_s16 (int16x4_t a, int16x4_t b, int16_t c)
A32: VMLS.I16 Dd, Dn, Dm[0]
A64: MLS Vd.4H, Vn.4H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_s16">vmls_n_s16</a></p>
<h2 id="vmls_n_s32">vmls_n_s32</h2>
<p><code>vmls_n_s32</code></p>
<p>int32x2_t vmls_n_s32 (int32x2_t a, int32x2_t b, int32_t c)
A32: VMLS.I32 Dd, Dn, Dm[0]
A64: MLS Vd.2S, Vn.2S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_s32">vmls_n_s32</a></p>
<h2 id="vmls_n_u16">vmls_n_u16</h2>
<p><code>vmls_n_u16</code></p>
<p>uint16x4_t vmls_n_u16 (uint16x4_t a, uint16x4_t b, uint16_t c)
A32: VMLS.I16 Dd, Dn, Dm[0]
A64: MLS Vd.4H, Vn.4H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_u16">vmls_n_u16</a></p>
<h2 id="vmls_n_u32">vmls_n_u32</h2>
<p><code>vmls_n_u32</code></p>
<p>uint32x2_t vmls_n_u32 (uint32x2_t a, uint32x2_t b, uint32_t c)
A32: VMLS.I32 Dd, Dn, Dm[0]
A64: MLS Vd.2S, Vn.2S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_u32">vmls_n_u32</a></p>
<h2 id="vmls_s16">vmls_s16</h2>
<p><code>vmls_s16</code></p>
<p>int16x4_t vmls_s16 (int16x4_t a, int16x4_t b, int16x4_t c)
A32: VMLS.I16 Dd, Dn, Dm
A64: MLS Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s16">vmls_s16</a></p>
<h2 id="vmls_s32">vmls_s32</h2>
<p><code>vmls_s32</code></p>
<p>int32x2_t vmls_s32 (int32x2_t a, int32x2_t b, int32x2_t c)
A32: VMLS.I32 Dd, Dn, Dm
A64: MLS Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s32">vmls_s32</a></p>
<h2 id="vmls_s8">vmls_s8</h2>
<p><code>vmls_s8</code></p>
<p>int8x8_t vmls_s8 (int8x8_t a, int8x8_t b, int8x8_t c)
A32: VMLS.I8 Dd, Dn, Dm
A64: MLS Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s8">vmls_s8</a></p>
<h2 id="vmls_u16">vmls_u16</h2>
<p><code>vmls_u16</code></p>
<p>uint16x4_t vmls_u16 (uint16x4_t a, uint16x4_t b, uint16x4_t c)
A32: VMLS.I16 Dd, Dn, Dm
A64: MLS Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u16">vmls_u16</a></p>
<h2 id="vmls_u32">vmls_u32</h2>
<p><code>vmls_u32</code></p>
<p>uint32x2_t vmls_u32 (uint32x2_t a, uint32x2_t b, uint32x2_t c)
A32: VMLS.I32 Dd, Dn, Dm
A64: MLS Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u32">vmls_u32</a></p>
<h2 id="vmls_u8">vmls_u8</h2>
<p><code>vmls_u8</code></p>
<p>uint8x8_t vmls_u8 (uint8x8_t a, uint8x8_t b, uint8x8_t c)
A32: VMLS.I8 Dd, Dn, Dm
A64: MLS Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u8">vmls_u8</a></p>
<h2 id="vmlsl_high_lane_s16">vmlsl_high_lane_s16</h2>
<p><code>vmlsl_high_lane_s16</code></p>
<p>int32x4_t vmlsl_high_lane_s16 (int32x4_t a, int16x8_t b, int16x4_t v, const int lane)
A32: VMLSL.S16 Qd, Dn+1, Dm[lane]
A64: SMLSL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_s16">vmlsl_high_lane_s16</a></p>
<h2 id="vmlsl_high_lane_s32">vmlsl_high_lane_s32</h2>
<p><code>vmlsl_high_lane_s32</code></p>
<p>int64x2_t vmlsl_high_lane_s32 (int64x2_t a, int32x4_t b, int32x2_t v, const int lane)
A32: VMLSL.S32 Qd, Dn+1, Dm[lane]
A64: SMLSL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_s32">vmlsl_high_lane_s32</a></p>
<h2 id="vmlsl_high_lane_u16">vmlsl_high_lane_u16</h2>
<p><code>vmlsl_high_lane_u16</code></p>
<p>uint32x4_t vmlsl_high_lane_u16 (uint32x4_t a, uint16x8_t b, uint16x4_t v, const int lane)
A32: VMLSL.U16 Qd, Dn+1, Dm[lane]
A64: UMLSL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_u16">vmlsl_high_lane_u16</a></p>
<h2 id="vmlsl_high_lane_u32">vmlsl_high_lane_u32</h2>
<p><code>vmlsl_high_lane_u32</code></p>
<p>uint64x2_t vmlsl_high_lane_u32 (uint64x2_t a, uint32x4_t b, uint32x2_t v, const int lane)
A32: VMLSL.U32 Qd, Dn+1, Dm[lane]
A64: UMLSL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_u32">vmlsl_high_lane_u32</a></p>
<h2 id="vmlsl_high_laneq_s16">vmlsl_high_laneq_s16</h2>
<p><code>vmlsl_high_laneq_s16</code></p>
<p>int32x4_t vmlsl_high_laneq_s16 (int32x4_t a, int16x8_t b, int16x8_t v, const int lane)
A32: VMLSL.S16 Qd, Dn+1, Dm[lane]
A64: SMLSL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_s16">vmlsl_high_laneq_s16</a></p>
<h2 id="vmlsl_high_laneq_s32">vmlsl_high_laneq_s32</h2>
<p><code>vmlsl_high_laneq_s32</code></p>
<p>int64x2_t vmlsl_high_laneq_s32 (int64x2_t a, int32x4_t b, int32x4_t v, const int lane)
A32: VMLSL.S32 Qd, Dn+1, Dm[lane]
A64: SMLSL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_s32">vmlsl_high_laneq_s32</a></p>
<h2 id="vmlsl_high_laneq_u16">vmlsl_high_laneq_u16</h2>
<p><code>vmlsl_high_laneq_u16</code></p>
<p>uint32x4_t vmlsl_high_laneq_u16 (uint32x4_t a, uint16x8_t b, uint16x8_t v, const int lane)
A32: VMLSL.U16 Qd, Dn+1, Dm[lane]
A64: UMLSL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_u16">vmlsl_high_laneq_u16</a></p>
<h2 id="vmlsl_high_laneq_u32">vmlsl_high_laneq_u32</h2>
<p><code>vmlsl_high_laneq_u32</code></p>
<p>uint64x2_t vmlsl_high_laneq_u32 (uint64x2_t a, uint32x4_t b, uint32x4_t v, const int lane)
A32: VMLSL.U32 Qd, Dn+1, Dm[lane]
A64: UMLSL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_u32">vmlsl_high_laneq_u32</a></p>
<h2 id="vmlsl_high_s16">vmlsl_high_s16</h2>
<p><code>vmlsl_high_s16</code></p>
<p>int32x4_t vmlsl_high_s16 (int32x4_t a, int16x8_t b, int16x8_t c)
A32: VMLSL.S16 Qd, Dn+1, Dm+1
A64: SMLSL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s16">vmlsl_high_s16</a></p>
<h2 id="vmlsl_high_s32">vmlsl_high_s32</h2>
<p><code>vmlsl_high_s32</code></p>
<p>int64x2_t vmlsl_high_s32 (int64x2_t a, int32x4_t b, int32x4_t c)
A32: VMLSL.S32 Qd, Dn+1, Dm+1
A64: SMLSL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s32">vmlsl_high_s32</a></p>
<h2 id="vmlsl_high_s8">vmlsl_high_s8</h2>
<p><code>vmlsl_high_s8</code></p>
<p>int16x8_t vmlsl_high_s8 (int16x8_t a, int8x16_t b, int8x16_t c)
A32: VMLSL.S8 Qd, Dn+1, Dm+1
A64: SMLSL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s8">vmlsl_high_s8</a></p>
<h2 id="vmlsl_high_u16">vmlsl_high_u16</h2>
<p><code>vmlsl_high_u16</code></p>
<p>uint32x4_t vmlsl_high_u16 (uint32x4_t a, uint16x8_t b, uint16x8_t c)
A32: VMLSL.U16 Qd, Dn+1, Dm+1
A64: UMLSL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u16">vmlsl_high_u16</a></p>
<h2 id="vmlsl_high_u32">vmlsl_high_u32</h2>
<p><code>vmlsl_high_u32</code></p>
<p>uint64x2_t vmlsl_high_u32 (uint64x2_t a, uint32x4_t b, uint32x4_t c)
A32: VMLSL.U32 Qd, Dn+1, Dm+1
A64: UMLSL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u32">vmlsl_high_u32</a></p>
<h2 id="vmlsl_high_u8">vmlsl_high_u8</h2>
<p><code>vmlsl_high_u8</code></p>
<p>uint16x8_t vmlsl_high_u8 (uint16x8_t a, uint8x16_t b, uint8x16_t c)
A32: VMLSL.U8 Qd, Dn+1, Dm+1
A64: UMLSL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u8">vmlsl_high_u8</a></p>
<h2 id="vmlsl_lane_s16">vmlsl_lane_s16</h2>
<p><code>vmlsl_lane_s16</code></p>
<p>int32x4_t vmlsl_lane_s16 (int32x4_t a, int16x4_t b, int16x4_t v, const int lane)
A32: VMLSL.S16 Qd, Dn, Dm[lane]
A64: SMLSL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_s16">vmlsl_lane_s16</a></p>
<h2 id="vmlsl_lane_s32">vmlsl_lane_s32</h2>
<p><code>vmlsl_lane_s32</code></p>
<p>int64x2_t vmlsl_lane_s32 (int64x2_t a, int32x2_t b, int32x2_t v, const int lane)
A32: VMLSL.S32 Qd, Dn, Dm[lane]
A64: SMLSL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_s32">vmlsl_lane_s32</a></p>
<h2 id="vmlsl_lane_u16">vmlsl_lane_u16</h2>
<p><code>vmlsl_lane_u16</code></p>
<p>uint32x4_t vmlsl_lane_u16 (uint32x4_t a, uint16x4_t b, uint16x4_t v, const int lane)
A32: VMLSL.U16 Qd, Dn, Dm[lane]
A64: UMLSL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_u16">vmlsl_lane_u16</a></p>
<h2 id="vmlsl_lane_u32">vmlsl_lane_u32</h2>
<p><code>vmlsl_lane_u32</code></p>
<p>uint64x2_t vmlsl_lane_u32 (uint64x2_t a, uint32x2_t b, uint32x2_t v, const int lane)
A32: VMLSL.U32 Qd, Dn, Dm[lane]
A64: UMLSL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_u32">vmlsl_lane_u32</a></p>
<h2 id="vmlsl_laneq_s16">vmlsl_laneq_s16</h2>
<p><code>vmlsl_laneq_s16</code></p>
<p>int32x4_t vmlsl_laneq_s16 (int32x4_t a, int16x4_t b, int16x8_t v, const int lane)
A32: VMLSL.S16 Qd, Dn, Dm[lane]
A64: SMLSL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_s16">vmlsl_laneq_s16</a></p>
<h2 id="vmlsl_laneq_s32">vmlsl_laneq_s32</h2>
<p><code>vmlsl_laneq_s32</code></p>
<p>int64x2_t vmlsl_laneq_s32 (int64x2_t a, int32x2_t b, int32x4_t v, const int lane)
A32: VMLSL.S32 Qd, Dn, Dm[lane]
A64: SMLSL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_s32">vmlsl_laneq_s32</a></p>
<h2 id="vmlsl_laneq_u16">vmlsl_laneq_u16</h2>
<p><code>vmlsl_laneq_u16</code></p>
<p>uint32x4_t vmlsl_laneq_u16 (uint32x4_t a, uint16x4_t b, uint16x8_t v, const int lane)
A32: VMLSL.U16 Qd, Dn, Dm[lane]
A64: UMLSL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_u16">vmlsl_laneq_u16</a></p>
<h2 id="vmlsl_laneq_u32">vmlsl_laneq_u32</h2>
<p><code>vmlsl_laneq_u32</code></p>
<p>uint64x2_t vmlsl_laneq_u32 (uint64x2_t a, uint32x2_t b, uint32x4_t v, const int lane)
A32: VMLSL.U32 Qd, Dn, Dm[lane]
A64: UMLSL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_u32">vmlsl_laneq_u32</a></p>
<h2 id="vmlsl_s16">vmlsl_s16</h2>
<p><code>vmlsl_s16</code></p>
<p>int32x4_t vmlsl_s16 (int32x4_t a, int16x4_t b, int16x4_t c)
A32: VMLSL.S16 Qd, Dn, Dm
A64: SMLSL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s16">vmlsl_s16</a></p>
<h2 id="vmlsl_s32">vmlsl_s32</h2>
<p><code>vmlsl_s32</code></p>
<p>int64x2_t vmlsl_s32 (int64x2_t a, int32x2_t b, int32x2_t c)
A32: VMLSL.S32 Qd, Dn, Dm
A64: SMLSL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s32">vmlsl_s32</a></p>
<h2 id="vmlsl_s8">vmlsl_s8</h2>
<p><code>vmlsl_s8</code></p>
<p>int16x8_t vmlsl_s8 (int16x8_t a, int8x8_t b, int8x8_t c)
A32: VMLSL.S8 Qd, Dn, Dm
A64: SMLSL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s8">vmlsl_s8</a></p>
<h2 id="vmlsl_u16">vmlsl_u16</h2>
<p><code>vmlsl_u16</code></p>
<p>uint32x4_t vmlsl_u16 (uint32x4_t a, uint16x4_t b, uint16x4_t c)
A32: VMLSL.U16 Qd, Dn, Dm
A64: UMLSL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u16">vmlsl_u16</a></p>
<h2 id="vmlsl_u32">vmlsl_u32</h2>
<p><code>vmlsl_u32</code></p>
<p>uint64x2_t vmlsl_u32 (uint64x2_t a, uint32x2_t b, uint32x2_t c)
A32: VMLSL.U32 Qd, Dn, Dm
A64: UMLSL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u32">vmlsl_u32</a></p>
<h2 id="vmlsl_u8">vmlsl_u8</h2>
<p><code>vmlsl_u8</code></p>
<p>uint16x8_t vmlsl_u8 (uint16x8_t a, uint8x8_t b, uint8x8_t c)
A32: VMLSL.U8 Qd, Dn, Dm
A64: UMLSL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u8">vmlsl_u8</a></p>
<h2 id="vmlsq_lane_s16">vmlsq_lane_s16</h2>
<p><code>vmlsq_lane_s16</code></p>
<p>int16x8_t vmlsq_lane_s16 (int16x8_t a, int16x8_t b, int16x4_t v, const int lane)
A32: VMLS.I16 Qd, Qn, Dm[lane]
A64: MLS Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_s16">vmlsq_lane_s16</a></p>
<h2 id="vmlsq_lane_s32">vmlsq_lane_s32</h2>
<p><code>vmlsq_lane_s32</code></p>
<p>int32x4_t vmlsq_lane_s32 (int32x4_t a, int32x4_t b, int32x2_t v, const int lane)
A32: VMLS.I32 Qd, Qn, Dm[lane]
A64: MLS Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_s32">vmlsq_lane_s32</a></p>
<h2 id="vmlsq_lane_u16">vmlsq_lane_u16</h2>
<p><code>vmlsq_lane_u16</code></p>
<p>uint16x8_t vmlsq_lane_u16 (uint16x8_t a, uint16x8_t b, uint16x4_t v, const int lane)
A32: VMLS.I16 Qd, Qn, Dm[lane]
A64: MLS Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_u16">vmlsq_lane_u16</a></p>
<h2 id="vmlsq_lane_u32">vmlsq_lane_u32</h2>
<p><code>vmlsq_lane_u32</code></p>
<p>uint32x4_t vmlsq_lane_u32 (uint32x4_t a, uint32x4_t b, uint32x2_t v, const int lane)
A32: VMLS.I32 Qd, Qn, Dm[lane]
A64: MLS Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_u32">vmlsq_lane_u32</a></p>
<h2 id="vmlsq_laneq_s16">vmlsq_laneq_s16</h2>
<p><code>vmlsq_laneq_s16</code></p>
<p>int16x8_t vmlsq_laneq_s16 (int16x8_t a, int16x8_t b, int16x8_t v, const int lane)
A32: VMLS.I16 Qd, Qn, Dm[lane]
A64: MLS Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_s16">vmlsq_laneq_s16</a></p>
<h2 id="vmlsq_laneq_s32">vmlsq_laneq_s32</h2>
<p><code>vmlsq_laneq_s32</code></p>
<p>int32x4_t vmlsq_laneq_s32 (int32x4_t a, int32x4_t b, int32x4_t v, const int lane)
A32: VMLS.I32 Qd, Qn, Dm[lane]
A64: MLS Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_s32">vmlsq_laneq_s32</a></p>
<h2 id="vmlsq_laneq_u16">vmlsq_laneq_u16</h2>
<p><code>vmlsq_laneq_u16</code></p>
<p>uint16x8_t vmlsq_laneq_u16 (uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)
A32: VMLS.I16 Qd, Qn, Dm[lane]
A64: MLS Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_u16">vmlsq_laneq_u16</a></p>
<h2 id="vmlsq_laneq_u32">vmlsq_laneq_u32</h2>
<p><code>vmlsq_laneq_u32</code></p>
<p>uint32x4_t vmlsq_laneq_u32 (uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)
A32: VMLS.I32 Qd, Qn, Dm[lane]
A64: MLS Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_u32">vmlsq_laneq_u32</a></p>
<h2 id="vmlsq_n_s16">vmlsq_n_s16</h2>
<p><code>vmlsq_n_s16</code></p>
<p>int16x8_t vmlsq_n_s16 (int16x8_t a, int16x8_t b, int16_t c)
A32: VMLS.I16 Qd, Qn, Dm[0]
A64: MLS Vd.8H, Vn.8H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_s16">vmlsq_n_s16</a></p>
<h2 id="vmlsq_n_s32">vmlsq_n_s32</h2>
<p><code>vmlsq_n_s32</code></p>
<p>int32x4_t vmlsq_n_s32 (int32x4_t a, int32x4_t b, int32_t c)
A32: VMLS.I32 Qd, Qn, Dm[0]
A64: MLS Vd.4S, Vn.4S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_s32">vmlsq_n_s32</a></p>
<h2 id="vmlsq_n_u16">vmlsq_n_u16</h2>
<p><code>vmlsq_n_u16</code></p>
<p>uint16x8_t vmlsq_n_u16 (uint16x8_t a, uint16x8_t b, uint16_t c)
A32: VMLS.I16 Qd, Qn, Dm[0]
A64: MLS Vd.8H, Vn.8H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_u16">vmlsq_n_u16</a></p>
<h2 id="vmlsq_n_u32">vmlsq_n_u32</h2>
<p><code>vmlsq_n_u32</code></p>
<p>uint32x4_t vmlsq_n_u32 (uint32x4_t a, uint32x4_t b, uint32_t c)
A32: VMLS.I32 Qd, Qn, Dm[0]
A64: MLS Vd.4S, Vn.4S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_u32">vmlsq_n_u32</a></p>
<h2 id="vmlsq_s16">vmlsq_s16</h2>
<p><code>vmlsq_s16</code></p>
<p>int16x8_t vmlsq_s16 (int16x8_t a, int16x8_t b, int16x8_t c)
A32: VMLS.I16 Qd, Qn, Qm
A64: MLS Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s16">vmlsq_s16</a></p>
<h2 id="vmlsq_s32">vmlsq_s32</h2>
<p><code>vmlsq_s32</code></p>
<p>int32x4_t vmlsq_s32 (int32x4_t a, int32x4_t b, int32x4_t c)
A32: VMLS.I32 Qd, Qn, Qm
A64: MLS Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s32">vmlsq_s32</a></p>
<h2 id="vmlsq_s8">vmlsq_s8</h2>
<p><code>vmlsq_s8</code></p>
<p>int8x16_t vmlsq_s8 (int8x16_t a, int8x16_t b, int8x16_t c)
A32: VMLS.I8 Qd, Qn, Qm
A64: MLS Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s8">vmlsq_s8</a></p>
<h2 id="vmlsq_u16">vmlsq_u16</h2>
<p><code>vmlsq_u16</code></p>
<p>uint16x8_t vmlsq_u16 (uint16x8_t a, uint16x8_t b, uint16x8_t c)
A32: VMLS.I16 Qd, Qn, Qm
A64: MLS Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u16">vmlsq_u16</a></p>
<h2 id="vmlsq_u32">vmlsq_u32</h2>
<p><code>vmlsq_u32</code></p>
<p>uint32x4_t vmlsq_u32 (uint32x4_t a, uint32x4_t b, uint32x4_t c)
A32: VMLS.I32 Qd, Qn, Qm
A64: MLS Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u32">vmlsq_u32</a></p>
<h2 id="vmlsq_u8">vmlsq_u8</h2>
<p><code>vmlsq_u8</code></p>
<p>uint8x16_t vmlsq_u8 (uint8x16_t a, uint8x16_t b, uint8x16_t c)
A32: VMLS.I8 Qd, Qn, Qm
A64: MLS Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u8">vmlsq_u8</a></p>
<h2 id="vmovl_high_s16">vmovl_high_s16</h2>
<p><code>vmovl_high_s16</code></p>
<p>int32x4_t vmovl_high_s16 (int16x8_t a)
A32: VMOVL.S16 Qd, Dm+1
A64: SXTL2 Vd.4S, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s16">vmovl_high_s16</a></p>
<h2 id="vmovl_high_s32">vmovl_high_s32</h2>
<p><code>vmovl_high_s32</code></p>
<p>int64x2_t vmovl_high_s32 (int32x4_t a)
A32: VMOVL.S32 Qd, Dm+1
A64: SXTL2 Vd.2D, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s32">vmovl_high_s32</a></p>
<h2 id="vmovl_high_s8">vmovl_high_s8</h2>
<p><code>vmovl_high_s8</code></p>
<p>int16x8_t vmovl_high_s8 (int8x16_t a)
A32: VMOVL.S8 Qd, Dm+1
A64: SXTL2 Vd.8H, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s8">vmovl_high_s8</a></p>
<h2 id="vmovl_high_u16">vmovl_high_u16</h2>
<p><code>vmovl_high_u16</code></p>
<p>uint32x4_t vmovl_high_u16 (uint16x8_t a)
A32: VMOVL.U16 Qd, Dm+1
A64: UXTL2 Vd.4S, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u16">vmovl_high_u16</a></p>
<h2 id="vmovl_high_u32">vmovl_high_u32</h2>
<p><code>vmovl_high_u32</code></p>
<p>uint64x2_t vmovl_high_u32 (uint32x4_t a)
A32: VMOVL.U32 Qd, Dm+1
A64: UXTL2 Vd.2D, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u32">vmovl_high_u32</a></p>
<h2 id="vmovl_high_u8">vmovl_high_u8</h2>
<p><code>vmovl_high_u8</code></p>
<p>uint16x8_t vmovl_high_u8 (uint8x16_t a)
A32: VMOVL.U8 Qd, Dm+1
A64: UXTL2 Vd.8H, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u8">vmovl_high_u8</a></p>
<h2 id="vmovl_s16">vmovl_s16</h2>
<p><code>vmovl_s16</code></p>
<p>int32x4_t vmovl_s16 (int16x4_t a)
A32: VMOVL.S16 Qd, Dm
A64: SXTL Vd.4S, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s16">vmovl_s16</a></p>
<h2 id="vmovl_s32">vmovl_s32</h2>
<p><code>vmovl_s32</code></p>
<p>int64x2_t vmovl_s32 (int32x2_t a)
A32: VMOVL.S32 Qd, Dm
A64: SXTL Vd.2D, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s32">vmovl_s32</a></p>
<h2 id="vmovl_s8">vmovl_s8</h2>
<p><code>vmovl_s8</code></p>
<p>int16x8_t vmovl_s8 (int8x8_t a)
A32: VMOVL.S8 Qd, Dm
A64: SXTL Vd.8H, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s8">vmovl_s8</a></p>
<h2 id="vmovl_u16">vmovl_u16</h2>
<p><code>vmovl_u16</code></p>
<p>uint32x4_t vmovl_u16 (uint16x4_t a)
A32: VMOVL.U16 Qd, Dm
A64: UXTL Vd.4S, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u16">vmovl_u16</a></p>
<h2 id="vmovl_u32">vmovl_u32</h2>
<p><code>vmovl_u32</code></p>
<p>uint64x2_t vmovl_u32 (uint32x2_t a)
A32: VMOVL.U32 Qd, Dm
A64: UXTL Vd.2D, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u32">vmovl_u32</a></p>
<h2 id="vmovl_u8">vmovl_u8</h2>
<p><code>vmovl_u8</code></p>
<p>uint16x8_t vmovl_u8 (uint8x8_t a)
A32: VMOVL.U8 Qd, Dm
A64: UXTL Vd.8H, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u8">vmovl_u8</a></p>
<h2 id="vmovn_high_s16">vmovn_high_s16</h2>
<p><code>vmovn_high_s16</code></p>
<p>int8x16_t vmovn_high_s16 (int8x8_t r, int16x8_t a)
A32: VMOVN.I16 Dd+1, Qm
A64: XTN2 Vd.16B, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s16">vmovn_high_s16</a></p>
<h2 id="vmovn_high_s32">vmovn_high_s32</h2>
<p><code>vmovn_high_s32</code></p>
<p>int16x8_t vmovn_high_s32 (int16x4_t r, int32x4_t a)
A32: VMOVN.I32 Dd+1, Qm
A64: XTN2 Vd.8H, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s32">vmovn_high_s32</a></p>
<h2 id="vmovn_high_s64">vmovn_high_s64</h2>
<p><code>vmovn_high_s64</code></p>
<p>int32x4_t vmovn_high_s64 (int32x2_t r, int64x2_t a)
A32: VMOVN.I64 Dd+1, Qm
A64: XTN2 Vd.4S, Vn.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s64">vmovn_high_s64</a></p>
<h2 id="vmovn_high_u16">vmovn_high_u16</h2>
<p><code>vmovn_high_u16</code></p>
<p>uint8x16_t vmovn_high_u16 (uint8x8_t r, uint16x8_t a)
A32: VMOVN.I16 Dd+1, Qm
A64: XTN2 Vd.16B, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u16">vmovn_high_u16</a></p>
<h2 id="vmovn_high_u32">vmovn_high_u32</h2>
<p><code>vmovn_high_u32</code></p>
<p>uint16x8_t vmovn_high_u32 (uint16x4_t r, uint32x4_t a)
A32: VMOVN.I32 Dd+1, Qm
A64: XTN2 Vd.8H, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u32">vmovn_high_u32</a></p>
<h2 id="vmovn_high_u64">vmovn_high_u64</h2>
<p><code>vmovn_high_u64</code></p>
<p>uint32x4_t vmovn_high_u64 (uint32x2_t r, uint64x2_t a)
A32: VMOVN.I64 Dd+1, Qm
A64: XTN2 Vd.4S, Vn.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u64">vmovn_high_u64</a></p>
<h2 id="vmovn_s16">vmovn_s16</h2>
<p><code>vmovn_s16</code></p>
<p>int8x8_t vmovn_s16 (int16x8_t a)
A32: VMOVN.I16 Dd, Qm
A64: XTN Vd.8B, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s16">vmovn_s16</a></p>
<h2 id="vmovn_s32">vmovn_s32</h2>
<p><code>vmovn_s32</code></p>
<p>int16x4_t vmovn_s32 (int32x4_t a)
A32: VMOVN.I32 Dd, Qm
A64: XTN Vd.4H, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s32">vmovn_s32</a></p>
<h2 id="vmovn_s64">vmovn_s64</h2>
<p><code>vmovn_s64</code></p>
<p>int32x2_t vmovn_s64 (int64x2_t a)
A32: VMOVN.I64 Dd, Qm
A64: XTN Vd.2S, Vn.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s64">vmovn_s64</a></p>
<h2 id="vmovn_u16">vmovn_u16</h2>
<p><code>vmovn_u16</code></p>
<p>uint8x8_t vmovn_u16 (uint16x8_t a)
A32: VMOVN.I16 Dd, Qm
A64: XTN Vd.8B, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u16">vmovn_u16</a></p>
<h2 id="vmovn_u32">vmovn_u32</h2>
<p><code>vmovn_u32</code></p>
<p>uint16x4_t vmovn_u32 (uint32x4_t a)
A32: VMOVN.I32 Dd, Qm
A64: XTN Vd.4H, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u32">vmovn_u32</a></p>
<h2 id="vmovn_u64">vmovn_u64</h2>
<p><code>vmovn_u64</code></p>
<p>uint32x2_t vmovn_u64 (uint64x2_t a)
A32: VMOVN.I64 Dd, Qm
A64: XTN Vd.2S, Vn.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u64">vmovn_u64</a></p>
<h2 id="vmul_f32">vmul_f32</h2>
<p><code>vmul_f32</code></p>
<p>float32x2_t vmul_f32 (float32x2_t a, float32x2_t b)
A32: VMUL.F32 Dd, Dn, Dm
A64: FMUL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_f32">vmul_f32</a></p>
<h2 id="vmul_f64">vmul_f64</h2>
<p><code>vmul_f64</code></p>
<p>float64x1_t vmul_f64 (float64x1_t a, float64x1_t b)
A32: VMUL.F64 Dd, Dn, Dm
A64: FMUL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_f64">vmul_f64</a></p>
<h2 id="vmul_lane_f32">vmul_lane_f32</h2>
<p><code>vmul_lane_f32</code></p>
<p>float32x2_t vmul_lane_f32 (float32x2_t a, float32x2_t v, const int lane)
A32: VMUL.F32 Dd, Dn, Dm[lane]
A64: FMUL Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_f32">vmul_lane_f32</a></p>
<h2 id="vmul_lane_s16">vmul_lane_s16</h2>
<p><code>vmul_lane_s16</code></p>
<p>int16x4_t vmul_lane_s16 (int16x4_t a, int16x4_t v, const int lane)
A32: VMUL.I16 Dd, Dn, Dm[lane]
A64: MUL Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_s16">vmul_lane_s16</a></p>
<h2 id="vmul_lane_s32">vmul_lane_s32</h2>
<p><code>vmul_lane_s32</code></p>
<p>int32x2_t vmul_lane_s32 (int32x2_t a, int32x2_t v, const int lane)
A32: VMUL.I32 Dd, Dn, Dm[lane]
A64: MUL Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_s32">vmul_lane_s32</a></p>
<h2 id="vmul_lane_u16">vmul_lane_u16</h2>
<p><code>vmul_lane_u16</code></p>
<p>uint16x4_t vmul_lane_u16 (uint16x4_t a, uint16x4_t v, const int lane)
A32: VMUL.I16 Dd, Dn, Dm[lane]
A64: MUL Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_u16">vmul_lane_u16</a></p>
<h2 id="vmul_lane_u32">vmul_lane_u32</h2>
<p><code>vmul_lane_u32</code></p>
<p>uint32x2_t vmul_lane_u32 (uint32x2_t a, uint32x2_t v, const int lane)
A32: VMUL.I32 Dd, Dn, Dm[lane]
A64: MUL Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_u32">vmul_lane_u32</a></p>
<h2 id="vmul_laneq_f32">vmul_laneq_f32</h2>
<p><code>vmul_laneq_f32</code></p>
<p>float32x2_t vmul_laneq_f32 (float32x2_t a, float32x4_t v, const int lane)
A32: VMUL.F32 Dd, Dn, Dm[lane]
A64: FMUL Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_f32">vmul_laneq_f32</a></p>
<h2 id="vmul_laneq_s16">vmul_laneq_s16</h2>
<p><code>vmul_laneq_s16</code></p>
<p>int16x4_t vmul_laneq_s16 (int16x4_t a, int16x8_t v, const int lane)
A32: VMUL.I16 Dd, Dn, Dm[lane]
A64: MUL Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_s16">vmul_laneq_s16</a></p>
<h2 id="vmul_laneq_s32">vmul_laneq_s32</h2>
<p><code>vmul_laneq_s32</code></p>
<p>int32x2_t vmul_laneq_s32 (int32x2_t a, int32x4_t v, const int lane)
A32: VMUL.I32 Dd, Dn, Dm[lane]
A64: MUL Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_s32">vmul_laneq_s32</a></p>
<h2 id="vmul_laneq_u16">vmul_laneq_u16</h2>
<p><code>vmul_laneq_u16</code></p>
<p>uint16x4_t vmul_laneq_u16 (uint16x4_t a, uint16x8_t v, const int lane)
A32: VMUL.I16 Dd, Dn, Dm[lane]
A64: MUL Vd.4H, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_u16">vmul_laneq_u16</a></p>
<h2 id="vmul_laneq_u32">vmul_laneq_u32</h2>
<p><code>vmul_laneq_u32</code></p>
<p>uint32x2_t vmul_laneq_u32 (uint32x2_t a, uint32x4_t v, const int lane)
A32: VMUL.I32 Dd, Dn, Dm[lane]
A64: MUL Vd.2S, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_u32">vmul_laneq_u32</a></p>
<h2 id="vmul_n_f32">vmul_n_f32</h2>
<p><code>vmul_n_f32</code></p>
<p>float32x2_t vmul_n_f32 (float32x2_t a, float32_t b)
A32: VMUL.F32 Dd, Dn, Dm[0]
A64: FMUL Vd.2S, Vn.2S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_f32">vmul_n_f32</a></p>
<h2 id="vmul_n_s16">vmul_n_s16</h2>
<p><code>vmul_n_s16</code></p>
<p>int16x4_t vmul_n_s16 (int16x4_t a, int16_t b)
A32: VMUL.I16 Dd, Dn, Dm[0]
A64: MUL Vd.4H, Vn.4H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_s16">vmul_n_s16</a></p>
<h2 id="vmul_n_s32">vmul_n_s32</h2>
<p><code>vmul_n_s32</code></p>
<p>int32x2_t vmul_n_s32 (int32x2_t a, int32_t b)
A32: VMUL.I32 Dd, Dn, Dm[0]
A64: MUL Vd.2S, Vn.2S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_s32">vmul_n_s32</a></p>
<h2 id="vmul_n_u16">vmul_n_u16</h2>
<p><code>vmul_n_u16</code></p>
<p>uint16x4_t vmul_n_u16 (uint16x4_t a, uint16_t b)
A32: VMUL.I16 Dd, Dn, Dm[0]
A64: MUL Vd.4H, Vn.4H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_u16">vmul_n_u16</a></p>
<h2 id="vmul_n_u32">vmul_n_u32</h2>
<p><code>vmul_n_u32</code></p>
<p>uint32x2_t vmul_n_u32 (uint32x2_t a, uint32_t b)
A32: VMUL.I32 Dd, Dn, Dm[0]
A64: MUL Vd.2S, Vn.2S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_u32">vmul_n_u32</a></p>
<h2 id="vmul_p8">vmul_p8</h2>
<p><code>vmul_p8</code></p>
<p>poly8x8_t vmul_p8 (poly8x8_t a, poly8x8_t b)
A32: VMUL.P8 Dd, Dn, Dm
A64: PMUL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_p8">vmul_p8</a></p>
<h2 id="vmul_s16">vmul_s16</h2>
<p><code>vmul_s16</code></p>
<p>int16x4_t vmul_s16 (int16x4_t a, int16x4_t b)
A32: VMUL.I16 Dd, Dn, Dm
A64: MUL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s16">vmul_s16</a></p>
<h2 id="vmul_s32">vmul_s32</h2>
<p><code>vmul_s32</code></p>
<p>int32x2_t vmul_s32 (int32x2_t a, int32x2_t b)
A32: VMUL.I32 Dd, Dn, Dm
A64: MUL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s32">vmul_s32</a></p>
<h2 id="vmul_s8">vmul_s8</h2>
<p><code>vmul_s8</code></p>
<p>int8x8_t vmul_s8 (int8x8_t a, int8x8_t b)
A32: VMUL.I8 Dd, Dn, Dm
A64: MUL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s8">vmul_s8</a></p>
<h2 id="vmul_u16">vmul_u16</h2>
<p><code>vmul_u16</code></p>
<p>uint16x4_t vmul_u16 (uint16x4_t a, uint16x4_t b)
A32: VMUL.I16 Dd, Dn, Dm
A64: MUL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u16">vmul_u16</a></p>
<h2 id="vmul_u32">vmul_u32</h2>
<p><code>vmul_u32</code></p>
<p>uint32x2_t vmul_u32 (uint32x2_t a, uint32x2_t b)
A32: VMUL.I32 Dd, Dn, Dm
A64: MUL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u32">vmul_u32</a></p>
<h2 id="vmul_u8">vmul_u8</h2>
<p><code>vmul_u8</code></p>
<p>uint8x8_t vmul_u8 (uint8x8_t a, uint8x8_t b)
A32: VMUL.I8 Dd, Dn, Dm
A64: MUL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u8">vmul_u8</a></p>
<h2 id="vmull_high_lane_s16">vmull_high_lane_s16</h2>
<p><code>vmull_high_lane_s16</code></p>
<p>int32x4_t vmull_high_lane_s16 (int16x8_t a, int16x4_t v, const int lane)
A32: VMULL.S16 Qd, Dn+1, Dm[lane]
A64: SMULL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_s16">vmull_high_lane_s16</a></p>
<h2 id="vmull_high_lane_s32">vmull_high_lane_s32</h2>
<p><code>vmull_high_lane_s32</code></p>
<p>int64x2_t vmull_high_lane_s32 (int32x4_t a, int32x2_t v, const int lane)
A32: VMULL.S32 Qd, Dn+1, Dm[lane]
A64: SMULL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_s32">vmull_high_lane_s32</a></p>
<h2 id="vmull_high_lane_u16">vmull_high_lane_u16</h2>
<p><code>vmull_high_lane_u16</code></p>
<p>uint32x4_t vmull_high_lane_u16 (uint16x8_t a, uint16x4_t v, const int lane)
A32: VMULL.U16 Qd, Dn+1, Dm[lane]
A64: UMULL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_u16">vmull_high_lane_u16</a></p>
<h2 id="vmull_high_lane_u32">vmull_high_lane_u32</h2>
<p><code>vmull_high_lane_u32</code></p>
<p>uint64x2_t vmull_high_lane_u32 (uint32x4_t a, uint32x2_t v, const int lane)
A32: VMULL.U32 Qd, Dn+1, Dm[lane]
A64: UMULL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_u32">vmull_high_lane_u32</a></p>
<h2 id="vmull_high_laneq_s16">vmull_high_laneq_s16</h2>
<p><code>vmull_high_laneq_s16</code></p>
<p>int32x4_t vmull_high_laneq_s16 (int16x8_t a, int16x8_t v, const int lane)
A32: VMULL.S16 Qd, Dn+1, Dm[lane]
A64: SMULL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_s16">vmull_high_laneq_s16</a></p>
<h2 id="vmull_high_laneq_s32">vmull_high_laneq_s32</h2>
<p><code>vmull_high_laneq_s32</code></p>
<p>int64x2_t vmull_high_laneq_s32 (int32x4_t a, int32x4_t v, const int lane)
A32: VMULL.S32 Qd, Dn+1, Dm[lane]
A64: SMULL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_s32">vmull_high_laneq_s32</a></p>
<h2 id="vmull_high_laneq_u16">vmull_high_laneq_u16</h2>
<p><code>vmull_high_laneq_u16</code></p>
<p>uint32x4_t vmull_high_laneq_u16 (uint16x8_t a, uint16x8_t v, const int lane)
A32: VMULL.U16 Qd, Dn+1, Dm[lane]
A64: UMULL2 Vd.4S, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_u16">vmull_high_laneq_u16</a></p>
<h2 id="vmull_high_laneq_u32">vmull_high_laneq_u32</h2>
<p><code>vmull_high_laneq_u32</code></p>
<p>uint64x2_t vmull_high_laneq_u32 (uint32x4_t a, uint32x4_t v, const int lane)
A32: VMULL.U32 Qd, Dn+1, Dm[lane]
A64: UMULL2 Vd.2D, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_u32">vmull_high_laneq_u32</a></p>
<h2 id="vmull_high_p8">vmull_high_p8</h2>
<p><code>vmull_high_p8</code></p>
<p>poly16x8_t vmull_high_p8 (poly8x16_t a, poly8x16_t b)
A32: VMULL.P8 Qd, Dn+1, Dm+1
A64: PMULL2 Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_p8">vmull_high_p8</a></p>
<h2 id="vmull_high_s16">vmull_high_s16</h2>
<p><code>vmull_high_s16</code></p>
<p>int32x4_t vmull_high_s16 (int16x8_t a, int16x8_t b)
A32: VMULL.S16 Qd, Dn+1, Dm+1
A64: SMULL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s16">vmull_high_s16</a></p>
<h2 id="vmull_high_s32">vmull_high_s32</h2>
<p><code>vmull_high_s32</code></p>
<p>int64x2_t vmull_high_s32 (int32x4_t a, int32x4_t b)
A32: VMULL.S32 Qd, Dn+1, Dm+1
A64: SMULL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s32">vmull_high_s32</a></p>
<h2 id="vmull_high_s8">vmull_high_s8</h2>
<p><code>vmull_high_s8</code></p>
<p>int16x8_t vmull_high_s8 (int8x16_t a, int8x16_t b)
A32: VMULL.S8 Qd, Dn+1, Dm+1
A64: SMULL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s8">vmull_high_s8</a></p>
<h2 id="vmull_high_u16">vmull_high_u16</h2>
<p><code>vmull_high_u16</code></p>
<p>uint32x4_t vmull_high_u16 (uint16x8_t a, uint16x8_t b)
A32: VMULL.U16 Qd, Dn+1, Dm+1
A64: UMULL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u16">vmull_high_u16</a></p>
<h2 id="vmull_high_u32">vmull_high_u32</h2>
<p><code>vmull_high_u32</code></p>
<p>uint64x2_t vmull_high_u32 (uint32x4_t a, uint32x4_t b)
A32: VMULL.U32 Qd, Dn+1, Dm+1
A64: UMULL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u32">vmull_high_u32</a></p>
<h2 id="vmull_high_u8">vmull_high_u8</h2>
<p><code>vmull_high_u8</code></p>
<p>uint16x8_t vmull_high_u8 (uint8x16_t a, uint8x16_t b)
A32: VMULL.U8 Qd, Dn+1, Dm+1
A64: UMULL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u8">vmull_high_u8</a></p>
<h2 id="vmull_lane_s16">vmull_lane_s16</h2>
<p><code>vmull_lane_s16</code></p>
<p>int32x4_t vmull_lane_s16 (int16x4_t a, int16x4_t v, const int lane)
A32: VMULL.S16 Qd, Dn, Dm[lane]
A64: SMULL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_s16">vmull_lane_s16</a></p>
<h2 id="vmull_lane_s32">vmull_lane_s32</h2>
<p><code>vmull_lane_s32</code></p>
<p>int64x2_t vmull_lane_s32 (int32x2_t a, int32x2_t v, const int lane)
A32: VMULL.S32 Qd, Dn, Dm[lane]
A64: SMULL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_s32">vmull_lane_s32</a></p>
<h2 id="vmull_lane_u16">vmull_lane_u16</h2>
<p><code>vmull_lane_u16</code></p>
<p>uint32x4_t vmull_lane_u16 (uint16x4_t a, uint16x4_t v, const int lane)
A32: VMULL.U16 Qd, Dn, Dm[lane]
A64: UMULL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_u16">vmull_lane_u16</a></p>
<h2 id="vmull_lane_u32">vmull_lane_u32</h2>
<p><code>vmull_lane_u32</code></p>
<p>uint64x2_t vmull_lane_u32 (uint32x2_t a, uint32x2_t v, const int lane)
A32: VMULL.U32 Qd, Dn, Dm[lane]
A64: UMULL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_u32">vmull_lane_u32</a></p>
<h2 id="vmull_laneq_s16">vmull_laneq_s16</h2>
<p><code>vmull_laneq_s16</code></p>
<p>int32x4_t vmull_laneq_s16 (int16x4_t a, int16x8_t v, const int lane)
A32: VMULL.S16 Qd, Dn, Dm[lane]
A64: SMULL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_s16">vmull_laneq_s16</a></p>
<h2 id="vmull_laneq_s32">vmull_laneq_s32</h2>
<p><code>vmull_laneq_s32</code></p>
<p>int64x2_t vmull_laneq_s32 (int32x2_t a, int32x4_t v, const int lane)
A32: VMULL.S32 Qd, Dn, Dm[lane]
A64: SMULL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_s32">vmull_laneq_s32</a></p>
<h2 id="vmull_laneq_u16">vmull_laneq_u16</h2>
<p><code>vmull_laneq_u16</code></p>
<p>uint32x4_t vmull_laneq_u16 (uint16x4_t a, uint16x8_t v, const int lane)
A32: VMULL.U16 Qd, Dn, Dm[lane]
A64: UMULL Vd.4S, Vn.4H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_u16">vmull_laneq_u16</a></p>
<h2 id="vmull_laneq_u32">vmull_laneq_u32</h2>
<p><code>vmull_laneq_u32</code></p>
<p>uint64x2_t vmull_laneq_u32 (uint32x2_t a, uint32x4_t v, const int lane)
A32: VMULL.U32 Qd, Dn, Dm[lane]
A64: UMULL Vd.2D, Vn.2S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_u32">vmull_laneq_u32</a></p>
<h2 id="vmull_p8">vmull_p8</h2>
<p><code>vmull_p8</code></p>
<p>poly16x8_t vmull_p8 (poly8x8_t a, poly8x8_t b)
A32: VMULL.P8 Qd, Dn, Dm
A64: PMULL Vd.16B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_p8">vmull_p8</a></p>
<h2 id="vmull_s16">vmull_s16</h2>
<p><code>vmull_s16</code></p>
<p>int32x4_t vmull_s16 (int16x4_t a, int16x4_t b)
A32: VMULL.S16 Qd, Dn, Dm
A64: SMULL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s16">vmull_s16</a></p>
<h2 id="vmull_s32">vmull_s32</h2>
<p><code>vmull_s32</code></p>
<p>int64x2_t vmull_s32 (int32x2_t a, int32x2_t b)
A32: VMULL.S32 Qd, Dn, Dm
A64: SMULL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s32">vmull_s32</a></p>
<h2 id="vmull_s8">vmull_s8</h2>
<p><code>vmull_s8</code></p>
<p>int16x8_t vmull_s8 (int8x8_t a, int8x8_t b)
A32: VMULL.S8 Qd, Dn, Dm
A64: SMULL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s8">vmull_s8</a></p>
<h2 id="vmull_u16">vmull_u16</h2>
<p><code>vmull_u16</code></p>
<p>uint32x4_t vmull_u16 (uint16x4_t a, uint16x4_t b)
A32: VMULL.U16 Qd, Dn, Dm
A64: UMULL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u16">vmull_u16</a></p>
<h2 id="vmull_u32">vmull_u32</h2>
<p><code>vmull_u32</code></p>
<p>uint64x2_t vmull_u32 (uint32x2_t a, uint32x2_t b)
A32: VMULL.U32 Qd, Dn, Dm
A64: UMULL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u32">vmull_u32</a></p>
<h2 id="vmull_u8">vmull_u8</h2>
<p><code>vmull_u8</code></p>
<p>uint16x8_t vmull_u8 (uint8x8_t a, uint8x8_t b)
A32: VMULL.U8 Qd, Dn, Dm
A64: UMULL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u8">vmull_u8</a></p>
<h2 id="vmulq_f32">vmulq_f32</h2>
<p><code>vmulq_f32</code></p>
<p>float32x4_t vmulq_f32 (float32x4_t a, float32x4_t b)
A32: VMUL.F32 Qd, Qn, Qm
A64: FMUL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f32">vmulq_f32</a></p>
<h2 id="vmulq_lane_f32">vmulq_lane_f32</h2>
<p><code>vmulq_lane_f32</code></p>
<p>float32x4_t vmulq_lane_f32 (float32x4_t a, float32x2_t v, const int lane)
A32: VMUL.F32 Qd, Qn, Dm[lane]
A64: FMUL Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_f32">vmulq_lane_f32</a></p>
<h2 id="vmulq_lane_s16">vmulq_lane_s16</h2>
<p><code>vmulq_lane_s16</code></p>
<p>int16x8_t vmulq_lane_s16 (int16x8_t a, int16x4_t v, const int lane)
A32: VMUL.I16 Qd, Qn, Dm[lane]
A64: MUL Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_s16">vmulq_lane_s16</a></p>
<h2 id="vmulq_lane_s32">vmulq_lane_s32</h2>
<p><code>vmulq_lane_s32</code></p>
<p>int32x4_t vmulq_lane_s32 (int32x4_t a, int32x2_t v, const int lane)
A32: VMUL.I32 Qd, Qn, Dm[lane]
A64: MUL Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_s32">vmulq_lane_s32</a></p>
<h2 id="vmulq_lane_u16">vmulq_lane_u16</h2>
<p><code>vmulq_lane_u16</code></p>
<p>uint16x8_t vmulq_lane_u16 (uint16x8_t a, uint16x4_t v, const int lane)
A32: VMUL.I16 Qd, Qn, Dm[lane]
A64: MUL Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_u16">vmulq_lane_u16</a></p>
<h2 id="vmulq_lane_u32">vmulq_lane_u32</h2>
<p><code>vmulq_lane_u32</code></p>
<p>uint32x4_t vmulq_lane_u32 (uint32x4_t a, uint32x2_t v, const int lane)
A32: VMUL.I32 Qd, Qn, Dm[lane]
A64: MUL Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_u32">vmulq_lane_u32</a></p>
<h2 id="vmulq_laneq_f32">vmulq_laneq_f32</h2>
<p><code>vmulq_laneq_f32</code></p>
<p>float32x4_t vmulq_laneq_f32 (float32x4_t a, float32x4_t v, const int lane)
A32: VMUL.F32 Qd, Qn, Dm[lane]
A64: FMUL Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_f32">vmulq_laneq_f32</a></p>
<h2 id="vmulq_laneq_s16">vmulq_laneq_s16</h2>
<p><code>vmulq_laneq_s16</code></p>
<p>int16x8_t vmulq_laneq_s16 (int16x8_t a, int16x8_t v, const int lane)
A32: VMUL.I16 Qd, Qn, Dm[lane]
A64: MUL Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_s16">vmulq_laneq_s16</a></p>
<h2 id="vmulq_laneq_s32">vmulq_laneq_s32</h2>
<p><code>vmulq_laneq_s32</code></p>
<p>int32x4_t vmulq_laneq_s32 (int32x4_t a, int32x4_t v, const int lane)
A32: VMUL.I32 Qd, Qn, Dm[lane]
A64: MUL Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_s32">vmulq_laneq_s32</a></p>
<h2 id="vmulq_laneq_u16">vmulq_laneq_u16</h2>
<p><code>vmulq_laneq_u16</code></p>
<p>uint16x8_t vmulq_laneq_u16 (uint16x8_t a, uint16x8_t v, const int lane)
A32: VMUL.I16 Qd, Qn, Dm[lane]
A64: MUL Vd.8H, Vn.8H, Vm.H[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_u16">vmulq_laneq_u16</a></p>
<h2 id="vmulq_laneq_u32">vmulq_laneq_u32</h2>
<p><code>vmulq_laneq_u32</code></p>
<p>uint32x4_t vmulq_laneq_u32 (uint32x4_t a, uint32x4_t v, const int lane)
A32: VMUL.I32 Qd, Qn, Dm[lane]
A64: MUL Vd.4S, Vn.4S, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_u32">vmulq_laneq_u32</a></p>
<h2 id="vmulq_n_f32">vmulq_n_f32</h2>
<p><code>vmulq_n_f32</code></p>
<p>float32x4_t vmulq_n_f32 (float32x4_t a, float32_t b)
A32: VMUL.F32 Qd, Qn, Dm[0]
A64: FMUL Vd.4S, Vn.4S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_f32">vmulq_n_f32</a></p>
<h2 id="vmulq_n_s16">vmulq_n_s16</h2>
<p><code>vmulq_n_s16</code></p>
<p>int16x8_t vmulq_n_s16 (int16x8_t a, int16_t b)
A32: VMUL.I16 Qd, Qn, Dm[0]
A64: MUL Vd.8H, Vn.8H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_s16">vmulq_n_s16</a></p>
<h2 id="vmulq_n_s32">vmulq_n_s32</h2>
<p><code>vmulq_n_s32</code></p>
<p>int32x4_t vmulq_n_s32 (int32x4_t a, int32_t b)
A32: VMUL.I32 Qd, Qn, Dm[0]
A64: MUL Vd.4S, Vn.4S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_s32">vmulq_n_s32</a></p>
<h2 id="vmulq_n_u16">vmulq_n_u16</h2>
<p><code>vmulq_n_u16</code></p>
<p>uint16x8_t vmulq_n_u16 (uint16x8_t a, uint16_t b)
A32: VMUL.I16 Qd, Qn, Dm[0]
A64: MUL Vd.8H, Vn.8H, Vm.H[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_u16">vmulq_n_u16</a></p>
<h2 id="vmulq_n_u32">vmulq_n_u32</h2>
<p><code>vmulq_n_u32</code></p>
<p>uint32x4_t vmulq_n_u32 (uint32x4_t a, uint32_t b)
A32: VMUL.I32 Qd, Qn, Dm[0]
A64: MUL Vd.4S, Vn.4S, Vm.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_u32">vmulq_n_u32</a></p>
<h2 id="vmulq_p8">vmulq_p8</h2>
<p><code>vmulq_p8</code></p>
<p>poly8x16_t vmulq_p8 (poly8x16_t a, poly8x16_t b)
A32: VMUL.P8 Qd, Qn, Qm
A64: PMUL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_p8">vmulq_p8</a></p>
<h2 id="vmulq_s16">vmulq_s16</h2>
<p><code>vmulq_s16</code></p>
<p>int16x8_t vmulq_s16 (int16x8_t a, int16x8_t b)
A32: VMUL.I16 Qd, Qn, Qm
A64: MUL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s16">vmulq_s16</a></p>
<h2 id="vmulq_s32">vmulq_s32</h2>
<p><code>vmulq_s32</code></p>
<p>int32x4_t vmulq_s32 (int32x4_t a, int32x4_t b)
A32: VMUL.I32 Qd, Qn, Qm
A64: MUL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s32">vmulq_s32</a></p>
<h2 id="vmulq_s8">vmulq_s8</h2>
<p><code>vmulq_s8</code></p>
<p>int8x16_t vmulq_s8 (int8x16_t a, int8x16_t b)
A32: VMUL.I8 Qd, Qn, Qm
A64: MUL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s8">vmulq_s8</a></p>
<h2 id="vmulq_u16">vmulq_u16</h2>
<p><code>vmulq_u16</code></p>
<p>uint16x8_t vmulq_u16 (uint16x8_t a, uint16x8_t b)
A32: VMUL.I16 Qd, Qn, Qm
A64: MUL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u16">vmulq_u16</a></p>
<h2 id="vmulq_u32">vmulq_u32</h2>
<p><code>vmulq_u32</code></p>
<p>uint32x4_t vmulq_u32 (uint32x4_t a, uint32x4_t b)
A32: VMUL.I32 Qd, Qn, Qm
A64: MUL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u32">vmulq_u32</a></p>
<h2 id="vmulq_u8">vmulq_u8</h2>
<p><code>vmulq_u8</code></p>
<p>uint8x16_t vmulq_u8 (uint8x16_t a, uint8x16_t b)
A32: VMUL.I8 Qd, Qn, Qm
A64: MUL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u8">vmulq_u8</a></p>
<h2 id="vmuls_f32">vmuls_f32</h2>
<p><code>vmuls_f32</code></p>
<p>float32_t vmuls_f32 (float32_t a, float32_t b)
A32: VMUL.F32 Sd, Sn, Sm
A64: FMUL Sd, Sn, Sm The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuls_f32">vmuls_f32</a></p>
<h2 id="vmuls_lane_f32">vmuls_lane_f32</h2>
<p><code>vmuls_lane_f32</code></p>
<p>float32_t vmuls_lane_f32 (float32_t a, float32x2_t v, const int lane)
A32: VMUL.F32 Sd, Sn, Dm[lane]
A64: FMUL Sd, Sn, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuls_lane_f32">vmuls_lane_f32</a></p>
<h2 id="vmuls_laneq_f32">vmuls_laneq_f32</h2>
<p><code>vmuls_laneq_f32</code></p>
<p>float32_t vmuls_laneq_f32 (float32_t a, float32x4_t v, const int lane)
A32: VMUL.F32 Sd, Sn, Dm[lane]
A64: FMUL Sd, Sn, Vm.S[lane]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuls_laneq_f32">vmuls_laneq_f32</a></p>
<h2 id="vmvn_f32">vmvn_f32</h2>
<p><code>vmvn_f32</code></p>
<p>float32x2_t vmvn_f32 (float32x2_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_f32">vmvn_f32</a></p>
<h2 id="vmvn_f64">vmvn_f64</h2>
<p><code>vmvn_f64</code></p>
<p>float64x1_t vmvn_f64 (float64x1_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_f64">vmvn_f64</a></p>
<h2 id="vmvn_s16">vmvn_s16</h2>
<p><code>vmvn_s16</code></p>
<p>int16x4_t vmvn_s16 (int16x4_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s16">vmvn_s16</a></p>
<h2 id="vmvn_s32">vmvn_s32</h2>
<p><code>vmvn_s32</code></p>
<p>int32x2_t vmvn_s32 (int32x2_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s32">vmvn_s32</a></p>
<h2 id="vmvn_s64">vmvn_s64</h2>
<p><code>vmvn_s64</code></p>
<p>int64x1_t vmvn_s64 (int64x1_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s64">vmvn_s64</a></p>
<h2 id="vmvn_s8">vmvn_s8</h2>
<p><code>vmvn_s8</code></p>
<p>int8x8_t vmvn_s8 (int8x8_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s8">vmvn_s8</a></p>
<h2 id="vmvn_u16">vmvn_u16</h2>
<p><code>vmvn_u16</code></p>
<p>uint16x4_t vmvn_u16 (uint16x4_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u16">vmvn_u16</a></p>
<h2 id="vmvn_u32">vmvn_u32</h2>
<p><code>vmvn_u32</code></p>
<p>uint32x2_t vmvn_u32 (uint32x2_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u32">vmvn_u32</a></p>
<h2 id="vmvn_u64">vmvn_u64</h2>
<p><code>vmvn_u64</code></p>
<p>uint64x1_t vmvn_u64 (uint64x1_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u64">vmvn_u64</a></p>
<h2 id="vmvn_u8">vmvn_u8</h2>
<p><code>vmvn_u8</code></p>
<p>uint8x8_t vmvn_u8 (uint8x8_t a)
A32: VMVN Dd, Dm
A64: MVN Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u8">vmvn_u8</a></p>
<h2 id="vmvnq_f32">vmvnq_f32</h2>
<p><code>vmvnq_f32</code></p>
<p>float32x4_t vmvnq_f32 (float32x4_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_f32">vmvnq_f32</a></p>
<h2 id="vmvnq_f64">vmvnq_f64</h2>
<p><code>vmvnq_f64</code></p>
<p>float64x2_t vmvnq_f64 (float64x2_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_f64">vmvnq_f64</a></p>
<h2 id="vmvnq_s16">vmvnq_s16</h2>
<p><code>vmvnq_s16</code></p>
<p>int16x8_t vmvnq_s16 (int16x8_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s16">vmvnq_s16</a></p>
<h2 id="vmvnq_s32">vmvnq_s32</h2>
<p><code>vmvnq_s32</code></p>
<p>int32x4_t vmvnq_s32 (int32x4_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s32">vmvnq_s32</a></p>
<h2 id="vmvnq_s64">vmvnq_s64</h2>
<p><code>vmvnq_s64</code></p>
<p>int64x2_t vmvnq_s64 (int64x2_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s64">vmvnq_s64</a></p>
<h2 id="vmvnq_s8">vmvnq_s8</h2>
<p><code>vmvnq_s8</code></p>
<p>int8x16_t vmvnq_s8 (int8x16_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s8">vmvnq_s8</a></p>
<h2 id="vmvnq_u16">vmvnq_u16</h2>
<p><code>vmvnq_u16</code></p>
<p>uint16x8_t vmvnq_u16 (uint16x8_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u16">vmvnq_u16</a></p>
<h2 id="vmvnq_u32">vmvnq_u32</h2>
<p><code>vmvnq_u32</code></p>
<p>uint32x4_t vmvnq_u32 (uint32x4_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32">vmvnq_u32</a></p>
<h2 id="vmvnq_u64">vmvnq_u64</h2>
<p><code>vmvnq_u64</code></p>
<p>uint64x2_t vmvnq_u64 (uint64x2_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u64">vmvnq_u64</a></p>
<h2 id="vmvnq_u8">vmvnq_u8</h2>
<p><code>vmvnq_u8</code></p>
<p>uint8x16_t vmvnq_u8 (uint8x16_t a)
A32: VMVN Qd, Qm
A64: MVN Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u8">vmvnq_u8</a></p>
<h2 id="vneg_f32">vneg_f32</h2>
<p><code>vneg_f32</code></p>
<p>float32x2_t vneg_f32 (float32x2_t a)
A32: VNEG.F32 Dd, Dm
A64: FNEG Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_f32">vneg_f32</a></p>
<h2 id="vneg_f64">vneg_f64</h2>
<p><code>vneg_f64</code></p>
<p>float64x1_t vneg_f64 (float64x1_t a)
A32: VNEG.F64 Dd, Dm
A64: FNEG Dd, Dn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_f64">vneg_f64</a></p>
<h2 id="vneg_s16">vneg_s16</h2>
<p><code>vneg_s16</code></p>
<p>int16x4_t vneg_s16 (int16x4_t a)
A32: VNEG.S16 Dd, Dm
A64: NEG Vd.4H, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s16">vneg_s16</a></p>
<h2 id="vneg_s32">vneg_s32</h2>
<p><code>vneg_s32</code></p>
<p>int32x2_t vneg_s32 (int32x2_t a)
A32: VNEG.S32 Dd, Dm
A64: NEG Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s32">vneg_s32</a></p>
<h2 id="vneg_s8">vneg_s8</h2>
<p><code>vneg_s8</code></p>
<p>int8x8_t vneg_s8 (int8x8_t a)
A32: VNEG.S8 Dd, Dm
A64: NEG Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s8">vneg_s8</a></p>
<h2 id="vnegq_f32">vnegq_f32</h2>
<p><code>vnegq_f32</code></p>
<p>float32x4_t vnegq_f32 (float32x4_t a)
A32: VNEG.F32 Qd, Qm
A64: FNEG Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f32">vnegq_f32</a></p>
<h2 id="vnegq_s16">vnegq_s16</h2>
<p><code>vnegq_s16</code></p>
<p>int16x8_t vnegq_s16 (int16x8_t a)
A32: VNEG.S16 Qd, Qm
A64: NEG Vd.8H, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s16">vnegq_s16</a></p>
<h2 id="vnegq_s32">vnegq_s32</h2>
<p><code>vnegq_s32</code></p>
<p>int32x4_t vnegq_s32 (int32x4_t a)
A32: VNEG.S32 Qd, Qm
A64: NEG Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s32">vnegq_s32</a></p>
<h2 id="vnegq_s8">vnegq_s8</h2>
<p><code>vnegq_s8</code></p>
<p>int8x16_t vnegq_s8 (int8x16_t a)
A32: VNEG.S8 Qd, Qm
A64: NEG Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s8">vnegq_s8</a></p>
<h2 id="vnegs_f32">vnegs_f32</h2>
<p><code>vnegs_f32</code></p>
<p>float32_t vnegs_f32 (float32_t a)
A32: VNEG.F32 Sd, Sm
A64: FNEG Sd, Sn The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegs_f32">vnegs_f32</a></p>
<h2 id="vorn_f32">vorn_f32</h2>
<p><code>vorn_f32</code></p>
<p>float32x2_t vorn_f32 (float32x2_t a, float32x2_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_f32">vorn_f32</a></p>
<h2 id="vorn_f64">vorn_f64</h2>
<p><code>vorn_f64</code></p>
<p>float64x1_t vorn_f64 (float64x1_t a, float64x1_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_f64">vorn_f64</a></p>
<h2 id="vorn_s16">vorn_s16</h2>
<p><code>vorn_s16</code></p>
<p>int16x4_t vorn_s16 (int16x4_t a, int16x4_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s16">vorn_s16</a></p>
<h2 id="vorn_s32">vorn_s32</h2>
<p><code>vorn_s32</code></p>
<p>int32x2_t vorn_s32 (int32x2_t a, int32x2_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s32">vorn_s32</a></p>
<h2 id="vorn_s64">vorn_s64</h2>
<p><code>vorn_s64</code></p>
<p>int64x1_t vorn_s64 (int64x1_t a, int64x1_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s64">vorn_s64</a></p>
<h2 id="vorn_s8">vorn_s8</h2>
<p><code>vorn_s8</code></p>
<p>int8x8_t vorn_s8 (int8x8_t a, int8x8_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s8">vorn_s8</a></p>
<h2 id="vorn_u16">vorn_u16</h2>
<p><code>vorn_u16</code></p>
<p>uint16x4_t vorn_u16 (uint16x4_t a, uint16x4_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u16">vorn_u16</a></p>
<h2 id="vorn_u32">vorn_u32</h2>
<p><code>vorn_u32</code></p>
<p>uint32x2_t vorn_u32 (uint32x2_t a, uint32x2_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u32">vorn_u32</a></p>
<h2 id="vorn_u64">vorn_u64</h2>
<p><code>vorn_u64</code></p>
<p>uint64x1_t vorn_u64 (uint64x1_t a, uint64x1_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u64">vorn_u64</a></p>
<h2 id="vorn_u8">vorn_u8</h2>
<p><code>vorn_u8</code></p>
<p>uint8x8_t vorn_u8 (uint8x8_t a, uint8x8_t b)
A32: VORN Dd, Dn, Dm
A64: ORN Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u8">vorn_u8</a></p>
<h2 id="vornq_f32">vornq_f32</h2>
<p><code>vornq_f32</code></p>
<p>float32x4_t vornq_f32 (float32x4_t a, float32x4_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_f32">vornq_f32</a></p>
<h2 id="vornq_f64">vornq_f64</h2>
<p><code>vornq_f64</code></p>
<p>float64x2_t vornq_f64 (float64x2_t a, float64x2_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_f64">vornq_f64</a></p>
<h2 id="vornq_s16">vornq_s16</h2>
<p><code>vornq_s16</code></p>
<p>int16x8_t vornq_s16 (int16x8_t a, int16x8_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s16">vornq_s16</a></p>
<h2 id="vornq_s32">vornq_s32</h2>
<p><code>vornq_s32</code></p>
<p>int32x4_t vornq_s32 (int32x4_t a, int32x4_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s32">vornq_s32</a></p>
<h2 id="vornq_s64">vornq_s64</h2>
<p><code>vornq_s64</code></p>
<p>int64x2_t vornq_s64 (int64x2_t a, int64x2_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s64">vornq_s64</a></p>
<h2 id="vornq_s8">vornq_s8</h2>
<p><code>vornq_s8</code></p>
<p>int8x16_t vornq_s8 (int8x16_t a, int8x16_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s8">vornq_s8</a></p>
<h2 id="vornq_u16">vornq_u16</h2>
<p><code>vornq_u16</code></p>
<p>uint16x8_t vornq_u16 (uint16x8_t a, uint16x8_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u16">vornq_u16</a></p>
<h2 id="vornq_u32">vornq_u32</h2>
<p><code>vornq_u32</code></p>
<p>uint32x4_t vornq_u32 (uint32x4_t a, uint32x4_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u32">vornq_u32</a></p>
<h2 id="vornq_u64">vornq_u64</h2>
<p><code>vornq_u64</code></p>
<p>uint64x2_t vornq_u64 (uint64x2_t a, uint64x2_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u64">vornq_u64</a></p>
<h2 id="vornq_u8">vornq_u8</h2>
<p><code>vornq_u8</code></p>
<p>uint8x16_t vornq_u8 (uint8x16_t a, uint8x16_t b)
A32: VORN Qd, Qn, Qm
A64: ORN Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u8">vornq_u8</a></p>
<h2 id="vorr_f32">vorr_f32</h2>
<p><code>vorr_f32</code></p>
<p>float32x2_t vorr_f32 (float32x2_t a, float32x2_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_f32">vorr_f32</a></p>
<h2 id="vorr_f64">vorr_f64</h2>
<p><code>vorr_f64</code></p>
<p>float64x1_t vorr_f64 (float64x1_t a, float64x1_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_f64">vorr_f64</a></p>
<h2 id="vorr_s16">vorr_s16</h2>
<p><code>vorr_s16</code></p>
<p>int16x4_t vorr_s16 (int16x4_t a, int16x4_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s16">vorr_s16</a></p>
<h2 id="vorr_s32">vorr_s32</h2>
<p><code>vorr_s32</code></p>
<p>int32x2_t vorr_s32 (int32x2_t a, int32x2_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s32">vorr_s32</a></p>
<h2 id="vorr_s64">vorr_s64</h2>
<p><code>vorr_s64</code></p>
<p>int64x1_t vorr_s64 (int64x1_t a, int64x1_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s64">vorr_s64</a></p>
<h2 id="vorr_s8">vorr_s8</h2>
<p><code>vorr_s8</code></p>
<p>int8x8_t vorr_s8 (int8x8_t a, int8x8_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s8">vorr_s8</a></p>
<h2 id="vorr_u16">vorr_u16</h2>
<p><code>vorr_u16</code></p>
<p>uint16x4_t vorr_u16 (uint16x4_t a, uint16x4_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u16">vorr_u16</a></p>
<h2 id="vorr_u32">vorr_u32</h2>
<p><code>vorr_u32</code></p>
<p>uint32x2_t vorr_u32 (uint32x2_t a, uint32x2_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u32">vorr_u32</a></p>
<h2 id="vorr_u64">vorr_u64</h2>
<p><code>vorr_u64</code></p>
<p>uint64x1_t vorr_u64 (uint64x1_t a, uint64x1_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u64">vorr_u64</a></p>
<h2 id="vorr_u8">vorr_u8</h2>
<p><code>vorr_u8</code></p>
<p>uint8x8_t vorr_u8 (uint8x8_t a, uint8x8_t b)
A32: VORR Dd, Dn, Dm
A64: ORR Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u8">vorr_u8</a></p>
<h2 id="vorrq_f32">vorrq_f32</h2>
<p><code>vorrq_f32</code></p>
<p>float32x4_t vorrq_f32 (float32x4_t a, float32x4_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_f32">vorrq_f32</a></p>
<h2 id="vorrq_f64">vorrq_f64</h2>
<p><code>vorrq_f64</code></p>
<p>float64x2_t vorrq_f64 (float64x2_t a, float64x2_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_f64">vorrq_f64</a></p>
<h2 id="vorrq_s16">vorrq_s16</h2>
<p><code>vorrq_s16</code></p>
<p>int16x8_t vorrq_s16 (int16x8_t a, int16x8_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s16">vorrq_s16</a></p>
<h2 id="vorrq_s32">vorrq_s32</h2>
<p><code>vorrq_s32</code></p>
<p>int32x4_t vorrq_s32 (int32x4_t a, int32x4_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s32">vorrq_s32</a></p>
<h2 id="vorrq_s64">vorrq_s64</h2>
<p><code>vorrq_s64</code></p>
<p>int64x2_t vorrq_s64 (int64x2_t a, int64x2_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s64">vorrq_s64</a></p>
<h2 id="vorrq_s8">vorrq_s8</h2>
<p><code>vorrq_s8</code></p>
<p>int8x16_t vorrq_s8 (int8x16_t a, int8x16_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s8">vorrq_s8</a></p>
<h2 id="vorrq_u16">vorrq_u16</h2>
<p><code>vorrq_u16</code></p>
<p>uint16x8_t vorrq_u16 (uint16x8_t a, uint16x8_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u16">vorrq_u16</a></p>
<h2 id="vorrq_u32">vorrq_u32</h2>
<p><code>vorrq_u32</code></p>
<p>uint32x4_t vorrq_u32 (uint32x4_t a, uint32x4_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u32">vorrq_u32</a></p>
<h2 id="vorrq_u64">vorrq_u64</h2>
<p><code>vorrq_u64</code></p>
<p>uint64x2_t vorrq_u64 (uint64x2_t a, uint64x2_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u64">vorrq_u64</a></p>
<h2 id="vorrq_u8">vorrq_u8</h2>
<p><code>vorrq_u8</code></p>
<p>uint8x16_t vorrq_u8 (uint8x16_t a, uint8x16_t b)
A32: VORR Qd, Qn, Qm
A64: ORR Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u8">vorrq_u8</a></p>
<h2 id="vpadal_s16">vpadal_s16</h2>
<p><code>vpadal_s16</code></p>
<p>int32x2_t vpadal_s16 (int32x2_t a, int16x4_t b)
A32: VPADAL.S16 Dd, Dm
A64: SADALP Vd.2S, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s16">vpadal_s16</a></p>
<h2 id="vpadal_s32">vpadal_s32</h2>
<p><code>vpadal_s32</code></p>
<p>int64x1_t vpadal_s32 (int64x1_t a, int32x2_t b)
A32: VPADAL.S32 Dd, Dm
A64: SADALP Vd.1D, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s32">vpadal_s32</a></p>
<h2 id="vpadal_s8">vpadal_s8</h2>
<p><code>vpadal_s8</code></p>
<p>int16x4_t vpadal_s8 (int16x4_t a, int8x8_t b)
A32: VPADAL.S8 Dd, Dm
A64: SADALP Vd.4H, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s8">vpadal_s8</a></p>
<h2 id="vpadal_u16">vpadal_u16</h2>
<p><code>vpadal_u16</code></p>
<p>uint32x2_t vpadal_u16 (uint32x2_t a, uint16x4_t b)
A32: VPADAL.U16 Dd, Dm
A64: UADALP Vd.2S, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u16">vpadal_u16</a></p>
<h2 id="vpadal_u32">vpadal_u32</h2>
<p><code>vpadal_u32</code></p>
<p>uint64x1_t vpadal_u32 (uint64x1_t a, uint32x2_t b)
A32: VPADAL.U32 Dd, Dm
A64: UADALP Vd.1D, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u32">vpadal_u32</a></p>
<h2 id="vpadal_u8">vpadal_u8</h2>
<p><code>vpadal_u8</code></p>
<p>uint16x4_t vpadal_u8 (uint16x4_t a, uint8x8_t b)
A32: VPADAL.U8 Dd, Dm
A64: UADALP Vd.4H, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u8">vpadal_u8</a></p>
<h2 id="vpadalq_s16">vpadalq_s16</h2>
<p><code>vpadalq_s16</code></p>
<p>int32x4_t vpadalq_s16 (int32x4_t a, int16x8_t b)
A32: VPADAL.S16 Qd, Qm
A64: SADALP Vd.4S, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s16">vpadalq_s16</a></p>
<h2 id="vpadalq_s32">vpadalq_s32</h2>
<p><code>vpadalq_s32</code></p>
<p>int64x2_t vpadalq_s32 (int64x2_t a, int32x4_t b)
A32: VPADAL.S32 Qd, Qm
A64: SADALP Vd.2D, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s32">vpadalq_s32</a></p>
<h2 id="vpadalq_s8">vpadalq_s8</h2>
<p><code>vpadalq_s8</code></p>
<p>int16x8_t vpadalq_s8 (int16x8_t a, int8x16_t b)
A32: VPADAL.S8 Qd, Qm
A64: SADALP Vd.8H, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s8">vpadalq_s8</a></p>
<h2 id="vpadalq_u16">vpadalq_u16</h2>
<p><code>vpadalq_u16</code></p>
<p>uint32x4_t vpadalq_u16 (uint32x4_t a, uint16x8_t b)
A32: VPADAL.U16 Qd, Qm
A64: UADALP Vd.4S, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u16">vpadalq_u16</a></p>
<h2 id="vpadalq_u32">vpadalq_u32</h2>
<p><code>vpadalq_u32</code></p>
<p>uint64x2_t vpadalq_u32 (uint64x2_t a, uint32x4_t b)
A32: VPADAL.U32 Qd, Qm
A64: UADALP Vd.2D, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u32">vpadalq_u32</a></p>
<h2 id="vpadalq_u8">vpadalq_u8</h2>
<p><code>vpadalq_u8</code></p>
<p>uint16x8_t vpadalq_u8 (uint16x8_t a, uint8x16_t b)
A32: VPADAL.U8 Qd, Qm
A64: UADALP Vd.8H, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u8">vpadalq_u8</a></p>
<h2 id="vpadd_f32">vpadd_f32</h2>
<p><code>vpadd_f32</code></p>
<p>float32x2_t vpadd_f32 (float32x2_t a, float32x2_t b)
A32: VPADD.F32 Dd, Dn, Dm
A64: FADDP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_f32">vpadd_f32</a></p>
<h2 id="vpadd_s16">vpadd_s16</h2>
<p><code>vpadd_s16</code></p>
<p>int16x4_t vpadd_s16 (int16x4_t a, int16x4_t b)
A32: VPADD.I16 Dd, Dn, Dm
A64: ADDP Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s16">vpadd_s16</a></p>
<h2 id="vpadd_s32">vpadd_s32</h2>
<p><code>vpadd_s32</code></p>
<p>int32x2_t vpadd_s32 (int32x2_t a, int32x2_t b)
A32: VPADD.I32 Dd, Dn, Dm
A64: ADDP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s32">vpadd_s32</a></p>
<h2 id="vpadd_s8">vpadd_s8</h2>
<p><code>vpadd_s8</code></p>
<p>int8x8_t vpadd_s8 (int8x8_t a, int8x8_t b)
A32: VPADD.I8 Dd, Dn, Dm
A64: ADDP Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s8">vpadd_s8</a></p>
<h2 id="vpadd_u16">vpadd_u16</h2>
<p><code>vpadd_u16</code></p>
<p>uint16x4_t vpadd_u16 (uint16x4_t a, uint16x4_t b)
A32: VPADD.I16 Dd, Dn, Dm
A64: ADDP Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u16">vpadd_u16</a></p>
<h2 id="vpadd_u32">vpadd_u32</h2>
<p><code>vpadd_u32</code></p>
<p>uint32x2_t vpadd_u32 (uint32x2_t a, uint32x2_t b)
A32: VPADD.I32 Dd, Dn, Dm
A64: ADDP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u32">vpadd_u32</a></p>
<h2 id="vpadd_u8">vpadd_u8</h2>
<p><code>vpadd_u8</code></p>
<p>uint8x8_t vpadd_u8 (uint8x8_t a, uint8x8_t b)
A32: VPADD.I8 Dd, Dn, Dm
A64: ADDP Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u8">vpadd_u8</a></p>
<h2 id="vpaddl_s16">vpaddl_s16</h2>
<p><code>vpaddl_s16</code></p>
<p>int32x2_t vpaddl_s16 (int16x4_t a)
A32: VPADDL.S16 Dd, Dm
A64: SADDLP Vd.2S, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s16">vpaddl_s16</a></p>
<h2 id="vpaddl_s32">vpaddl_s32</h2>
<p><code>vpaddl_s32</code></p>
<p>int64x1_t vpaddl_s32 (int32x2_t a)
A32: VPADDL.S32 Dd, Dm
A64: SADDLP Dd, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s32">vpaddl_s32</a></p>
<h2 id="vpaddl_s8">vpaddl_s8</h2>
<p><code>vpaddl_s8</code></p>
<p>int16x4_t vpaddl_s8 (int8x8_t a)
A32: VPADDL.S8 Dd, Dm
A64: SADDLP Vd.4H, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s8">vpaddl_s8</a></p>
<h2 id="vpaddl_u16">vpaddl_u16</h2>
<p><code>vpaddl_u16</code></p>
<p>uint32x2_t vpaddl_u16 (uint16x4_t a)
A32: VPADDL.U16 Dd, Dm
A64: UADDLP Vd.2S, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u16">vpaddl_u16</a></p>
<h2 id="vpaddl_u32">vpaddl_u32</h2>
<p><code>vpaddl_u32</code></p>
<p>uint64x1_t vpaddl_u32 (uint32x2_t a)
A32: VPADDL.U32 Dd, Dm
A64: UADDLP Dd, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u32">vpaddl_u32</a></p>
<h2 id="vpaddl_u8">vpaddl_u8</h2>
<p><code>vpaddl_u8</code></p>
<p>uint16x4_t vpaddl_u8 (uint8x8_t a)
A32: VPADDL.U8 Dd, Dm
A64: UADDLP Vd.4H, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u8">vpaddl_u8</a></p>
<h2 id="vpaddlq_s16">vpaddlq_s16</h2>
<p><code>vpaddlq_s16</code></p>
<p>int32x4_t vpaddlq_s16 (int16x8_t a)
A32: VPADDL.S16 Qd, Qm
A64: SADDLP Vd.4S, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s16">vpaddlq_s16</a></p>
<h2 id="vpaddlq_s32">vpaddlq_s32</h2>
<p><code>vpaddlq_s32</code></p>
<p>int64x2_t vpaddlq_s32 (int32x4_t a)
A32: VPADDL.S32 Qd, Qm
A64: SADDLP Vd.2D, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s32">vpaddlq_s32</a></p>
<h2 id="vpaddlq_s8">vpaddlq_s8</h2>
<p><code>vpaddlq_s8</code></p>
<p>int16x8_t vpaddlq_s8 (int8x16_t a)
A32: VPADDL.S8 Qd, Qm
A64: SADDLP Vd.8H, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s8">vpaddlq_s8</a></p>
<h2 id="vpaddlq_u16">vpaddlq_u16</h2>
<p><code>vpaddlq_u16</code></p>
<p>uint32x4_t vpaddlq_u16 (uint16x8_t a)
A32: VPADDL.U16 Qd, Qm
A64: UADDLP Vd.4S, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u16">vpaddlq_u16</a></p>
<h2 id="vpaddlq_u32">vpaddlq_u32</h2>
<p><code>vpaddlq_u32</code></p>
<p>uint64x2_t vpaddlq_u32 (uint32x4_t a)
A32: VPADDL.U32 Qd, Qm
A64: UADDLP Vd.2D, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u32">vpaddlq_u32</a></p>
<h2 id="vpaddlq_u8">vpaddlq_u8</h2>
<p><code>vpaddlq_u8</code></p>
<p>uint16x8_t vpaddlq_u8 (uint8x16_t a)
A32: VPADDL.U8 Qd, Qm
A64: UADDLP Vd.8H, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u8">vpaddlq_u8</a></p>
<h2 id="vpmax_f32">vpmax_f32</h2>
<p><code>vpmax_f32</code></p>
<p>float32x2_t vpmax_f32 (float32x2_t a, float32x2_t b)
A32: VPMAX.F32 Dd, Dn, Dm
A64: FMAXP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_f32">vpmax_f32</a></p>
<h2 id="vpmax_s16">vpmax_s16</h2>
<p><code>vpmax_s16</code></p>
<p>int16x4_t vpmax_s16 (int16x4_t a, int16x4_t b)
A32: VPMAX.S16 Dd, Dn, Dm
A64: SMAXP Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s16">vpmax_s16</a></p>
<h2 id="vpmax_s32">vpmax_s32</h2>
<p><code>vpmax_s32</code></p>
<p>int32x2_t vpmax_s32 (int32x2_t a, int32x2_t b)
A32: VPMAX.S32 Dd, Dn, Dm
A64: SMAXP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s32">vpmax_s32</a></p>
<h2 id="vpmax_s8">vpmax_s8</h2>
<p><code>vpmax_s8</code></p>
<p>int8x8_t vpmax_s8 (int8x8_t a, int8x8_t b)
A32: VPMAX.S8 Dd, Dn, Dm
A64: SMAXP Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s8">vpmax_s8</a></p>
<h2 id="vpmax_u16">vpmax_u16</h2>
<p><code>vpmax_u16</code></p>
<p>uint16x4_t vpmax_u16 (uint16x4_t a, uint16x4_t b)
A32: VPMAX.U16 Dd, Dn, Dm
A64: UMAXP Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u16">vpmax_u16</a></p>
<h2 id="vpmax_u32">vpmax_u32</h2>
<p><code>vpmax_u32</code></p>
<p>uint32x2_t vpmax_u32 (uint32x2_t a, uint32x2_t b)
A32: VPMAX.U32 Dd, Dn, Dm
A64: UMAXP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u32">vpmax_u32</a></p>
<h2 id="vpmax_u8">vpmax_u8</h2>
<p><code>vpmax_u8</code></p>
<p>uint8x8_t vpmax_u8 (uint8x8_t a, uint8x8_t b)
A32: VPMAX.U8 Dd, Dn, Dm
A64: UMAXP Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u8">vpmax_u8</a></p>
<h2 id="vpmin_f32">vpmin_f32</h2>
<p><code>vpmin_f32</code></p>
<p>float32x2_t vpmin_f32 (float32x2_t a, float32x2_t b)
A32: VPMIN.F32 Dd, Dn, Dm
A64: FMINP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_f32">vpmin_f32</a></p>
<h2 id="vpmin_s16">vpmin_s16</h2>
<p><code>vpmin_s16</code></p>
<p>int16x4_t vpmin_s16 (int16x4_t a, int16x4_t b)
A32: VPMIN.S16 Dd, Dn, Dm
A64: SMINP Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s16">vpmin_s16</a></p>
<h2 id="vpmin_s32">vpmin_s32</h2>
<p><code>vpmin_s32</code></p>
<p>int32x2_t vpmin_s32 (int32x2_t a, int32x2_t b)
A32: VPMIN.S32 Dd, Dn, Dm
A64: SMINP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s32">vpmin_s32</a></p>
<h2 id="vpmin_s8">vpmin_s8</h2>
<p><code>vpmin_s8</code></p>
<p>int8x8_t vpmin_s8 (int8x8_t a, int8x8_t b)
A32: VPMIN.S8 Dd, Dn, Dm
A64: SMINP Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s8">vpmin_s8</a></p>
<h2 id="vpmin_u16">vpmin_u16</h2>
<p><code>vpmin_u16</code></p>
<p>uint16x4_t vpmin_u16 (uint16x4_t a, uint16x4_t b)
A32: VPMIN.U16 Dd, Dn, Dm
A64: UMINP Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u16">vpmin_u16</a></p>
<h2 id="vpmin_u32">vpmin_u32</h2>
<p><code>vpmin_u32</code></p>
<p>uint32x2_t vpmin_u32 (uint32x2_t a, uint32x2_t b)
A32: VPMIN.U32 Dd, Dn, Dm
A64: UMINP Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u32">vpmin_u32</a></p>
<h2 id="vpmin_u8">vpmin_u8</h2>
<p><code>vpmin_u8</code></p>
<p>uint8x8_t vpmin_u8 (uint8x8_t a, uint8x8_t b)
A32: VPMIN.U8 Dd, Dn, Dm
A64: UMINP Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u8">vpmin_u8</a></p>
<h2 id="vqabs_s16">vqabs_s16</h2>
<p><code>vqabs_s16</code></p>
<p>int16x4_t vqabs_s16 (int16x4_t a)
A32: VQABS.S16 Dd, Dm
A64: SQABS Vd.4H, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s16">vqabs_s16</a></p>
<h2 id="vqabs_s32">vqabs_s32</h2>
<p><code>vqabs_s32</code></p>
<p>int32x2_t vqabs_s32 (int32x2_t a)
A32: VQABS.S32 Dd, Dm
A64: SQABS Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s32">vqabs_s32</a></p>
<h2 id="vqabs_s8">vqabs_s8</h2>
<p><code>vqabs_s8</code></p>
<p>int8x8_t vqabs_s8 (int8x8_t a)
A32: VQABS.S8 Dd, Dm
A64: SQABS Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s8">vqabs_s8</a></p>
<h2 id="vqabsq_s16">vqabsq_s16</h2>
<p><code>vqabsq_s16</code></p>
<p>int16x8_t vqabsq_s16 (int16x8_t a)
A32: VQABS.S16 Qd, Qm
A64: SQABS Vd.8H, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s16">vqabsq_s16</a></p>
<h2 id="vqabsq_s32">vqabsq_s32</h2>
<p><code>vqabsq_s32</code></p>
<p>int32x4_t vqabsq_s32 (int32x4_t a)
A32: VQABS.S32 Qd, Qm
A64: SQABS Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s32">vqabsq_s32</a></p>
<h2 id="vqabsq_s8">vqabsq_s8</h2>
<p><code>vqabsq_s8</code></p>
<p>int8x16_t vqabsq_s8 (int8x16_t a)
A32: VQABS.S8 Qd, Qm
A64: SQABS Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s8">vqabsq_s8</a></p>
<h2 id="vqadd_s16">vqadd_s16</h2>
<p><code>vqadd_s16</code></p>
<p>int16x4_t vqadd_s16 (int16x4_t a, int16x4_t b)
A32: VQADD.S16 Dd, Dn, Dm
A64: SQADD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s16">vqadd_s16</a></p>
<h2 id="vqadd_s32">vqadd_s32</h2>
<p><code>vqadd_s32</code></p>
<p>int32x2_t vqadd_s32 (int32x2_t a, int32x2_t b)
A32: VQADD.S32 Dd, Dn, Dm
A64: SQADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s32">vqadd_s32</a></p>
<h2 id="vqadd_s64">vqadd_s64</h2>
<p><code>vqadd_s64</code></p>
<p>int64x1_t vqadd_s64 (int64x1_t a, int64x1_t b)
A32: VQADD.S64 Dd, Dn, Dm
A64: SQADD Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s64">vqadd_s64</a></p>
<h2 id="vqadd_s8">vqadd_s8</h2>
<p><code>vqadd_s8</code></p>
<p>int8x8_t vqadd_s8 (int8x8_t a, int8x8_t b)
A32: VQADD.S8 Dd, Dn, Dm
A64: SQADD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s8">vqadd_s8</a></p>
<h2 id="vqadd_u16">vqadd_u16</h2>
<p><code>vqadd_u16</code></p>
<p>uint16x4_t vqadd_u16 (uint16x4_t a, uint16x4_t b)
A32: VQADD.U16 Dd, Dn, Dm
A64: UQADD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u16">vqadd_u16</a></p>
<h2 id="vqadd_u32">vqadd_u32</h2>
<p><code>vqadd_u32</code></p>
<p>uint32x2_t vqadd_u32 (uint32x2_t a, uint32x2_t b)
A32: VQADD.U32 Dd, Dn, Dm
A64: UQADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u32">vqadd_u32</a></p>
<h2 id="vqadd_u64">vqadd_u64</h2>
<p><code>vqadd_u64</code></p>
<p>uint64x1_t vqadd_u64 (uint64x1_t a, uint64x1_t b)
A32: VQADD.U64 Dd, Dn, Dm
A64: UQADD Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u64">vqadd_u64</a></p>
<h2 id="vqadd_u8">vqadd_u8</h2>
<p><code>vqadd_u8</code></p>
<p>uint8x8_t vqadd_u8 (uint8x8_t a, uint8x8_t b)
A32: VQADD.U8 Dd, Dn, Dm
A64: UQADD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u8">vqadd_u8</a></p>
<h2 id="vqaddq_s16">vqaddq_s16</h2>
<p><code>vqaddq_s16</code></p>
<p>int16x8_t vqaddq_s16 (int16x8_t a, int16x8_t b)
A32: VQADD.S16 Qd, Qn, Qm
A64: SQADD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s16">vqaddq_s16</a></p>
<h2 id="vqaddq_s32">vqaddq_s32</h2>
<p><code>vqaddq_s32</code></p>
<p>int32x4_t vqaddq_s32 (int32x4_t a, int32x4_t b)
A32: VQADD.S32 Qd, Qn, Qm
A64: SQADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s32">vqaddq_s32</a></p>
<h2 id="vqaddq_s64">vqaddq_s64</h2>
<p><code>vqaddq_s64</code></p>
<p>int64x2_t vqaddq_s64 (int64x2_t a, int64x2_t b)
A32: VQADD.S64 Qd, Qn, Qm
A64: SQADD Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s64">vqaddq_s64</a></p>
<h2 id="vqaddq_s8">vqaddq_s8</h2>
<p><code>vqaddq_s8</code></p>
<p>int8x16_t vqaddq_s8 (int8x16_t a, int8x16_t b)
A32: VQADD.S8 Qd, Qn, Qm
A64: SQADD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s8">vqaddq_s8</a></p>
<h2 id="vqaddq_u16">vqaddq_u16</h2>
<p><code>vqaddq_u16</code></p>
<p>uint16x8_t vqaddq_u16 (uint16x8_t a, uint16x8_t b)
A32: VQADD.U16 Qd, Qn, Qm
A64: UQADD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u16">vqaddq_u16</a></p>
<h2 id="vqaddq_u32">vqaddq_u32</h2>
<p><code>vqaddq_u32</code></p>
<p>uint32x4_t vqaddq_u32 (uint32x4_t a, uint32x4_t b)
A32: VQADD.U32 Qd, Qn, Qm
A64: UQADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u32">vqaddq_u32</a></p>
<h2 id="vqaddq_u64">vqaddq_u64</h2>
<p><code>vqaddq_u64</code></p>
<p>uint64x2_t vqaddq_u64 (uint64x2_t a, uint64x2_t b)
A32: VQADD.U64 Qd, Qn, Qm
A64: UQADD Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u64">vqaddq_u64</a></p>
<h2 id="vqaddq_u8">vqaddq_u8</h2>
<p><code>vqaddq_u8</code></p>
<p>uint8x16_t vqaddq_u8 (uint8x16_t a, uint8x16_t b)
A32: VQADD.U8 Qd, Qn, Qm
A64: UQADD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u8">vqaddq_u8</a></p>
<h2 id="vqneg_s16">vqneg_s16</h2>
<p><code>vqneg_s16</code></p>
<p>int16x4_t vqneg_s16 (int16x4_t a)
A32: VQNEG.S16 Dd, Dm
A64: SQNEG Vd.4H, Vn.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s16">vqneg_s16</a></p>
<h2 id="vqneg_s32">vqneg_s32</h2>
<p><code>vqneg_s32</code></p>
<p>int32x2_t vqneg_s32 (int32x2_t a)
A32: VQNEG.S32 Dd, Dm
A64: SQNEG Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s32">vqneg_s32</a></p>
<h2 id="vqneg_s8">vqneg_s8</h2>
<p><code>vqneg_s8</code></p>
<p>int8x8_t vqneg_s8 (int8x8_t a)
A32: VQNEG.S8 Dd, Dm
A64: SQNEG Vd.8B, Vn.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s8">vqneg_s8</a></p>
<h2 id="vqnegq_s16">vqnegq_s16</h2>
<p><code>vqnegq_s16</code></p>
<p>int16x8_t vqnegq_s16 (int16x8_t a)
A32: VQNEG.S16 Qd, Qm
A64: SQNEG Vd.8H, Vn.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s16">vqnegq_s16</a></p>
<h2 id="vqnegq_s32">vqnegq_s32</h2>
<p><code>vqnegq_s32</code></p>
<p>int32x4_t vqnegq_s32 (int32x4_t a)
A32: VQNEG.S32 Qd, Qm
A64: SQNEG Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s32">vqnegq_s32</a></p>
<h2 id="vqnegq_s8">vqnegq_s8</h2>
<p><code>vqnegq_s8</code></p>
<p>int8x16_t vqnegq_s8 (int8x16_t a)
A32: VQNEG.S8 Qd, Qm
A64: SQNEG Vd.16B, Vn.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s8">vqnegq_s8</a></p>
<h2 id="vqrshl_s16">vqrshl_s16</h2>
<p><code>vqrshl_s16</code></p>
<p>int16x4_t vqrshl_s16 (int16x4_t a, int16x4_t b)
A32: VQRSHL.S16 Dd, Dn, Dm
A64: SQRSHL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s16">vqrshl_s16</a></p>
<h2 id="vqrshl_s32">vqrshl_s32</h2>
<p><code>vqrshl_s32</code></p>
<p>int32x2_t vqrshl_s32 (int32x2_t a, int32x2_t b)
A32: VQRSHL.S32 Dd, Dn, Dm
A64: SQRSHL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s32">vqrshl_s32</a></p>
<h2 id="vqrshl_s64">vqrshl_s64</h2>
<p><code>vqrshl_s64</code></p>
<p>int64x1_t vqrshl_s64 (int64x1_t a, int64x1_t b)
A32: VQRSHL.S64 Dd, Dn, Dm
A64: SQRSHL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s64">vqrshl_s64</a></p>
<h2 id="vqrshl_s8">vqrshl_s8</h2>
<p><code>vqrshl_s8</code></p>
<p>int8x8_t vqrshl_s8 (int8x8_t a, int8x8_t b)
A32: VQRSHL.S8 Dd, Dn, Dm
A64: SQRSHL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s8">vqrshl_s8</a></p>
<h2 id="vqrshl_u16">vqrshl_u16</h2>
<p><code>vqrshl_u16</code></p>
<p>uint16x4_t vqrshl_u16 (uint16x4_t a, int16x4_t b)
A32: VQRSHL.U16 Dd, Dn, Dm
A64: UQRSHL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u16">vqrshl_u16</a></p>
<h2 id="vqrshl_u32">vqrshl_u32</h2>
<p><code>vqrshl_u32</code></p>
<p>uint32x2_t vqrshl_u32 (uint32x2_t a, int32x2_t b)
A32: VQRSHL.U32 Dd, Dn, Dm
A64: UQRSHL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u32">vqrshl_u32</a></p>
<h2 id="vqrshl_u64">vqrshl_u64</h2>
<p><code>vqrshl_u64</code></p>
<p>uint64x1_t vqrshl_u64 (uint64x1_t a, int64x1_t b)
A32: VQRSHL.U64 Dd, Dn, Dm
A64: UQRSHL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u64">vqrshl_u64</a></p>
<h2 id="vqrshl_u8">vqrshl_u8</h2>
<p><code>vqrshl_u8</code></p>
<p>uint8x8_t vqrshl_u8 (uint8x8_t a, int8x8_t b)
A32: VQRSHL.U8 Dd, Dn, Dm
A64: UQRSHL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u8">vqrshl_u8</a></p>
<h2 id="vqrshlq_s16">vqrshlq_s16</h2>
<p><code>vqrshlq_s16</code></p>
<p>int16x8_t vqrshlq_s16 (int16x8_t a, int16x8_t b)
A32: VQRSHL.S16 Qd, Qn, Qm
A64: SQRSHL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s16">vqrshlq_s16</a></p>
<h2 id="vqrshlq_s32">vqrshlq_s32</h2>
<p><code>vqrshlq_s32</code></p>
<p>int32x4_t vqrshlq_s32 (int32x4_t a, int32x4_t b)
A32: VQRSHL.S32 Qd, Qn, Qm
A64: SQRSHL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s32">vqrshlq_s32</a></p>
<h2 id="vqrshlq_s64">vqrshlq_s64</h2>
<p><code>vqrshlq_s64</code></p>
<p>int64x2_t vqrshlq_s64 (int64x2_t a, int64x2_t b)
A32: VQRSHL.S64 Qd, Qn, Qm
A64: SQRSHL Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s64">vqrshlq_s64</a></p>
<h2 id="vqrshlq_s8">vqrshlq_s8</h2>
<p><code>vqrshlq_s8</code></p>
<p>int8x16_t vqrshlq_s8 (int8x16_t a, int8x16_t b)
A32: VQRSHL.S8 Qd, Qn, Qm
A64: SQRSHL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s8">vqrshlq_s8</a></p>
<h2 id="vqrshlq_u16">vqrshlq_u16</h2>
<p><code>vqrshlq_u16</code></p>
<p>uint16x8_t vqrshlq_u16 (uint16x8_t a, int16x8_t b)
A32: VQRSHL.U16 Qd, Qn, Qm
A64: UQRSHL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u16">vqrshlq_u16</a></p>
<h2 id="vqrshlq_u32">vqrshlq_u32</h2>
<p><code>vqrshlq_u32</code></p>
<p>uint32x4_t vqrshlq_u32 (uint32x4_t a, int32x4_t b)
A32: VQRSHL.U32 Qd, Qn, Qm
A64: UQRSHL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u32">vqrshlq_u32</a></p>
<h2 id="vqrshlq_u64">vqrshlq_u64</h2>
<p><code>vqrshlq_u64</code></p>
<p>uint64x2_t vqrshlq_u64 (uint64x2_t a, int64x2_t b)
A32: VQRSHL.U64 Qd, Qn, Qm
A64: UQRSHL Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u64">vqrshlq_u64</a></p>
<h2 id="vqrshlq_u8">vqrshlq_u8</h2>
<p><code>vqrshlq_u8</code></p>
<p>uint8x16_t vqrshlq_u8 (uint8x16_t a, int8x16_t b)
A32: VQRSHL.U8 Qd, Qn, Qm
A64: UQRSHL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u8">vqrshlq_u8</a></p>
<h2 id="vqrshrn_high_n_s16">vqrshrn_high_n_s16</h2>
<p><code>vqrshrn_high_n_s16</code></p>
<p>int8x16_t vqrshrn_high_n_s16 (int8x8_t r, int16x8_t a, const int n)
A32: VQRSHRN.S16 Dd+1, Dn, #n
A64: SQRSHRN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s16">vqrshrn_high_n_s16</a></p>
<h2 id="vqrshrn_high_n_s32">vqrshrn_high_n_s32</h2>
<p><code>vqrshrn_high_n_s32</code></p>
<p>int16x8_t vqrshrn_high_n_s32 (int16x4_t r, int32x4_t a, const int n)
A32: VQRSHRN.S32 Dd+1, Dn, #n
A64: SQRSHRN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s32">vqrshrn_high_n_s32</a></p>
<h2 id="vqrshrn_high_n_s64">vqrshrn_high_n_s64</h2>
<p><code>vqrshrn_high_n_s64</code></p>
<p>int32x4_t vqrshrn_high_n_s64 (int32x2_t r, int64x2_t a, const int n)
A32: VQRSHRN.S64 Dd+1, Dn, #n
A64: SQRSHRN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s64">vqrshrn_high_n_s64</a></p>
<h2 id="vqrshrn_high_n_u16">vqrshrn_high_n_u16</h2>
<p><code>vqrshrn_high_n_u16</code></p>
<p>uint8x16_t vqrshrn_high_n_u16 (uint8x8_t r, uint16x8_t a, const int n)
A32: VQRSHRN.U16 Dd+1, Dn, #n
A64: UQRSHRN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u16">vqrshrn_high_n_u16</a></p>
<h2 id="vqrshrn_high_n_u32">vqrshrn_high_n_u32</h2>
<p><code>vqrshrn_high_n_u32</code></p>
<p>uint16x8_t vqrshrn_high_n_u32 (uint16x4_t r, uint32x4_t a, const int n)
A32: VQRSHRN.U32 Dd+1, Dn, #n
A64: UQRSHRN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u32">vqrshrn_high_n_u32</a></p>
<h2 id="vqrshrn_high_n_u64">vqrshrn_high_n_u64</h2>
<p><code>vqrshrn_high_n_u64</code></p>
<p>uint32x4_t vqrshrn_high_n_u64 (uint32x2_t r, uint64x2_t a, const int n)
A32: VQRSHRN.U64 Dd+1, Dn, #n
A64: UQRSHRN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u64">vqrshrn_high_n_u64</a></p>
<h2 id="vqrshrn_n_s16">vqrshrn_n_s16</h2>
<p><code>vqrshrn_n_s16</code></p>
<p>int8x8_t vqrshrn_n_s16 (int16x8_t a, const int n)
A32: VQRSHRN.S16 Dd, Qm, #n
A64: SQRSHRN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s16">vqrshrn_n_s16</a></p>
<h2 id="vqrshrn_n_s32">vqrshrn_n_s32</h2>
<p><code>vqrshrn_n_s32</code></p>
<p>int16x4_t vqrshrn_n_s32 (int32x4_t a, const int n)
A32: VQRSHRN.S32 Dd, Qm, #n
A64: SQRSHRN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s32">vqrshrn_n_s32</a></p>
<h2 id="vqrshrn_n_s64">vqrshrn_n_s64</h2>
<p><code>vqrshrn_n_s64</code></p>
<p>int32x2_t vqrshrn_n_s64 (int64x2_t a, const int n)
A32: VQRSHRN.S64 Dd, Qm, #n
A64: SQRSHRN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s64">vqrshrn_n_s64</a></p>
<h2 id="vqrshrn_n_u16">vqrshrn_n_u16</h2>
<p><code>vqrshrn_n_u16</code></p>
<p>uint8x8_t vqrshrn_n_u16 (uint16x8_t a, const int n)
A32: VQRSHRN.U16 Dd, Qm, #n
A64: UQRSHRN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u16">vqrshrn_n_u16</a></p>
<h2 id="vqrshrn_n_u32">vqrshrn_n_u32</h2>
<p><code>vqrshrn_n_u32</code></p>
<p>uint16x4_t vqrshrn_n_u32 (uint32x4_t a, const int n)
A32: VQRSHRN.U32 Dd, Qm, #n
A64: UQRSHRN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u32">vqrshrn_n_u32</a></p>
<h2 id="vqrshrn_n_u64">vqrshrn_n_u64</h2>
<p><code>vqrshrn_n_u64</code></p>
<p>uint32x2_t vqrshrn_n_u64 (uint64x2_t a, const int n)
A32: VQRSHRN.U64 Dd, Qm, #n
A64: UQRSHRN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u64">vqrshrn_n_u64</a></p>
<h2 id="vqrshrun_high_n_s16">vqrshrun_high_n_s16</h2>
<p><code>vqrshrun_high_n_s16</code></p>
<p>uint8x16_t vqrshrun_high_n_s16 (uint8x8_t r, int16x8_t a, const int n)
A32: VQRSHRUN.S16 Dd+1, Dn, #n
A64: SQRSHRUN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s16">vqrshrun_high_n_s16</a></p>
<h2 id="vqrshrun_high_n_s32">vqrshrun_high_n_s32</h2>
<p><code>vqrshrun_high_n_s32</code></p>
<p>uint16x8_t vqrshrun_high_n_s32 (uint16x4_t r, int32x4_t a, const int n)
A32: VQRSHRUN.S32 Dd+1, Dn, #n
A64: SQRSHRUN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s32">vqrshrun_high_n_s32</a></p>
<h2 id="vqrshrun_high_n_s64">vqrshrun_high_n_s64</h2>
<p><code>vqrshrun_high_n_s64</code></p>
<p>uint32x4_t vqrshrun_high_n_s64 (uint32x2_t r, int64x2_t a, const int n)
A32: VQRSHRUN.S64 Dd+1, Dn, #n
A64: SQRSHRUN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s64">vqrshrun_high_n_s64</a></p>
<h2 id="vqrshrun_n_s16">vqrshrun_n_s16</h2>
<p><code>vqrshrun_n_s16</code></p>
<p>uint8x8_t vqrshrun_n_s16 (int16x8_t a, const int n)
A32: VQRSHRUN.S16 Dd, Qm, #n
A64: SQRSHRUN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s16">vqrshrun_n_s16</a></p>
<h2 id="vqrshrun_n_s32">vqrshrun_n_s32</h2>
<p><code>vqrshrun_n_s32</code></p>
<p>uint16x4_t vqrshrun_n_s32 (int32x4_t a, const int n)
A32: VQRSHRUN.S32 Dd, Qm, #n
A64: SQRSHRUN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s32">vqrshrun_n_s32</a></p>
<h2 id="vqrshrun_n_s64">vqrshrun_n_s64</h2>
<p><code>vqrshrun_n_s64</code></p>
<p>uint32x2_t vqrshrun_n_s64 (int64x2_t a, const int n)
A32: VQRSHRUN.S64 Dd, Qm, #n
A64: SQRSHRUN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s64">vqrshrun_n_s64</a></p>
<h2 id="vqshl_n_s16">vqshl_n_s16</h2>
<p><code>vqshl_n_s16</code></p>
<p>int16x4_t vqshl_n_s16 (int16x4_t a, const int n)
A32: VQSHL.S16 Dd, Dm, #n
A64: SQSHL Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s16">vqshl_n_s16</a></p>
<h2 id="vqshl_n_s32">vqshl_n_s32</h2>
<p><code>vqshl_n_s32</code></p>
<p>int32x2_t vqshl_n_s32 (int32x2_t a, const int n)
A32: VQSHL.S32 Dd, Dm, #n
A64: SQSHL Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s32">vqshl_n_s32</a></p>
<h2 id="vqshl_n_s64">vqshl_n_s64</h2>
<p><code>vqshl_n_s64</code></p>
<p>int64x1_t vqshl_n_s64 (int64x1_t a, const int n)
A32: VQSHL.S64 Dd, Dm, #n
A64: SQSHL Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s64">vqshl_n_s64</a></p>
<h2 id="vqshl_n_s8">vqshl_n_s8</h2>
<p><code>vqshl_n_s8</code></p>
<p>int8x8_t vqshl_n_s8 (int8x8_t a, const int n)
A32: VQSHL.S8 Dd, Dm, #n
A64: SQSHL Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s8">vqshl_n_s8</a></p>
<h2 id="vqshl_n_u16">vqshl_n_u16</h2>
<p><code>vqshl_n_u16</code></p>
<p>uint16x4_t vqshl_n_u16 (uint16x4_t a, const int n)
A32: VQSHL.U16 Dd, Dm, #n
A64: UQSHL Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u16">vqshl_n_u16</a></p>
<h2 id="vqshl_n_u32">vqshl_n_u32</h2>
<p><code>vqshl_n_u32</code></p>
<p>uint32x2_t vqshl_n_u32 (uint32x2_t a, const int n)
A32: VQSHL.U32 Dd, Dm, #n
A64: UQSHL Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u32">vqshl_n_u32</a></p>
<h2 id="vqshl_n_u64">vqshl_n_u64</h2>
<p><code>vqshl_n_u64</code></p>
<p>uint64x1_t vqshl_n_u64 (uint64x1_t a, const int n)
A32: VQSHL.U64 Dd, Dm, #n
A64: UQSHL Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u64">vqshl_n_u64</a></p>
<h2 id="vqshl_n_u8">vqshl_n_u8</h2>
<p><code>vqshl_n_u8</code></p>
<p>uint8x8_t vqshl_n_u8 (uint8x8_t a, const int n)
A32: VQSHL.U8 Dd, Dm, #n
A64: UQSHL Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u8">vqshl_n_u8</a></p>
<h2 id="vqshl_s16">vqshl_s16</h2>
<p><code>vqshl_s16</code></p>
<p>int16x4_t vqshl_s16 (int16x4_t a, int16x4_t b)
A32: VQSHL.S16 Dd, Dn, Dm
A64: SQSHL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s16">vqshl_s16</a></p>
<h2 id="vqshl_s32">vqshl_s32</h2>
<p><code>vqshl_s32</code></p>
<p>int32x2_t vqshl_s32 (int32x2_t a, int32x2_t b)
A32: VQSHL.S32 Dd, Dn, Dm
A64: SQSHL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s32">vqshl_s32</a></p>
<h2 id="vqshl_s64">vqshl_s64</h2>
<p><code>vqshl_s64</code></p>
<p>int64x1_t vqshl_s64 (int64x1_t a, int64x1_t b)
A32: VQSHL.S64 Dd, Dn, Dm
A64: SQSHL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s64">vqshl_s64</a></p>
<h2 id="vqshl_s8">vqshl_s8</h2>
<p><code>vqshl_s8</code></p>
<p>int8x8_t vqshl_s8 (int8x8_t a, int8x8_t b)
A32: VQSHL.S8 Dd, Dn, Dm
A64: SQSHL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s8">vqshl_s8</a></p>
<h2 id="vqshl_u16">vqshl_u16</h2>
<p><code>vqshl_u16</code></p>
<p>uint16x4_t vqshl_u16 (uint16x4_t a, int16x4_t b)
A32: VQSHL.U16 Dd, Dn, Dm
A64: UQSHL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u16">vqshl_u16</a></p>
<h2 id="vqshl_u32">vqshl_u32</h2>
<p><code>vqshl_u32</code></p>
<p>uint32x2_t vqshl_u32 (uint32x2_t a, int32x2_t b)
A32: VQSHL.U32 Dd, Dn, Dm
A64: UQSHL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u32">vqshl_u32</a></p>
<h2 id="vqshl_u64">vqshl_u64</h2>
<p><code>vqshl_u64</code></p>
<p>uint64x1_t vqshl_u64 (uint64x1_t a, int64x1_t b)
A32: VQSHL.U64 Dd, Dn, Dm
A64: UQSHL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u64">vqshl_u64</a></p>
<h2 id="vqshl_u8">vqshl_u8</h2>
<p><code>vqshl_u8</code></p>
<p>uint8x8_t vqshl_u8 (uint8x8_t a, int8x8_t b)
A32: VQSHL.U8 Dd, Dn, Dm
A64: UQSHL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u8">vqshl_u8</a></p>
<h2 id="vqshlq_n_s16">vqshlq_n_s16</h2>
<p><code>vqshlq_n_s16</code></p>
<p>int16x8_t vqshlq_n_s16 (int16x8_t a, const int n)
A32: VQSHL.S16 Qd, Qm, #n
A64: SQSHL Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s16">vqshlq_n_s16</a></p>
<h2 id="vqshlq_n_s32">vqshlq_n_s32</h2>
<p><code>vqshlq_n_s32</code></p>
<p>int32x4_t vqshlq_n_s32 (int32x4_t a, const int n)
A32: VQSHL.S32 Qd, Qm, #n
A64: SQSHL Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s32">vqshlq_n_s32</a></p>
<h2 id="vqshlq_n_s64">vqshlq_n_s64</h2>
<p><code>vqshlq_n_s64</code></p>
<p>int64x2_t vqshlq_n_s64 (int64x2_t a, const int n)
A32: VQSHL.S64 Qd, Qm, #n
A64: SQSHL Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s64">vqshlq_n_s64</a></p>
<h2 id="vqshlq_n_s8">vqshlq_n_s8</h2>
<p><code>vqshlq_n_s8</code></p>
<p>int8x16_t vqshlq_n_s8 (int8x16_t a, const int n)
A32: VQSHL.S8 Qd, Qm, #n
A64: SQSHL Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s8">vqshlq_n_s8</a></p>
<h2 id="vqshlq_n_u16">vqshlq_n_u16</h2>
<p><code>vqshlq_n_u16</code></p>
<p>uint16x8_t vqshlq_n_u16 (uint16x8_t a, const int n)
A32: VQSHL.U16 Qd, Qm, #n
A64: UQSHL Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u16">vqshlq_n_u16</a></p>
<h2 id="vqshlq_n_u32">vqshlq_n_u32</h2>
<p><code>vqshlq_n_u32</code></p>
<p>uint32x4_t vqshlq_n_u32 (uint32x4_t a, const int n)
A32: VQSHL.U32 Qd, Qm, #n
A64: UQSHL Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u32">vqshlq_n_u32</a></p>
<h2 id="vqshlq_n_u64">vqshlq_n_u64</h2>
<p><code>vqshlq_n_u64</code></p>
<p>uint64x2_t vqshlq_n_u64 (uint64x2_t a, const int n)
A32: VQSHL.U64 Qd, Qm, #n
A64: UQSHL Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u64">vqshlq_n_u64</a></p>
<h2 id="vqshlq_n_u8">vqshlq_n_u8</h2>
<p><code>vqshlq_n_u8</code></p>
<p>uint8x16_t vqshlq_n_u8 (uint8x16_t a, const int n)
A32: VQSHL.U8 Qd, Qm, #n
A64: UQSHL Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u8">vqshlq_n_u8</a></p>
<h2 id="vqshlq_s16">vqshlq_s16</h2>
<p><code>vqshlq_s16</code></p>
<p>int16x8_t vqshlq_s16 (int16x8_t a, int16x8_t b)
A32: VQSHL.S16 Qd, Qn, Qm
A64: SQSHL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s16">vqshlq_s16</a></p>
<h2 id="vqshlq_s32">vqshlq_s32</h2>
<p><code>vqshlq_s32</code></p>
<p>int32x4_t vqshlq_s32 (int32x4_t a, int32x4_t b)
A32: VQSHL.S32 Qd, Qn, Qm
A64: SQSHL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s32">vqshlq_s32</a></p>
<h2 id="vqshlq_s64">vqshlq_s64</h2>
<p><code>vqshlq_s64</code></p>
<p>int64x2_t vqshlq_s64 (int64x2_t a, int64x2_t b)
A32: VQSHL.S64 Qd, Qn, Qm
A64: SQSHL Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s64">vqshlq_s64</a></p>
<h2 id="vqshlq_s8">vqshlq_s8</h2>
<p><code>vqshlq_s8</code></p>
<p>int8x16_t vqshlq_s8 (int8x16_t a, int8x16_t b)
A32: VQSHL.S8 Qd, Qn, Qm
A64: SQSHL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s8">vqshlq_s8</a></p>
<h2 id="vqshlq_u16">vqshlq_u16</h2>
<p><code>vqshlq_u16</code></p>
<p>uint16x8_t vqshlq_u16 (uint16x8_t a, int16x8_t b)
A32: VQSHL.U16 Qd, Qn, Qm
A64: UQSHL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u16">vqshlq_u16</a></p>
<h2 id="vqshlq_u32">vqshlq_u32</h2>
<p><code>vqshlq_u32</code></p>
<p>uint32x4_t vqshlq_u32 (uint32x4_t a, int32x4_t b)
A32: VQSHL.U32 Qd, Qn, Qm
A64: UQSHL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u32">vqshlq_u32</a></p>
<h2 id="vqshlq_u64">vqshlq_u64</h2>
<p><code>vqshlq_u64</code></p>
<p>uint64x2_t vqshlq_u64 (uint64x2_t a, int64x2_t b)
A32: VQSHL.U64 Qd, Qn, Qm
A64: UQSHL Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u64">vqshlq_u64</a></p>
<h2 id="vqshlq_u8">vqshlq_u8</h2>
<p><code>vqshlq_u8</code></p>
<p>uint8x16_t vqshlq_u8 (uint8x16_t a, int8x16_t b)
A32: VQSHL.U8 Qd, Qn, Qm
A64: UQSHL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u8">vqshlq_u8</a></p>
<h2 id="vqshlu_n_s16">vqshlu_n_s16</h2>
<p><code>vqshlu_n_s16</code></p>
<p>uint16x4_t vqshlu_n_s16 (int16x4_t a, const int n)
A32: VQSHLU.S16 Dd, Dm, #n
A64: SQSHLU Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s16">vqshlu_n_s16</a></p>
<h2 id="vqshlu_n_s32">vqshlu_n_s32</h2>
<p><code>vqshlu_n_s32</code></p>
<p>uint32x2_t vqshlu_n_s32 (int32x2_t a, const int n)
A32: VQSHLU.S32 Dd, Dm, #n
A64: SQSHLU Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s32">vqshlu_n_s32</a></p>
<h2 id="vqshlu_n_s64">vqshlu_n_s64</h2>
<p><code>vqshlu_n_s64</code></p>
<p>uint64x1_t vqshlu_n_s64 (int64x1_t a, const int n)
A32: VQSHLU.S64 Dd, Dm, #n
A64: SQSHLU Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s64">vqshlu_n_s64</a></p>
<h2 id="vqshlu_n_s8">vqshlu_n_s8</h2>
<p><code>vqshlu_n_s8</code></p>
<p>uint8x8_t vqshlu_n_s8 (int8x8_t a, const int n)
A32: VQSHLU.S8 Dd, Dm, #n
A64: SQSHLU Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s8">vqshlu_n_s8</a></p>
<h2 id="vqshluq_n_s16">vqshluq_n_s16</h2>
<p><code>vqshluq_n_s16</code></p>
<p>uint16x8_t vqshluq_n_s16 (int16x8_t a, const int n)
A32: VQSHLU.S16 Qd, Qm, #n
A64: SQSHLU Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s16">vqshluq_n_s16</a></p>
<h2 id="vqshluq_n_s32">vqshluq_n_s32</h2>
<p><code>vqshluq_n_s32</code></p>
<p>uint32x4_t vqshluq_n_s32 (int32x4_t a, const int n)
A32: VQSHLU.S32 Qd, Qm, #n
A64: SQSHLU Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s32">vqshluq_n_s32</a></p>
<h2 id="vqshluq_n_s64">vqshluq_n_s64</h2>
<p><code>vqshluq_n_s64</code></p>
<p>uint64x2_t vqshluq_n_s64 (int64x2_t a, const int n)
A32: VQSHLU.S64 Qd, Qm, #n
A64: SQSHLU Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s64">vqshluq_n_s64</a></p>
<h2 id="vqshluq_n_s8">vqshluq_n_s8</h2>
<p><code>vqshluq_n_s8</code></p>
<p>uint8x16_t vqshluq_n_s8 (int8x16_t a, const int n)
A32: VQSHLU.S8 Qd, Qm, #n
A64: SQSHLU Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s8">vqshluq_n_s8</a></p>
<h2 id="vqshrn_high_n_s16">vqshrn_high_n_s16</h2>
<p><code>vqshrn_high_n_s16</code></p>
<p>int8x16_t vqshrn_high_n_s16 (int8x8_t r, int16x8_t a, const int n)
A32: VQSHRN.S16 Dd+1, Qm, #n
A64: SQSHRN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s16">vqshrn_high_n_s16</a></p>
<h2 id="vqshrn_high_n_s32">vqshrn_high_n_s32</h2>
<p><code>vqshrn_high_n_s32</code></p>
<p>int16x8_t vqshrn_high_n_s32 (int16x4_t r, int32x4_t a, const int n)
A32: VQSHRN.S32 Dd+1, Qm, #n
A64: SQSHRN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s32">vqshrn_high_n_s32</a></p>
<h2 id="vqshrn_high_n_s64">vqshrn_high_n_s64</h2>
<p><code>vqshrn_high_n_s64</code></p>
<p>int32x4_t vqshrn_high_n_s64 (int32x2_t r, int64x2_t a, const int n)
A32: VQSHRN.S64 Dd+1, Qm, #n
A64: SQSHRN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s64">vqshrn_high_n_s64</a></p>
<h2 id="vqshrn_high_n_u16">vqshrn_high_n_u16</h2>
<p><code>vqshrn_high_n_u16</code></p>
<p>uint8x16_t vqshrn_high_n_u16 (uint8x8_t r, uint16x8_t a, const int n)
A32: VQSHRN.U16 Dd+1, Qm, #n
A64: UQSHRN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u16">vqshrn_high_n_u16</a></p>
<h2 id="vqshrn_high_n_u32">vqshrn_high_n_u32</h2>
<p><code>vqshrn_high_n_u32</code></p>
<p>uint16x8_t vqshrn_high_n_u32 (uint16x4_t r, uint32x4_t a, const int n)
A32: VQSHRN.U32 Dd+1, Qm, #n
A64: UQSHRN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u32">vqshrn_high_n_u32</a></p>
<h2 id="vqshrn_high_n_u64">vqshrn_high_n_u64</h2>
<p><code>vqshrn_high_n_u64</code></p>
<p>uint32x4_t vqshrn_high_n_u64 (uint32x2_t r, uint64x2_t a, const int n)
A32: VQSHRN.U64 Dd+1, Qm, #n
A64: UQSHRN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u64">vqshrn_high_n_u64</a></p>
<h2 id="vqshrn_n_s16">vqshrn_n_s16</h2>
<p><code>vqshrn_n_s16</code></p>
<p>int8x8_t vqshrn_n_s16 (int16x8_t a, const int n)
A32: VQSHRN.S16 Dd, Qm, #n
A64: SQSHRN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s16">vqshrn_n_s16</a></p>
<h2 id="vqshrn_n_s32">vqshrn_n_s32</h2>
<p><code>vqshrn_n_s32</code></p>
<p>int16x4_t vqshrn_n_s32 (int32x4_t a, const int n)
A32: VQSHRN.S32 Dd, Qm, #n
A64: SQSHRN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s32">vqshrn_n_s32</a></p>
<h2 id="vqshrn_n_s64">vqshrn_n_s64</h2>
<p><code>vqshrn_n_s64</code></p>
<p>int32x2_t vqshrn_n_s64 (int64x2_t a, const int n)
A32: VQSHRN.S64 Dd, Qm, #n
A64: SQSHRN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s64">vqshrn_n_s64</a></p>
<h2 id="vqshrn_n_u16">vqshrn_n_u16</h2>
<p><code>vqshrn_n_u16</code></p>
<p>uint8x8_t vqshrn_n_u16 (uint16x8_t a, const int n)
A32: VQSHRN.U16 Dd, Qm, #n
A64: UQSHRN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u16">vqshrn_n_u16</a></p>
<h2 id="vqshrn_n_u32">vqshrn_n_u32</h2>
<p><code>vqshrn_n_u32</code></p>
<p>uint16x4_t vqshrn_n_u32 (uint32x4_t a, const int n)
A32: VQSHRN.U32 Dd, Qm, #n
A64: UQSHRN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u32">vqshrn_n_u32</a></p>
<h2 id="vqshrn_n_u64">vqshrn_n_u64</h2>
<p><code>vqshrn_n_u64</code></p>
<p>uint32x2_t vqshrn_n_u64 (uint64x2_t a, const int n)
A32: VQSHRN.U64 Dd, Qm, #n
A64: UQSHRN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u64">vqshrn_n_u64</a></p>
<h2 id="vqshrun_high_n_s16">vqshrun_high_n_s16</h2>
<p><code>vqshrun_high_n_s16</code></p>
<p>uint8x16_t vqshrun_high_n_s16 (uint8x8_t r, int16x8_t a, const int n)
A32: VQSHRUN.S16 Dd+1, Dn, #n
A64: SQSHRUN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s16">vqshrun_high_n_s16</a></p>
<h2 id="vqshrun_high_n_s32">vqshrun_high_n_s32</h2>
<p><code>vqshrun_high_n_s32</code></p>
<p>uint16x8_t vqshrun_high_n_s32 (uint16x4_t r, int32x4_t a, const int n)
A32: VQSHRUN.S32 Dd+1, Dn, #n
A64: SQSHRUN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s32">vqshrun_high_n_s32</a></p>
<h2 id="vqshrun_high_n_s64">vqshrun_high_n_s64</h2>
<p><code>vqshrun_high_n_s64</code></p>
<p>uint32x4_t vqshrun_high_n_s64 (uint32x2_t r, int64x2_t a, const int n)
A32: VQSHRUN.S64 Dd+1, Dn, #n
A64: SQSHRUN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s64">vqshrun_high_n_s64</a></p>
<h2 id="vqshrun_n_s16">vqshrun_n_s16</h2>
<p><code>vqshrun_n_s16</code></p>
<p>uint8x8_t vqshrun_n_s16 (int16x8_t a, const int n)
A32: VQSHRUN.S16 Dd, Qm, #n
A64: SQSHRUN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s16">vqshrun_n_s16</a></p>
<h2 id="vqshrun_n_s32">vqshrun_n_s32</h2>
<p><code>vqshrun_n_s32</code></p>
<p>uint16x4_t vqshrun_n_s32 (int32x4_t a, const int n)
A32: VQSHRUN.S32 Dd, Qm, #n
A64: SQSHRUN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s32">vqshrun_n_s32</a></p>
<h2 id="vqshrun_n_s64">vqshrun_n_s64</h2>
<p><code>vqshrun_n_s64</code></p>
<p>uint32x2_t vqshrun_n_s64 (int64x2_t a, const int n)
A32: VQSHRUN.S64 Dd, Qm, #n
A64: SQSHRUN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s64">vqshrun_n_s64</a></p>
<h2 id="vqsub_s16">vqsub_s16</h2>
<p><code>vqsub_s16</code></p>
<p>int16x4_t vqsub_s16 (int16x4_t a, int16x4_t b)
A32: VQSUB.S16 Dd, Dn, Dm
A64: SQSUB Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s16">vqsub_s16</a></p>
<h2 id="vqsub_s32">vqsub_s32</h2>
<p><code>vqsub_s32</code></p>
<p>int32x2_t vqsub_s32 (int32x2_t a, int32x2_t b)
A32: VQSUB.S32 Dd, Dn, Dm
A64: SQSUB Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s32">vqsub_s32</a></p>
<h2 id="vqsub_s64">vqsub_s64</h2>
<p><code>vqsub_s64</code></p>
<p>int64x1_t vqsub_s64 (int64x1_t a, int64x1_t b)
A32: VQSUB.S64 Dd, Dn, Dm
A64: SQSUB Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s64">vqsub_s64</a></p>
<h2 id="vqsub_s8">vqsub_s8</h2>
<p><code>vqsub_s8</code></p>
<p>int8x8_t vqsub_s8 (int8x8_t a, int8x8_t b)
A32: VQSUB.S8 Dd, Dn, Dm
A64: SQSUB Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s8">vqsub_s8</a></p>
<h2 id="vqsub_u16">vqsub_u16</h2>
<p><code>vqsub_u16</code></p>
<p>uint16x4_t vqsub_u16 (uint16x4_t a, uint16x4_t b)
A32: VQSUB.U16 Dd, Dn, Dm
A64: UQSUB Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u16">vqsub_u16</a></p>
<h2 id="vqsub_u32">vqsub_u32</h2>
<p><code>vqsub_u32</code></p>
<p>uint32x2_t vqsub_u32 (uint32x2_t a, uint32x2_t b)
A32: VQSUB.U32 Dd, Dn, Dm
A64: UQSUB Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u32">vqsub_u32</a></p>
<h2 id="vqsub_u64">vqsub_u64</h2>
<p><code>vqsub_u64</code></p>
<p>uint64x1_t vqsub_u64 (uint64x1_t a, uint64x1_t b)
A32: VQSUB.U64 Dd, Dn, Dm
A64: UQSUB Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u64">vqsub_u64</a></p>
<h2 id="vqsub_u8">vqsub_u8</h2>
<p><code>vqsub_u8</code></p>
<p>uint8x8_t vqsub_u8 (uint8x8_t a, uint8x8_t b)
A32: VQSUB.U8 Dd, Dn, Dm
A64: UQSUB Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u8">vqsub_u8</a></p>
<h2 id="vqsubq_s16">vqsubq_s16</h2>
<p><code>vqsubq_s16</code></p>
<p>int16x8_t vqsubq_s16 (int16x8_t a, int16x8_t b)
A32: VQSUB.S16 Qd, Qn, Qm
A64: SQSUB Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s16">vqsubq_s16</a></p>
<h2 id="vqsubq_s32">vqsubq_s32</h2>
<p><code>vqsubq_s32</code></p>
<p>int32x4_t vqsubq_s32 (int32x4_t a, int32x4_t b)
A32: VQSUB.S32 Qd, Qn, Qm
A64: SQSUB Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s32">vqsubq_s32</a></p>
<h2 id="vqsubq_s64">vqsubq_s64</h2>
<p><code>vqsubq_s64</code></p>
<p>int64x2_t vqsubq_s64 (int64x2_t a, int64x2_t b)
A32: VQSUB.S64 Qd, Qn, Qm
A64: SQSUB Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s64">vqsubq_s64</a></p>
<h2 id="vqsubq_s8">vqsubq_s8</h2>
<p><code>vqsubq_s8</code></p>
<p>int8x16_t vqsubq_s8 (int8x16_t a, int8x16_t b)
A32: VQSUB.S8 Qd, Qn, Qm
A64: SQSUB Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s8">vqsubq_s8</a></p>
<h2 id="vqsubq_u16">vqsubq_u16</h2>
<p><code>vqsubq_u16</code></p>
<p>uint16x8_t vqsubq_u16 (uint16x8_t a, uint16x8_t b)
A32: VQSUB.U16 Qd, Qn, Qm
A64: UQSUB Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u16">vqsubq_u16</a></p>
<h2 id="vqsubq_u32">vqsubq_u32</h2>
<p><code>vqsubq_u32</code></p>
<p>uint32x4_t vqsubq_u32 (uint32x4_t a, uint32x4_t b)
A32: VQSUB.U32 Qd, Qn, Qm
A64: UQSUB Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u32">vqsubq_u32</a></p>
<h2 id="vqsubq_u64">vqsubq_u64</h2>
<p><code>vqsubq_u64</code></p>
<p>uint64x2_t vqsubq_u64 (uint64x2_t a, uint64x2_t b)
A32: VQSUB.U64 Qd, Qn, Qm
A64: UQSUB Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u64">vqsubq_u64</a></p>
<h2 id="vqsubq_u8">vqsubq_u8</h2>
<p><code>vqsubq_u8</code></p>
<p>uint8x16_t vqsubq_u8 (uint8x16_t a, uint8x16_t b)
A32: VQSUB.U8 Qd, Qn, Qm
A64: UQSUB Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u8">vqsubq_u8</a></p>
<h2 id="vqvtbl1_s8">vqvtbl1_s8</h2>
<p><code>vqvtbl1_s8</code></p>
<p Vn.16B="">int8x8_t vqvtbl1_s8(int8x16_t t, uint8x8_t idx)
A32: VTBL Dd, {Dn, Dn+1}, Dm
A64: TBL Vd.8B, , Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqvtbl1_s8">vqvtbl1_s8</a></p>
<h2 id="vqvtbl1_u8">vqvtbl1_u8</h2>
<p><code>vqvtbl1_u8</code></p>
<p Vn.16B="">uint8x8_t vqvtbl1_u8(uint8x16_t t, uint8x8_t idx)
A32: VTBL Dd, {Dn, Dn+1}, Dm
A64: TBL Vd.8B, , Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqvtbl1_u8">vqvtbl1_u8</a></p>
<h2 id="vqvtbx1_s8">vqvtbx1_s8</h2>
<p><code>vqvtbx1_s8</code></p>
<p Vn.16B="">int8x8_t vqvtbx1_s8(int8x8_t r, int8x16_t t, uint8x8_t idx)
A32: VTBX Dd, {Dn, Dn+1}, Dm
A64: TBX Vd.8B, , Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqvtbx1_s8">vqvtbx1_s8</a></p>
<h2 id="vqvtbx1_u8">vqvtbx1_u8</h2>
<p><code>vqvtbx1_u8</code></p>
<p Vn.16B="">uint8x8_t vqvtbx1_u8(uint8x8_t r, uint8x16_t t, uint8x8_t idx)
A32: VTBX Dd, {Dn, Dn+1}, Dm
A64: TBX Vd.8B, , Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqvtbx1_u8">vqvtbx1_u8</a></p>
<h2 id="vraddhn_high_s16">vraddhn_high_s16</h2>
<p><code>vraddhn_high_s16</code></p>
<p>int8x16_t vraddhn_high_s16 (int8x8_t r, int16x8_t a, int16x8_t b)
A32: VRADDHN.I16 Dd+1, Qn, Qm
A64: RADDHN2 Vd.16B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s16">vraddhn_high_s16</a></p>
<h2 id="vraddhn_high_s32">vraddhn_high_s32</h2>
<p><code>vraddhn_high_s32</code></p>
<p>int16x8_t vraddhn_high_s32 (int16x4_t r, int32x4_t a, int32x4_t b)
A32: VRADDHN.I32 Dd+1, Qn, Qm
A64: RADDHN2 Vd.8H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s32">vraddhn_high_s32</a></p>
<h2 id="vraddhn_high_s64">vraddhn_high_s64</h2>
<p><code>vraddhn_high_s64</code></p>
<p>int32x4_t vraddhn_high_s64 (int32x2_t r, int64x2_t a, int64x2_t b)
A32: VRADDHN.I64 Dd+1, Qn, Qm
A64: RADDHN2 Vd.4S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s64">vraddhn_high_s64</a></p>
<h2 id="vraddhn_high_u16">vraddhn_high_u16</h2>
<p><code>vraddhn_high_u16</code></p>
<p>uint8x16_t vraddhn_high_u16 (uint8x8_t r, uint16x8_t a, uint16x8_t b)
A32: VRADDHN.I16 Dd+1, Qn, Qm
A64: RADDHN2 Vd.16B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u16">vraddhn_high_u16</a></p>
<h2 id="vraddhn_high_u32">vraddhn_high_u32</h2>
<p><code>vraddhn_high_u32</code></p>
<p>uint16x8_t vraddhn_high_u32 (uint16x4_t r, uint32x4_t a, uint32x4_t b)
A32: VRADDHN.I32 Dd+1, Qn, Qm
A64: RADDHN2 Vd.8H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u32">vraddhn_high_u32</a></p>
<h2 id="vraddhn_high_u64">vraddhn_high_u64</h2>
<p><code>vraddhn_high_u64</code></p>
<p>uint32x4_t vraddhn_high_u64 (uint32x2_t r, uint64x2_t a, uint64x2_t b)
A32: VRADDHN.I64 Dd+1, Qn, Qm
A64: RADDHN2 Vd.4S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u64">vraddhn_high_u64</a></p>
<h2 id="vraddhn_s16">vraddhn_s16</h2>
<p><code>vraddhn_s16</code></p>
<p>int8x8_t vraddhn_s16 (int16x8_t a, int16x8_t b)
A32: VRADDHN.I16 Dd, Qn, Qm
A64: RADDHN Vd.8B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s16">vraddhn_s16</a></p>
<h2 id="vraddhn_s32">vraddhn_s32</h2>
<p><code>vraddhn_s32</code></p>
<p>int16x4_t vraddhn_s32 (int32x4_t a, int32x4_t b)
A32: VRADDHN.I32 Dd, Qn, Qm
A64: RADDHN Vd.4H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s32">vraddhn_s32</a></p>
<h2 id="vraddhn_s64">vraddhn_s64</h2>
<p><code>vraddhn_s64</code></p>
<p>int32x2_t vraddhn_s64 (int64x2_t a, int64x2_t b)
A32: VRADDHN.I64 Dd, Qn, Qm
A64: RADDHN Vd.2S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s64">vraddhn_s64</a></p>
<h2 id="vraddhn_u16">vraddhn_u16</h2>
<p><code>vraddhn_u16</code></p>
<p>uint8x8_t vraddhn_u16 (uint16x8_t a, uint16x8_t b)
A32: VRADDHN.I16 Dd, Qn, Qm
A64: RADDHN Vd.8B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u16">vraddhn_u16</a></p>
<h2 id="vraddhn_u32">vraddhn_u32</h2>
<p><code>vraddhn_u32</code></p>
<p>uint16x4_t vraddhn_u32 (uint32x4_t a, uint32x4_t b)
A32: VRADDHN.I32 Dd, Qn, Qm
A64: RADDHN Vd.4H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u32">vraddhn_u32</a></p>
<h2 id="vraddhn_u64">vraddhn_u64</h2>
<p><code>vraddhn_u64</code></p>
<p>uint32x2_t vraddhn_u64 (uint64x2_t a, uint64x2_t b)
A32: VRADDHN.I64 Dd, Qn, Qm
A64: RADDHN Vd.2S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u64">vraddhn_u64</a></p>
<h2 id="vrecpe_f32">vrecpe_f32</h2>
<p><code>vrecpe_f32</code></p>
<p>float32x2_t vrecpe_f32 (float32x2_t a)
A32: VRECPE.F32 Dd, Dm
A64: FRECPE Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_f32">vrecpe_f32</a></p>
<h2 id="vrecpe_u32">vrecpe_u32</h2>
<p><code>vrecpe_u32</code></p>
<p>uint32x2_t vrecpe_u32 (uint32x2_t a)
A32: VRECPE.U32 Dd, Dm
A64: URECPE Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_u32">vrecpe_u32</a></p>
<h2 id="vrecpeq_f32">vrecpeq_f32</h2>
<p><code>vrecpeq_f32</code></p>
<p>float32x4_t vrecpeq_f32 (float32x4_t a)
A32: VRECPE.F32 Qd, Qm
A64: FRECPE Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f32">vrecpeq_f32</a></p>
<h2 id="vrecpeq_u32">vrecpeq_u32</h2>
<p><code>vrecpeq_u32</code></p>
<p>uint32x4_t vrecpeq_u32 (uint32x4_t a)
A32: VRECPE.U32 Qd, Qm
A64: URECPE Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_u32">vrecpeq_u32</a></p>
<h2 id="vrecps_f32">vrecps_f32</h2>
<p><code>vrecps_f32</code></p>
<p>float32x2_t vrecps_f32 (float32x2_t a, float32x2_t b)
A32: VRECPS.F32 Dd, Dn, Dm
A64: FRECPS Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecps_f32">vrecps_f32</a></p>
<h2 id="vrecpsq_f32">vrecpsq_f32</h2>
<p><code>vrecpsq_f32</code></p>
<p>float32x4_t vrecpsq_f32 (float32x4_t a, float32x4_t b)
A32: VRECPS.F32 Qd, Qn, Qm
A64: FRECPS Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsq_f32">vrecpsq_f32</a></p>
<h2 id="vrhadd_s16">vrhadd_s16</h2>
<p><code>vrhadd_s16</code></p>
<p>int16x4_t vrhadd_s16 (int16x4_t a, int16x4_t b)
A32: VRHADD.S16 Dd, Dn, Dm
A64: SRHADD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s16">vrhadd_s16</a></p>
<h2 id="vrhadd_s32">vrhadd_s32</h2>
<p><code>vrhadd_s32</code></p>
<p>int32x2_t vrhadd_s32 (int32x2_t a, int32x2_t b)
A32: VRHADD.S32 Dd, Dn, Dm
A64: SRHADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s32">vrhadd_s32</a></p>
<h2 id="vrhadd_s8">vrhadd_s8</h2>
<p><code>vrhadd_s8</code></p>
<p>int8x8_t vrhadd_s8 (int8x8_t a, int8x8_t b)
A32: VRHADD.S8 Dd, Dn, Dm
A64: SRHADD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s8">vrhadd_s8</a></p>
<h2 id="vrhadd_u16">vrhadd_u16</h2>
<p><code>vrhadd_u16</code></p>
<p>uint16x4_t vrhadd_u16 (uint16x4_t a, uint16x4_t b)
A32: VRHADD.U16 Dd, Dn, Dm
A64: URHADD Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u16">vrhadd_u16</a></p>
<h2 id="vrhadd_u32">vrhadd_u32</h2>
<p><code>vrhadd_u32</code></p>
<p>uint32x2_t vrhadd_u32 (uint32x2_t a, uint32x2_t b)
A32: VRHADD.U32 Dd, Dn, Dm
A64: URHADD Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u32">vrhadd_u32</a></p>
<h2 id="vrhadd_u8">vrhadd_u8</h2>
<p><code>vrhadd_u8</code></p>
<p>uint8x8_t vrhadd_u8 (uint8x8_t a, uint8x8_t b)
A32: VRHADD.U8 Dd, Dn, Dm
A64: URHADD Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u8">vrhadd_u8</a></p>
<h2 id="vrhaddq_s16">vrhaddq_s16</h2>
<p><code>vrhaddq_s16</code></p>
<p>int16x8_t vrhaddq_s16 (int16x8_t a, int16x8_t b)
A32: VRHADD.S16 Qd, Qn, Qm
A64: SRHADD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s16">vrhaddq_s16</a></p>
<h2 id="vrhaddq_s32">vrhaddq_s32</h2>
<p><code>vrhaddq_s32</code></p>
<p>int32x4_t vrhaddq_s32 (int32x4_t a, int32x4_t b)
A32: VRHADD.S32 Qd, Qn, Qm
A64: SRHADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s32">vrhaddq_s32</a></p>
<h2 id="vrhaddq_s8">vrhaddq_s8</h2>
<p><code>vrhaddq_s8</code></p>
<p>int8x16_t vrhaddq_s8 (int8x16_t a, int8x16_t b)
A32: VRHADD.S8 Qd, Qn, Qm
A64: SRHADD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s8">vrhaddq_s8</a></p>
<h2 id="vrhaddq_u16">vrhaddq_u16</h2>
<p><code>vrhaddq_u16</code></p>
<p>uint16x8_t vrhaddq_u16 (uint16x8_t a, uint16x8_t b)
A32: VRHADD.U16 Qd, Qn, Qm
A64: URHADD Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u16">vrhaddq_u16</a></p>
<h2 id="vrhaddq_u32">vrhaddq_u32</h2>
<p><code>vrhaddq_u32</code></p>
<p>uint32x4_t vrhaddq_u32 (uint32x4_t a, uint32x4_t b)
A32: VRHADD.U32 Qd, Qn, Qm
A64: URHADD Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u32">vrhaddq_u32</a></p>
<h2 id="vrhaddq_u8">vrhaddq_u8</h2>
<p><code>vrhaddq_u8</code></p>
<p>uint8x16_t vrhaddq_u8 (uint8x16_t a, uint8x16_t b)
A32: VRHADD.U8 Qd, Qn, Qm
A64: URHADD Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u8">vrhaddq_u8</a></p>
<h2 id="vrnd_f32">vrnd_f32</h2>
<p><code>vrnd_f32</code></p>
<p>float32x2_t vrnd_f32 (float32x2_t a)
A32: VRINTZ.F32 Dd, Dm
A64: FRINTZ Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd_f32">vrnd_f32</a></p>
<h2 id="vrnd_f64">vrnd_f64</h2>
<p><code>vrnd_f64</code></p>
<p>float64x1_t vrnd_f64 (float64x1_t a)
A32: VRINTZ.F64 Dd, Dm
A64: FRINTZ Dd, Dn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd_f64">vrnd_f64</a></p>
<h2 id="vrnda_f32">vrnda_f32</h2>
<p><code>vrnda_f32</code></p>
<p>float32x2_t vrnda_f32 (float32x2_t a)
A32: VRINTA.F32 Dd, Dm
A64: FRINTA Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnda_f32">vrnda_f32</a></p>
<h2 id="vrnda_f64">vrnda_f64</h2>
<p><code>vrnda_f64</code></p>
<p>float64x1_t vrnda_f64 (float64x1_t a)
A32: VRINTA.F64 Dd, Dm
A64: FRINTA Dd, Dn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnda_f64">vrnda_f64</a></p>
<h2 id="vrndaq_f32">vrndaq_f32</h2>
<p><code>vrndaq_f32</code></p>
<p>float32x4_t vrndaq_f32 (float32x4_t a)
A32: VRINTA.F32 Qd, Qm
A64: FRINTA Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndaq_f32">vrndaq_f32</a></p>
<h2 id="vrndas_f32">vrndas_f32</h2>
<p><code>vrndas_f32</code></p>
<p>float32_t vrndas_f32 (float32_t a)
A32: VRINTA.F32 Sd, Sm
A64: FRINTA Sd, Sn The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndas_f32">vrndas_f32</a></p>
<h2 id="vrndm_f32">vrndm_f32</h2>
<p><code>vrndm_f32</code></p>
<p>float32x2_t vrndm_f32 (float32x2_t a)
A32: VRINTM.F32 Dd, Dm
A64: FRINTM Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndm_f32">vrndm_f32</a></p>
<h2 id="vrndm_f64">vrndm_f64</h2>
<p><code>vrndm_f64</code></p>
<p>float64x1_t vrndm_f64 (float64x1_t a)
A32: VRINTM.F64 Dd, Dm
A64: FRINTM Dd, Dn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndm_f64">vrndm_f64</a></p>
<h2 id="vrndmq_f32">vrndmq_f32</h2>
<p><code>vrndmq_f32</code></p>
<p>float32x4_t vrndmq_f32 (float32x4_t a)
A32: VRINTM.F32 Qd, Qm
A64: FRINTM Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f32">vrndmq_f32</a></p>
<h2 id="vrndms_f32">vrndms_f32</h2>
<p><code>vrndms_f32</code></p>
<p>float32_t vrndms_f32 (float32_t a)
A32: VRINTM.F32 Sd, Sm
A64: FRINTM Sd, Sn The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndms_f32">vrndms_f32</a></p>
<h2 id="vrndn_f32">vrndn_f32</h2>
<p><code>vrndn_f32</code></p>
<p>float32x2_t vrndn_f32 (float32x2_t a)
A32: VRINTN.F32 Dd, Dm
A64: FRINTN Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndn_f32">vrndn_f32</a></p>
<h2 id="vrndn_f64">vrndn_f64</h2>
<p><code>vrndn_f64</code></p>
<p>float64x1_t vrndn_f64 (float64x1_t a)
A32: VRINTN.F64 Dd, Dm
A64: FRINTN Dd, Dn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndn_f64">vrndn_f64</a></p>
<h2 id="vrndnq_f32">vrndnq_f32</h2>
<p><code>vrndnq_f32</code></p>
<p>float32x4_t vrndnq_f32 (float32x4_t a)
A32: VRINTN.F32 Qd, Qm
A64: FRINTN Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f32">vrndnq_f32</a></p>
<h2 id="vrndns_f32">vrndns_f32</h2>
<p><code>vrndns_f32</code></p>
<p>float32_t vrndns_f32 (float32_t a)
A32: VRINTN.F32 Sd, Sm
A64: FRINTN Sd, Sn The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndns_f32">vrndns_f32</a></p>
<h2 id="vrndp_f32">vrndp_f32</h2>
<p><code>vrndp_f32</code></p>
<p>float32x2_t vrndp_f32 (float32x2_t a)
A32: VRINTP.F32 Dd, Dm
A64: FRINTP Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndp_f32">vrndp_f32</a></p>
<h2 id="vrndp_f64">vrndp_f64</h2>
<p><code>vrndp_f64</code></p>
<p>float64x1_t vrndp_f64 (float64x1_t a)
A32: VRINTP.F64 Dd, Dm
A64: FRINTP Dd, Dn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndp_f64">vrndp_f64</a></p>
<h2 id="vrndpq_f32">vrndpq_f32</h2>
<p><code>vrndpq_f32</code></p>
<p>float32x4_t vrndpq_f32 (float32x4_t a)
A32: VRINTP.F32 Qd, Qm
A64: FRINTP Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f32">vrndpq_f32</a></p>
<h2 id="vrndps_f32">vrndps_f32</h2>
<p><code>vrndps_f32</code></p>
<p>float32_t vrndps_f32 (float32_t a)
A32: VRINTP.F32 Sd, Sm
A64: FRINTP Sd, Sn The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndps_f32">vrndps_f32</a></p>
<h2 id="vrndq_f32">vrndq_f32</h2>
<p><code>vrndq_f32</code></p>
<p>float32x4_t vrndq_f32 (float32x4_t a)
A32: VRINTZ.F32 Qd, Qm
A64: FRINTZ Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f32">vrndq_f32</a></p>
<h2 id="vrnds_f32">vrnds_f32</h2>
<p><code>vrnds_f32</code></p>
<p>float32_t vrnds_f32 (float32_t a)
A32: VRINTZ.F32 Sd, Sm
A64: FRINTZ Sd, Sn The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnds_f32">vrnds_f32</a></p>
<h2 id="vrshl_s16">vrshl_s16</h2>
<p><code>vrshl_s16</code></p>
<p>int16x4_t vrshl_s16 (int16x4_t a, int16x4_t b)
A32: VRSHL.S16 Dd, Dn, Dm
A64: SRSHL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s16">vrshl_s16</a></p>
<h2 id="vrshl_s32">vrshl_s32</h2>
<p><code>vrshl_s32</code></p>
<p>int32x2_t vrshl_s32 (int32x2_t a, int32x2_t b)
A32: VRSHL.S32 Dd, Dn, Dm
A64: SRSHL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s32">vrshl_s32</a></p>
<h2 id="vrshl_s64">vrshl_s64</h2>
<p><code>vrshl_s64</code></p>
<p>int64x1_t vrshl_s64 (int64x1_t a, int64x1_t b)
A32: VRSHL.S64 Dd, Dn, Dm
A64: SRSHL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s64">vrshl_s64</a></p>
<h2 id="vrshl_s8">vrshl_s8</h2>
<p><code>vrshl_s8</code></p>
<p>int8x8_t vrshl_s8 (int8x8_t a, int8x8_t b)
A32: VRSHL.S8 Dd, Dn, Dm
A64: SRSHL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s8">vrshl_s8</a></p>
<h2 id="vrshl_u16">vrshl_u16</h2>
<p><code>vrshl_u16</code></p>
<p>uint16x4_t vrshl_u16 (uint16x4_t a, int16x4_t b)
A32: VRSHL.U16 Dd, Dn, Dm
A64: URSHL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u16">vrshl_u16</a></p>
<h2 id="vrshl_u32">vrshl_u32</h2>
<p><code>vrshl_u32</code></p>
<p>uint32x2_t vrshl_u32 (uint32x2_t a, int32x2_t b)
A32: VRSHL.U32 Dd, Dn, Dm
A64: URSHL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u32">vrshl_u32</a></p>
<h2 id="vrshl_u64">vrshl_u64</h2>
<p><code>vrshl_u64</code></p>
<p>uint64x1_t vrshl_u64 (uint64x1_t a, int64x1_t b)
A32: VRSHL.U64 Dd, Dn, Dm
A64: URSHL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u64">vrshl_u64</a></p>
<h2 id="vrshl_u8">vrshl_u8</h2>
<p><code>vrshl_u8</code></p>
<p>uint8x8_t vrshl_u8 (uint8x8_t a, int8x8_t b)
A32: VRSHL.U8 Dd, Dn, Dm
A64: URSHL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u8">vrshl_u8</a></p>
<h2 id="vrshlq_s16">vrshlq_s16</h2>
<p><code>vrshlq_s16</code></p>
<p>int16x8_t vrshlq_s16 (int16x8_t a, int16x8_t b)
A32: VRSHL.S16 Qd, Qn, Qm
A64: SRSHL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s16">vrshlq_s16</a></p>
<h2 id="vrshlq_s32">vrshlq_s32</h2>
<p><code>vrshlq_s32</code></p>
<p>int32x4_t vrshlq_s32 (int32x4_t a, int32x4_t b)
A32: VRSHL.S32 Qd, Qn, Qm
A64: SRSHL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s32">vrshlq_s32</a></p>
<h2 id="vrshlq_s64">vrshlq_s64</h2>
<p><code>vrshlq_s64</code></p>
<p>int64x2_t vrshlq_s64 (int64x2_t a, int64x2_t b)
A32: VRSHL.S64 Qd, Qn, Qm
A64: SRSHL Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s64">vrshlq_s64</a></p>
<h2 id="vrshlq_s8">vrshlq_s8</h2>
<p><code>vrshlq_s8</code></p>
<p>int8x16_t vrshlq_s8 (int8x16_t a, int8x16_t b)
A32: VRSHL.S8 Qd, Qn, Qm
A64: SRSHL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s8">vrshlq_s8</a></p>
<h2 id="vrshlq_u16">vrshlq_u16</h2>
<p><code>vrshlq_u16</code></p>
<p>uint16x8_t vrshlq_u16 (uint16x8_t a, int16x8_t b)
A32: VRSHL.U16 Qd, Qn, Qm
A64: URSHL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u16">vrshlq_u16</a></p>
<h2 id="vrshlq_u32">vrshlq_u32</h2>
<p><code>vrshlq_u32</code></p>
<p>uint32x4_t vrshlq_u32 (uint32x4_t a, int32x4_t b)
A32: VRSHL.U32 Qd, Qn, Qm
A64: URSHL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u32">vrshlq_u32</a></p>
<h2 id="vrshlq_u64">vrshlq_u64</h2>
<p><code>vrshlq_u64</code></p>
<p>uint64x2_t vrshlq_u64 (uint64x2_t a, int64x2_t b)
A32: VRSHL.U64 Qd, Qn, Qm
A64: URSHL Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u64">vrshlq_u64</a></p>
<h2 id="vrshlq_u8">vrshlq_u8</h2>
<p><code>vrshlq_u8</code></p>
<p>uint8x16_t vrshlq_u8 (uint8x16_t a, int8x16_t b)
A32: VRSHL.U8 Qd, Qn, Qm
A64: URSHL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u8">vrshlq_u8</a></p>
<h2 id="vrshr_n_s16">vrshr_n_s16</h2>
<p><code>vrshr_n_s16</code></p>
<p>int16x4_t vrshr_n_s16 (int16x4_t a, const int n)
A32: VRSHR.S16 Dd, Dm, #n
A64: SRSHR Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s16">vrshr_n_s16</a></p>
<h2 id="vrshr_n_s32">vrshr_n_s32</h2>
<p><code>vrshr_n_s32</code></p>
<p>int32x2_t vrshr_n_s32 (int32x2_t a, const int n)
A32: VRSHR.S32 Dd, Dm, #n
A64: SRSHR Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s32">vrshr_n_s32</a></p>
<h2 id="vrshr_n_s64">vrshr_n_s64</h2>
<p><code>vrshr_n_s64</code></p>
<p>int64x1_t vrshr_n_s64 (int64x1_t a, const int n)
A32: VRSHR.S64 Dd, Dm, #n
A64: SRSHR Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s64">vrshr_n_s64</a></p>
<h2 id="vrshr_n_s8">vrshr_n_s8</h2>
<p><code>vrshr_n_s8</code></p>
<p>int8x8_t vrshr_n_s8 (int8x8_t a, const int n)
A32: VRSHR.S8 Dd, Dm, #n
A64: SRSHR Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s8">vrshr_n_s8</a></p>
<h2 id="vrshr_n_u16">vrshr_n_u16</h2>
<p><code>vrshr_n_u16</code></p>
<p>uint16x4_t vrshr_n_u16 (uint16x4_t a, const int n)
A32: VRSHR.U16 Dd, Dm, #n
A64: URSHR Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u16">vrshr_n_u16</a></p>
<h2 id="vrshr_n_u32">vrshr_n_u32</h2>
<p><code>vrshr_n_u32</code></p>
<p>uint32x2_t vrshr_n_u32 (uint32x2_t a, const int n)
A32: VRSHR.U32 Dd, Dm, #n
A64: URSHR Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u32">vrshr_n_u32</a></p>
<h2 id="vrshr_n_u64">vrshr_n_u64</h2>
<p><code>vrshr_n_u64</code></p>
<p>uint64x1_t vrshr_n_u64 (uint64x1_t a, const int n)
A32: VRSHR.U64 Dd, Dm, #n
A64: URSHR Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u64">vrshr_n_u64</a></p>
<h2 id="vrshr_n_u8">vrshr_n_u8</h2>
<p><code>vrshr_n_u8</code></p>
<p>uint8x8_t vrshr_n_u8 (uint8x8_t a, const int n)
A32: VRSHR.U8 Dd, Dm, #n
A64: URSHR Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u8">vrshr_n_u8</a></p>
<h2 id="vrshrn_high_n_s16">vrshrn_high_n_s16</h2>
<p><code>vrshrn_high_n_s16</code></p>
<p>int8x16_t vrshrn_high_n_s16 (int8x8_t r, int16x8_t a, const int n)
A32: VRSHRN.I16 Dd+1, Qm, #n
A64: RSHRN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s16">vrshrn_high_n_s16</a></p>
<h2 id="vrshrn_high_n_s32">vrshrn_high_n_s32</h2>
<p><code>vrshrn_high_n_s32</code></p>
<p>int16x8_t vrshrn_high_n_s32 (int16x4_t r, int32x4_t a, const int n)
A32: VRSHRN.I32 Dd+1, Qm, #n
A64: RSHRN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s32">vrshrn_high_n_s32</a></p>
<h2 id="vrshrn_high_n_s64">vrshrn_high_n_s64</h2>
<p><code>vrshrn_high_n_s64</code></p>
<p>int32x4_t vrshrn_high_n_s64 (int32x2_t r, int64x2_t a, const int n)
A32: VRSHRN.I64 Dd+1, Qm, #n
A64: RSHRN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s64">vrshrn_high_n_s64</a></p>
<h2 id="vrshrn_high_n_u16">vrshrn_high_n_u16</h2>
<p><code>vrshrn_high_n_u16</code></p>
<p>uint8x16_t vrshrn_high_n_u16 (uint8x8_t r, uint16x8_t a, const int n)
A32: VRSHRN.I16 Dd+1, Qm, #n
A64: RSHRN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u16">vrshrn_high_n_u16</a></p>
<h2 id="vrshrn_high_n_u32">vrshrn_high_n_u32</h2>
<p><code>vrshrn_high_n_u32</code></p>
<p>uint16x8_t vrshrn_high_n_u32 (uint16x4_t r, uint32x4_t a, const int n)
A32: VRSHRN.I32 Dd+1, Qm, #n
A64: RSHRN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u32">vrshrn_high_n_u32</a></p>
<h2 id="vrshrn_high_n_u64">vrshrn_high_n_u64</h2>
<p><code>vrshrn_high_n_u64</code></p>
<p>uint32x4_t vrshrn_high_n_u64 (uint32x2_t r, uint64x2_t a, const int n)
A32: VRSHRN.I64 Dd+1, Qm, #n
A64: RSHRN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u64">vrshrn_high_n_u64</a></p>
<h2 id="vrshrn_n_s16">vrshrn_n_s16</h2>
<p><code>vrshrn_n_s16</code></p>
<p>int8x8_t vrshrn_n_s16 (int16x8_t a, const int n)
A32: VRSHRN.I16 Dd, Qm, #n
A64: RSHRN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s16">vrshrn_n_s16</a></p>
<h2 id="vrshrn_n_s32">vrshrn_n_s32</h2>
<p><code>vrshrn_n_s32</code></p>
<p>int16x4_t vrshrn_n_s32 (int32x4_t a, const int n)
A32: VRSHRN.I32 Dd, Qm, #n
A64: RSHRN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s32">vrshrn_n_s32</a></p>
<h2 id="vrshrn_n_s64">vrshrn_n_s64</h2>
<p><code>vrshrn_n_s64</code></p>
<p>int32x2_t vrshrn_n_s64 (int64x2_t a, const int n)
A32: VRSHRN.I64 Dd, Qm, #n
A64: RSHRN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s64">vrshrn_n_s64</a></p>
<h2 id="vrshrn_n_u16">vrshrn_n_u16</h2>
<p><code>vrshrn_n_u16</code></p>
<p>uint8x8_t vrshrn_n_u16 (uint16x8_t a, const int n)
A32: VRSHRN.I16 Dd, Qm, #n
A64: RSHRN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u16">vrshrn_n_u16</a></p>
<h2 id="vrshrn_n_u32">vrshrn_n_u32</h2>
<p><code>vrshrn_n_u32</code></p>
<p>uint16x4_t vrshrn_n_u32 (uint32x4_t a, const int n)
A32: VRSHRN.I32 Dd, Qm, #n
A64: RSHRN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u32">vrshrn_n_u32</a></p>
<h2 id="vrshrn_n_u64">vrshrn_n_u64</h2>
<p><code>vrshrn_n_u64</code></p>
<p>uint32x2_t vrshrn_n_u64 (uint64x2_t a, const int n)
A32: VRSHRN.I64 Dd, Qm, #n
A64: RSHRN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u64">vrshrn_n_u64</a></p>
<h2 id="vrshrq_n_s16">vrshrq_n_s16</h2>
<p><code>vrshrq_n_s16</code></p>
<p>int16x8_t vrshrq_n_s16 (int16x8_t a, const int n)
A32: VRSHR.S16 Qd, Qm, #n
A64: SRSHR Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s16">vrshrq_n_s16</a></p>
<h2 id="vrshrq_n_s32">vrshrq_n_s32</h2>
<p><code>vrshrq_n_s32</code></p>
<p>int32x4_t vrshrq_n_s32 (int32x4_t a, const int n)
A32: VRSHR.S32 Qd, Qm, #n
A64: SRSHR Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s32">vrshrq_n_s32</a></p>
<h2 id="vrshrq_n_s64">vrshrq_n_s64</h2>
<p><code>vrshrq_n_s64</code></p>
<p>int64x2_t vrshrq_n_s64 (int64x2_t a, const int n)
A32: VRSHR.S64 Qd, Qm, #n
A64: SRSHR Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s64">vrshrq_n_s64</a></p>
<h2 id="vrshrq_n_s8">vrshrq_n_s8</h2>
<p><code>vrshrq_n_s8</code></p>
<p>int8x16_t vrshrq_n_s8 (int8x16_t a, const int n)
A32: VRSHR.S8 Qd, Qm, #n
A64: SRSHR Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s8">vrshrq_n_s8</a></p>
<h2 id="vrshrq_n_u16">vrshrq_n_u16</h2>
<p><code>vrshrq_n_u16</code></p>
<p>uint16x8_t vrshrq_n_u16 (uint16x8_t a, const int n)
A32: VRSHR.U16 Qd, Qm, #n
A64: URSHR Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u16">vrshrq_n_u16</a></p>
<h2 id="vrshrq_n_u32">vrshrq_n_u32</h2>
<p><code>vrshrq_n_u32</code></p>
<p>uint32x4_t vrshrq_n_u32 (uint32x4_t a, const int n)
A32: VRSHR.U32 Qd, Qm, #n
A64: URSHR Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u32">vrshrq_n_u32</a></p>
<h2 id="vrshrq_n_u64">vrshrq_n_u64</h2>
<p><code>vrshrq_n_u64</code></p>
<p>uint64x2_t vrshrq_n_u64 (uint64x2_t a, const int n)
A32: VRSHR.U64 Qd, Qm, #n
A64: URSHR Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u64">vrshrq_n_u64</a></p>
<h2 id="vrshrq_n_u8">vrshrq_n_u8</h2>
<p><code>vrshrq_n_u8</code></p>
<p>uint8x16_t vrshrq_n_u8 (uint8x16_t a, const int n)
A32: VRSHR.U8 Qd, Qm, #n
A64: URSHR Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u8">vrshrq_n_u8</a></p>
<h2 id="vrsqrte_f32">vrsqrte_f32</h2>
<p><code>vrsqrte_f32</code></p>
<p>float32x2_t vrsqrte_f32 (float32x2_t a)
A32: VRSQRTE.F32 Dd, Dm
A64: FRSQRTE Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_f32">vrsqrte_f32</a></p>
<h2 id="vrsqrte_u32">vrsqrte_u32</h2>
<p><code>vrsqrte_u32</code></p>
<p>uint32x2_t vrsqrte_u32 (uint32x2_t a)
A32: VRSQRTE.U32 Dd, Dm
A64: URSQRTE Vd.2S, Vn.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_u32">vrsqrte_u32</a></p>
<h2 id="vrsqrteq_f32">vrsqrteq_f32</h2>
<p><code>vrsqrteq_f32</code></p>
<p>float32x4_t vrsqrteq_f32 (float32x4_t a)
A32: VRSQRTE.F32 Qd, Qm
A64: FRSQRTE Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f32">vrsqrteq_f32</a></p>
<h2 id="vrsqrteq_u32">vrsqrteq_u32</h2>
<p><code>vrsqrteq_u32</code></p>
<p>uint32x4_t vrsqrteq_u32 (uint32x4_t a)
A32: VRSQRTE.U32 Qd, Qm
A64: URSQRTE Vd.4S, Vn.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_u32">vrsqrteq_u32</a></p>
<h2 id="vrsqrts_f32">vrsqrts_f32</h2>
<p><code>vrsqrts_f32</code></p>
<p>float32x2_t vrsqrts_f32 (float32x2_t a, float32x2_t b)
A32: VRSQRTS.F32 Dd, Dn, Dm
A64: FRSQRTS Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrts_f32">vrsqrts_f32</a></p>
<h2 id="vrsqrtsq_f32">vrsqrtsq_f32</h2>
<p><code>vrsqrtsq_f32</code></p>
<p>float32x4_t vrsqrtsq_f32 (float32x4_t a, float32x4_t b)
A32: VRSQRTS.F32 Qd, Qn, Qm
A64: FRSQRTS Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsq_f32">vrsqrtsq_f32</a></p>
<h2 id="vrsra_n_s16">vrsra_n_s16</h2>
<p><code>vrsra_n_s16</code></p>
<p>int16x4_t vrsra_n_s16 (int16x4_t a, int16x4_t b, const int n)
A32: VRSRA.S16 Dd, Dm, #n
A64: SRSRA Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s16">vrsra_n_s16</a></p>
<h2 id="vrsra_n_s32">vrsra_n_s32</h2>
<p><code>vrsra_n_s32</code></p>
<p>int32x2_t vrsra_n_s32 (int32x2_t a, int32x2_t b, const int n)
A32: VRSRA.S32 Dd, Dm, #n
A64: SRSRA Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s32">vrsra_n_s32</a></p>
<h2 id="vrsra_n_s64">vrsra_n_s64</h2>
<p><code>vrsra_n_s64</code></p>
<p>int64x1_t vrsra_n_s64 (int64x1_t a, int64x1_t b, const int n)
A32: VRSRA.S64 Dd, Dm, #n
A64: SRSRA Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s64">vrsra_n_s64</a></p>
<h2 id="vrsra_n_s8">vrsra_n_s8</h2>
<p><code>vrsra_n_s8</code></p>
<p>int8x8_t vrsra_n_s8 (int8x8_t a, int8x8_t b, const int n)
A32: VRSRA.S8 Dd, Dm, #n
A64: SRSRA Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s8">vrsra_n_s8</a></p>
<h2 id="vrsra_n_u16">vrsra_n_u16</h2>
<p><code>vrsra_n_u16</code></p>
<p>uint16x4_t vrsra_n_u16 (uint16x4_t a, uint16x4_t b, const int n)
A32: VRSRA.U16 Dd, Dm, #n
A64: URSRA Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u16">vrsra_n_u16</a></p>
<h2 id="vrsra_n_u32">vrsra_n_u32</h2>
<p><code>vrsra_n_u32</code></p>
<p>uint32x2_t vrsra_n_u32 (uint32x2_t a, uint32x2_t b, const int n)
A32: VRSRA.U32 Dd, Dm, #n
A64: URSRA Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u32">vrsra_n_u32</a></p>
<h2 id="vrsra_n_u64">vrsra_n_u64</h2>
<p><code>vrsra_n_u64</code></p>
<p>uint64x1_t vrsra_n_u64 (uint64x1_t a, uint64x1_t b, const int n)
A32: VRSRA.U64 Dd, Dm, #n
A64: URSRA Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u64">vrsra_n_u64</a></p>
<h2 id="vrsra_n_u8">vrsra_n_u8</h2>
<p><code>vrsra_n_u8</code></p>
<p>uint8x8_t vrsra_n_u8 (uint8x8_t a, uint8x8_t b, const int n)
A32: VRSRA.U8 Dd, Dm, #n
A64: URSRA Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u8">vrsra_n_u8</a></p>
<h2 id="vrsraq_n_s16">vrsraq_n_s16</h2>
<p><code>vrsraq_n_s16</code></p>
<p>int16x8_t vrsraq_n_s16 (int16x8_t a, int16x8_t b, const int n)
A32: VRSRA.S16 Qd, Qm, #n
A64: SRSRA Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s16">vrsraq_n_s16</a></p>
<h2 id="vrsraq_n_s32">vrsraq_n_s32</h2>
<p><code>vrsraq_n_s32</code></p>
<p>int32x4_t vrsraq_n_s32 (int32x4_t a, int32x4_t b, const int n)
A32: VRSRA.S32 Qd, Qm, #n
A64: SRSRA Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s32">vrsraq_n_s32</a></p>
<h2 id="vrsraq_n_s64">vrsraq_n_s64</h2>
<p><code>vrsraq_n_s64</code></p>
<p>int64x2_t vrsraq_n_s64 (int64x2_t a, int64x2_t b, const int n)
A32: VRSRA.S64 Qd, Qm, #n
A64: SRSRA Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s64">vrsraq_n_s64</a></p>
<h2 id="vrsraq_n_s8">vrsraq_n_s8</h2>
<p><code>vrsraq_n_s8</code></p>
<p>int8x16_t vrsraq_n_s8 (int8x16_t a, int8x16_t b, const int n)
A32: VRSRA.S8 Qd, Qm, #n
A64: SRSRA Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s8">vrsraq_n_s8</a></p>
<h2 id="vrsraq_n_u16">vrsraq_n_u16</h2>
<p><code>vrsraq_n_u16</code></p>
<p>uint16x8_t vrsraq_n_u16 (uint16x8_t a, uint16x8_t b, const int n)
A32: VRSRA.U16 Qd, Qm, #n
A64: URSRA Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u16">vrsraq_n_u16</a></p>
<h2 id="vrsraq_n_u32">vrsraq_n_u32</h2>
<p><code>vrsraq_n_u32</code></p>
<p>uint32x4_t vrsraq_n_u32 (uint32x4_t a, uint32x4_t b, const int n)
A32: VRSRA.U32 Qd, Qm, #n
A64: URSRA Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u32">vrsraq_n_u32</a></p>
<h2 id="vrsraq_n_u64">vrsraq_n_u64</h2>
<p><code>vrsraq_n_u64</code></p>
<p>uint64x2_t vrsraq_n_u64 (uint64x2_t a, uint64x2_t b, const int n)
A32: VRSRA.U64 Qd, Qm, #n
A64: URSRA Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u64">vrsraq_n_u64</a></p>
<h2 id="vrsraq_n_u8">vrsraq_n_u8</h2>
<p><code>vrsraq_n_u8</code></p>
<p>uint8x16_t vrsraq_n_u8 (uint8x16_t a, uint8x16_t b, const int n)
A32: VRSRA.U8 Qd, Qm, #n
A64: URSRA Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u8">vrsraq_n_u8</a></p>
<h2 id="vrsubhn_high_s16">vrsubhn_high_s16</h2>
<p><code>vrsubhn_high_s16</code></p>
<p>int8x16_t vrsubhn_high_s16 (int8x8_t r, int16x8_t a, int16x8_t b)
A32: VRSUBHN.I16 Dd+1, Qn, Qm
A64: RSUBHN2 Vd.16B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s16">vrsubhn_high_s16</a></p>
<h2 id="vrsubhn_high_s32">vrsubhn_high_s32</h2>
<p><code>vrsubhn_high_s32</code></p>
<p>int16x8_t vrsubhn_high_s32 (int16x4_t r, int32x4_t a, int32x4_t b)
A32: VRSUBHN.I32 Dd+1, Qn, Qm
A64: RSUBHN2 Vd.8H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s32">vrsubhn_high_s32</a></p>
<h2 id="vrsubhn_high_s64">vrsubhn_high_s64</h2>
<p><code>vrsubhn_high_s64</code></p>
<p>int32x4_t vrsubhn_high_s64 (int32x2_t r, int64x2_t a, int64x2_t b)
A32: VRSUBHN.I64 Dd+1, Qn, Qm
A64: RSUBHN2 Vd.4S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s64">vrsubhn_high_s64</a></p>
<h2 id="vrsubhn_high_u16">vrsubhn_high_u16</h2>
<p><code>vrsubhn_high_u16</code></p>
<p>uint8x16_t vrsubhn_high_u16 (uint8x8_t r, uint16x8_t a, uint16x8_t b)
A32: VRSUBHN.I16 Dd+1, Qn, Qm
A64: RSUBHN2 Vd.16B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u16">vrsubhn_high_u16</a></p>
<h2 id="vrsubhn_high_u32">vrsubhn_high_u32</h2>
<p><code>vrsubhn_high_u32</code></p>
<p>uint16x8_t vrsubhn_high_u32 (uint16x4_t r, uint32x4_t a, uint32x4_t b)
A32: VRSUBHN.I32 Dd+1, Qn, Qm
A64: RSUBHN2 Vd.8H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u32">vrsubhn_high_u32</a></p>
<h2 id="vrsubhn_high_u64">vrsubhn_high_u64</h2>
<p><code>vrsubhn_high_u64</code></p>
<p>uint32x4_t vrsubhn_high_u64 (uint32x2_t r, uint64x2_t a, uint64x2_t b)
A32: VRSUBHN.I64 Dd+1, Qn, Qm
A64: RSUBHN2 Vd.4S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u64">vrsubhn_high_u64</a></p>
<h2 id="vrsubhn_s16">vrsubhn_s16</h2>
<p><code>vrsubhn_s16</code></p>
<p>int8x8_t vrsubhn_s16 (int16x8_t a, int16x8_t b)
A32: VRSUBHN.I16 Dd, Qn, Qm
A64: RSUBHN Vd.8B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s16">vrsubhn_s16</a></p>
<h2 id="vrsubhn_s32">vrsubhn_s32</h2>
<p><code>vrsubhn_s32</code></p>
<p>int16x4_t vrsubhn_s32 (int32x4_t a, int32x4_t b)
A32: VRSUBHN.I32 Dd, Qn, Qm
A64: RSUBHN Vd.4H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s32">vrsubhn_s32</a></p>
<h2 id="vrsubhn_s64">vrsubhn_s64</h2>
<p><code>vrsubhn_s64</code></p>
<p>int32x2_t vrsubhn_s64 (int64x2_t a, int64x2_t b)
A32: VRSUBHN.I64 Dd, Qn, Qm
A64: RSUBHN Vd.2S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s64">vrsubhn_s64</a></p>
<h2 id="vrsubhn_u16">vrsubhn_u16</h2>
<p><code>vrsubhn_u16</code></p>
<p>uint8x8_t vrsubhn_u16 (uint16x8_t a, uint16x8_t b)
A32: VRSUBHN.I16 Dd, Qn, Qm
A64: RSUBHN Vd.8B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u16">vrsubhn_u16</a></p>
<h2 id="vrsubhn_u32">vrsubhn_u32</h2>
<p><code>vrsubhn_u32</code></p>
<p>uint16x4_t vrsubhn_u32 (uint32x4_t a, uint32x4_t b)
A32: VRSUBHN.I32 Dd, Qn, Qm
A64: RSUBHN Vd.4H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u32">vrsubhn_u32</a></p>
<h2 id="vrsubhn_u64">vrsubhn_u64</h2>
<p><code>vrsubhn_u64</code></p>
<p>uint32x2_t vrsubhn_u64 (uint64x2_t a, uint64x2_t b)
A32: VRSUBHN.I64 Dd, Qn, Qm
A64: RSUBHN Vd.2S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u64">vrsubhn_u64</a></p>
<h2 id="vset_lane_f32">vset_lane_f32</h2>
<p><code>vset_lane_f32</code></p>
<p>float32x2_t vset_lane_f32 (float32_t a, float32x2_t v, const int lane)
A32: VMOV.F32 Sd, Sm
A64: INS Vd.S[lane], Vn.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_f32">vset_lane_f32</a></p>
<h2 id="vset_lane_s16">vset_lane_s16</h2>
<p><code>vset_lane_s16</code></p>
<p>int16x4_t vset_lane_s16 (int16_t a, int16x4_t v, const int lane)
A32: VMOV.16 Dd[lane], Rt
A64: INS Vd.H[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s16">vset_lane_s16</a></p>
<h2 id="vset_lane_s32">vset_lane_s32</h2>
<p><code>vset_lane_s32</code></p>
<p>int32x2_t vset_lane_s32 (int32_t a, int32x2_t v, const int lane)
A32: VMOV.32 Dd[lane], Rt
A64: INS Vd.S[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s32">vset_lane_s32</a></p>
<h2 id="vset_lane_s8">vset_lane_s8</h2>
<p><code>vset_lane_s8</code></p>
<p>int8x8_t vset_lane_s8 (int8_t a, int8x8_t v, const int lane)
A32: VMOV.8 Dd[lane], Rt
A64: INS Vd.B[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s8">vset_lane_s8</a></p>
<h2 id="vset_lane_u16">vset_lane_u16</h2>
<p><code>vset_lane_u16</code></p>
<p>uint16x4_t vset_lane_u16 (uint16_t a, uint16x4_t v, const int lane)
A32: VMOV.16 Dd[lane], Rt
A64: INS Vd.H[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u16">vset_lane_u16</a></p>
<h2 id="vset_lane_u32">vset_lane_u32</h2>
<p><code>vset_lane_u32</code></p>
<p>uint32x2_t vset_lane_u32 (uint32_t a, uint32x2_t v, const int lane)
A32: VMOV.32 Dd[lane], Rt
A64: INS Vd.S[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u32">vset_lane_u32</a></p>
<h2 id="vset_lane_u8">vset_lane_u8</h2>
<p><code>vset_lane_u8</code></p>
<p>uint8x8_t vset_lane_u8 (uint8_t a, uint8x8_t v, const int lane)
A32: VMOV.8 Dd[lane], Rt
A64: INS Vd.B[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u8">vset_lane_u8</a></p>
<h2 id="vsetq_lane_f32">vsetq_lane_f32</h2>
<p><code>vsetq_lane_f32</code></p>
<p>float32x4_t vsetq_lane_f32 (float32_t a, float32x4_t v, const int lane)
A32: VMOV.F32 Sd, Sm
A64: INS Vd.S[lane], Vn.S[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_f32">vsetq_lane_f32</a></p>
<h2 id="vsetq_lane_f64">vsetq_lane_f64</h2>
<p><code>vsetq_lane_f64</code></p>
<p>float64x2_t vsetq_lane_f64 (float64_t a, float64x2_t v, const int lane)
A32: VMOV.F64 Dd, Dm
A64: INS Vd.D[lane], Vn.D[0]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_f64">vsetq_lane_f64</a></p>
<h2 id="vsetq_lane_s16">vsetq_lane_s16</h2>
<p><code>vsetq_lane_s16</code></p>
<p>int16x8_t vsetq_lane_s16 (int16_t a, int16x8_t v, const int lane)
A32: VMOV.16 Dd[lane], Rt
A64: INS Vd.H[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s16">vsetq_lane_s16</a></p>
<h2 id="vsetq_lane_s32">vsetq_lane_s32</h2>
<p><code>vsetq_lane_s32</code></p>
<p>int32x4_t vsetq_lane_s32 (int32_t a, int32x4_t v, const int lane)
A32: VMOV.32 Dd[lane], Rt
A64: INS Vd.S[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s32">vsetq_lane_s32</a></p>
<h2 id="vsetq_lane_s64">vsetq_lane_s64</h2>
<p><code>vsetq_lane_s64</code></p>
<p>int64x2_t vsetq_lane_s64 (int64_t a, int64x2_t v, const int lane)
A32: VMOV.64 Dd, Rt, Rt2
A64: INS Vd.D[lane], Xn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s64">vsetq_lane_s64</a></p>
<h2 id="vsetq_lane_s8">vsetq_lane_s8</h2>
<p><code>vsetq_lane_s8</code></p>
<p>int8x16_t vsetq_lane_s8 (int8_t a, int8x16_t v, const int lane)
A32: VMOV.8 Dd[lane], Rt
A64: INS Vd.B[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s8">vsetq_lane_s8</a></p>
<h2 id="vsetq_lane_u16">vsetq_lane_u16</h2>
<p><code>vsetq_lane_u16</code></p>
<p>uint16x8_t vsetq_lane_u16 (uint16_t a, uint16x8_t v, const int lane)
A32: VMOV.16 Dd[lane], Rt
A64: INS Vd.H[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u16">vsetq_lane_u16</a></p>
<h2 id="vsetq_lane_u32">vsetq_lane_u32</h2>
<p><code>vsetq_lane_u32</code></p>
<p>uint32x4_t vsetq_lane_u32 (uint32_t a, uint32x4_t v, const int lane)
A32: VMOV.32 Dd[lane], Rt
A64: INS Vd.S[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u32">vsetq_lane_u32</a></p>
<h2 id="vsetq_lane_u64">vsetq_lane_u64</h2>
<p><code>vsetq_lane_u64</code></p>
<p>uint64x2_t vsetq_lane_u64 (uint64_t a, uint64x2_t v, const int lane)
A32: VMOV.64 Dd, Rt, Rt2
A64: INS Vd.D[lane], Xn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u64">vsetq_lane_u64</a></p>
<h2 id="vsetq_lane_u8">vsetq_lane_u8</h2>
<p><code>vsetq_lane_u8</code></p>
<p>uint8x16_t vsetq_lane_u8 (uint8_t a, uint8x16_t v, const int lane)
A32: VMOV.8 Dd[lane], Rt
A64: INS Vd.B[lane], Wn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u8">vsetq_lane_u8</a></p>
<h2 id="vshl_n_s16">vshl_n_s16</h2>
<p><code>vshl_n_s16</code></p>
<p>int16x4_t vshl_n_s16 (int16x4_t a, const int n)
A32: VSHL.I16 Dd, Dm, #n
A64: SHL Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s16">vshl_n_s16</a></p>
<h2 id="vshl_n_s32">vshl_n_s32</h2>
<p><code>vshl_n_s32</code></p>
<p>int32x2_t vshl_n_s32 (int32x2_t a, const int n)
A32: VSHL.I32 Dd, Dm, #n
A64: SHL Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s32">vshl_n_s32</a></p>
<h2 id="vshl_n_s64">vshl_n_s64</h2>
<p><code>vshl_n_s64</code></p>
<p>int64x1_t vshl_n_s64 (int64x1_t a, const int n)
A32: VSHL.I64 Dd, Dm, #n
A64: SHL Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s64">vshl_n_s64</a></p>
<h2 id="vshl_n_s8">vshl_n_s8</h2>
<p><code>vshl_n_s8</code></p>
<p>int8x8_t vshl_n_s8 (int8x8_t a, const int n)
A32: VSHL.I8 Dd, Dm, #n
A64: SHL Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s8">vshl_n_s8</a></p>
<h2 id="vshl_n_u16">vshl_n_u16</h2>
<p><code>vshl_n_u16</code></p>
<p>uint16x4_t vshl_n_u16 (uint16x4_t a, const int n)
A32: VSHL.I16 Dd, Dm, #n
A64: SHL Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u16">vshl_n_u16</a></p>
<h2 id="vshl_n_u32">vshl_n_u32</h2>
<p><code>vshl_n_u32</code></p>
<p>uint32x2_t vshl_n_u32 (uint32x2_t a, const int n)
A32: VSHL.I32 Dd, Dm, #n
A64: SHL Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u32">vshl_n_u32</a></p>
<h2 id="vshl_n_u64">vshl_n_u64</h2>
<p><code>vshl_n_u64</code></p>
<p>uint64x1_t vshl_n_u64 (uint64x1_t a, const int n)
A32: VSHL.I64 Dd, Dm, #n
A64: SHL Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u64">vshl_n_u64</a></p>
<h2 id="vshl_n_u8">vshl_n_u8</h2>
<p><code>vshl_n_u8</code></p>
<p>uint8x8_t vshl_n_u8 (uint8x8_t a, const int n)
A32: VSHL.I8 Dd, Dm, #n
A64: SHL Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u8">vshl_n_u8</a></p>
<h2 id="vshl_s16">vshl_s16</h2>
<p><code>vshl_s16</code></p>
<p>int16x4_t vshl_s16 (int16x4_t a, int16x4_t b)
A32: VSHL.S16 Dd, Dn, Dm
A64: SSHL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s16">vshl_s16</a></p>
<h2 id="vshl_s32">vshl_s32</h2>
<p><code>vshl_s32</code></p>
<p>int32x2_t vshl_s32 (int32x2_t a, int32x2_t b)
A32: VSHL.S32 Dd, Dn, Dm
A64: SSHL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s32">vshl_s32</a></p>
<h2 id="vshl_s64">vshl_s64</h2>
<p><code>vshl_s64</code></p>
<p>int64x1_t vshl_s64 (int64x1_t a, int64x1_t b)
A32: VSHL.S64 Dd, Dn, Dm
A64: SSHL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s64">vshl_s64</a></p>
<h2 id="vshl_s8">vshl_s8</h2>
<p><code>vshl_s8</code></p>
<p>int8x8_t vshl_s8 (int8x8_t a, int8x8_t b)
A32: VSHL.S8 Dd, Dn, Dm
A64: SSHL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s8">vshl_s8</a></p>
<h2 id="vshl_u16">vshl_u16</h2>
<p><code>vshl_u16</code></p>
<p>uint16x4_t vshl_u16 (uint16x4_t a, int16x4_t b)
A32: VSHL.U16 Dd, Dn, Dm
A64: USHL Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u16">vshl_u16</a></p>
<h2 id="vshl_u32">vshl_u32</h2>
<p><code>vshl_u32</code></p>
<p>uint32x2_t vshl_u32 (uint32x2_t a, int32x2_t b)
A32: VSHL.U32 Dd, Dn, Dm
A64: USHL Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u32">vshl_u32</a></p>
<h2 id="vshl_u64">vshl_u64</h2>
<p><code>vshl_u64</code></p>
<p>uint64x1_t vshl_u64 (uint64x1_t a, int64x1_t b)
A32: VSHL.U64 Dd, Dn, Dm
A64: USHL Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u64">vshl_u64</a></p>
<h2 id="vshl_u8">vshl_u8</h2>
<p><code>vshl_u8</code></p>
<p>uint8x8_t vshl_u8 (uint8x8_t a, int8x8_t b)
A32: VSHL.U8 Dd, Dn, Dm
A64: USHL Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u8">vshl_u8</a></p>
<h2 id="vshll_high_n_s16">vshll_high_n_s16</h2>
<p><code>vshll_high_n_s16</code></p>
<p>int32x4_t vshll_high_n_s16 (int16x8_t a, const int n)
A32: VSHLL.S16 Qd, Dm+1, #n
A64: SSHLL2 Vd.4S, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s16">vshll_high_n_s16</a></p>
<h2 id="vshll_high_n_s32">vshll_high_n_s32</h2>
<p><code>vshll_high_n_s32</code></p>
<p>int64x2_t vshll_high_n_s32 (int32x4_t a, const int n)
A32: VSHLL.S32 Qd, Dm+1, #n
A64: SSHLL2 Vd.2D, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s32">vshll_high_n_s32</a></p>
<h2 id="vshll_high_n_s8">vshll_high_n_s8</h2>
<p><code>vshll_high_n_s8</code></p>
<p>int16x8_t vshll_high_n_s8 (int8x16_t a, const int n)
A32: VSHLL.S8 Qd, Dm+1, #n
A64: SSHLL2 Vd.8H, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s8">vshll_high_n_s8</a></p>
<h2 id="vshll_high_n_u16">vshll_high_n_u16</h2>
<p><code>vshll_high_n_u16</code></p>
<p>uint32x4_t vshll_high_n_u16 (uint16x8_t a, const int n)
A32: VSHLL.U16 Qd, Dm+1, #n
A64: USHLL2 Vd.4S, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u16">vshll_high_n_u16</a></p>
<h2 id="vshll_high_n_u32">vshll_high_n_u32</h2>
<p><code>vshll_high_n_u32</code></p>
<p>uint64x2_t vshll_high_n_u32 (uint32x4_t a, const int n)
A32: VSHLL.U32 Qd, Dm+1, #n
A64: USHLL2 Vd.2D, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u32">vshll_high_n_u32</a></p>
<h2 id="vshll_high_n_u8">vshll_high_n_u8</h2>
<p><code>vshll_high_n_u8</code></p>
<p>uint16x8_t vshll_high_n_u8 (uint8x16_t a, const int n)
A32: VSHLL.U8 Qd, Dm+1, #n
A64: USHLL2 Vd.8H, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u8">vshll_high_n_u8</a></p>
<h2 id="vshll_n_s16">vshll_n_s16</h2>
<p><code>vshll_n_s16</code></p>
<p>int32x4_t vshll_n_s16 (int16x4_t a, const int n)
A32: VSHLL.S16 Qd, Dm, #n
A64: SSHLL Vd.4S, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s16">vshll_n_s16</a></p>
<h2 id="vshll_n_s32">vshll_n_s32</h2>
<p><code>vshll_n_s32</code></p>
<p>int64x2_t vshll_n_s32 (int32x2_t a, const int n)
A32: VSHLL.S32 Qd, Dm, #n
A64: SSHLL Vd.2D, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s32">vshll_n_s32</a></p>
<h2 id="vshll_n_s8">vshll_n_s8</h2>
<p><code>vshll_n_s8</code></p>
<p>int16x8_t vshll_n_s8 (int8x8_t a, const int n)
A32: VSHLL.S8 Qd, Dm, #n
A64: SSHLL Vd.8H, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s8">vshll_n_s8</a></p>
<h2 id="vshll_n_u16">vshll_n_u16</h2>
<p><code>vshll_n_u16</code></p>
<p>uint32x4_t vshll_n_u16 (uint16x4_t a, const int n)
A32: VSHLL.U16 Qd, Dm, #n
A64: USHLL Vd.4S, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u16">vshll_n_u16</a></p>
<h2 id="vshll_n_u32">vshll_n_u32</h2>
<p><code>vshll_n_u32</code></p>
<p>uint64x2_t vshll_n_u32 (uint32x2_t a, const int n)
A32: VSHLL.U32 Qd, Dm, #n
A64: USHLL Vd.2D, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u32">vshll_n_u32</a></p>
<h2 id="vshll_n_u8">vshll_n_u8</h2>
<p><code>vshll_n_u8</code></p>
<p>uint16x8_t vshll_n_u8 (uint8x8_t a, const int n)
A32: VSHLL.U8 Qd, Dm, #n
A64: USHLL Vd.8H, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u8">vshll_n_u8</a></p>
<h2 id="vshlq_n_s16">vshlq_n_s16</h2>
<p><code>vshlq_n_s16</code></p>
<p>int16x8_t vshlq_n_s16 (int16x8_t a, const int n)
A32: VSHL.I16 Qd, Qm, #n
A64: SHL Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s16">vshlq_n_s16</a></p>
<h2 id="vshlq_n_s64">vshlq_n_s64</h2>
<p><code>vshlq_n_s64</code></p>
<p>int64x2_t vshlq_n_s64 (int64x2_t a, const int n)
A32: VSHL.I64 Qd, Qm, #n
A64: SHL Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s64">vshlq_n_s64</a></p>
<h2 id="vshlq_n_s8">vshlq_n_s8</h2>
<p><code>vshlq_n_s8</code></p>
<p>int8x16_t vshlq_n_s8 (int8x16_t a, const int n)
A32: VSHL.I8 Qd, Qm, #n
A64: SHL Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s8">vshlq_n_s8</a></p>
<h2 id="vshlq_n_u16">vshlq_n_u16</h2>
<p><code>vshlq_n_u16</code></p>
<p>uint16x8_t vshlq_n_u16 (uint16x8_t a, const int n)
A32: VSHL.I16 Qd, Qm, #n
A64: SHL Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u16">vshlq_n_u16</a></p>
<h2 id="vshlq_n_u32">vshlq_n_u32</h2>
<p><code>vshlq_n_u32</code></p>
<p>uint32x4_t vshlq_n_u32 (uint32x4_t a, const int n)
A32: VSHL.I32 Qd, Qm, #n
A64: SHL Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u32">vshlq_n_u32</a></p>
<h2 id="vshlq_n_u64">vshlq_n_u64</h2>
<p><code>vshlq_n_u64</code></p>
<p>uint64x2_t vshlq_n_u64 (uint64x2_t a, const int n)
A32: VSHL.I64 Qd, Qm, #n
A64: SHL Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u64">vshlq_n_u64</a></p>
<h2 id="vshlq_n_u8">vshlq_n_u8</h2>
<p><code>vshlq_n_u8</code></p>
<p>uint8x16_t vshlq_n_u8 (uint8x16_t a, const int n)
A32: VSHL.I8 Qd, Qm, #n
A64: SHL Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u8">vshlq_n_u8</a></p>
<h2 id="vshlq_s16">vshlq_s16</h2>
<p><code>vshlq_s16</code></p>
<p>int16x8_t vshlq_s16 (int16x8_t a, int16x8_t b)
A32: VSHL.S16 Qd, Qn, Qm
A64: SSHL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s16">vshlq_s16</a></p>
<h2 id="vshlq_s32">vshlq_s32</h2>
<p><code>vshlq_s32</code></p>
<p>int32x4_t vshlq_s32 (int32x4_t a, int32x4_t b)
A32: VSHL.S32 Qd, Qn, Qm
A64: SSHL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s32">vshlq_s32</a></p>
<h2 id="vshlq_s64">vshlq_s64</h2>
<p><code>vshlq_s64</code></p>
<p>int64x2_t vshlq_s64 (int64x2_t a, int64x2_t b)
A32: VSHL.S64 Qd, Qn, Qm
A64: SSHL Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s64">vshlq_s64</a></p>
<h2 id="vshlq_s8">vshlq_s8</h2>
<p><code>vshlq_s8</code></p>
<p>int8x16_t vshlq_s8 (int8x16_t a, int8x16_t b)
A32: VSHL.S8 Qd, Qn, Qm
A64: SSHL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s8">vshlq_s8</a></p>
<h2 id="vshlq_u16">vshlq_u16</h2>
<p><code>vshlq_u16</code></p>
<p>uint16x8_t vshlq_u16 (uint16x8_t a, int16x8_t b)
A32: VSHL.U16 Qd, Qn, Qm
A64: USHL Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u16">vshlq_u16</a></p>
<h2 id="vshlq_u32">vshlq_u32</h2>
<p><code>vshlq_u32</code></p>
<p>uint32x4_t vshlq_u32 (uint32x4_t a, int32x4_t b)
A32: VSHL.U32 Qd, Qn, Qm
A64: USHL Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u32">vshlq_u32</a></p>
<h2 id="vshlq_u64">vshlq_u64</h2>
<p><code>vshlq_u64</code></p>
<p>uint64x2_t vshlq_u64 (uint64x2_t a, int64x2_t b)
A32: VSHL.U64 Qd, Qn, Qm
A64: USHL Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u64">vshlq_u64</a></p>
<h2 id="vshlq_u8">vshlq_u8</h2>
<p><code>vshlq_u8</code></p>
<p>uint8x16_t vshlq_u8 (uint8x16_t a, int8x16_t b)
A32: VSHL.U8 Qd, Qn, Qm
A64: USHL Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u8">vshlq_u8</a></p>
<h2 id="vshr_n_s16">vshr_n_s16</h2>
<p><code>vshr_n_s16</code></p>
<p>int16x4_t vshr_n_s16 (int16x4_t a, const int n)
A32: VSHR.S16 Dd, Dm, #n
A64: SSHR Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s16">vshr_n_s16</a></p>
<h2 id="vshr_n_s32">vshr_n_s32</h2>
<p><code>vshr_n_s32</code></p>
<p>int32x2_t vshr_n_s32 (int32x2_t a, const int n)
A32: VSHR.S32 Dd, Dm, #n
A64: SSHR Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s32">vshr_n_s32</a></p>
<h2 id="vshr_n_s64">vshr_n_s64</h2>
<p><code>vshr_n_s64</code></p>
<p>int64x1_t vshr_n_s64 (int64x1_t a, const int n)
A32: VSHR.S64 Dd, Dm, #n
A64: SSHR Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s64">vshr_n_s64</a></p>
<h2 id="vshr_n_s8">vshr_n_s8</h2>
<p><code>vshr_n_s8</code></p>
<p>int8x8_t vshr_n_s8 (int8x8_t a, const int n)
A32: VSHR.S8 Dd, Dm, #n
A64: SSHR Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s8">vshr_n_s8</a></p>
<h2 id="vshr_n_u16">vshr_n_u16</h2>
<p><code>vshr_n_u16</code></p>
<p>uint16x4_t vshr_n_u16 (uint16x4_t a, const int n)
A32: VSHR.U16 Dd, Dm, #n
A64: USHR Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u16">vshr_n_u16</a></p>
<h2 id="vshr_n_u32">vshr_n_u32</h2>
<p><code>vshr_n_u32</code></p>
<p>uint32x2_t vshr_n_u32 (uint32x2_t a, const int n)
A32: VSHR.U32 Dd, Dm, #n
A64: USHR Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u32">vshr_n_u32</a></p>
<h2 id="vshr_n_u64">vshr_n_u64</h2>
<p><code>vshr_n_u64</code></p>
<p>uint64x1_t vshr_n_u64 (uint64x1_t a, const int n)
A32: VSHR.U64 Dd, Dm, #n
A64: USHR Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u64">vshr_n_u64</a></p>
<h2 id="vshr_n_u8">vshr_n_u8</h2>
<p><code>vshr_n_u8</code></p>
<p>uint8x8_t vshr_n_u8 (uint8x8_t a, const int n)
A32: VSHR.U8 Dd, Dm, #n
A64: USHR Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u8">vshr_n_u8</a></p>
<h2 id="vshrn_high_n_s16">vshrn_high_n_s16</h2>
<p><code>vshrn_high_n_s16</code></p>
<p>int8x16_t vshrn_high_n_s16 (int8x8_t r, int16x8_t a, const int n)
A32: VSHRN.I16 Dd+1, Qm, #n
A64: SHRN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s16">vshrn_high_n_s16</a></p>
<h2 id="vshrn_high_n_s32">vshrn_high_n_s32</h2>
<p><code>vshrn_high_n_s32</code></p>
<p>int16x8_t vshrn_high_n_s32 (int16x4_t r, int32x4_t a, const int n)
A32: VSHRN.I32 Dd+1, Qm, #n
A64: SHRN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s32">vshrn_high_n_s32</a></p>
<h2 id="vshrn_high_n_s64">vshrn_high_n_s64</h2>
<p><code>vshrn_high_n_s64</code></p>
<p>int32x4_t vshrn_high_n_s64 (int32x2_t r, int64x2_t a, const int n)
A32: VSHRN.I64 Dd+1, Qm, #n
A64: SHRN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s64">vshrn_high_n_s64</a></p>
<h2 id="vshrn_high_n_u16">vshrn_high_n_u16</h2>
<p><code>vshrn_high_n_u16</code></p>
<p>uint8x16_t vshrn_high_n_u16 (uint8x8_t r, uint16x8_t a, const int n)
A32: VSHRN.I16 Dd+1, Qm, #n
A64: SHRN2 Vd.16B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u16">vshrn_high_n_u16</a></p>
<h2 id="vshrn_high_n_u32">vshrn_high_n_u32</h2>
<p><code>vshrn_high_n_u32</code></p>
<p>uint16x8_t vshrn_high_n_u32 (uint16x4_t r, uint32x4_t a, const int n)
A32: VSHRN.I32 Dd+1, Qm, #n
A64: SHRN2 Vd.8H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u32">vshrn_high_n_u32</a></p>
<h2 id="vshrn_high_n_u64">vshrn_high_n_u64</h2>
<p><code>vshrn_high_n_u64</code></p>
<p>uint32x4_t vshrn_high_n_u64 (uint32x2_t r, uint64x2_t a, const int n)
A32: VSHRN.I64 Dd+1, Qm, #n
A64: SHRN2 Vd.4S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u64">vshrn_high_n_u64</a></p>
<h2 id="vshrn_n_s16">vshrn_n_s16</h2>
<p><code>vshrn_n_s16</code></p>
<p>int8x8_t vshrn_n_s16 (int16x8_t a, const int n)
A32: VSHRN.I16 Dd, Qm, #n
A64: SHRN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s16">vshrn_n_s16</a></p>
<h2 id="vshrn_n_s32">vshrn_n_s32</h2>
<p><code>vshrn_n_s32</code></p>
<p>int16x4_t vshrn_n_s32 (int32x4_t a, const int n)
A32: VSHRN.I32 Dd, Qm, #n
A64: SHRN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s32">vshrn_n_s32</a></p>
<h2 id="vshrn_n_s64">vshrn_n_s64</h2>
<p><code>vshrn_n_s64</code></p>
<p>int32x2_t vshrn_n_s64 (int64x2_t a, const int n)
A32: VSHRN.I64 Dd, Qm, #n
A64: SHRN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s64">vshrn_n_s64</a></p>
<h2 id="vshrn_n_u16">vshrn_n_u16</h2>
<p><code>vshrn_n_u16</code></p>
<p>uint8x8_t vshrn_n_u16 (uint16x8_t a, const int n)
A32: VSHRN.I16 Dd, Qm, #n
A64: SHRN Vd.8B, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u16">vshrn_n_u16</a></p>
<h2 id="vshrn_n_u32">vshrn_n_u32</h2>
<p><code>vshrn_n_u32</code></p>
<p>uint16x4_t vshrn_n_u32 (uint32x4_t a, const int n)
A32: VSHRN.I32 Dd, Qm, #n
A64: SHRN Vd.4H, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u32">vshrn_n_u32</a></p>
<h2 id="vshrn_n_u64">vshrn_n_u64</h2>
<p><code>vshrn_n_u64</code></p>
<p>uint32x2_t vshrn_n_u64 (uint64x2_t a, const int n)
A32: VSHRN.I64 Dd, Qm, #n
A64: SHRN Vd.2S, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u64">vshrn_n_u64</a></p>
<h2 id="vshrq_n_s16">vshrq_n_s16</h2>
<p><code>vshrq_n_s16</code></p>
<p>int16x8_t vshrq_n_s16 (int16x8_t a, const int n)
A32: VSHR.S16 Qd, Qm, #n
A64: SSHR Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s16">vshrq_n_s16</a></p>
<h2 id="vshrq_n_s32">vshrq_n_s32</h2>
<p><code>vshrq_n_s32</code></p>
<p>int32x4_t vshrq_n_s32 (int32x4_t a, const int n)
A32: VSHR.S32 Qd, Qm, #n
A64: SSHR Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s32">vshrq_n_s32</a></p>
<h2 id="vshrq_n_s64">vshrq_n_s64</h2>
<p><code>vshrq_n_s64</code></p>
<p>int64x2_t vshrq_n_s64 (int64x2_t a, const int n)
A32: VSHR.S64 Qd, Qm, #n
A64: SSHR Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s64">vshrq_n_s64</a></p>
<h2 id="vshrq_n_s8">vshrq_n_s8</h2>
<p><code>vshrq_n_s8</code></p>
<p>int8x16_t vshrq_n_s8 (int8x16_t a, const int n)
A32: VSHR.S8 Qd, Qm, #n
A64: SSHR Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s8">vshrq_n_s8</a></p>
<h2 id="vshrq_n_u16">vshrq_n_u16</h2>
<p><code>vshrq_n_u16</code></p>
<p>uint16x8_t vshrq_n_u16 (uint16x8_t a, const int n)
A32: VSHR.U16 Qd, Qm, #n
A64: USHR Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u16">vshrq_n_u16</a></p>
<h2 id="vshrq_n_u32">vshrq_n_u32</h2>
<p><code>vshrq_n_u32</code></p>
<p>uint32x4_t vshrq_n_u32 (uint32x4_t a, const int n)
A32: VSHR.U32 Qd, Qm, #n
A64: USHR Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u32">vshrq_n_u32</a></p>
<h2 id="vshrq_n_u64">vshrq_n_u64</h2>
<p><code>vshrq_n_u64</code></p>
<p>uint64x2_t vshrq_n_u64 (uint64x2_t a, const int n)
A32: VSHR.U64 Qd, Qm, #n
A64: USHR Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u64">vshrq_n_u64</a></p>
<h2 id="vshrq_n_u8">vshrq_n_u8</h2>
<p><code>vshrq_n_u8</code></p>
<p>uint8x16_t vshrq_n_u8 (uint8x16_t a, const int n)
A32: VSHR.U8 Qd, Qm, #n
A64: USHR Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u8">vshrq_n_u8</a></p>
<h2 id="vsqrt_f64">vsqrt_f64</h2>
<p><code>vsqrt_f64</code></p>
<p>float64x1_t vsqrt_f64 (float64x1_t a)
A32: VSQRT.F64 Dd, Dm
A64: FSQRT Dd, Dn</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrt_f64">vsqrt_f64</a></p>
<h2 id="vsqrts_f32">vsqrts_f32</h2>
<p><code>vsqrts_f32</code></p>
<p>float32_t vsqrts_f32 (float32_t a)
A32: VSQRT.F32 Sd, Sm
A64: FSQRT Sd, Sn The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrts_f32">vsqrts_f32</a></p>
<h2 id="vsra_n_s16">vsra_n_s16</h2>
<p><code>vsra_n_s16</code></p>
<p>int16x4_t vsra_n_s16 (int16x4_t a, int16x4_t b, const int n)
A32: VSRA.S16 Dd, Dm, #n
A64: SSRA Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s16">vsra_n_s16</a></p>
<h2 id="vsra_n_s32">vsra_n_s32</h2>
<p><code>vsra_n_s32</code></p>
<p>int32x2_t vsra_n_s32 (int32x2_t a, int32x2_t b, const int n)
A32: VSRA.S32 Dd, Dm, #n
A64: SSRA Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s32">vsra_n_s32</a></p>
<h2 id="vsra_n_s64">vsra_n_s64</h2>
<p><code>vsra_n_s64</code></p>
<p>int64x1_t vsra_n_s64 (int64x1_t a, int64x1_t b, const int n)
A32: VSRA.S64 Dd, Dm, #n
A64: SSRA Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s64">vsra_n_s64</a></p>
<h2 id="vsra_n_s8">vsra_n_s8</h2>
<p><code>vsra_n_s8</code></p>
<p>int8x8_t vsra_n_s8 (int8x8_t a, int8x8_t b, const int n)
A32: VSRA.S8 Dd, Dm, #n
A64: SSRA Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s8">vsra_n_s8</a></p>
<h2 id="vsra_n_u16">vsra_n_u16</h2>
<p><code>vsra_n_u16</code></p>
<p>uint16x4_t vsra_n_u16 (uint16x4_t a, uint16x4_t b, const int n)
A32: VSRA.U16 Dd, Dm, #n
A64: USRA Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u16">vsra_n_u16</a></p>
<h2 id="vsra_n_u32">vsra_n_u32</h2>
<p><code>vsra_n_u32</code></p>
<p>uint32x2_t vsra_n_u32 (uint32x2_t a, uint32x2_t b, const int n)
A32: VSRA.U32 Dd, Dm, #n
A64: USRA Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u32">vsra_n_u32</a></p>
<h2 id="vsra_n_u64">vsra_n_u64</h2>
<p><code>vsra_n_u64</code></p>
<p>uint64x1_t vsra_n_u64 (uint64x1_t a, uint64x1_t b, const int n)
A32: VSRA.U64 Dd, Dm, #n
A64: USRA Dd, Dn, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u64">vsra_n_u64</a></p>
<h2 id="vsra_n_u8">vsra_n_u8</h2>
<p><code>vsra_n_u8</code></p>
<p>uint8x8_t vsra_n_u8 (uint8x8_t a, uint8x8_t b, const int n)
A32: VSRA.U8 Dd, Dm, #n
A64: USRA Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u8">vsra_n_u8</a></p>
<h2 id="vsraq_n_s16">vsraq_n_s16</h2>
<p><code>vsraq_n_s16</code></p>
<p>int16x8_t vsraq_n_s16 (int16x8_t a, int16x8_t b, const int n)
A32: VSRA.S16 Qd, Qm, #n
A64: SSRA Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s16">vsraq_n_s16</a></p>
<h2 id="vsraq_n_s32">vsraq_n_s32</h2>
<p><code>vsraq_n_s32</code></p>
<p>int32x4_t vsraq_n_s32 (int32x4_t a, int32x4_t b, const int n)
A32: VSRA.S32 Qd, Qm, #n
A64: SSRA Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s32">vsraq_n_s32</a></p>
<h2 id="vsraq_n_s64">vsraq_n_s64</h2>
<p><code>vsraq_n_s64</code></p>
<p>int64x2_t vsraq_n_s64 (int64x2_t a, int64x2_t b, const int n)
A32: VSRA.S64 Qd, Qm, #n
A64: SSRA Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s64">vsraq_n_s64</a></p>
<h2 id="vsraq_n_s8">vsraq_n_s8</h2>
<p><code>vsraq_n_s8</code></p>
<p>int8x16_t vsraq_n_s8 (int8x16_t a, int8x16_t b, const int n)
A32: VSRA.S8 Qd, Qm, #n
A64: SSRA Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s8">vsraq_n_s8</a></p>
<h2 id="vsraq_n_u16">vsraq_n_u16</h2>
<p><code>vsraq_n_u16</code></p>
<p>uint16x8_t vsraq_n_u16 (uint16x8_t a, uint16x8_t b, const int n)
A32: VSRA.U16 Qd, Qm, #n
A64: USRA Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u16">vsraq_n_u16</a></p>
<h2 id="vsraq_n_u32">vsraq_n_u32</h2>
<p><code>vsraq_n_u32</code></p>
<p>uint32x4_t vsraq_n_u32 (uint32x4_t a, uint32x4_t b, const int n)
A32: VSRA.U32 Qd, Qm, #n
A64: USRA Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u32">vsraq_n_u32</a></p>
<h2 id="vsraq_n_u64">vsraq_n_u64</h2>
<p><code>vsraq_n_u64</code></p>
<p>uint64x2_t vsraq_n_u64 (uint64x2_t a, uint64x2_t b, const int n)
A32: VSRA.U64 Qd, Qm, #n
A64: USRA Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u64">vsraq_n_u64</a></p>
<h2 id="vsraq_n_u8">vsraq_n_u8</h2>
<p><code>vsraq_n_u8</code></p>
<p>uint8x16_t vsraq_n_u8 (uint8x16_t a, uint8x16_t b, const int n)
A32: VSRA.U8 Qd, Qm, #n
A64: USRA Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u8">vsraq_n_u8</a></p>
<h2 id="vsri_n_s16">vsri_n_s16</h2>
<p><code>vsri_n_s16</code></p>
<p>int16x4_t vsri_n_s16(int16x4_t a, int16x4_t b, __builtin_constant_p(n))
A32: VSRI.16 Dd, Dm, #n
A64: SRI Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s16">vsri_n_s16</a></p>
<h2 id="vsri_n_s32">vsri_n_s32</h2>
<p><code>vsri_n_s32</code></p>
<p>int32x2_t vsri_n_s32(int32x2_t a, int32x2_t b, __builtin_constant_p(n))
A32: VSRI.32 Dd, Dm, #n
A64: SRI Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s32">vsri_n_s32</a></p>
<h2 id="vsri_n_s8">vsri_n_s8</h2>
<p><code>vsri_n_s8</code></p>
<p>int8x8_t vsri_n_s8(int8x8_t a, int8x8_t b, __builtin_constant_p(n))
A32: VSRI.8 Dd, Dm, #n
A64: SRI Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s8">vsri_n_s8</a></p>
<h2 id="vsri_n_u16">vsri_n_u16</h2>
<p><code>vsri_n_u16</code></p>
<p>uint16x4_t vsri_n_u16(uint16x4_t a, uint16x4_t b, __builtin_constant_p(n))
A32: VSRI.16 Dd, Dm, #n
A64: SRI Vd.4H, Vn.4H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u16">vsri_n_u16</a></p>
<h2 id="vsri_n_u32">vsri_n_u32</h2>
<p><code>vsri_n_u32</code></p>
<p>uint32x2_t vsri_n_u32(uint32x2_t a, uint32x2_t b, __builtin_constant_p(n))
A32: VSRI.32 Dd, Dm, #n
A64: SRI Vd.2S, Vn.2S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u32">vsri_n_u32</a></p>
<h2 id="vsri_n_u8">vsri_n_u8</h2>
<p><code>vsri_n_u8</code></p>
<p>uint8x8_t vsri_n_u8(uint8x8_t a, uint8x8_t b, __builtin_constant_p(n))
A32: VSRI.8 Dd, Dm, #n
A64: SRI Vd.8B, Vn.8B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u8">vsri_n_u8</a></p>
<h2 id="vsriq_n_s16">vsriq_n_s16</h2>
<p><code>vsriq_n_s16</code></p>
<p>int16x8_t vsriq_n_s16(int16x8_t a, int16x8_t b, __builtin_constant_p(n))
A32: VSRI.16 Qd, Qm, #n
A64: SRI Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s16">vsriq_n_s16</a></p>
<h2 id="vsriq_n_s32">vsriq_n_s32</h2>
<p><code>vsriq_n_s32</code></p>
<p>int32x4_t vsriq_n_s32(int32x4_t a, int32x4_t b, __builtin_constant_p(n))
A32: VSRI.32 Qd, Qm, #n
A64: SRI Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s32">vsriq_n_s32</a></p>
<h2 id="vsriq_n_s64">vsriq_n_s64</h2>
<p><code>vsriq_n_s64</code></p>
<p>int64x2_t vsriq_n_s64(int64x2_t a, int64x2_t b, __builtin_constant_p(n))
A32: VSRI.64 Qd, Qm, #n
A64: SRI Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s64">vsriq_n_s64</a></p>
<h2 id="vsriq_n_s8">vsriq_n_s8</h2>
<p><code>vsriq_n_s8</code></p>
<p>int8x16_t vsriq_n_s8(int8x16_t a, int8x16_t b, __builtin_constant_p(n))
A32: VSRI.8 Qd, Qm, #n
A64: SRI Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s8">vsriq_n_s8</a></p>
<h2 id="vsriq_n_u16">vsriq_n_u16</h2>
<p><code>vsriq_n_u16</code></p>
<p>uint16x8_t vsriq_n_u16(uint16x8_t a, uint16x8_t b, __builtin_constant_p(n))
A32: VSRI.16 Qd, Qm, #n
A64: SRI Vd.8H, Vn.8H, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u16">vsriq_n_u16</a></p>
<h2 id="vsriq_n_u32">vsriq_n_u32</h2>
<p><code>vsriq_n_u32</code></p>
<p>uint32x4_t vsriq_n_u32(uint32x4_t a, uint32x4_t b, __builtin_constant_p(n))
A32: VSRI.32 Qd, Qm, #n
A64: SRI Vd.4S, Vn.4S, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u32">vsriq_n_u32</a></p>
<h2 id="vsriq_n_u64">vsriq_n_u64</h2>
<p><code>vsriq_n_u64</code></p>
<p>uint64x2_t vsriq_n_u64(uint64x2_t a, uint64x2_t b, __builtin_constant_p(n))
A32: VSRI.64 Qd, Qm, #n
A64: SRI Vd.2D, Vn.2D, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u64">vsriq_n_u64</a></p>
<h2 id="vsriq_n_u8">vsriq_n_u8</h2>
<p><code>vsriq_n_u8</code></p>
<p>uint8x16_t vsriq_n_u8(uint8x16_t a, uint8x16_t b, __builtin_constant_p(n))
A32: VSRI.8 Qd, Qm, #n
A64: SRI Vd.16B, Vn.16B, #n</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u8">vsriq_n_u8</a></p>
<h2 id="vst1_f32">vst1_f32</h2>
<p><code>vst1_f32</code></p>
<p Dd="" Vt.2S="">void vst1_f32 (float32_t * ptr, float32x2_t val)
A32: VST1.32 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32">vst1_f32</a></p>
<h2 id="vst1_f64">vst1_f64</h2>
<p><code>vst1_f64</code></p>
<p Dd="" Vt.1D="">void vst1_f64 (float64_t * ptr, float64x1_t val)
A32: VST1.64 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64">vst1_f64</a></p>
<h2 id="vst1_lane_f32">vst1_lane_f32</h2>
<p><code>vst1_lane_f32</code></p>
<p Vt.S="">void vst1_lane_f32 (float32_t * ptr, float32x2_t val, const int lane)
A32: VST1.32 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_f32">vst1_lane_f32</a></p>
<h2 id="vst1_lane_s16">vst1_lane_s16</h2>
<p><code>vst1_lane_s16</code></p>
<p Vt.H="">void vst1_lane_s16 (int16_t * ptr, int16x4_t val, const int lane)
A32: VST1.16 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s16">vst1_lane_s16</a></p>
<h2 id="vst1_lane_s32">vst1_lane_s32</h2>
<p><code>vst1_lane_s32</code></p>
<p Vt.S="">void vst1_lane_s32 (int32_t * ptr, int32x2_t val, const int lane)
A32: VST1.32 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s32">vst1_lane_s32</a></p>
<h2 id="vst1_lane_s8">vst1_lane_s8</h2>
<p><code>vst1_lane_s8</code></p>
<p Vt.B="">void vst1_lane_s8 (int8_t * ptr, int8x8_t val, const int lane)
A32: VST1.8 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s8">vst1_lane_s8</a></p>
<h2 id="vst1_lane_u16">vst1_lane_u16</h2>
<p><code>vst1_lane_u16</code></p>
<p Vt.H="">void vst1_lane_u16 (uint16_t * ptr, uint16x4_t val, const int lane)
A32: VST1.16 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u16">vst1_lane_u16</a></p>
<h2 id="vst1_lane_u32">vst1_lane_u32</h2>
<p><code>vst1_lane_u32</code></p>
<p Vt.S="">void vst1_lane_u32 (uint32_t * ptr, uint32x2_t val, const int lane)
A32: VST1.32 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u32">vst1_lane_u32</a></p>
<h2 id="vst1_lane_u8">vst1_lane_u8</h2>
<p><code>vst1_lane_u8</code></p>
<p Vt.B="">void vst1_lane_u8 (uint8_t * ptr, uint8x8_t val, const int lane)
A32: VST1.8 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u8">vst1_lane_u8</a></p>
<h2 id="vst1_s16">vst1_s16</h2>
<p><code>vst1_s16</code></p>
<p Dd="" Vt.4H="">void vst1_s16 (int16_t * ptr, int16x4_t val)
A32: VST1.16 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16">vst1_s16</a></p>
<h2 id="vst1_s32">vst1_s32</h2>
<p><code>vst1_s32</code></p>
<p Dd="" Vt.2S="">void vst1_s32 (int32_t * ptr, int32x2_t val)
A32: VST1.32 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32">vst1_s32</a></p>
<h2 id="vst1_s64">vst1_s64</h2>
<p><code>vst1_s64</code></p>
<p Dd="" Vt.1D="">void vst1_s64 (int64_t * ptr, int64x1_t val)
A32: VST1.64 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64">vst1_s64</a></p>
<h2 id="vst1_s8">vst1_s8</h2>
<p><code>vst1_s8</code></p>
<p Dd="" Vt.8B="">void vst1_s8 (int8_t * ptr, int8x8_t val)
A32: VST1.8 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8">vst1_s8</a></p>
<h2 id="vst1_u16">vst1_u16</h2>
<p><code>vst1_u16</code></p>
<p Dd="" Vt.4H="">void vst1_u16 (uint16_t * ptr, uint16x4_t val)
A32: VST1.16 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16">vst1_u16</a></p>
<h2 id="vst1_u32">vst1_u32</h2>
<p><code>vst1_u32</code></p>
<p Dd="" Vt.2S="">void vst1_u32 (uint32_t * ptr, uint32x2_t val)
A32: VST1.32 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32">vst1_u32</a></p>
<h2 id="vst1_u64">vst1_u64</h2>
<p><code>vst1_u64</code></p>
<p Dd="" Vt.1D="">void vst1_u64 (uint64_t * ptr, uint64x1_t val)
A32: VST1.64 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64">vst1_u64</a></p>
<h2 id="vst1_u8">vst1_u8</h2>
<p><code>vst1_u8</code></p>
<p Dd="" Vt.8B="">void vst1_u8 (uint8_t * ptr, uint8x8_t val)
A32: VST1.8 , [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8">vst1_u8</a></p>
<h2 id="vst1q_f32">vst1q_f32</h2>
<p><code>vst1q_f32</code></p>
<p Vt.4S="">void vst1q_f32 (float32_t * ptr, float32x4_t val)
A32: VST1.32 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32">vst1q_f32</a></p>
<h2 id="vst1q_f64">vst1q_f64</h2>
<p><code>vst1q_f64</code></p>
<p Vt.2D="">void vst1q_f64 (float64_t * ptr, float64x2_t val)
A32: VST1.64 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64">vst1q_f64</a></p>
<h2 id="vst1q_lane_f32">vst1q_lane_f32</h2>
<p><code>vst1q_lane_f32</code></p>
<p Vt.S="">void vst1q_lane_f32 (float32_t * ptr, float32x4_t val, const int lane)
A32: VST1.32 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_f32">vst1q_lane_f32</a></p>
<h2 id="vst1q_lane_f64">vst1q_lane_f64</h2>
<p><code>vst1q_lane_f64</code></p>
<p Vt.D="">void vst1q_lane_f64 (float64_t * ptr, float64x2_t val, const int lane)
A32: VSTR.64 Dd, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_f64">vst1q_lane_f64</a></p>
<h2 id="vst1q_lane_s16">vst1q_lane_s16</h2>
<p><code>vst1q_lane_s16</code></p>
<p Vt.H="">void vst1q_lane_s16 (int16_t * ptr, int16x8_t val, const int lane)
A32: VST1.16 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s16">vst1q_lane_s16</a></p>
<h2 id="vst1q_lane_s32">vst1q_lane_s32</h2>
<p><code>vst1q_lane_s32</code></p>
<p Vt.S="">void vst1q_lane_s32 (int32_t * ptr, int32x4_t val, const int lane)
A32: VST1.32 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s32">vst1q_lane_s32</a></p>
<h2 id="vst1q_lane_s64">vst1q_lane_s64</h2>
<p><code>vst1q_lane_s64</code></p>
<p Vt.D="">void vst1q_lane_s64 (int64_t * ptr, int64x2_t val, const int lane)
A32: VSTR.64 Dd, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s64">vst1q_lane_s64</a></p>
<h2 id="vst1q_lane_s8">vst1q_lane_s8</h2>
<p><code>vst1q_lane_s8</code></p>
<p Vt.B="">void vst1q_lane_s8 (int8_t * ptr, int8x16_t val, const int lane)
A32: VST1.8 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s8">vst1q_lane_s8</a></p>
<h2 id="vst1q_lane_u16">vst1q_lane_u16</h2>
<p><code>vst1q_lane_u16</code></p>
<p Vt.H="">void vst1q_lane_u16 (uint16_t * ptr, uint16x8_t val, const int lane)
A32: VST1.16 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u16">vst1q_lane_u16</a></p>
<h2 id="vst1q_lane_u32">vst1q_lane_u32</h2>
<p><code>vst1q_lane_u32</code></p>
<p Vt.S="">void vst1q_lane_u32 (uint32_t * ptr, uint32x4_t val, const int lane)
A32: VST1.32 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u32">vst1q_lane_u32</a></p>
<h2 id="vst1q_lane_u64">vst1q_lane_u64</h2>
<p><code>vst1q_lane_u64</code></p>
<p Vt.D="">void vst1q_lane_u64 (uint64_t * ptr, uint64x2_t val, const int lane)
A32: VSTR.64 Dd, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u64">vst1q_lane_u64</a></p>
<h2 id="vst1q_lane_u8">vst1q_lane_u8</h2>
<p><code>vst1q_lane_u8</code></p>
<p Vt.B="">void vst1q_lane_u8 (uint8_t * ptr, uint8x16_t val, const int lane)
A32: VST1.8 { Dd[index] }, [Rn]
A64: ST1 [index], [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u8">vst1q_lane_u8</a></p>
<h2 id="vst1q_s16">vst1q_s16</h2>
<p><code>vst1q_s16</code></p>
<p Vt.8H="">void vst1q_s16 (int16_t * ptr, int16x8_t val)
A32: VST1.16 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16">vst1q_s16</a></p>
<h2 id="vst1q_s32">vst1q_s32</h2>
<p><code>vst1q_s32</code></p>
<p Vt.4S="">void vst1q_s32 (int32_t * ptr, int32x4_t val)
A32: VST1.32 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32">vst1q_s32</a></p>
<h2 id="vst1q_s64">vst1q_s64</h2>
<p><code>vst1q_s64</code></p>
<p Vt.2D="">void vst1q_s64 (int64_t * ptr, int64x2_t val)
A32: VST1.64 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64">vst1q_s64</a></p>
<h2 id="vst1q_s8">vst1q_s8</h2>
<p><code>vst1q_s8</code></p>
<p Vt.16B="">void vst1q_s8 (int8_t * ptr, int8x16_t val)
A32: VST1.8 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8">vst1q_s8</a></p>
<h2 id="vst1q_u16">vst1q_u16</h2>
<p><code>vst1q_u16</code></p>
<p Vt.8H="">void vst1q_u16 (uint16_t * ptr, uint16x8_t val)
A32: VST1.16 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16">vst1q_u16</a></p>
<h2 id="vst1q_u32">vst1q_u32</h2>
<p><code>vst1q_u32</code></p>
<p Vt.4S="">void vst1q_u32 (uint32_t * ptr, uint32x4_t val)
A32: VST1.32 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32">vst1q_u32</a></p>
<h2 id="vst1q_u64">vst1q_u64</h2>
<p><code>vst1q_u64</code></p>
<p Vt.2D="">void vst1q_u64 (uint64_t * ptr, uint64x2_t val)
A32: VST1.64 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64">vst1q_u64</a></p>
<h2 id="vst1q_u8">vst1q_u8</h2>
<p><code>vst1q_u8</code></p>
<p Vt.16B="">void vst1q_u8 (uint8_t * ptr, uint8x16_t val)
A32: VST1.8 { Dd, Dd+1 }, [Rn]
A64: ST1 , [Xn]</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8">vst1q_u8</a></p>
<h2 id="vsub_f32">vsub_f32</h2>
<p><code>vsub_f32</code></p>
<p>float32x2_t vsub_f32 (float32x2_t a, float32x2_t b)
A32: VSUB.F32 Dd, Dn, Dm
A64: FSUB Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_f32">vsub_f32</a></p>
<h2 id="vsub_f64">vsub_f64</h2>
<p><code>vsub_f64</code></p>
<p>float64x1_t vsub_f64 (float64x1_t a, float64x1_t b)
A32: VSUB.F64 Dd, Dn, Dm
A64: FSUB Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_f64">vsub_f64</a></p>
<h2 id="vsub_s16">vsub_s16</h2>
<p><code>vsub_s16</code></p>
<p>int16x4_t vsub_s16 (int16x4_t a, int16x4_t b)
A32: VSUB.I16 Dd, Dn, Dm
A64: SUB Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s16">vsub_s16</a></p>
<h2 id="vsub_s32">vsub_s32</h2>
<p><code>vsub_s32</code></p>
<p>int32x2_t vsub_s32 (int32x2_t a, int32x2_t b)
A32: VSUB.I32 Dd, Dn, Dm
A64: SUB Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s32">vsub_s32</a></p>
<h2 id="vsub_s64">vsub_s64</h2>
<p><code>vsub_s64</code></p>
<p>int64x1_t vsub_s64 (int64x1_t a, int64x1_t b)
A32: VSUB.I64 Dd, Dn, Dm
A64: SUB Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s64">vsub_s64</a></p>
<h2 id="vsub_s8">vsub_s8</h2>
<p><code>vsub_s8</code></p>
<p>int8x8_t vsub_s8 (int8x8_t a, int8x8_t b)
A32: VSUB.I8 Dd, Dn, Dm
A64: SUB Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s8">vsub_s8</a></p>
<h2 id="vsub_u16">vsub_u16</h2>
<p><code>vsub_u16</code></p>
<p>uint16x4_t vsub_u16 (uint16x4_t a, uint16x4_t b)
A32: VSUB.I16 Dd, Dn, Dm
A64: SUB Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u16">vsub_u16</a></p>
<h2 id="vsub_u32">vsub_u32</h2>
<p><code>vsub_u32</code></p>
<p>uint32x2_t vsub_u32 (uint32x2_t a, uint32x2_t b)
A32: VSUB.I32 Dd, Dn, Dm
A64: SUB Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u32">vsub_u32</a></p>
<h2 id="vsub_u64">vsub_u64</h2>
<p><code>vsub_u64</code></p>
<p>uint64x1_t vsub_u64 (uint64x1_t a, uint64x1_t b)
A32: VSUB.I64 Dd, Dn, Dm
A64: SUB Dd, Dn, Dm</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u64">vsub_u64</a></p>
<h2 id="vsub_u8">vsub_u8</h2>
<p><code>vsub_u8</code></p>
<p>uint8x8_t vsub_u8 (uint8x8_t a, uint8x8_t b)
A32: VSUB.I8 Dd, Dn, Dm
A64: SUB Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u8">vsub_u8</a></p>
<h2 id="vsubhn_high_s16">vsubhn_high_s16</h2>
<p><code>vsubhn_high_s16</code></p>
<p>int8x16_t vsubhn_high_s16 (int8x8_t r, int16x8_t a, int16x8_t b)
A32: VSUBHN.I16 Dd+1, Qn, Qm
A64: SUBHN2 Vd.16B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s16">vsubhn_high_s16</a></p>
<h2 id="vsubhn_high_s32">vsubhn_high_s32</h2>
<p><code>vsubhn_high_s32</code></p>
<p>int16x8_t vsubhn_high_s32 (int16x4_t r, int32x4_t a, int32x4_t b)
A32: VSUBHN.I32 Dd+1, Qn, Qm
A64: SUBHN2 Vd.8H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s32">vsubhn_high_s32</a></p>
<h2 id="vsubhn_high_s64">vsubhn_high_s64</h2>
<p><code>vsubhn_high_s64</code></p>
<p>int32x4_t vsubhn_high_s64 (int32x2_t r, int64x2_t a, int64x2_t b)
A32: VSUBHN.I64 Dd+1, Qn, Qm
A64: SUBHN2 Vd.4S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s64">vsubhn_high_s64</a></p>
<h2 id="vsubhn_high_u16">vsubhn_high_u16</h2>
<p><code>vsubhn_high_u16</code></p>
<p>uint8x16_t vsubhn_high_u16 (uint8x8_t r, uint16x8_t a, uint16x8_t b)
A32: VSUBHN.I16 Dd+1, Qn, Qm
A64: SUBHN2 Vd.16B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u16">vsubhn_high_u16</a></p>
<h2 id="vsubhn_high_u32">vsubhn_high_u32</h2>
<p><code>vsubhn_high_u32</code></p>
<p>uint16x8_t vsubhn_high_u32 (uint16x4_t r, uint32x4_t a, uint32x4_t b)
A32: VSUBHN.I32 Dd+1, Qn, Qm
A64: SUBHN2 Vd.8H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u32">vsubhn_high_u32</a></p>
<h2 id="vsubhn_high_u64">vsubhn_high_u64</h2>
<p><code>vsubhn_high_u64</code></p>
<p>uint32x4_t vsubhn_high_u64 (uint32x2_t r, uint64x2_t a, uint64x2_t b)
A32: VSUBHN.I64 Dd+1, Qn, Qm
A64: SUBHN2 Vd.4S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u64">vsubhn_high_u64</a></p>
<h2 id="vsubhn_s16">vsubhn_s16</h2>
<p><code>vsubhn_s16</code></p>
<p>int8x8_t vsubhn_s16 (int16x8_t a, int16x8_t b)
A32: VSUBHN.I16 Dd, Qn, Qm
A64: SUBHN Vd.8B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s16">vsubhn_s16</a></p>
<h2 id="vsubhn_s32">vsubhn_s32</h2>
<p><code>vsubhn_s32</code></p>
<p>int16x4_t vsubhn_s32 (int32x4_t a, int32x4_t b)
A32: VSUBHN.I32 Dd, Qn, Qm
A64: SUBHN Vd.4H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s32">vsubhn_s32</a></p>
<h2 id="vsubhn_s64">vsubhn_s64</h2>
<p><code>vsubhn_s64</code></p>
<p>int32x2_t vsubhn_s64 (int64x2_t a, int64x2_t b)
A32: VSUBHN.I64 Dd, Qn, Qm
A64: SUBHN Vd.2S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s64">vsubhn_s64</a></p>
<h2 id="vsubhn_u16">vsubhn_u16</h2>
<p><code>vsubhn_u16</code></p>
<p>uint8x8_t vsubhn_u16 (uint16x8_t a, uint16x8_t b)
A32: VSUBHN.I16 Dd, Qn, Qm
A64: SUBHN Vd.8B, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u16">vsubhn_u16</a></p>
<h2 id="vsubhn_u32">vsubhn_u32</h2>
<p><code>vsubhn_u32</code></p>
<p>uint16x4_t vsubhn_u32 (uint32x4_t a, uint32x4_t b)
A32: VSUBHN.I32 Dd, Qn, Qm
A64: SUBHN Vd.4H, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u32">vsubhn_u32</a></p>
<h2 id="vsubhn_u64">vsubhn_u64</h2>
<p><code>vsubhn_u64</code></p>
<p>uint32x2_t vsubhn_u64 (uint64x2_t a, uint64x2_t b)
A32: VSUBHN.I64 Dd, Qn, Qm
A64: SUBHN Vd.2S, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u64">vsubhn_u64</a></p>
<h2 id="vsubl_high_s16">vsubl_high_s16</h2>
<p><code>vsubl_high_s16</code></p>
<p>int32x4_t vsubl_high_s16 (int16x8_t a, int16x8_t b)
A32: VSUBL.S16 Qd, Dn+1, Dm+1
A64: SSUBL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s16">vsubl_high_s16</a></p>
<h2 id="vsubl_high_s32">vsubl_high_s32</h2>
<p><code>vsubl_high_s32</code></p>
<p>int64x2_t vsubl_high_s32 (int32x4_t a, int32x4_t b)
A32: VSUBL.S32 Qd, Dn+1, Dm+1
A64: SSUBL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s32">vsubl_high_s32</a></p>
<h2 id="vsubl_high_s8">vsubl_high_s8</h2>
<p><code>vsubl_high_s8</code></p>
<p>int16x8_t vsubl_high_s8 (int8x16_t a, int8x16_t b)
A32: VSUBL.S8 Qd, Dn+1, Dm+1
A64: SSUBL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s8">vsubl_high_s8</a></p>
<h2 id="vsubl_high_u16">vsubl_high_u16</h2>
<p><code>vsubl_high_u16</code></p>
<p>uint32x4_t vsubl_high_u16 (uint16x8_t a, uint16x8_t b)
A32: VSUBL.U16 Qd, Dn+1, Dm+1
A64: USUBL2 Vd.4S, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u16">vsubl_high_u16</a></p>
<h2 id="vsubl_high_u32">vsubl_high_u32</h2>
<p><code>vsubl_high_u32</code></p>
<p>uint64x2_t vsubl_high_u32 (uint32x4_t a, uint32x4_t b)
A32: VSUBL.U32 Qd, Dn+1, Dm+1
A64: USUBL2 Vd.2D, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u32">vsubl_high_u32</a></p>
<h2 id="vsubl_high_u8">vsubl_high_u8</h2>
<p><code>vsubl_high_u8</code></p>
<p>uint16x8_t vsubl_high_u8 (uint8x16_t a, uint8x16_t b)
A32: VSUBL.U8 Qd, Dn+1, Dm+1
A64: USUBL2 Vd.8H, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u8">vsubl_high_u8</a></p>
<h2 id="vsubl_s16">vsubl_s16</h2>
<p><code>vsubl_s16</code></p>
<p>int32x4_t vsubl_s16 (int16x4_t a, int16x4_t b)
A32: VSUBL.S16 Qd, Dn, Dm
A64: SSUBL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s16">vsubl_s16</a></p>
<h2 id="vsubl_s32">vsubl_s32</h2>
<p><code>vsubl_s32</code></p>
<p>int64x2_t vsubl_s32 (int32x2_t a, int32x2_t b)
A32: VSUBL.S32 Qd, Dn, Dm
A64: SSUBL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s32">vsubl_s32</a></p>
<h2 id="vsubl_s8">vsubl_s8</h2>
<p><code>vsubl_s8</code></p>
<p>int16x8_t vsubl_s8 (int8x8_t a, int8x8_t b)
A32: VSUBL.S8 Qd, Dn, Dm
A64: SSUBL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s8">vsubl_s8</a></p>
<h2 id="vsubl_u16">vsubl_u16</h2>
<p><code>vsubl_u16</code></p>
<p>uint32x4_t vsubl_u16 (uint16x4_t a, uint16x4_t b)
A32: VSUBL.U16 Qd, Dn, Dm
A64: USUBL Vd.4S, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u16">vsubl_u16</a></p>
<h2 id="vsubl_u32">vsubl_u32</h2>
<p><code>vsubl_u32</code></p>
<p>uint64x2_t vsubl_u32 (uint32x2_t a, uint32x2_t b)
A32: VSUBL.U32 Qd, Dn, Dm
A64: USUBL Vd.2D, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u32">vsubl_u32</a></p>
<h2 id="vsubl_u8">vsubl_u8</h2>
<p><code>vsubl_u8</code></p>
<p>uint16x8_t vsubl_u8 (uint8x8_t a, uint8x8_t b)
A32: VSUBL.U8 Qd, Dn, Dm
A64: USUBL Vd.8H, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u8">vsubl_u8</a></p>
<h2 id="vsubq_f32">vsubq_f32</h2>
<p><code>vsubq_f32</code></p>
<p>float32x4_t vsubq_f32 (float32x4_t a, float32x4_t b)
A32: VSUB.F32 Qd, Qn, Qm
A64: FSUB Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f32">vsubq_f32</a></p>
<h2 id="vsubq_s16">vsubq_s16</h2>
<p><code>vsubq_s16</code></p>
<p>int16x8_t vsubq_s16 (int16x8_t a, int16x8_t b)
A32: VSUB.I16 Qd, Qn, Qm
A64: SUB Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s16">vsubq_s16</a></p>
<h2 id="vsubq_s32">vsubq_s32</h2>
<p><code>vsubq_s32</code></p>
<p>int32x4_t vsubq_s32 (int32x4_t a, int32x4_t b)
A32: VSUB.I32 Qd, Qn, Qm
A64: SUB Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s32">vsubq_s32</a></p>
<h2 id="vsubq_s64">vsubq_s64</h2>
<p><code>vsubq_s64</code></p>
<p>int64x2_t vsubq_s64 (int64x2_t a, int64x2_t b)
A32: VSUB.I64 Qd, Qn, Qm
A64: SUB Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s64">vsubq_s64</a></p>
<h2 id="vsubq_s8">vsubq_s8</h2>
<p><code>vsubq_s8</code></p>
<p>int8x16_t vsubq_s8 (int8x16_t a, int8x16_t b)
A32: VSUB.I8 Qd, Qn, Qm
A64: SUB Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s8">vsubq_s8</a></p>
<h2 id="vsubq_u16">vsubq_u16</h2>
<p><code>vsubq_u16</code></p>
<p>uint16x8_t vsubq_u16 (uint16x8_t a, uint16x8_t b)
A32: VSUB.I16 Qd, Qn, Qm
A64: SUB Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u16">vsubq_u16</a></p>
<h2 id="vsubq_u32">vsubq_u32</h2>
<p><code>vsubq_u32</code></p>
<p>uint32x4_t vsubq_u32 (uint32x4_t a, uint32x4_t b)
A32: VSUB.I32 Qd, Qn, Qm
A64: SUB Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u32">vsubq_u32</a></p>
<h2 id="vsubq_u64">vsubq_u64</h2>
<p><code>vsubq_u64</code></p>
<p>uint64x2_t vsubq_u64 (uint64x2_t a, uint64x2_t b)
A32: VSUB.I64 Qd, Qn, Qm
A64: SUB Vd.2D, Vn.2D, Vm.2D</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u64">vsubq_u64</a></p>
<h2 id="vsubq_u8">vsubq_u8</h2>
<p><code>vsubq_u8</code></p>
<p>uint8x16_t vsubq_u8 (uint8x16_t a, uint8x16_t b)
A32: VSUB.I8 Qd, Qn, Qm
A64: SUB Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u8">vsubq_u8</a></p>
<h2 id="vsubs_f32">vsubs_f32</h2>
<p><code>vsubs_f32</code></p>
<p>float32_t vsubs_f32 (float32_t a, float32_t b)
A32: VSUB.F32 Sd, Sn, Sm
A64: FSUB Sd, Sn, Sm The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubs_f32">vsubs_f32</a></p>
<h2 id="vsubw_high_s16">vsubw_high_s16</h2>
<p><code>vsubw_high_s16</code></p>
<p>int32x4_t vsubw_high_s16 (int32x4_t a, int16x8_t b)
A32: VSUBW.S16 Qd, Qn, Dm+1
A64: SSUBW2 Vd.4S, Vn.4S, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s16">vsubw_high_s16</a></p>
<h2 id="vsubw_high_s32">vsubw_high_s32</h2>
<p><code>vsubw_high_s32</code></p>
<p>int64x2_t vsubw_high_s32 (int64x2_t a, int32x4_t b)
A32: VSUBW.S32 Qd, Qn, Dm+1
A64: SSUBW2 Vd.2D, Vn.2D, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s32">vsubw_high_s32</a></p>
<h2 id="vsubw_high_s8">vsubw_high_s8</h2>
<p><code>vsubw_high_s8</code></p>
<p>int16x8_t vsubw_high_s8 (int16x8_t a, int8x16_t b)
A32: VSUBW.S8 Qd, Qn, Dm+1
A64: SSUBW2 Vd.8H, Vn.8H, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s8">vsubw_high_s8</a></p>
<h2 id="vsubw_high_u16">vsubw_high_u16</h2>
<p><code>vsubw_high_u16</code></p>
<p>uint32x4_t vsubw_high_u16 (uint32x4_t a, uint16x8_t b)
A32: VSUBW.U16 Qd, Qn, Dm+1
A64: USUBW2 Vd.4S, Vn.4S, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u16">vsubw_high_u16</a></p>
<h2 id="vsubw_high_u32">vsubw_high_u32</h2>
<p><code>vsubw_high_u32</code></p>
<p>uint64x2_t vsubw_high_u32 (uint64x2_t a, uint32x4_t b)
A32: VSUBW.U32 Qd, Qn, Dm+1
A64: USUBW2 Vd.2D, Vn.2D, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u32">vsubw_high_u32</a></p>
<h2 id="vsubw_high_u8">vsubw_high_u8</h2>
<p><code>vsubw_high_u8</code></p>
<p>uint16x8_t vsubw_high_u8 (uint16x8_t a, uint8x16_t b)
A32: VSUBW.U8 Qd, Qn, Dm+1
A64: USUBW2 Vd.8H, Vn.8H, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u8">vsubw_high_u8</a></p>
<h2 id="vsubw_s16">vsubw_s16</h2>
<p><code>vsubw_s16</code></p>
<p>int32x4_t vsubw_s16 (int32x4_t a, int16x4_t b)
A32: VSUBW.S16 Qd, Qn, Dm
A64: SSUBW Vd.4S, Vn.4S, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s16">vsubw_s16</a></p>
<h2 id="vsubw_s32">vsubw_s32</h2>
<p><code>vsubw_s32</code></p>
<p>int64x2_t vsubw_s32 (int64x2_t a, int32x2_t b)
A32: VSUBW.S32 Qd, Qn, Dm
A64: SSUBW Vd.2D, Vn.2D, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s32">vsubw_s32</a></p>
<h2 id="vsubw_s8">vsubw_s8</h2>
<p><code>vsubw_s8</code></p>
<p>int16x8_t vsubw_s8 (int16x8_t a, int8x8_t b)
A32: VSUBW.S8 Qd, Qn, Dm
A64: SSUBW Vd.8H, Vn.8H, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s8">vsubw_s8</a></p>
<h2 id="vsubw_u16">vsubw_u16</h2>
<p><code>vsubw_u16</code></p>
<p>uint32x4_t vsubw_u16 (uint32x4_t a, uint16x4_t b)
A32: VSUBW.U16 Qd, Qn, Dm
A64: USUBW Vd.4S, Vn.4S, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u16">vsubw_u16</a></p>
<h2 id="vsubw_u32">vsubw_u32</h2>
<p><code>vsubw_u32</code></p>
<p>uint64x2_t vsubw_u32 (uint64x2_t a, uint32x2_t b)
A32: VSUBW.U32 Qd, Qn, Dm
A64: USUBW Vd.2D, Vn.2D, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u32">vsubw_u32</a></p>
<h2 id="vsubw_u8">vsubw_u8</h2>
<p><code>vsubw_u8</code></p>
<p>uint16x8_t vsubw_u8 (uint16x8_t a, uint8x8_t b)
A32: VSUBW.U8 Qd, Qn, Dm
A64: USUBW Vd.8H, Vn.8H, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u8">vsubw_u8</a></p>
<h2 id="vtst_f32">vtst_f32</h2>
<p><code>vtst_f32</code></p>
<p>uint32x2_t vtst_f32 (float32x2_t a, float32x2_t b)
A32: VTST.32 Dd, Dn, Dm
A64: CMTST Vd.2S, Vn.2S, Vm.2S The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_f32">vtst_f32</a></p>
<h2 id="vtst_s16">vtst_s16</h2>
<p><code>vtst_s16</code></p>
<p>uint16x4_t vtst_s16 (int16x4_t a, int16x4_t b)
A32: VTST.16 Dd, Dn, Dm
A64: CMTST Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s16">vtst_s16</a></p>
<h2 id="vtst_s32">vtst_s32</h2>
<p><code>vtst_s32</code></p>
<p>uint32x2_t vtst_s32 (int32x2_t a, int32x2_t b)
A32: VTST.32 Dd, Dn, Dm
A64: CMTST Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s32">vtst_s32</a></p>
<h2 id="vtst_s8">vtst_s8</h2>
<p><code>vtst_s8</code></p>
<p>uint8x8_t vtst_s8 (int8x8_t a, int8x8_t b)
A32: VTST.8 Dd, Dn, Dm
A64: CMTST Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s8">vtst_s8</a></p>
<h2 id="vtst_u16">vtst_u16</h2>
<p><code>vtst_u16</code></p>
<p>uint16x4_t vtst_u16 (uint16x4_t a, uint16x4_t b)
A32: VTST.16 Dd, Dn, Dm
A64: CMTST Vd.4H, Vn.4H, Vm.4H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u16">vtst_u16</a></p>
<h2 id="vtst_u32">vtst_u32</h2>
<p><code>vtst_u32</code></p>
<p>uint32x2_t vtst_u32 (uint32x2_t a, uint32x2_t b)
A32: VTST.32 Dd, Dn, Dm
A64: CMTST Vd.2S, Vn.2S, Vm.2S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u32">vtst_u32</a></p>
<h2 id="vtst_u8">vtst_u8</h2>
<p><code>vtst_u8</code></p>
<p>uint8x8_t vtst_u8 (uint8x8_t a, uint8x8_t b)
A32: VTST.8 Dd, Dn, Dm
A64: CMTST Vd.8B, Vn.8B, Vm.8B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u8">vtst_u8</a></p>
<h2 id="vtstq_f32">vtstq_f32</h2>
<p><code>vtstq_f32</code></p>
<p>uint32x4_t vtstq_f32 (float32x4_t a, float32x4_t b)
A32: VTST.32 Qd, Qn, Qm
A64: CMTST Vd.4S, Vn.4S, Vm.4S The above native signature does not exist. We provide this additional overload for consistency with the other scalar APIs.</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_f32">vtstq_f32</a></p>
<h2 id="vtstq_s16">vtstq_s16</h2>
<p><code>vtstq_s16</code></p>
<p>uint16x8_t vtstq_s16 (int16x8_t a, int16x8_t b)
A32: VTST.16 Qd, Qn, Qm
A64: CMTST Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s16">vtstq_s16</a></p>
<h2 id="vtstq_s32">vtstq_s32</h2>
<p><code>vtstq_s32</code></p>
<p>uint32x4_t vtstq_s32 (int32x4_t a, int32x4_t b)
A32: VTST.32 Qd, Qn, Qm
A64: CMTST Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s32">vtstq_s32</a></p>
<h2 id="vtstq_s8">vtstq_s8</h2>
<p><code>vtstq_s8</code></p>
<p>uint8x16_t vtstq_s8 (int8x16_t a, int8x16_t b)
A32: VTST.8 Qd, Qn, Qm
A64: CMTST Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s8">vtstq_s8</a></p>
<h2 id="vtstq_u16">vtstq_u16</h2>
<p><code>vtstq_u16</code></p>
<p>uint16x8_t vtstq_u16 (uint16x8_t a, uint16x8_t b)
A32: VTST.16 Qd, Qn, Qm
A64: CMTST Vd.8H, Vn.8H, Vm.8H</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u16">vtstq_u16</a></p>
<h2 id="vtstq_u32">vtstq_u32</h2>
<p><code>vtstq_u32</code></p>
<p>uint32x4_t vtstq_u32 (uint32x4_t a, uint32x4_t b)
A32: VTST.32 Qd, Qn, Qm
A64: CMTST Vd.4S, Vn.4S, Vm.4S</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u32">vtstq_u32</a></p>
<h2 id="vtstq_u8">vtstq_u8</h2>
<p><code>vtstq_u8</code></p>
<p>uint8x16_t vtstq_u8 (uint8x16_t a, uint8x16_t b)
A32: VTST.8 Qd, Qn, Qm
A64: CMTST Vd.16B, Vn.16B, Vm.16B</p>
<p>Instruction Documentation: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u8">vtstq_u8</a></p>

      </div>
  </div>
</div>
        </section>
        <footer>
          <hr>
          <p>Copyright &copy; 2023, Alexandre Mutel aka <a href="https://xoofx.com">xoofx</a> - Blog content licensed under the Creative Commons <a href="http://creativecommons.org/licenses/by/2.5/">CC BY 2.5</a> | Site generated by <a href="https://github.com/lunet-io/lunet">lunet</a> hosted on <a href="https://pages.github.com/">GitHub Pages</a></p>
        </footer>
      </div>
    </div>
  </body>
</html>