axi4_block.v,verilog,xil_defaultlib,../../../../axi4_block_verilog.srcs/sources_1/bd/axi4_block/sim/axi4_block.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
