<div id="pf1e9" class="pf w0 h0" data-page-no="1e9"><div class="pc pc1e9 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1e9.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The maximum total conversion time for all configurations is summarized in the equation</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">below. See the following tables for the variables referenced in the equation.</div><div class="t m0 x127 h9 y2b22 ff1 fs2 fc0 sc0 ls0 ws0">Figure 28-62. Conversion time equation</div><div class="t m0 x83 h9 y2b23 ff1 fs2 fc0 sc0 ls0 ws0">Table 28-70.<span class="_ _1a"> </span>Single or first continuous time adder (SFCAdder)</div><div class="t m0 x9a h10 y2b24 ff1 fs4 fc0 sc0 ls0">CFG1[AD</div><div class="t m0 xc7 h10 y2b25 ff1 fs4 fc0 sc0 ls0">LSMP]</div><div class="t m0 xa9 h10 y2b24 ff1 fs4 fc0 sc0 ls0">CFG2[AD</div><div class="t m0 xbe h6f y2b25 ff1 fs4 fc0 sc0 ls0 ws39d">ACKEN] <span class="ws0 v14">CFG1[ADICLK]<span class="_ _dd"> </span>Single or first continuous time adder (SFCAdder)</span></div><div class="t m0 x4f h7 y2b26 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _54"> </span>x<span class="_ _34"> </span>0x, 10<span class="_ _1f5"> </span>3 ADCK cycles + 5 bus clock cycles</div><div class="t m0 x4f h17 y2b27 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _44"> </span>1<span class="_ _e"> </span>11<span class="_ _212"> </span>3 ADCK cycles + 5 bus clock cycles<span class="fs9 fc1 v4">1</span></div><div class="t m0 x4f h7 y2b28 ff2 fs4 fc0 sc0 ls0 ws39e">1 0<span class="_ _76"> </span>11<span class="_ _78"> </span><span class="ffa ws0">5 <span class="ff2">μs + 3 ADCK cycles + 5 bus clock cycles</span></span></div><div class="t m0 x4f h7 y2b29 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _54"> </span>x<span class="_ _34"> </span>0x, 10<span class="_ _1f5"> </span>5 ADCK cycles + 5 bus clock cycles</div><div class="t m0 x4f h17 y2b2a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _44"> </span>1<span class="_ _e"> </span>11<span class="_ _212"> </span>5 ADCK cycles + 5 bus clock cycles<span class="fs9 v4">1</span></div><div class="t m0 x4f h7 y2b2b ff2 fs4 fc0 sc0 ls0 ws39e">0 0<span class="_ _76"> </span>11<span class="_ _78"> </span><span class="ffa ws0">5 <span class="ff2">μs + 5 ADCK cycles + 5 bus clock cycles</span></span></div><div class="t m0 x9 h7 y2b2c ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>To achieve this time, CFG2[ADACKEN] must be 1 for at least 5 μs prior to the conversion is initiated.</div><div class="t m0 xbc h9 y2b2d ff1 fs2 fc0 sc0 ls0 ws0">Table 28-71.<span class="_ _1a"> </span>Average number factor (AverageNum)</div><div class="t m0 x52 h10 y2b2e ff1 fs4 fc0 sc0 ls0 ws0">SC3[AVGE]<span class="_ _93"> </span>SC3[AVGS]<span class="_ _a3"> </span>Average number factor (AverageNum)</div><div class="t m0 x97 h7 y2b2f ff2 fs4 fc0 sc0 ls0 ws39f">0 xx<span class="_ _128"> </span>1</div><div class="t m0 x97 h7 y2b30 ff2 fs4 fc0 sc0 ls0 ws39c">1 00<span class="_ _1e6"> </span>4</div><div class="t m0 x97 h7 y2b31 ff2 fs4 fc0 sc0 ls0 ws39c">1 01<span class="_ _1e6"> </span>8</div><div class="t m0 x97 h7 y2b32 ff2 fs4 fc0 sc0 ls0 ws39c">1 10<span class="_ _213"> </span>16</div><div class="t m0 x97 h7 y2b33 ff2 fs4 fc0 sc0 ls0 ws39c">1 11<span class="_ _213"> </span>32</div><div class="t m0 x24 h9 y2b34 ff1 fs2 fc0 sc0 ls0 ws0">Table 28-72.<span class="_ _1a"> </span>Base conversion time (BCT)</div><div class="t m0 xb1 h10 y2b35 ff1 fs4 fc0 sc0 ls0 ws0">Mode<span class="_ _eb"> </span>Base conversion time (BCT)</div><div class="t m0 x81 h7 y2b36 ff2 fs4 fc0 sc0 ls0 ws0">8b single-ended<span class="_ _c0"> </span>17 ADCK cycles</div><div class="t m0 x3d h7 y2b37 ff2 fs4 fc0 sc0 ls0 ws0">9b differential<span class="_ _9c"> </span>27 ADCK cycles</div><div class="t m0 x151 h7 y2b38 ff2 fs4 fc0 sc0 ls0 ws0">10b single-ended<span class="_ _1e2"> </span>20 ADCK cycles</div><div class="t m0 x2e h7 y2b39 ff2 fs4 fc0 sc0 ls0 ws0">11b differential<span class="_ _15a"> </span>30 ADCK cycles</div><div class="t m0 x151 h7 y2b3a ff2 fs4 fc0 sc0 ls0 ws0">12b single-ended<span class="_ _1e2"> </span>20 ADCK cycles</div><div class="t m0 x2e h7 y2b3b ff2 fs4 fc0 sc0 ls0 ws0">13b differential<span class="_ _15a"> </span>30 ADCK cycles</div><div class="t m0 x151 h7 y2b3c ff2 fs4 fc0 sc0 ls0 ws0">16b single-ended<span class="_ _1e2"> </span>25 ADCK cycles</div><div class="t m0 x2e h7 y2b3d ff2 fs4 fc0 sc0 ls0 ws0">16b differential<span class="_ _15a"> </span>34 ADCK cycles</div><div class="t m0 x61 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>489</div><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,470.101,null]'><div class="d m1" style="border-style:none;position:absolute;left:476.320000px;bottom:556.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
