#! /foss/tools/iverilog/77d7f0b/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/va_math.vpi";
S_0x561a4c955ac0 .scope module, "tb_clock_divider" "tb_clock_divider" 2 3;
 .timescale 0 0;
P_0x561a4c9579d0 .param/l "CLK_PERIOD" 1 2 6, +C4<00000000000000000000000000001010>;
P_0x561a4c957a10 .param/l "WIDTH" 1 2 5, +C4<00000000000000000000000000001000>;
v0x561a4c980cc0_0 .var "clk_in", 0 0;
v0x561a4c980d80_0 .net "clk_out", 0 0, L_0x561a4c991190;  1 drivers
v0x561a4c980e50_0 .var "nrst", 0 0;
v0x561a4c980f50_0 .var "scale", 7 0;
S_0x561a4c969a90 .scope module, "clock_divider_0" "clock_divider" 2 18, 3 1 0, S_0x561a4c955ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "scale";
    .port_info 3 /OUTPUT 1 "clk_out";
P_0x561a4c969c70 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0x561a4c969d70_0 .var/i "CONST", 31 0;
L_0x7f872f6d4018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a4c9804a0_0 .net/2u *"_ivl_0", 31 0, L_0x7f872f6d4018;  1 drivers
v0x561a4c980580_0 .net *"_ivl_2", 0 0, L_0x561a4c991090;  1 drivers
v0x561a4c980650_0 .net "clk_in", 0 0, v0x561a4c980cc0_0;  1 drivers
v0x561a4c980710_0 .net "clk_out", 0 0, L_0x561a4c991190;  alias, 1 drivers
v0x561a4c980820_0 .var/i "count", 31 0;
v0x561a4c980900_0 .net "nrst", 0 0, v0x561a4c980e50_0;  1 drivers
v0x561a4c9809c0_0 .net "scale", 7 0, v0x561a4c980f50_0;  1 drivers
v0x561a4c980aa0_0 .var "signal_clk_out", 0 0;
v0x561a4c980b60_0 .var "true_scale", 31 0;
E_0x561a4c965bc0 .event posedge, v0x561a4c980650_0;
L_0x561a4c991090 .cmp/eq 32, v0x561a4c980b60_0, L_0x7f872f6d4018;
L_0x561a4c991190 .functor MUXZ 1, v0x561a4c980aa0_0, v0x561a4c980cc0_0, L_0x561a4c991090, C4<>;
    .scope S_0x561a4c969a90;
T_0 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x561a4c969d70_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x561a4c969a90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a4c980aa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561a4c980820_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a4c980aa0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x561a4c969a90;
T_2 ;
    %wait E_0x561a4c965bc0;
    %load/vec4 v0x561a4c980900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561a4c980aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561a4c980820_0, 0;
    %load/vec4 v0x561a4c9809c0_0;
    %pad/u 32;
    %load/vec4 v0x561a4c969d70_0;
    %mul;
    %assign/vec4 v0x561a4c980b60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561a4c980820_0;
    %load/vec4 v0x561a4c980b60_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x561a4c980aa0_0;
    %inv;
    %assign/vec4 v0x561a4c980aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561a4c980820_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x561a4c980820_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561a4c980820_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561a4c955ac0;
T_3 ;
    %vpi_call 2 27 "$display", "Dumping vars" {0 0 0};
    %vpi_call 2 28 "$dumpfile", "tb_clock_divider.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561a4c969a90 {0 0 0};
    %vpi_call 2 31 "$display", "Initializing..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a4c980e50_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x561a4c980f50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a4c980cc0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a4c980e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a4c980e50_0, 0, 1;
    %delay 149, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561a4c980f50_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a4c980e50_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a4c980e50_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x561a4c955ac0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x561a4c980cc0_0;
    %inv;
    %store/vec4 v0x561a4c980cc0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561a4c955ac0;
T_5 ;
    %delay 400, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_clock_divider.v";
    "././clock_divider.v";
