--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ZXDOS_issue2.twx ZXDOS_issue2.ncd -o ZXDOS_issue2.twr
ZXDOS_issue2.pcf

Design file:              ZXDOS_issue2.ncd
Physical constraint file: ZXDOS_issue2.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_7" PERIOD = 120 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19998 paths analyzed, 1289 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.654ns.
--------------------------------------------------------------------------------

Paths for end point zxnext/cpu_mod/DI_Reg_3 (SLICE_X10Y23.DX), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     51.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/vc_s_8 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          60.000ns
  Data Path Delay:      11.414ns (Levels of Logic = 5)
  Clock Path Skew:      3.539ns (4.616 - 1.077)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/vc_s_8 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.476   zxnext/timing_mod/vc_s<8>
                                                       zxnext/timing_mod/vc_s_8
    SLICE_X12Y33.D1      net (fanout=15)       3.692   zxnext/timing_mod/vc_s<8>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X15Y30.D4      net (fanout=10)       0.974   zxnext/ula_mod/border_active_ula
    SLICE_X15Y30.D       Tilo                  0.259   o_zxn_cpu_m1_n
                                                       zxnext/Mmux_cpu_di810
    SLICE_X26Y26.A3      net (fanout=1)        1.246   zxnext/Mmux_cpu_di89
    SLICE_X26Y26.A       Tilo                  0.254   ps2_mouse_mod/mdpi<1>
                                                       zxnext/Mmux_cpu_di811
    SLICE_X22Y26.A1      net (fanout=1)        1.175   zxnext/Mmux_cpu_di810
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     11.414ns (1.822ns logic, 9.592ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     51.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/vc_s_7 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          60.000ns
  Data Path Delay:      11.251ns (Levels of Logic = 5)
  Clock Path Skew:      3.536ns (4.616 - 1.080)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/vc_s_7 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.DQ      Tcko                  0.476   zxnext/timing_mod/vc_s<7>
                                                       zxnext/timing_mod/vc_s_7
    SLICE_X12Y33.D3      net (fanout=24)       3.529   zxnext/timing_mod/vc_s<7>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X15Y30.D4      net (fanout=10)       0.974   zxnext/ula_mod/border_active_ula
    SLICE_X15Y30.D       Tilo                  0.259   o_zxn_cpu_m1_n
                                                       zxnext/Mmux_cpu_di810
    SLICE_X26Y26.A3      net (fanout=1)        1.246   zxnext/Mmux_cpu_di89
    SLICE_X26Y26.A       Tilo                  0.254   ps2_mouse_mod/mdpi<1>
                                                       zxnext/Mmux_cpu_di811
    SLICE_X22Y26.A1      net (fanout=1)        1.175   zxnext/Mmux_cpu_di810
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     11.251ns (1.822ns logic, 9.429ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     52.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/hc_s_8 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          60.000ns
  Data Path Delay:      10.609ns (Levels of Logic = 5)
  Clock Path Skew:      3.527ns (4.616 - 1.089)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/hc_s_8 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.AQ      Tcko                  0.476   zxnext/timing_mod/hc_s<8>
                                                       zxnext/timing_mod/hc_s_8
    SLICE_X12Y33.D2      net (fanout=18)       2.887   zxnext/timing_mod/hc_s<8>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X15Y30.D4      net (fanout=10)       0.974   zxnext/ula_mod/border_active_ula
    SLICE_X15Y30.D       Tilo                  0.259   o_zxn_cpu_m1_n
                                                       zxnext/Mmux_cpu_di810
    SLICE_X26Y26.A3      net (fanout=1)        1.246   zxnext/Mmux_cpu_di89
    SLICE_X26Y26.A       Tilo                  0.254   ps2_mouse_mod/mdpi<1>
                                                       zxnext/Mmux_cpu_di811
    SLICE_X22Y26.A1      net (fanout=1)        1.175   zxnext/Mmux_cpu_di810
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     10.609ns (1.822ns logic, 8.787ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/dma_mod/dma_d_n_s_3 (SLICE_X13Y23.DX), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     51.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/vc_s_8 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_3 (FF)
  Requirement:          60.000ns
  Data Path Delay:      11.358ns (Levels of Logic = 5)
  Clock Path Skew:      3.534ns (4.611 - 1.077)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/vc_s_8 to zxnext/dma_mod/dma_d_n_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.476   zxnext/timing_mod/vc_s<8>
                                                       zxnext/timing_mod/vc_s_8
    SLICE_X12Y33.D1      net (fanout=15)       3.692   zxnext/timing_mod/vc_s<8>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X15Y30.D4      net (fanout=10)       0.974   zxnext/ula_mod/border_active_ula
    SLICE_X15Y30.D       Tilo                  0.259   o_zxn_cpu_m1_n
                                                       zxnext/Mmux_cpu_di810
    SLICE_X26Y26.A3      net (fanout=1)        1.246   zxnext/Mmux_cpu_di89
    SLICE_X26Y26.A       Tilo                  0.254   ps2_mouse_mod/mdpi<1>
                                                       zxnext/Mmux_cpu_di811
    SLICE_X22Y26.A1      net (fanout=1)        1.175   zxnext/Mmux_cpu_di810
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X13Y23.DX      net (fanout=3)        1.453   zxnext/cpu_di<3>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_3
    -------------------------------------------------  ---------------------------
    Total                                     11.358ns (1.851ns logic, 9.507ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     52.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/vc_s_7 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_3 (FF)
  Requirement:          60.000ns
  Data Path Delay:      11.195ns (Levels of Logic = 5)
  Clock Path Skew:      3.531ns (4.611 - 1.080)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/vc_s_7 to zxnext/dma_mod/dma_d_n_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.DQ      Tcko                  0.476   zxnext/timing_mod/vc_s<7>
                                                       zxnext/timing_mod/vc_s_7
    SLICE_X12Y33.D3      net (fanout=24)       3.529   zxnext/timing_mod/vc_s<7>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X15Y30.D4      net (fanout=10)       0.974   zxnext/ula_mod/border_active_ula
    SLICE_X15Y30.D       Tilo                  0.259   o_zxn_cpu_m1_n
                                                       zxnext/Mmux_cpu_di810
    SLICE_X26Y26.A3      net (fanout=1)        1.246   zxnext/Mmux_cpu_di89
    SLICE_X26Y26.A       Tilo                  0.254   ps2_mouse_mod/mdpi<1>
                                                       zxnext/Mmux_cpu_di811
    SLICE_X22Y26.A1      net (fanout=1)        1.175   zxnext/Mmux_cpu_di810
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X13Y23.DX      net (fanout=3)        1.453   zxnext/cpu_di<3>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_3
    -------------------------------------------------  ---------------------------
    Total                                     11.195ns (1.851ns logic, 9.344ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     52.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/hc_s_8 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_3 (FF)
  Requirement:          60.000ns
  Data Path Delay:      10.553ns (Levels of Logic = 5)
  Clock Path Skew:      3.522ns (4.611 - 1.089)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/hc_s_8 to zxnext/dma_mod/dma_d_n_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.AQ      Tcko                  0.476   zxnext/timing_mod/hc_s<8>
                                                       zxnext/timing_mod/hc_s_8
    SLICE_X12Y33.D2      net (fanout=18)       2.887   zxnext/timing_mod/hc_s<8>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X15Y30.D4      net (fanout=10)       0.974   zxnext/ula_mod/border_active_ula
    SLICE_X15Y30.D       Tilo                  0.259   o_zxn_cpu_m1_n
                                                       zxnext/Mmux_cpu_di810
    SLICE_X26Y26.A3      net (fanout=1)        1.246   zxnext/Mmux_cpu_di89
    SLICE_X26Y26.A       Tilo                  0.254   ps2_mouse_mod/mdpi<1>
                                                       zxnext/Mmux_cpu_di811
    SLICE_X22Y26.A1      net (fanout=1)        1.175   zxnext/Mmux_cpu_di810
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X13Y23.DX      net (fanout=3)        1.453   zxnext/cpu_di<3>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_3
    -------------------------------------------------  ---------------------------
    Total                                     10.553ns (1.851ns logic, 8.702ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/dma_mod/dma_d_n_s_1 (SLICE_X13Y23.BX), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     51.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/vc_s_8 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          60.000ns
  Data Path Delay:      11.352ns (Levels of Logic = 5)
  Clock Path Skew:      3.534ns (4.611 - 1.077)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/vc_s_8 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.476   zxnext/timing_mod/vc_s<8>
                                                       zxnext/timing_mod/vc_s_8
    SLICE_X12Y33.D1      net (fanout=15)       3.692   zxnext/timing_mod/vc_s<8>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X13Y34.D1      net (fanout=10)       0.753   zxnext/ula_mod/border_active_ula
    SLICE_X13Y34.D       Tilo                  0.259   sram_oe_n_active_1
                                                       zxnext/Mmux_cpu_di411
    SLICE_X23Y31.B2      net (fanout=1)        1.584   zxnext/Mmux_cpu_di410
    SLICE_X23Y31.B       Tilo                  0.259   zxnext/port_bf3b_ulap_mode<1>
                                                       zxnext/Mmux_cpu_di412
    SLICE_X23Y31.A4      net (fanout=1)        0.503   zxnext/Mmux_cpu_di413
    SLICE_X23Y31.A       Tilo                  0.259   zxnext/port_bf3b_ulap_mode<1>
                                                       zxnext/Mmux_cpu_di413
    SLICE_X28Y25.D5      net (fanout=1)        0.961   zxnext/Mmux_cpu_di414
    SLICE_X28Y25.CMUX    Topdc                 0.402   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_F
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     11.352ns (2.004ns logic, 9.348ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     52.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/vc_s_7 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          60.000ns
  Data Path Delay:      11.189ns (Levels of Logic = 5)
  Clock Path Skew:      3.531ns (4.611 - 1.080)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/vc_s_7 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.DQ      Tcko                  0.476   zxnext/timing_mod/vc_s<7>
                                                       zxnext/timing_mod/vc_s_7
    SLICE_X12Y33.D3      net (fanout=24)       3.529   zxnext/timing_mod/vc_s<7>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X13Y34.D1      net (fanout=10)       0.753   zxnext/ula_mod/border_active_ula
    SLICE_X13Y34.D       Tilo                  0.259   sram_oe_n_active_1
                                                       zxnext/Mmux_cpu_di411
    SLICE_X23Y31.B2      net (fanout=1)        1.584   zxnext/Mmux_cpu_di410
    SLICE_X23Y31.B       Tilo                  0.259   zxnext/port_bf3b_ulap_mode<1>
                                                       zxnext/Mmux_cpu_di412
    SLICE_X23Y31.A4      net (fanout=1)        0.503   zxnext/Mmux_cpu_di413
    SLICE_X23Y31.A       Tilo                  0.259   zxnext/port_bf3b_ulap_mode<1>
                                                       zxnext/Mmux_cpu_di413
    SLICE_X28Y25.D5      net (fanout=1)        0.961   zxnext/Mmux_cpu_di414
    SLICE_X28Y25.CMUX    Topdc                 0.402   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_F
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     11.189ns (2.004ns logic, 9.185ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     52.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/timing_mod/hc_s_8 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          60.000ns
  Data Path Delay:      10.547ns (Levels of Logic = 5)
  Clock Path Skew:      3.522ns (4.611 - 1.089)
  Source Clock:         CLK_7 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/timing_mod/hc_s_8 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.AQ      Tcko                  0.476   zxnext/timing_mod/hc_s<8>
                                                       zxnext/timing_mod/hc_s_8
    SLICE_X12Y33.D2      net (fanout=18)       2.887   zxnext/timing_mod/hc_s<8>
    SLICE_X12Y33.D       Tilo                  0.235   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X13Y34.D1      net (fanout=10)       0.753   zxnext/ula_mod/border_active_ula
    SLICE_X13Y34.D       Tilo                  0.259   sram_oe_n_active_1
                                                       zxnext/Mmux_cpu_di411
    SLICE_X23Y31.B2      net (fanout=1)        1.584   zxnext/Mmux_cpu_di410
    SLICE_X23Y31.B       Tilo                  0.259   zxnext/port_bf3b_ulap_mode<1>
                                                       zxnext/Mmux_cpu_di412
    SLICE_X23Y31.A4      net (fanout=1)        0.503   zxnext/Mmux_cpu_di413
    SLICE_X23Y31.A       Tilo                  0.259   zxnext/port_bf3b_ulap_mode<1>
                                                       zxnext/Mmux_cpu_di413
    SLICE_X28Y25.D5      net (fanout=1)        0.961   zxnext/Mmux_cpu_di414
    SLICE_X28Y25.CMUX    Topdc                 0.402   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_F
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     10.547ns (2.004ns logic, 8.543ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_7" PERIOD = 120 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point zxnext/dma_mod/dma_d_n_s_4 (SLICE_X11Y28.AX), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/ula_mod/floating_bus_r_4 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.044ns (Levels of Logic = 4)
  Clock Path Skew:      4.688ns (5.558 - 0.870)
  Source Clock:         CLK_7 falling at 180.000ns
  Destination Clock:    CLK_CPU falling at 180.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: zxnext/ula_mod/floating_bus_r_4 to zxnext/dma_mod/dma_d_n_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.BMUX     Tshcko                0.505   zxnext/cpu_mod/z80n/alu/Mmux_F_Out15
                                                       zxnext/ula_mod/floating_bus_r_4
    SLICE_X15Y36.A5      net (fanout=1)        0.989   zxnext/ula_mod/floating_bus_r<4>
    SLICE_X15Y36.A       Tilo                  0.244   zxnext/p3_timing_hw_en
                                                       zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A1      net (fanout=1)        1.129   zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.135   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.539   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.222   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X11Y28.AX      net (fanout=4)        0.747   zxnext/cpu_di<4>
    SLICE_X11Y28.CLK     Tckdi       (-Th)    -0.046   zxnext/dma_mod/dma_d_n_s<7>
                                                       zxnext/dma_mod/dma_d_n_s_4
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (1.505ns logic, 3.539ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/ula_mod/floating_bus_en (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 4)
  Clock Path Skew:      2.122ns (2.542 - 0.420)
  Source Clock:         CLK_7 falling at 180.000ns
  Destination Clock:    CLK_CPU falling at 180.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: zxnext/ula_mod/floating_bus_en to zxnext/dma_mod/dma_d_n_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.AQ      Tcko                  0.198   zxnext/ula_mod/floating_bus_en
                                                       zxnext/ula_mod/floating_bus_en
    SLICE_X15Y36.A6      net (fanout=8)        1.158   zxnext/ula_mod/floating_bus_en
    SLICE_X15Y36.A       Tilo                  0.156   zxnext/p3_timing_hw_en
                                                       zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A1      net (fanout=1)        0.606   zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A       Tilo                  0.156   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.011   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.156   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.241   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.142   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X11Y28.AX      net (fanout=4)        0.383   zxnext/cpu_di<4>
    SLICE_X11Y28.CLK     Tckdi       (-Th)    -0.059   zxnext/dma_mod/dma_d_n_s<7>
                                                       zxnext/dma_mod/dma_d_n_s_4
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (0.867ns logic, 2.399ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      61.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/timing_mod/vc_s_6 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_4 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 5)
  Clock Path Skew:      2.139ns (2.542 - 0.403)
  Source Clock:         CLK_7 rising at 120.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: zxnext/timing_mod/vc_s_6 to zxnext/dma_mod/dma_d_n_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.CQ      Tcko                  0.200   zxnext/timing_mod/vc_s<7>
                                                       zxnext/timing_mod/vc_s_6
    SLICE_X12Y33.D5      net (fanout=23)       1.314   zxnext/timing_mod/vc_s<6>
    SLICE_X12Y33.D       Tilo                  0.142   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X15Y36.A4      net (fanout=10)       0.466   zxnext/ula_mod/border_active_ula
    SLICE_X15Y36.A       Tilo                  0.156   zxnext/p3_timing_hw_en
                                                       zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A1      net (fanout=1)        0.606   zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A       Tilo                  0.156   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.011   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.156   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.241   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.142   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X11Y28.AX      net (fanout=4)        0.383   zxnext/cpu_di<4>
    SLICE_X11Y28.CLK     Tckdi       (-Th)    -0.059   zxnext/dma_mod/dma_d_n_s<7>
                                                       zxnext/dma_mod/dma_d_n_s_4
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (1.011ns logic, 3.021ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/cpu_mod/DI_Reg_4 (SLICE_X8Y28.AX), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/ula_mod/floating_bus_r_4 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 4)
  Clock Path Skew:      4.696ns (5.566 - 0.870)
  Source Clock:         CLK_7 falling at 180.000ns
  Destination Clock:    CLK_CPU falling at 180.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: zxnext/ula_mod/floating_bus_r_4 to zxnext/cpu_mod/DI_Reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.BMUX     Tshcko                0.505   zxnext/cpu_mod/z80n/alu/Mmux_F_Out15
                                                       zxnext/ula_mod/floating_bus_r_4
    SLICE_X15Y36.A5      net (fanout=1)        0.989   zxnext/ula_mod/floating_bus_r<4>
    SLICE_X15Y36.A       Tilo                  0.244   zxnext/p3_timing_hw_en
                                                       zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A1      net (fanout=1)        1.129   zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.135   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.539   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.222   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X8Y28.AX       net (fanout=4)        0.951   zxnext/cpu_di<4>
    SLICE_X8Y28.CLK      Tckdi       (-Th)     0.093   zxnext/cpu_mod/DI_Reg<7>
                                                       zxnext/cpu_mod/DI_Reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (1.366ns logic, 3.743ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/ula_mod/floating_bus_en (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 4)
  Clock Path Skew:      2.130ns (2.550 - 0.420)
  Source Clock:         CLK_7 falling at 180.000ns
  Destination Clock:    CLK_CPU falling at 180.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: zxnext/ula_mod/floating_bus_en to zxnext/cpu_mod/DI_Reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.AQ      Tcko                  0.198   zxnext/ula_mod/floating_bus_en
                                                       zxnext/ula_mod/floating_bus_en
    SLICE_X15Y36.A6      net (fanout=8)        1.158   zxnext/ula_mod/floating_bus_en
    SLICE_X15Y36.A       Tilo                  0.156   zxnext/p3_timing_hw_en
                                                       zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A1      net (fanout=1)        0.606   zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A       Tilo                  0.156   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.011   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.156   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.241   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.142   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X8Y28.AX       net (fanout=4)        0.499   zxnext/cpu_di<4>
    SLICE_X8Y28.CLK      Tckdi       (-Th)    -0.048   zxnext/cpu_mod/DI_Reg<7>
                                                       zxnext/cpu_mod/DI_Reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (0.856ns logic, 2.515ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      61.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/timing_mod/vc_s_6 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_4 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 5)
  Clock Path Skew:      2.147ns (2.550 - 0.403)
  Source Clock:         CLK_7 rising at 120.000ns
  Destination Clock:    CLK_CPU falling at 60.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: zxnext/timing_mod/vc_s_6 to zxnext/cpu_mod/DI_Reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.CQ      Tcko                  0.200   zxnext/timing_mod/vc_s<7>
                                                       zxnext/timing_mod/vc_s_6
    SLICE_X12Y33.D5      net (fanout=23)       1.314   zxnext/timing_mod/vc_s<6>
    SLICE_X12Y33.D       Tilo                  0.142   zxnext/ula_mod/border_active_ula
                                                       zxnext/ula_mod/border_active_ula1
    SLICE_X15Y36.A4      net (fanout=10)       0.466   zxnext/ula_mod/border_active_ula
    SLICE_X15Y36.A       Tilo                  0.156   zxnext/p3_timing_hw_en
                                                       zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A1      net (fanout=1)        0.606   zxnext/Mmux_cpu_di108
    SLICE_X15Y29.A       Tilo                  0.156   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.011   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.156   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.241   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.142   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X8Y28.AX       net (fanout=4)        0.499   zxnext/cpu_di<4>
    SLICE_X8Y28.CLK      Tckdi       (-Th)    -0.048   zxnext/cpu_mod/DI_Reg<7>
                                                       zxnext/cpu_mod/DI_Reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (1.000ns logic, 3.137ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/ula_mod/flash_cnt_2 (SLICE_X10Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/ula_mod/flash_cnt_1 (FF)
  Destination:          zxnext/ula_mod/flash_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_7 rising at 120.000ns
  Destination Clock:    CLK_7 rising at 120.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/ula_mod/flash_cnt_1 to zxnext/ula_mod/flash_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y55.BQ      Tcko                  0.234   zxnext/ula_mod/flash_cnt<3>
                                                       zxnext/ula_mod/flash_cnt_1
    SLICE_X10Y55.B5      net (fanout=2)        0.066   zxnext/ula_mod/flash_cnt<1>
    SLICE_X10Y55.CLK     Tah         (-Th)    -0.131   zxnext/ula_mod/flash_cnt<3>
                                                       zxnext/ula_mod/Mcount_flash_cnt_xor<2>11
                                                       zxnext/ula_mod/flash_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.365ns logic, 0.066ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_7" PERIOD = 120 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 117.334ns (period - min period limit)
  Period: 120.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFGMUX1_i0/I1
  Logical resource: BUFGMUX1_i0/I1
  Location pin: BUFGMUX_X3Y8.I1
  Clock network: CLK_7
--------------------------------------------------------------------------------
Slack: 117.334ns (period - min period limit)
  Period: 120.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFGMUX1_i2/I0
  Logical resource: BUFGMUX1_i2/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_i0
--------------------------------------------------------------------------------
Slack: 117.751ns (period - min period limit)
  Period: 120.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: zxnext/spi_master_mod/sck/CLK0
  Logical resource: zxnext/spi_master_mod/sck/CK0
  Location pin: OLOGIC_X4Y2.CLK0
  Clock network: CLK_CPU
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_14" PERIOD = 60 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45508 paths analyzed, 470 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.138ns.
--------------------------------------------------------------------------------

Paths for end point zxnext/ula_mod/ula_pixel_2 (SLICE_X11Y56.C4), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_0 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.422 - 0.439)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_0 to zxnext/ula_mod/ula_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.430   zxnext/ulanext_format_0<3>
                                                       zxnext/ulanext_format_0_0
    SLICE_X11Y57.A6      net (fanout=3)        1.298   zxnext/ulanext_format_0<0>
    SLICE_X11Y57.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>11
    SLICE_X11Y57.C2      net (fanout=6)        0.551   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>1
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X10Y56.B6      net (fanout=6)        0.687   zxnext/ula_mod/n0171
    SLICE_X10Y56.B       Tilo                  0.254   zxnext/ula_mod/ula_pixel<7>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33_SW0
    SLICE_X10Y56.A5      net (fanout=1)        0.247   N1034
    SLICE_X10Y56.A       Tilo                  0.254   zxnext/ula_mod/ula_pixel<7>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33
    SLICE_X11Y56.B1      net (fanout=1)        0.521   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT32
    SLICE_X11Y56.B       Tilo                  0.259   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT35
    SLICE_X11Y56.C4      net (fanout=1)        0.320   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT34
    SLICE_X11Y56.CLK     Tas                   0.264   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT36
                                                       zxnext/ula_mod/ula_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (2.575ns logic, 5.316ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_5 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.660ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.302 - 0.316)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_5 to zxnext/ula_mod/ula_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.BQ      Tcko                  0.430   zxnext/ulanext_format_0<7>
                                                       zxnext/ulanext_format_0_5
    SLICE_X11Y57.A1      net (fanout=7)        1.067   zxnext/ulanext_format_0<5>
    SLICE_X11Y57.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>11
    SLICE_X11Y57.C2      net (fanout=6)        0.551   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>1
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X10Y56.B6      net (fanout=6)        0.687   zxnext/ula_mod/n0171
    SLICE_X10Y56.B       Tilo                  0.254   zxnext/ula_mod/ula_pixel<7>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33_SW0
    SLICE_X10Y56.A5      net (fanout=1)        0.247   N1034
    SLICE_X10Y56.A       Tilo                  0.254   zxnext/ula_mod/ula_pixel<7>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33
    SLICE_X11Y56.B1      net (fanout=1)        0.521   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT32
    SLICE_X11Y56.B       Tilo                  0.259   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT35
    SLICE_X11Y56.C4      net (fanout=1)        0.320   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT34
    SLICE_X11Y56.CLK     Tas                   0.264   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT36
                                                       zxnext/ula_mod/ula_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      7.660ns (2.575ns logic, 5.085ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_3 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.422 - 0.439)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_3 to zxnext/ula_mod/ula_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.DQ      Tcko                  0.430   zxnext/ulanext_format_0<3>
                                                       zxnext/ulanext_format_0_3
    SLICE_X11Y57.C4      net (fanout=8)        1.850   zxnext/ulanext_format_0<3>
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X10Y56.B6      net (fanout=6)        0.687   zxnext/ula_mod/n0171
    SLICE_X10Y56.B       Tilo                  0.254   zxnext/ula_mod/ula_pixel<7>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33_SW0
    SLICE_X10Y56.A5      net (fanout=1)        0.247   N1034
    SLICE_X10Y56.A       Tilo                  0.254   zxnext/ula_mod/ula_pixel<7>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33
    SLICE_X11Y56.B1      net (fanout=1)        0.521   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT32
    SLICE_X11Y56.B       Tilo                  0.259   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT35
    SLICE_X11Y56.C4      net (fanout=1)        0.320   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT34
    SLICE_X11Y56.CLK     Tas                   0.264   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT36
                                                       zxnext/ula_mod/ula_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (2.316ns logic, 5.317ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/ula_mod/ula_pixel_1 (SLICE_X11Y55.B5), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_0 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.768ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.422 - 0.439)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_0 to zxnext/ula_mod/ula_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.430   zxnext/ulanext_format_0<3>
                                                       zxnext/ulanext_format_0_0
    SLICE_X11Y57.A6      net (fanout=3)        1.298   zxnext/ulanext_format_0<0>
    SLICE_X11Y57.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>11
    SLICE_X11Y57.C2      net (fanout=6)        0.551   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>1
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X10Y55.D3      net (fanout=6)        0.801   zxnext/ula_mod/n0171
    SLICE_X10Y55.D       Tilo                  0.254   zxnext/ula_mod/flash_cnt<3>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23
    SLICE_X11Y55.A1      net (fanout=1)        0.665   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT22
    SLICE_X11Y55.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o<7>1
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT24
    SLICE_X11Y55.B5      net (fanout=1)        0.440   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23
    SLICE_X11Y55.CLK     Tas                   0.264   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o<7>1
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT25
                                                       zxnext/ula_mod/ula_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (2.321ns logic, 5.447ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_5 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.537ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.302 - 0.316)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_5 to zxnext/ula_mod/ula_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.BQ      Tcko                  0.430   zxnext/ulanext_format_0<7>
                                                       zxnext/ulanext_format_0_5
    SLICE_X11Y57.A1      net (fanout=7)        1.067   zxnext/ulanext_format_0<5>
    SLICE_X11Y57.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>11
    SLICE_X11Y57.C2      net (fanout=6)        0.551   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>1
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X10Y55.D3      net (fanout=6)        0.801   zxnext/ula_mod/n0171
    SLICE_X10Y55.D       Tilo                  0.254   zxnext/ula_mod/flash_cnt<3>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23
    SLICE_X11Y55.A1      net (fanout=1)        0.665   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT22
    SLICE_X11Y55.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o<7>1
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT24
    SLICE_X11Y55.B5      net (fanout=1)        0.440   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23
    SLICE_X11Y55.CLK     Tas                   0.264   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o<7>1
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT25
                                                       zxnext/ula_mod/ula_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.537ns (2.321ns logic, 5.216ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_3 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.422 - 0.439)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_3 to zxnext/ula_mod/ula_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.DQ      Tcko                  0.430   zxnext/ulanext_format_0<3>
                                                       zxnext/ulanext_format_0_3
    SLICE_X11Y57.C4      net (fanout=8)        1.850   zxnext/ulanext_format_0<3>
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X10Y55.D3      net (fanout=6)        0.801   zxnext/ula_mod/n0171
    SLICE_X10Y55.D       Tilo                  0.254   zxnext/ula_mod/flash_cnt<3>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23
    SLICE_X11Y55.A1      net (fanout=1)        0.665   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT22
    SLICE_X11Y55.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o<7>1
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT24
    SLICE_X11Y55.B5      net (fanout=1)        0.440   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23
    SLICE_X11Y55.CLK     Tas                   0.264   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o<7>1
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT25
                                                       zxnext/ula_mod/ula_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (2.062ns logic, 5.448ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/ula_mod/ula_pixel_3 (SLICE_X13Y56.C4), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_0 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.417 - 0.439)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_0 to zxnext/ula_mod/ula_pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.430   zxnext/ulanext_format_0<3>
                                                       zxnext/ulanext_format_0_0
    SLICE_X11Y57.A6      net (fanout=3)        1.298   zxnext/ulanext_format_0<0>
    SLICE_X11Y57.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>11
    SLICE_X11Y57.C2      net (fanout=6)        0.551   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>1
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X12Y56.C5      net (fanout=6)        0.503   zxnext/ula_mod/n0171
    SLICE_X12Y56.C       Tilo                  0.235   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43
    SLICE_X13Y56.B1      net (fanout=1)        0.639   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT42
    SLICE_X13Y56.B       Tilo                  0.259   zxnext/ula_mod/ula_pixel<4>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT45
    SLICE_X13Y56.C4      net (fanout=1)        0.320   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT44
    SLICE_X13Y56.CLK     Tas                   0.373   zxnext/ula_mod/ula_pixel<4>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT46
                                                       zxnext/ula_mod/ula_pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (2.411ns logic, 5.003ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_5 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.297 - 0.316)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_5 to zxnext/ula_mod/ula_pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.BQ      Tcko                  0.430   zxnext/ulanext_format_0<7>
                                                       zxnext/ulanext_format_0_5
    SLICE_X11Y57.A1      net (fanout=7)        1.067   zxnext/ulanext_format_0<5>
    SLICE_X11Y57.A       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>11
    SLICE_X11Y57.C2      net (fanout=6)        0.551   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o<7>1
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X12Y56.C5      net (fanout=6)        0.503   zxnext/ula_mod/n0171
    SLICE_X12Y56.C       Tilo                  0.235   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43
    SLICE_X13Y56.B1      net (fanout=1)        0.639   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT42
    SLICE_X13Y56.B       Tilo                  0.259   zxnext/ula_mod/ula_pixel<4>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT45
    SLICE_X13Y56.C4      net (fanout=1)        0.320   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT44
    SLICE_X13Y56.CLK     Tas                   0.373   zxnext/ula_mod/ula_pixel<4>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT46
                                                       zxnext/ula_mod/ula_pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (2.411ns logic, 4.772ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/ulanext_format_0_3 (FF)
  Destination:          zxnext/ula_mod/ula_pixel_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.156ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.417 - 0.439)
  Source Clock:         CLK_14 rising at 0.000ns
  Destination Clock:    CLK_14 falling at 30.000ns
  Clock Uncertainty:    0.161ns

  Clock Uncertainty:          0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.314ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/ulanext_format_0_3 to zxnext/ula_mod/ula_pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.DQ      Tcko                  0.430   zxnext/ulanext_format_0<3>
                                                       zxnext/ulanext_format_0_3
    SLICE_X11Y57.C4      net (fanout=8)        1.850   zxnext/ulanext_format_0<3>
    SLICE_X11Y57.C       Tilo                  0.259   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
                                                       zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o<7>1
    SLICE_X15Y55.A1      net (fanout=3)        1.237   zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o
    SLICE_X15Y55.A       Tilo                  0.259   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111
    SLICE_X15Y55.B5      net (fanout=4)        0.455   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811
    SLICE_X15Y55.BMUX    Tilo                  0.337   zxnext/rgb_vsync_n_7
                                                       zxnext/ula_mod/out1
    SLICE_X12Y56.C5      net (fanout=6)        0.503   zxnext/ula_mod/n0171
    SLICE_X12Y56.C       Tilo                  0.235   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43
    SLICE_X13Y56.B1      net (fanout=1)        0.639   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT42
    SLICE_X13Y56.B       Tilo                  0.259   zxnext/ula_mod/ula_pixel<4>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT45
    SLICE_X13Y56.C4      net (fanout=1)        0.320   zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT44
    SLICE_X13Y56.CLK     Tas                   0.373   zxnext/ula_mod/ula_pixel<4>
                                                       zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT46
                                                       zxnext/ula_mod/ula_pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      7.156ns (2.152ns logic, 5.004ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_14" PERIOD = 60 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point zxnext/Mshreg_transparent_rgb_2_0 (SLICE_X34Y49.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/transparent_rgb_0_0 (FF)
  Destination:          zxnext/Mshreg_transparent_rgb_2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         CLK_14 rising at 60.000ns
  Destination Clock:    CLK_14 rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/transparent_rgb_0_0 to zxnext/Mshreg_transparent_rgb_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.AQ      Tcko                  0.198   zxnext/transparent_rgb_0<3>
                                                       zxnext/transparent_rgb_0_0
    SLICE_X34Y49.AI      net (fanout=1)        0.018   zxnext/transparent_rgb_0<0>
    SLICE_X34Y49.CLK     Tdh         (-Th)    -0.030   zxnext/transparent_rgb_2<2>
                                                       zxnext/Mshreg_transparent_rgb_2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.228ns logic, 0.018ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/Mshreg_ula_en_2 (SLICE_X34Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/ula_en_0 (FF)
  Destination:          zxnext/Mshreg_ula_en_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.130 - 0.128)
  Source Clock:         CLK_14 rising at 60.000ns
  Destination Clock:    CLK_14 rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/ula_en_0 to zxnext/Mshreg_ula_en_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.AQ      Tcko                  0.198   zxnext/ula_en_0
                                                       zxnext/ula_en_0
    SLICE_X34Y47.AX      net (fanout=1)        0.229   zxnext/ula_en_0
    SLICE_X34Y47.CLK     Tdh         (-Th)     0.070   zxnext/ula_blend_mode_2<1>
                                                       zxnext/Mshreg_ula_en_2
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.128ns logic, 0.229ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/ula_mod/attr_scroll_r_0 (SLICE_X7Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/ula_mod/attr_scroll_r_0 (FF)
  Destination:          zxnext/ula_mod/attr_scroll_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_14 rising at 60.000ns
  Destination Clock:    CLK_14 rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/ula_mod/attr_scroll_r_0 to zxnext/ula_mod/attr_scroll_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.AQ       Tcko                  0.198   zxnext/ula_mod/attr_scroll_r<2>
                                                       zxnext/ula_mod/attr_scroll_r_0
    SLICE_X7Y61.A6       net (fanout=5)        0.030   zxnext/ula_mod/attr_scroll_r<0>
    SLICE_X7Y61.CLK      Tah         (-Th)    -0.215   zxnext/ula_mod/attr_scroll_r<2>
                                                       zxnext/ula_mod/Mcount_attr_scroll_r_xor<0>11
                                                       zxnext/ula_mod/attr_scroll_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_14" PERIOD = 60 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 56.430ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sc_mod/u_run/Mram_ram_q/CLKA
  Logical resource: sc_mod/u_run/Mram_ram_q/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: CLK_14
--------------------------------------------------------------------------------
Slack: 57.334ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFGMUX1_i1/I0
  Logical resource: BUFGMUX1_i1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_14
--------------------------------------------------------------------------------
Slack: 57.334ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFGMUX1_i2/I1
  Logical resource: BUFGMUX1_i2/I1
  Location pin: BUFGMUX_X3Y13.I1
  Clock network: CLK_i1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_28_div<6>" PERIOD = 3840 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.911ns.
--------------------------------------------------------------------------------

Paths for end point ps2_kbd_mod/ps2_alt0/count_6 (SLICE_X36Y11.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3837.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_kbd_mod/ps2_alt0/count_5 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_6 (FF)
  Requirement:          3840.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.218 - 0.231)
  Source Clock:         clk_28_div<6> rising at 0.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/count_5 to ps2_kbd_mod/ps2_alt0/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.DQ      Tcko                  0.430   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_5
    SLICE_X36Y11.C3      net (fanout=5)        1.061   ps2_kbd_mod/ps2_alt0/count<5>
    SLICE_X36Y11.CMUX    Tilo                  0.298   ps2_kbd_mod/ps2_alt0/count<6>
                                                       ps2_kbd_mod/ps2_alt0/Result<6>1_SW0
    SLICE_X36Y11.A2      net (fanout=1)        0.725   N638
    SLICE_X36Y11.CLK     Tas                   0.349   ps2_kbd_mod/ps2_alt0/count<6>
                                                       ps2_kbd_mod/ps2_alt0/Result<6>1
                                                       ps2_kbd_mod/ps2_alt0/count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.077ns logic, 1.786ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3837.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_kbd_mod/ps2_alt0/count_0 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_6 (FF)
  Requirement:          3840.000ns
  Data Path Delay:      2.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.218 - 0.231)
  Source Clock:         clk_28_div<6> rising at 0.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/count_0 to ps2_kbd_mod/ps2_alt0/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.AQ      Tcko                  0.430   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_0
    SLICE_X36Y11.C1      net (fanout=7)        0.574   ps2_kbd_mod/ps2_alt0/count<0>
    SLICE_X36Y11.CMUX    Tilo                  0.298   ps2_kbd_mod/ps2_alt0/count<6>
                                                       ps2_kbd_mod/ps2_alt0/Result<6>1_SW0
    SLICE_X36Y11.A2      net (fanout=1)        0.725   N638
    SLICE_X36Y11.CLK     Tas                   0.349   ps2_kbd_mod/ps2_alt0/count<6>
                                                       ps2_kbd_mod/ps2_alt0/Result<6>1
                                                       ps2_kbd_mod/ps2_alt0/count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (1.077ns logic, 1.299ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point ps2_kbd_mod/ps2_alt0/count_4 (SLICE_X37Y11.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3837.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_kbd_mod/ps2_alt0/count_4 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_4 (FF)
  Requirement:          3840.000ns
  Data Path Delay:      2.875ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<6> rising at 0.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/count_4 to ps2_kbd_mod/ps2_alt0/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.CQ      Tcko                  0.430   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_4
    SLICE_X37Y10.C2      net (fanout=5)        0.943   ps2_kbd_mod/ps2_alt0/count<4>
    SLICE_X37Y10.C       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv21
    SLICE_X37Y10.D5      net (fanout=2)        0.243   ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0
    SLICE_X37Y10.D       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv11
    SLICE_X37Y11.CE      net (fanout=2)        0.333   ps2_kbd_mod/ps2_alt0/_n0217_inv
    SLICE_X37Y11.CLK     Tceck                 0.408   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.356ns logic, 1.519ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3837.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_kbd_mod/ps2_alt0/count_3 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_4 (FF)
  Requirement:          3840.000ns
  Data Path Delay:      2.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<6> rising at 0.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/count_3 to ps2_kbd_mod/ps2_alt0/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.CMUX    Tshcko                0.518   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_3
    SLICE_X37Y10.C1      net (fanout=5)        0.819   ps2_kbd_mod/ps2_alt0/count<3>
    SLICE_X37Y10.C       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv21
    SLICE_X37Y10.D5      net (fanout=2)        0.243   ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0
    SLICE_X37Y10.D       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv11
    SLICE_X37Y11.CE      net (fanout=2)        0.333   ps2_kbd_mod/ps2_alt0/_n0217_inv
    SLICE_X37Y11.CLK     Tceck                 0.408   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (1.444ns logic, 1.395ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3837.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_kbd_mod/ps2_alt0/count_1 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_4 (FF)
  Requirement:          3840.000ns
  Data Path Delay:      2.631ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<6> rising at 0.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/count_1 to ps2_kbd_mod/ps2_alt0/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.BMUX    Tshcko                0.518   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_1
    SLICE_X37Y10.C3      net (fanout=6)        0.611   ps2_kbd_mod/ps2_alt0/count<1>
    SLICE_X37Y10.C       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv21
    SLICE_X37Y10.D5      net (fanout=2)        0.243   ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0
    SLICE_X37Y10.D       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv11
    SLICE_X37Y11.CE      net (fanout=2)        0.333   ps2_kbd_mod/ps2_alt0/_n0217_inv
    SLICE_X37Y11.CLK     Tceck                 0.408   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (1.444ns logic, 1.187ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point ps2_kbd_mod/ps2_alt0/count_1 (SLICE_X37Y11.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3837.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_kbd_mod/ps2_alt0/count_4 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_1 (FF)
  Requirement:          3840.000ns
  Data Path Delay:      2.872ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<6> rising at 0.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/count_4 to ps2_kbd_mod/ps2_alt0/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.CQ      Tcko                  0.430   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_4
    SLICE_X37Y10.C2      net (fanout=5)        0.943   ps2_kbd_mod/ps2_alt0/count<4>
    SLICE_X37Y10.C       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv21
    SLICE_X37Y10.D5      net (fanout=2)        0.243   ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0
    SLICE_X37Y10.D       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv11
    SLICE_X37Y11.CE      net (fanout=2)        0.333   ps2_kbd_mod/ps2_alt0/_n0217_inv
    SLICE_X37Y11.CLK     Tceck                 0.405   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (1.353ns logic, 1.519ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3837.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_kbd_mod/ps2_alt0/count_3 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_1 (FF)
  Requirement:          3840.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<6> rising at 0.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/count_3 to ps2_kbd_mod/ps2_alt0/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.CMUX    Tshcko                0.518   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_3
    SLICE_X37Y10.C1      net (fanout=5)        0.819   ps2_kbd_mod/ps2_alt0/count<3>
    SLICE_X37Y10.C       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv21
    SLICE_X37Y10.D5      net (fanout=2)        0.243   ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0
    SLICE_X37Y10.D       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv11
    SLICE_X37Y11.CE      net (fanout=2)        0.333   ps2_kbd_mod/ps2_alt0/_n0217_inv
    SLICE_X37Y11.CLK     Tceck                 0.405   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (1.441ns logic, 1.395ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3837.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_kbd_mod/ps2_alt0/count_1 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_1 (FF)
  Requirement:          3840.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<6> rising at 0.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/count_1 to ps2_kbd_mod/ps2_alt0/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.BMUX    Tshcko                0.518   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_1
    SLICE_X37Y10.C3      net (fanout=6)        0.611   ps2_kbd_mod/ps2_alt0/count<1>
    SLICE_X37Y10.C       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv21
    SLICE_X37Y10.D5      net (fanout=2)        0.243   ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0
    SLICE_X37Y10.D       Tilo                  0.259   ps2_kbd_mod/ps2_alt0/sigclkheld
                                                       ps2_kbd_mod/ps2_alt0/_n0217_inv11
    SLICE_X37Y11.CE      net (fanout=2)        0.333   ps2_kbd_mod/ps2_alt0/_n0217_inv
    SLICE_X37Y11.CLK     Tceck                 0.405   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (1.441ns logic, 1.187ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_28_div<6>" PERIOD = 3840 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ps2_kbd_mod/ps2_alt0/count_5 (SLICE_X37Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_kbd_mod/ps2_alt0/count_5 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<6> rising at 3840.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_kbd_mod/ps2_alt0/count_5 to ps2_kbd_mod/ps2_alt0/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.DQ      Tcko                  0.198   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_5
    SLICE_X37Y11.D6      net (fanout=5)        0.033   ps2_kbd_mod/ps2_alt0/count<5>
    SLICE_X37Y11.CLK     Tah         (-Th)    -0.215   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/Result<5>11
                                                       ps2_kbd_mod/ps2_alt0/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point ps2_kbd_mod/ps2_alt0/count_6 (SLICE_X36Y11.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_kbd_mod/ps2_alt0/count_2 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.156 - 0.147)
  Source Clock:         clk_28_div<6> rising at 3840.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_kbd_mod/ps2_alt0/count_2 to ps2_kbd_mod/ps2_alt0/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.BQ      Tcko                  0.198   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_2
    SLICE_X36Y11.A5      net (fanout=6)        0.081   ps2_kbd_mod/ps2_alt0/count<2>
    SLICE_X36Y11.CLK     Tah         (-Th)    -0.190   ps2_kbd_mod/ps2_alt0/count<6>
                                                       ps2_kbd_mod/ps2_alt0/Result<6>1
                                                       ps2_kbd_mod/ps2_alt0/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.388ns logic, 0.081ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point ps2_kbd_mod/ps2_alt0/count_0 (SLICE_X37Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_kbd_mod/ps2_alt0/count_0 (FF)
  Destination:          ps2_kbd_mod/ps2_alt0/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<6> rising at 3840.000ns
  Destination Clock:    clk_28_div<6> rising at 3840.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_kbd_mod/ps2_alt0/count_0 to ps2_kbd_mod/ps2_alt0/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.AQ      Tcko                  0.198   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/count_0
    SLICE_X37Y11.A6      net (fanout=7)        0.050   ps2_kbd_mod/ps2_alt0/count<0>
    SLICE_X37Y11.CLK     Tah         (-Th)    -0.215   ps2_kbd_mod/ps2_alt0/count<5>
                                                       ps2_kbd_mod/ps2_alt0/Mcount_count_xor<0>11_INV_0
                                                       ps2_kbd_mod/ps2_alt0/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.413ns logic, 0.050ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_28_div<6>" PERIOD = 3840 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3839.525ns (period - min period limit)
  Period: 3840.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ps2_kbd_mod/ps2_alt0/count<6>/CLK
  Logical resource: ps2_kbd_mod/ps2_alt0/count_6/CK
  Location pin: SLICE_X36Y11.CLK
  Clock network: clk_28_div<6>
--------------------------------------------------------------------------------
Slack: 3839.530ns (period - min period limit)
  Period: 3840.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ps2_kbd_mod/ps2_alt0/rcount_0/CLK
  Logical resource: ps2_kbd_mod/ps2_alt0/fcount_0/CK
  Location pin: SLICE_X33Y6.CLK
  Clock network: clk_28_div<6>
--------------------------------------------------------------------------------
Slack: 3839.530ns (period - min period limit)
  Period: 3840.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ps2_kbd_mod/ps2_alt0/rcount_0/CLK
  Logical resource: ps2_kbd_mod/ps2_alt0/rcount_0/CK
  Location pin: SLICE_X33Y6.CLK
  Clock network: clk_28_div<6>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_28_div<7>" PERIOD = 7680 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1498 paths analyzed, 427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.620ns.
--------------------------------------------------------------------------------

Paths for end point ps2_mouse_mod/msend_7 (SLICE_X24Y15.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7673.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/Mram__n0252 (RAM)
  Destination:          ps2_mouse_mod/msend_7 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      5.570ns (Levels of Logic = 1)
  Clock Path Skew:      -1.015ns (0.786 - 1.801)
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/Mram__n0252 to ps2_mouse_mod/msend_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y2.DOADO0    Trcko_DOA             1.800   ps2_mouse_mod/Mram__n0252
                                                       ps2_mouse_mod/Mram__n0252
    SLICE_X25Y11.D1      net (fanout=12)       2.184   ps2_mouse_mod/_n0252<2>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X24Y15.CE      net (fanout=4)        0.942   ps2_mouse_mod/_n0191_inv
    SLICE_X24Y15.CLK     Tceck                 0.307   pll/PLL_DRP_inst/_n0075<0>
                                                       ps2_mouse_mod/msend_7
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (2.444ns logic, 3.126ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7675.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/msend_3 (FF)
  Destination:          ps2_mouse_mod/msend_7 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.206ns (0.786 - 0.992)
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/msend_3 to ps2_mouse_mod/msend_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y9.DQ       Tcko                  0.430   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_3
    SLICE_X29Y10.D3      net (fanout=2)        0.841   ps2_mouse_mod/msend<3>
    SLICE_X29Y10.D       Tilo                  0.259   zxnext/turbosound_mod/psg2/reg_1<7>
                                                       ps2_mouse_mod/msready<11>1
    SLICE_X25Y11.D3      net (fanout=4)        0.882   ps2_mouse_mod/msready<11>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X24Y15.CE      net (fanout=4)        0.942   ps2_mouse_mod/_n0191_inv
    SLICE_X24Y15.CLK     Tceck                 0.307   pll/PLL_DRP_inst/_n0075<0>
                                                       ps2_mouse_mod/msend_7
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (1.333ns logic, 2.665ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7675.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/msend_5 (FF)
  Destination:          ps2_mouse_mod/msend_7 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (0.564 - 0.701)
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/msend_5 to ps2_mouse_mod/msend_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y11.BQ      Tcko                  0.476   ps2_mouse_mod/msend<8>
                                                       ps2_mouse_mod/msend_5
    SLICE_X29Y10.D4      net (fanout=2)        0.784   ps2_mouse_mod/msend<5>
    SLICE_X29Y10.D       Tilo                  0.259   zxnext/turbosound_mod/psg2/reg_1<7>
                                                       ps2_mouse_mod/msready<11>1
    SLICE_X25Y11.D3      net (fanout=4)        0.882   ps2_mouse_mod/msready<11>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X24Y15.CE      net (fanout=4)        0.942   ps2_mouse_mod/_n0191_inv
    SLICE_X24Y15.CLK     Tceck                 0.307   pll/PLL_DRP_inst/_n0075<0>
                                                       ps2_mouse_mod/msend_7
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (1.379ns logic, 2.608ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point ps2_mouse_mod/msend_2 (SLICE_X29Y9.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7673.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/Mram__n0252 (RAM)
  Destination:          ps2_mouse_mod/msend_2 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      5.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.862ns (0.939 - 1.801)
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/Mram__n0252 to ps2_mouse_mod/msend_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y2.DOADO0    Trcko_DOA             1.800   ps2_mouse_mod/Mram__n0252
                                                       ps2_mouse_mod/Mram__n0252
    SLICE_X25Y11.D1      net (fanout=12)       2.184   ps2_mouse_mod/_n0252<2>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X29Y9.CE       net (fanout=4)        0.864   ps2_mouse_mod/_n0191_inv
    SLICE_X29Y9.CLK      Tceck                 0.408   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_2
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (2.545ns logic, 3.048ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7675.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/msend_3 (FF)
  Destination:          ps2_mouse_mod/msend_2 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/msend_3 to ps2_mouse_mod/msend_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y9.DQ       Tcko                  0.430   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_3
    SLICE_X29Y10.D3      net (fanout=2)        0.841   ps2_mouse_mod/msend<3>
    SLICE_X29Y10.D       Tilo                  0.259   zxnext/turbosound_mod/psg2/reg_1<7>
                                                       ps2_mouse_mod/msready<11>1
    SLICE_X25Y11.D3      net (fanout=4)        0.882   ps2_mouse_mod/msready<11>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X29Y9.CE       net (fanout=4)        0.864   ps2_mouse_mod/_n0191_inv
    SLICE_X29Y9.CLK      Tceck                 0.408   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_2
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.434ns logic, 2.587ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7675.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/msend_5 (FF)
  Destination:          ps2_mouse_mod/msend_2 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.939 - 0.935)
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/msend_5 to ps2_mouse_mod/msend_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y11.BQ      Tcko                  0.476   ps2_mouse_mod/msend<8>
                                                       ps2_mouse_mod/msend_5
    SLICE_X29Y10.D4      net (fanout=2)        0.784   ps2_mouse_mod/msend<5>
    SLICE_X29Y10.D       Tilo                  0.259   zxnext/turbosound_mod/psg2/reg_1<7>
                                                       ps2_mouse_mod/msready<11>1
    SLICE_X25Y11.D3      net (fanout=4)        0.882   ps2_mouse_mod/msready<11>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X29Y9.CE       net (fanout=4)        0.864   ps2_mouse_mod/_n0191_inv
    SLICE_X29Y9.CLK      Tceck                 0.408   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_2
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.480ns logic, 2.530ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point ps2_mouse_mod/msend_10 (SLICE_X29Y9.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7673.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/Mram__n0252 (RAM)
  Destination:          ps2_mouse_mod/msend_10 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      5.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.862ns (0.939 - 1.801)
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/Mram__n0252 to ps2_mouse_mod/msend_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y2.DOADO0    Trcko_DOA             1.800   ps2_mouse_mod/Mram__n0252
                                                       ps2_mouse_mod/Mram__n0252
    SLICE_X25Y11.D1      net (fanout=12)       2.184   ps2_mouse_mod/_n0252<2>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X29Y9.CE       net (fanout=4)        0.864   ps2_mouse_mod/_n0191_inv
    SLICE_X29Y9.CLK      Tceck                 0.403   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_10
    -------------------------------------------------  ---------------------------
    Total                                      5.588ns (2.540ns logic, 3.048ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7675.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/msend_3 (FF)
  Destination:          ps2_mouse_mod/msend_10 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/msend_3 to ps2_mouse_mod/msend_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y9.DQ       Tcko                  0.430   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_3
    SLICE_X29Y10.D3      net (fanout=2)        0.841   ps2_mouse_mod/msend<3>
    SLICE_X29Y10.D       Tilo                  0.259   zxnext/turbosound_mod/psg2/reg_1<7>
                                                       ps2_mouse_mod/msready<11>1
    SLICE_X25Y11.D3      net (fanout=4)        0.882   ps2_mouse_mod/msready<11>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X29Y9.CE       net (fanout=4)        0.864   ps2_mouse_mod/_n0191_inv
    SLICE_X29Y9.CLK      Tceck                 0.403   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_10
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (1.429ns logic, 2.587ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7675.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_mouse_mod/msend_5 (FF)
  Destination:          ps2_mouse_mod/msend_10 (FF)
  Requirement:          7680.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.939 - 0.935)
  Source Clock:         clk_28_div<7> rising at 0.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_mouse_mod/msend_5 to ps2_mouse_mod/msend_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y11.BQ      Tcko                  0.476   ps2_mouse_mod/msend<8>
                                                       ps2_mouse_mod/msend_5
    SLICE_X29Y10.D4      net (fanout=2)        0.784   ps2_mouse_mod/msend<5>
    SLICE_X29Y10.D       Tilo                  0.259   zxnext/turbosound_mod/psg2/reg_1<7>
                                                       ps2_mouse_mod/msready<11>1
    SLICE_X25Y11.D3      net (fanout=4)        0.882   ps2_mouse_mod/msready<11>
    SLICE_X25Y11.DMUX    Tilo                  0.337   ps2_mouse_mod/mclkneg
                                                       ps2_mouse_mod/_n0191_inv1
    SLICE_X29Y9.CE       net (fanout=4)        0.864   ps2_mouse_mod/_n0191_inv
    SLICE_X29Y9.CLK      Tceck                 0.403   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/msend_10
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (1.475ns logic, 2.530ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_28_div<7>" PERIOD = 7680 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ps2_mouse_mod/mreceive_7 (SLICE_X22Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_mouse_mod/mreceive_8 (FF)
  Destination:          ps2_mouse_mod/mreceive_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 0)
  Clock Path Skew:      0.448ns (0.449 - 0.001)
  Source Clock:         clk_28_div<7> rising at 7680.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_mouse_mod/mreceive_8 to ps2_mouse_mod/mreceive_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y17.AQ      Tcko                  0.198   ps2_mouse_mod/mreceive<10>
                                                       ps2_mouse_mod/mreceive_8
    SLICE_X22Y20.AX      net (fanout=6)        0.456   ps2_mouse_mod/mreceive<8>
    SLICE_X22Y20.CLK     Tckdi       (-Th)    -0.041   ps2_mouse_mod/mreceive<6>
                                                       ps2_mouse_mod/mreceive_7
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.239ns logic, 0.456ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point ps2_mouse_mod/msend_2 (SLICE_X29Y9.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_mouse_mod/mcmd_cnt_2 (FF)
  Destination:          ps2_mouse_mod/msend_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.278ns (0.498 - 0.220)
  Source Clock:         clk_28_div<7> rising at 7680.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_mouse_mod/mcmd_cnt_2 to ps2_mouse_mod/msend_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y11.BQ      Tcko                  0.198   ps2_mouse_mod/mcmd_cnt<3>
                                                       ps2_mouse_mod/mcmd_cnt_2
    SLICE_X29Y9.C5       net (fanout=12)       0.210   ps2_mouse_mod/mcmd_cnt<2>
    SLICE_X29Y9.CLK      Tah         (-Th)    -0.215   ps2_mouse_mod/msend<3>
                                                       ps2_mouse_mod/mux411
                                                       ps2_mouse_mod/msend_2
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.413ns logic, 0.210ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point ps2_mouse_mod/mstate_1 (SLICE_X31Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_mouse_mod/mstate_2 (FF)
  Destination:          ps2_mouse_mod/mstate_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.369ns (0.589 - 0.220)
  Source Clock:         clk_28_div<7> rising at 7680.000ns
  Destination Clock:    clk_28_div<7> rising at 7680.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_mouse_mod/mstate_2 to ps2_mouse_mod/mstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.BQ      Tcko                  0.200   ps2_mouse_mod/mstate<2>
                                                       ps2_mouse_mod/mstate_2
    SLICE_X31Y11.D4      net (fanout=10)       0.331   ps2_mouse_mod/mstate<2>
    SLICE_X31Y11.CLK     Tah         (-Th)    -0.215   ps2_mouse_mod/mstate<1>
                                                       ps2_mouse_mod/Mmux_mnext23
                                                       ps2_mouse_mod/mstate_1
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.415ns logic, 0.331ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_28_div<7>" PERIOD = 7680 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7676.430ns (period - min period limit)
  Period: 7680.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ps2_mouse_mod/Mram__n0252/CLKAWRCLK
  Logical resource: ps2_mouse_mod/Mram__n0252/CLKAWRCLK
  Location pin: RAMB8_X1Y2.CLKAWRCLK
  Clock network: clk_28_div<7>
--------------------------------------------------------------------------------
Slack: 7679.520ns (period - min period limit)
  Period: 7680.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ps2_mouse_mod/mtimer<3>/CLK
  Logical resource: ps2_mouse_mod/mtimer_0/CK
  Location pin: SLICE_X30Y8.CLK
  Clock network: clk_28_div<7>
--------------------------------------------------------------------------------
Slack: 7679.520ns (period - min period limit)
  Period: 7680.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ps2_mouse_mod/mtimer<3>/CLK
  Logical resource: ps2_mouse_mod/mtimer_1/CK
  Location pin: SLICE_X30Y8.CLK
  Clock network: clk_28_div<7>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_3M5_CONT" PERIOD = 240 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12069309 paths analyzed, 3876 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.404ns.
--------------------------------------------------------------------------------

Paths for end point zxnext/dma_mod/dma_d_n_s_1 (SLICE_X13Y23.BX), 15110 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_7 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.862ns (Levels of Logic = 14)
  Clock Path Skew:      -0.038ns (0.297 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_7 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_7
    SLICE_X21Y32.D4      net (fanout=150)      2.762   zxnext/cpu_mod/z80n/IR<7>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y37.B6       net (fanout=7)        0.889   zxnext/cpu_mod/IORQ
    SLICE_X9Y37.B        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n11
    SLICE_X9Y37.A5       net (fanout=3)        0.238   zxnext/Mmux_cpu_rd_n1
    SLICE_X9Y37.A        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n12
    SLICE_X24Y31.C5      net (fanout=34)       2.140   zxn_cpu_rd_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     24.862ns (4.305ns logic, 20.557ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_7 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.796ns (Levels of Logic = 13)
  Clock Path Skew:      -0.038ns (0.297 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_7 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_7
    SLICE_X21Y32.D4      net (fanout=150)      2.762   zxnext/cpu_mod/z80n/IR<7>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y34.B5       net (fanout=7)        0.750   zxnext/cpu_mod/IORQ
    SLICE_X9Y34.B        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_iorq_n1
    SLICE_X24Y31.C2      net (fanout=46)       2.710   zxnext/cpu_iorq_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     24.796ns (4.046ns logic, 20.750ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_7 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.772ns (Levels of Logic = 14)
  Clock Path Skew:      -0.038ns (0.297 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_7 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_7
    SLICE_X21Y32.D4      net (fanout=150)      2.762   zxnext/cpu_mod/z80n/IR<7>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y37.B6       net (fanout=7)        0.889   zxnext/cpu_mod/IORQ
    SLICE_X9Y37.B        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n11
    SLICE_X9Y37.A5       net (fanout=3)        0.238   zxnext/Mmux_cpu_rd_n1
    SLICE_X9Y37.A        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n12
    SLICE_X24Y31.C5      net (fanout=34)       2.140   zxn_cpu_rd_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.D4      net (fanout=11)       2.935   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Topdc                 0.402   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_F
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     24.772ns (4.304ns logic, 20.468ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/cpu_mod/DI_Reg_3 (SLICE_X10Y23.DX), 11064 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_7 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.843ns (Levels of Logic = 15)
  Clock Path Skew:      -0.033ns (0.302 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_7 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_7
    SLICE_X21Y32.D4      net (fanout=150)      2.762   zxnext/cpu_mod/z80n/IR<7>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y37.B6       net (fanout=7)        0.889   zxnext/cpu_mod/IORQ
    SLICE_X9Y37.B        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n11
    SLICE_X9Y37.A5       net (fanout=3)        0.238   zxnext/Mmux_cpu_rd_n1
    SLICE_X9Y37.A        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n12
    SLICE_X24Y31.C5      net (fanout=34)       2.140   zxn_cpu_rd_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X22Y26.A6      net (fanout=11)       2.274   zxnext/Mmux_cpu_di102
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     24.843ns (4.386ns logic, 20.457ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_7 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.777ns (Levels of Logic = 14)
  Clock Path Skew:      -0.033ns (0.302 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_7 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_7
    SLICE_X21Y32.D4      net (fanout=150)      2.762   zxnext/cpu_mod/z80n/IR<7>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y34.B5       net (fanout=7)        0.750   zxnext/cpu_mod/IORQ
    SLICE_X9Y34.B        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_iorq_n1
    SLICE_X24Y31.C2      net (fanout=46)       2.710   zxnext/cpu_iorq_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X22Y26.A6      net (fanout=11)       2.274   zxnext/Mmux_cpu_di102
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     24.777ns (4.127ns logic, 20.650ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_6 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.666ns (Levels of Logic = 15)
  Clock Path Skew:      -0.033ns (0.302 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_6 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_6
    SLICE_X21Y32.D3      net (fanout=116)      2.585   zxnext/cpu_mod/z80n/IR<6>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y37.B6       net (fanout=7)        0.889   zxnext/cpu_mod/IORQ
    SLICE_X9Y37.B        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n11
    SLICE_X9Y37.A5       net (fanout=3)        0.238   zxnext/Mmux_cpu_rd_n1
    SLICE_X9Y37.A        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n12
    SLICE_X24Y31.C5      net (fanout=34)       2.140   zxn_cpu_rd_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X22Y26.A6      net (fanout=11)       2.274   zxnext/Mmux_cpu_di102
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     24.666ns (4.386ns logic, 20.280ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/cpu_mod/DI_Reg_1 (SLICE_X10Y23.BX), 15110 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_7 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_1 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.819ns (Levels of Logic = 14)
  Clock Path Skew:      -0.033ns (0.302 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_7 to zxnext/cpu_mod/DI_Reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_7
    SLICE_X21Y32.D4      net (fanout=150)      2.762   zxnext/cpu_mod/z80n/IR<7>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y37.B6       net (fanout=7)        0.889   zxnext/cpu_mod/IORQ
    SLICE_X9Y37.B        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n11
    SLICE_X9Y37.A5       net (fanout=3)        0.238   zxnext/Mmux_cpu_rd_n1
    SLICE_X9Y37.A        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n12
    SLICE_X24Y31.C5      net (fanout=34)       2.140   zxn_cpu_rd_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X10Y23.BX      net (fanout=5)        1.841   zxnext/cpu_di<1>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_1
    -------------------------------------------------  ---------------------------
    Total                                     24.819ns (4.276ns logic, 20.543ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_7 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_1 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.753ns (Levels of Logic = 13)
  Clock Path Skew:      -0.033ns (0.302 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_7 to zxnext/cpu_mod/DI_Reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_7
    SLICE_X21Y32.D4      net (fanout=150)      2.762   zxnext/cpu_mod/z80n/IR<7>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y34.B5       net (fanout=7)        0.750   zxnext/cpu_mod/IORQ
    SLICE_X9Y34.B        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_iorq_n1
    SLICE_X24Y31.C2      net (fanout=46)       2.710   zxnext/cpu_iorq_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X10Y23.BX      net (fanout=5)        1.841   zxnext/cpu_di<1>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_1
    -------------------------------------------------  ---------------------------
    Total                                     24.753ns (4.017ns logic, 20.736ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_mod/z80n/IR_7 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_1 (FF)
  Requirement:          120.000ns
  Data Path Delay:      24.729ns (Levels of Logic = 14)
  Clock Path Skew:      -0.033ns (0.302 - 0.335)
  Source Clock:         CLK_CPU rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 120.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_mod/z80n/IR_7 to zxnext/cpu_mod/DI_Reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   zxnext/cpu_mod/z80n/IR<7>
                                                       zxnext/cpu_mod/z80n/IR_7
    SLICE_X21Y32.D4      net (fanout=150)      2.762   zxnext/cpu_mod/z80n/IR<7>
    SLICE_X21Y32.D       Tilo                  0.259   reset_state_FSM_FFd3
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_Write68
    SLICE_X21Y24.B3      net (fanout=2)        1.388   zxnext/cpu_mod/z80n/mcode/Mmux_Write67
    SLICE_X21Y24.B       Tilo                  0.259   zxnext/spi_master_mod/miso_dat<3>
                                                       zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C5      net (fanout=6)        1.598   zxnext/cpu_mod/z80n/mcode/_n5815<7>1
    SLICE_X11Y30.C       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0
    SLICE_X11Y30.B4      net (fanout=1)        0.352   N900
    SLICE_X11Y30.B       Tilo                  0.259   pll/PLL_DRP_inst/DEN
                                                       zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12
    SLICE_X9Y37.B6       net (fanout=7)        0.889   zxnext/cpu_mod/IORQ
    SLICE_X9Y37.B        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n11
    SLICE_X9Y37.A5       net (fanout=3)        0.238   zxnext/Mmux_cpu_rd_n1
    SLICE_X9Y37.A        Tilo                  0.259   o_zxn_cpu_rd_n
                                                       zxnext/Mmux_cpu_rd_n12
    SLICE_X24Y31.C5      net (fanout=34)       2.140   zxn_cpu_rd_n
    SLICE_X24Y31.CMUX    Tilo                  0.298   zxnext/ulap_palette_rd_dly
                                                       zxnext/iord1
    SLICE_X17Y37.B3      net (fanout=31)       2.150   zxnext/iord
    SLICE_X17Y37.B       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd_SW1
    SLICE_X17Y37.A5      net (fanout=1)        0.230   N908
    SLICE_X17Y37.A       Tilo                  0.259   N1236
                                                       zxnext/port_1f_rd
    SLICE_X23Y28.A6      net (fanout=8)        1.302   zxnext/port_1f_rd
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.D4      net (fanout=11)       2.935   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Topdc                 0.402   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_F
                                                       zxnext/Mmux_cpu_di418
    SLICE_X10Y23.BX      net (fanout=5)        1.841   zxnext/cpu_di<1>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_1
    -------------------------------------------------  ---------------------------
    Total                                     24.729ns (4.275ns logic, 20.454ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_3M5_CONT" PERIOD = 240 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point zxnext/dma_mod/cpu_busreq_n_s (SLICE_X0Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/dma_mod/cpu_busreq_n_s (FF)
  Destination:          zxnext/dma_mod/cpu_busreq_n_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_CPU rising at 240.000ns
  Destination Clock:    CLK_CPU rising at 240.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/dma_mod/cpu_busreq_n_s to zxnext/dma_mod/cpu_busreq_n_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y45.AQ       Tcko                  0.200   zxnext/dma_mod/cpu_busreq_n_s
                                                       zxnext/dma_mod/cpu_busreq_n_s
    SLICE_X0Y45.A6       net (fanout=4)        0.026   zxnext/dma_mod/cpu_busreq_n_s
    SLICE_X0Y45.CLK      Tah         (-Th)    -0.190   zxnext/dma_mod/cpu_busreq_n_s
                                                       zxnext/dma_mod/cpu_busreq_n_s_rstpot
                                                       zxnext/dma_mod/cpu_busreq_n_s
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/ula_int_count_3 (SLICE_X9Y41.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/ula_int_count_2 (FF)
  Destination:          zxnext/ula_int_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_CPU rising at 240.000ns
  Destination Clock:    CLK_CPU rising at 240.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/ula_int_count_2 to zxnext/ula_int_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.CQ       Tcko                  0.198   zxnext/ula_int_count<2>
                                                       zxnext/ula_int_count_2
    SLICE_X9Y41.C5       net (fanout=3)        0.066   zxnext/ula_int_count<2>
    SLICE_X9Y41.CLK      Tah         (-Th)    -0.155   zxnext/ula_int_count<2>
                                                       zxnext/Mcount_ula_int_count_xor<3>11
                                                       zxnext/ula_int_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.353ns logic, 0.066ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/spi_master_mod/counter_0 (SLICE_X20Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/spi_master_mod/counter_0 (FF)
  Destination:          zxnext/spi_master_mod/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_CPU falling at 360.000ns
  Destination Clock:    CLK_CPU falling at 360.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/spi_master_mod/counter_0 to zxnext/spi_master_mod/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.AQ      Tcko                  0.200   zxnext/spi_master_mod/counter<2>
                                                       zxnext/spi_master_mod/counter_0
    SLICE_X20Y22.A6      net (fanout=6)        0.043   zxnext/spi_master_mod/counter<0>
    SLICE_X20Y22.CLK     Tah         (-Th)    -0.190   zxnext/spi_master_mod/counter<2>
                                                       zxnext/spi_master_mod/Mcount_counter_xor<0>11_INV_0
                                                       zxnext/spi_master_mod/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.390ns logic, 0.043ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_3M5_CONT" PERIOD = 240 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 237.334ns (period - min period limit)
  Period: 240.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFGMUX1_i0/I0
  Logical resource: BUFGMUX1_i0/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: CLK_3M5_CONT
--------------------------------------------------------------------------------
Slack: 237.334ns (period - min period limit)
  Period: 240.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFGMUX1_i2/I0
  Logical resource: BUFGMUX1_i2/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_i0
--------------------------------------------------------------------------------
Slack: 237.751ns (period - min period limit)
  Period: 240.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: zxnext/spi_master_mod/sck/CLK0
  Logical resource: zxnext/spi_master_mod/sck/CK0
  Location pin: OLOGIC_X4Y2.CLK0
  Clock network: CLK_CPU
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSF2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "PADS" 26 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 118 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.955ns.
--------------------------------------------------------------------------------

Paths for end point ram2_we_n_o (N5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  15.045ns (requirement - data path)
  Source:               sram_cs_n_active_1 (FF)
  Destination:          ram2_we_n_o (PAD)
  Requirement:          26.000ns
  Data Path Delay:      10.955ns (Levels of Logic = 2)
  Source Clock:         CLK_28 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sram_cs_n_active_1 to ram2_we_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.BQ      Tcko                  0.430   sram_data_H_active
                                                       sram_cs_n_active_1
    SLICE_X19Y20.B4      net (fanout=17)       3.302   sram_cs_n_active<1>
    SLICE_X19Y20.BMUX    Tilo                  0.337   zxnext/cpu_mod/z80n/Mmux_PC[15]_Z80N_command_s[4]_MUX_1364_o16
                                                       ram2_we_n_o1
    N5.O                 net (fanout=1)        4.074   ram2_we_n_o_OBUF
    N5.PAD               Tioop                 2.812   ram2_we_n_o
                                                       ram2_we_n_o_OBUF
                                                       ram2_we_n_o
    -------------------------------------------------  ---------------------------
    Total                                     10.955ns (3.579ns logic, 7.376ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.415ns (requirement - data path)
  Source:               ram_we_n_o (FF)
  Destination:          ram2_we_n_o (PAD)
  Requirement:          26.000ns
  Data Path Delay:      9.585ns (Levels of Logic = 2)
  Source Clock:         CLK_HDMI rising

  Maximum Data Path at Slow Process Corner: ram_we_n_o to ram2_we_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.DQ      Tcko                  0.525   ram_we_n_o
                                                       ram_we_n_o
    SLICE_X19Y20.B1      net (fanout=1)        1.837   ram_we_n_o
    SLICE_X19Y20.BMUX    Tilo                  0.337   zxnext/cpu_mod/z80n/Mmux_PC[15]_Z80N_command_s[4]_MUX_1364_o16
                                                       ram2_we_n_o1
    N5.O                 net (fanout=1)        4.074   ram2_we_n_o_OBUF
    N5.PAD               Tioop                 2.812   ram2_we_n_o
                                                       ram2_we_n_o_OBUF
                                                       ram2_we_n_o
    -------------------------------------------------  ---------------------------
    Total                                      9.585ns (3.674ns logic, 5.911ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point ram1_we_n_o (M16.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  15.802ns (requirement - data path)
  Source:               sram_cs_n_active_0 (FF)
  Destination:          ram1_we_n_o (PAD)
  Requirement:          26.000ns
  Data Path Delay:      10.198ns (Levels of Logic = 2)
  Source Clock:         CLK_28 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sram_cs_n_active_0 to ram1_we_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.AQ      Tcko                  0.430   sram_data_H_active
                                                       sram_cs_n_active_0
    SLICE_X19Y20.B3      net (fanout=17)       3.288   sram_cs_n_active<0>
    SLICE_X19Y20.B       Tilo                  0.259   zxnext/cpu_mod/z80n/Mmux_PC[15]_Z80N_command_s[4]_MUX_1364_o16
                                                       ram1_we_n_o1
    M16.O                net (fanout=1)        3.409   ram1_we_n_o_OBUF
    M16.PAD              Tioop                 2.812   ram1_we_n_o
                                                       ram1_we_n_o_OBUF
                                                       ram1_we_n_o
    -------------------------------------------------  ---------------------------
    Total                                     10.198ns (3.501ns logic, 6.697ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.158ns (requirement - data path)
  Source:               ram_we_n_o (FF)
  Destination:          ram1_we_n_o (PAD)
  Requirement:          26.000ns
  Data Path Delay:      8.842ns (Levels of Logic = 2)
  Source Clock:         CLK_HDMI rising

  Maximum Data Path at Slow Process Corner: ram_we_n_o to ram1_we_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.DQ      Tcko                  0.525   ram_we_n_o
                                                       ram_we_n_o
    SLICE_X19Y20.B1      net (fanout=1)        1.837   ram_we_n_o
    SLICE_X19Y20.B       Tilo                  0.259   zxnext/cpu_mod/z80n/Mmux_PC[15]_Z80N_command_s[4]_MUX_1364_o16
                                                       ram1_we_n_o1
    M16.O                net (fanout=1)        3.409   ram1_we_n_o_OBUF
    M16.PAD              Tioop                 2.812   ram1_we_n_o
                                                       ram1_we_n_o_OBUF
                                                       ram1_we_n_o
    -------------------------------------------------  ---------------------------
    Total                                      8.842ns (3.596ns logic, 5.246ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point ps2_clk_io (M11.PAD), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.753ns (requirement - data path)
  Source:               zxnext/nr_06_ps2_mode (FF)
  Destination:          ps2_clk_io (PAD)
  Requirement:          26.000ns
  Data Path Delay:      8.247ns (Levels of Logic = 2)
  Source Clock:         CLK_28 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_06_ps2_mode to ps2_clk_io
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.AQ      Tcko                  0.430   zxnext/nr_06_ps2_mode
                                                       zxnext/nr_06_ps2_mode
    SLICE_X33Y2.A3       net (fanout=10)       2.379   zxnext/nr_06_ps2_mode
    SLICE_X33Y2.AMUX     Tilo                  0.337   zxnext/turbosound_mod/psg2/reg_2<3>
                                                       ps2_kbd_clock_out_en_ps2_mouse_clock_out_OR_158_o_inv1
    M11.T                net (fanout=1)        2.489   ps2_kbd_clock_out_en_ps2_mouse_clock_out_OR_158_o_inv
    M11.PAD              Tiotp                 2.612   ps2_clk_io
                                                       ps2_clk_io_IOBUF/OBUFT
                                                       ps2_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      8.247ns (3.379ns logic, 4.868ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.787ns (requirement - data path)
  Source:               zxnext/nr_06_ps2_mode (FF)
  Destination:          ps2_clk_io (PAD)
  Requirement:          26.000ns
  Data Path Delay:      8.213ns (Levels of Logic = 2)
  Source Clock:         CLK_28 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_06_ps2_mode to ps2_clk_io
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.AQ      Tcko                  0.430   zxnext/nr_06_ps2_mode
                                                       zxnext/nr_06_ps2_mode
    SLICE_X33Y3.A4       net (fanout=10)       2.128   zxnext/nr_06_ps2_mode
    SLICE_X33Y3.A        Tilo                  0.259   zxnext/turbosound_mod/psg2/reg_4<3>
                                                       Mmux_Z_7_o_ps2_kbd_clock_out_MUX_307_o11
    M11.O                net (fanout=1)        2.784   ps2_clk_io_IOBUF
    M11.PAD              Tioop                 2.612   ps2_clk_io
                                                       ps2_clk_io_IOBUF/OBUFT
                                                       ps2_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      8.213ns (3.301ns logic, 4.912ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  18.731ns (requirement - data path)
  Source:               ps2_kbd_mod/ps2_alt0/ps2_clk_out (FF)
  Destination:          ps2_clk_io (PAD)
  Requirement:          26.000ns
  Data Path Delay:      7.269ns (Levels of Logic = 2)
  Source Clock:         clk_28_div<6> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: ps2_kbd_mod/ps2_alt0/ps2_clk_out to ps2_clk_io
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y6.AMUX     Tshcko                0.518   ps2_kbd_mod/ps2_alt0/sigclkreleased
                                                       ps2_kbd_mod/ps2_alt0/ps2_clk_out
    SLICE_X33Y3.A2       net (fanout=2)        1.096   ps2_kbd_mod/ps2_alt0/ps2_clk_out
    SLICE_X33Y3.A        Tilo                  0.259   zxnext/turbosound_mod/psg2/reg_4<3>
                                                       Mmux_Z_7_o_ps2_kbd_clock_out_MUX_307_o11
    M11.O                net (fanout=1)        2.784   ps2_clk_io_IOBUF
    M11.PAD              Tioop                 2.612   ps2_clk_io
                                                       ps2_clk_io_IOBUF/OBUFT
                                                       ps2_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      7.269ns (3.389ns logic, 3.880ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Hold Paths: TSF2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "PADS" 26 ns;
--------------------------------------------------------------------------------

Paths for end point audioext_l_o (H11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.847ns (data path)
  Source:               audioext_l_o (FF)
  Destination:          audioext_l_o (PAD)
  Data Path Delay:      1.847ns (Levels of Logic = 1)
  Source Clock:         CLK_28 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: audioext_l_o to audioext_l_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X18Y38.OQ     Tockq                 0.336   audioext_l_o_OBUF
                                                       audioext_l_o
    H11.O                net (fanout=1)        0.190   audioext_l_o_OBUF
    H11.PAD              Tioop                 1.321   audioext_l_o
                                                       audioext_l_o_OBUF
                                                       audioext_l_o
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (1.657ns logic, 0.190ns route)
                                                       (89.7% logic, 10.3% route)
--------------------------------------------------------------------------------

Paths for end point audioext_r_o (H13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.847ns (data path)
  Source:               audioext_r_o (FF)
  Destination:          audioext_r_o (PAD)
  Data Path Delay:      1.847ns (Levels of Logic = 1)
  Source Clock:         CLK_28 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: audioext_r_o to audioext_r_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X18Y37.OQ     Tockq                 0.336   audioext_r_o_OBUF
                                                       audioext_r_o
    H13.O                net (fanout=1)        0.190   audioext_r_o_OBUF
    H13.PAD              Tioop                 1.321   audioext_r_o
                                                       audioext_r_o_OBUF
                                                       audioext_r_o
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (1.657ns logic, 0.190ns route)
                                                       (89.7% logic, 10.3% route)
--------------------------------------------------------------------------------

Paths for end point hsync_o (G12.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.856ns (data path)
  Source:               hsync_o (FF)
  Destination:          hsync_o (PAD)
  Data Path Delay:      1.856ns (Levels of Logic = 1)
  Source Clock:         CLK_28 falling at 15.000ns

  Minimum Data Path at Fast Process Corner: hsync_o to hsync_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X18Y39.OQ     Tockq                 0.336   hsync_o_OBUF
                                                       hsync_o
    G12.O                net (fanout=1)        0.190   hsync_o_OBUF
    G12.PAD              Tioop                 1.330   hsync_o
                                                       hsync_o_OBUF
                                                       hsync_o
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (1.666ns logic, 0.190ns route)
                                                       (89.8% logic, 10.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_28 = PERIOD TIMEGRP "CLK_28" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 532202 paths analyzed, 14577 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.854ns.
--------------------------------------------------------------------------------

Paths for end point zxnext/dma_mod/dma_d_n_s_1 (SLICE_X13Y23.BX), 307 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_89_bus_port_enable_1 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          15.000ns
  Data Path Delay:      18.053ns (Levels of Logic = 5)
  Clock Path Skew:      3.428ns (4.528 - 1.100)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_89_bus_port_enable_1 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.BQ      Tcko                  0.430   zxnext/nr_89_bus_port_enable<1>
                                                       zxnext/nr_89_bus_port_enable_1
    SLICE_X16Y43.A1      net (fanout=2)        6.284   zxnext/nr_89_bus_port_enable<1>
    SLICE_X16Y43.A       Tilo                  0.235   zxnext/layer2_mod/layer2_sram_addr<20>
                                                       zxnext/port_dma
    SLICE_X22Y32.A1      net (fanout=13)       2.660   zxnext/port_dma
    SLICE_X22Y32.AMUX    Tilo                  0.326   pll/PLL_DRP_inst/rom_do<10>
                                                       zxnext/port_dma_rd1
    SLICE_X20Y31.A4      net (fanout=5)        0.790   zxnext/port_dma_rd
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     18.053ns (2.002ns logic, 16.051ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_85_internal_port_enable_1 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          15.000ns
  Data Path Delay:      17.997ns (Levels of Logic = 5)
  Clock Path Skew:      3.442ns (4.528 - 1.086)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_85_internal_port_enable_1 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BQ      Tcko                  0.430   zxnext/nr_85_internal_port_enable<1>
                                                       zxnext/nr_85_internal_port_enable_1
    SLICE_X16Y43.A4      net (fanout=2)        6.228   zxnext/nr_85_internal_port_enable<1>
    SLICE_X16Y43.A       Tilo                  0.235   zxnext/layer2_mod/layer2_sram_addr<20>
                                                       zxnext/port_dma
    SLICE_X22Y32.A1      net (fanout=13)       2.660   zxnext/port_dma
    SLICE_X22Y32.AMUX    Tilo                  0.326   pll/PLL_DRP_inst/rom_do<10>
                                                       zxnext/port_dma_rd1
    SLICE_X20Y31.A4      net (fanout=5)        0.790   zxnext/port_dma_rd
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     17.997ns (2.002ns logic, 15.995ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_87_bus_port_enable_2 (FF)
  Destination:          zxnext/dma_mod/dma_d_n_s_1 (FF)
  Requirement:          15.000ns
  Data Path Delay:      17.981ns (Levels of Logic = 7)
  Clock Path Skew:      3.441ns (4.528 - 1.087)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_87_bus_port_enable_2 to zxnext/dma_mod/dma_d_n_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.CQ      Tcko                  0.476   zxnext/nr_87_bus_port_enable<3>
                                                       zxnext/nr_87_bus_port_enable_2
    SLICE_X25Y33.A4      net (fanout=2)        4.786   zxnext/nr_87_bus_port_enable<2>
    SLICE_X25Y33.A       Tilo                  0.259   zxnext/uart1_mod/db/button<1>
                                                       zxnext/port_103b21
    SLICE_X23Y23.B1      net (fanout=7)        2.210   zxnext/port_103b2
    SLICE_X23Y23.B       Tilo                  0.259   zxnext/keyrow<0>
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2
    SLICE_X23Y28.A1      net (fanout=1)        0.978   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X13Y23.BX      net (fanout=5)        1.855   zxnext/cpu_di<1>
    SLICE_X13Y23.CLK     Tdick                 0.114   zxnext/dma_mod/dma_d_n_s<3>
                                                       zxnext/dma_mod/dma_d_n_s_1
    -------------------------------------------------  ---------------------------
    Total                                     17.981ns (2.499ns logic, 15.482ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/cpu_mod/DI_Reg_3 (SLICE_X10Y23.DX), 242 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_89_bus_port_enable_1 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      18.034ns (Levels of Logic = 6)
  Clock Path Skew:      3.433ns (4.533 - 1.100)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_89_bus_port_enable_1 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.BQ      Tcko                  0.430   zxnext/nr_89_bus_port_enable<1>
                                                       zxnext/nr_89_bus_port_enable_1
    SLICE_X16Y43.A1      net (fanout=2)        6.284   zxnext/nr_89_bus_port_enable<1>
    SLICE_X16Y43.A       Tilo                  0.235   zxnext/layer2_mod/layer2_sram_addr<20>
                                                       zxnext/port_dma
    SLICE_X22Y32.A1      net (fanout=13)       2.660   zxnext/port_dma
    SLICE_X22Y32.AMUX    Tilo                  0.326   pll/PLL_DRP_inst/rom_do<10>
                                                       zxnext/port_dma_rd1
    SLICE_X20Y31.A4      net (fanout=5)        0.790   zxnext/port_dma_rd
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X22Y26.A6      net (fanout=11)       2.274   zxnext/Mmux_cpu_di102
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     18.034ns (2.083ns logic, 15.951ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_85_internal_port_enable_1 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      17.978ns (Levels of Logic = 6)
  Clock Path Skew:      3.447ns (4.533 - 1.086)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_85_internal_port_enable_1 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BQ      Tcko                  0.430   zxnext/nr_85_internal_port_enable<1>
                                                       zxnext/nr_85_internal_port_enable_1
    SLICE_X16Y43.A4      net (fanout=2)        6.228   zxnext/nr_85_internal_port_enable<1>
    SLICE_X16Y43.A       Tilo                  0.235   zxnext/layer2_mod/layer2_sram_addr<20>
                                                       zxnext/port_dma
    SLICE_X22Y32.A1      net (fanout=13)       2.660   zxnext/port_dma
    SLICE_X22Y32.AMUX    Tilo                  0.326   pll/PLL_DRP_inst/rom_do<10>
                                                       zxnext/port_dma_rd1
    SLICE_X20Y31.A4      net (fanout=5)        0.790   zxnext/port_dma_rd
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X22Y26.A6      net (fanout=11)       2.274   zxnext/Mmux_cpu_di102
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     17.978ns (2.083ns logic, 15.895ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_87_bus_port_enable_2 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      17.962ns (Levels of Logic = 8)
  Clock Path Skew:      3.446ns (4.533 - 1.087)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_87_bus_port_enable_2 to zxnext/cpu_mod/DI_Reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.CQ      Tcko                  0.476   zxnext/nr_87_bus_port_enable<3>
                                                       zxnext/nr_87_bus_port_enable_2
    SLICE_X25Y33.A4      net (fanout=2)        4.786   zxnext/nr_87_bus_port_enable<2>
    SLICE_X25Y33.A       Tilo                  0.259   zxnext/uart1_mod/db/button<1>
                                                       zxnext/port_103b21
    SLICE_X23Y23.B1      net (fanout=7)        2.210   zxnext/port_103b2
    SLICE_X23Y23.B       Tilo                  0.259   zxnext/keyrow<0>
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2
    SLICE_X23Y28.A1      net (fanout=1)        0.978   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X22Y26.A6      net (fanout=11)       2.274   zxnext/Mmux_cpu_di102
    SLICE_X22Y26.A       Tilo                  0.254   actual_video_mode<2>
                                                       zxnext/Mmux_cpu_di813
    SLICE_X13Y26.C4      net (fanout=2)        0.967   zxnext/Mmux_cpu_di812
    SLICE_X13Y26.C       Tilo                  0.259   zxnext/_n5095_inv
                                                       zxnext/Mmux_cpu_di816
    SLICE_X10Y23.DX      net (fanout=3)        1.538   zxnext/cpu_di<3>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_3
    -------------------------------------------------  ---------------------------
    Total                                     17.962ns (2.580ns logic, 15.382ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/cpu_mod/DI_Reg_1 (SLICE_X10Y23.BX), 307 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_89_bus_port_enable_1 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_1 (FF)
  Requirement:          15.000ns
  Data Path Delay:      18.010ns (Levels of Logic = 5)
  Clock Path Skew:      3.433ns (4.533 - 1.100)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_89_bus_port_enable_1 to zxnext/cpu_mod/DI_Reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.BQ      Tcko                  0.430   zxnext/nr_89_bus_port_enable<1>
                                                       zxnext/nr_89_bus_port_enable_1
    SLICE_X16Y43.A1      net (fanout=2)        6.284   zxnext/nr_89_bus_port_enable<1>
    SLICE_X16Y43.A       Tilo                  0.235   zxnext/layer2_mod/layer2_sram_addr<20>
                                                       zxnext/port_dma
    SLICE_X22Y32.A1      net (fanout=13)       2.660   zxnext/port_dma
    SLICE_X22Y32.AMUX    Tilo                  0.326   pll/PLL_DRP_inst/rom_do<10>
                                                       zxnext/port_dma_rd1
    SLICE_X20Y31.A4      net (fanout=5)        0.790   zxnext/port_dma_rd
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X10Y23.BX      net (fanout=5)        1.841   zxnext/cpu_di<1>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_1
    -------------------------------------------------  ---------------------------
    Total                                     18.010ns (1.973ns logic, 16.037ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_85_internal_port_enable_1 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_1 (FF)
  Requirement:          15.000ns
  Data Path Delay:      17.954ns (Levels of Logic = 5)
  Clock Path Skew:      3.447ns (4.533 - 1.086)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_85_internal_port_enable_1 to zxnext/cpu_mod/DI_Reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BQ      Tcko                  0.430   zxnext/nr_85_internal_port_enable<1>
                                                       zxnext/nr_85_internal_port_enable_1
    SLICE_X16Y43.A4      net (fanout=2)        6.228   zxnext/nr_85_internal_port_enable<1>
    SLICE_X16Y43.A       Tilo                  0.235   zxnext/layer2_mod/layer2_sram_addr<20>
                                                       zxnext/port_dma
    SLICE_X22Y32.A1      net (fanout=13)       2.660   zxnext/port_dma
    SLICE_X22Y32.AMUX    Tilo                  0.326   pll/PLL_DRP_inst/rom_do<10>
                                                       zxnext/port_dma_rd1
    SLICE_X20Y31.A4      net (fanout=5)        0.790   zxnext/port_dma_rd
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X10Y23.BX      net (fanout=5)        1.841   zxnext/cpu_di<1>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.954ns (1.973ns logic, 15.981ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/nr_87_bus_port_enable_2 (FF)
  Destination:          zxnext/cpu_mod/DI_Reg_1 (FF)
  Requirement:          15.000ns
  Data Path Delay:      17.938ns (Levels of Logic = 7)
  Clock Path Skew:      3.446ns (4.533 - 1.087)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_CPU falling at 15.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/nr_87_bus_port_enable_2 to zxnext/cpu_mod/DI_Reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.CQ      Tcko                  0.476   zxnext/nr_87_bus_port_enable<3>
                                                       zxnext/nr_87_bus_port_enable_2
    SLICE_X25Y33.A4      net (fanout=2)        4.786   zxnext/nr_87_bus_port_enable<2>
    SLICE_X25Y33.A       Tilo                  0.259   zxnext/uart1_mod/db/button<1>
                                                       zxnext/port_103b21
    SLICE_X23Y23.B1      net (fanout=7)        2.210   zxnext/port_103b2
    SLICE_X23Y23.B       Tilo                  0.259   zxnext/keyrow<0>
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2
    SLICE_X23Y28.A1      net (fanout=1)        0.978   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2
    SLICE_X23Y28.A       Tilo                  0.259   zxnext/port_153b_rd
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B5      net (fanout=1)        0.995   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3
    SLICE_X20Y31.B       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A5      net (fanout=1)        0.196   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4
    SLICE_X20Y31.A       Tilo                  0.235   zxnext/port_dffd_pentagon_512
                                                       zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5
    SLICE_X9Y34.A5       net (fanout=10)       1.438   zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o
    SLICE_X9Y34.A        Tilo                  0.259   zxnext/ula_mod/ioreqtw3_n
                                                       zxnext/Mmux_cpu_di1021
    SLICE_X28Y25.C4      net (fanout=11)       3.024   zxnext/Mmux_cpu_di102
    SLICE_X28Y25.CMUX    Tilo                  0.403   zxnext/dma_mod/dma_d_p_s<1>
                                                       zxnext/Mmux_cpu_di418_G
                                                       zxnext/Mmux_cpu_di418
    SLICE_X10Y23.BX      net (fanout=5)        1.841   zxnext/cpu_di<1>
    SLICE_X10Y23.CLK     Tdick                 0.085   zxnext/cpu_mod/DI_Reg<3>
                                                       zxnext/cpu_mod/DI_Reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.938ns (2.470ns logic, 15.468ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_28 = PERIOD TIMEGRP "CLK_28" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point zxnext/dma_mod/reg_rd_seq_s_2 (SLICE_X3Y49.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_state_FSM_FFd1 (FF)
  Destination:          zxnext/dma_mod/reg_rd_seq_s_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.970ns (Levels of Logic = 1)
  Clock Path Skew:      4.658ns (5.503 - 0.845)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: reset_state_FSM_FFd1 to zxnext/dma_mod/reg_rd_seq_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.AMUX    Tshcko                0.488   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT2382
                                                       reset_state_FSM_FFd1
    SLICE_X13Y48.B3      net (fanout=136)      2.620   reset_state_FSM_FFd1
    SLICE_X13Y48.B       Tilo                  0.244   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236
                                                       reset1
    SLICE_X3Y49.SR       net (fanout=442)      1.691   reset
    SLICE_X3Y49.CLK      Tcksr       (-Th)     0.073   zxnext/dma_mod/reg_rd_seq_s<2>
                                                       zxnext/dma_mod/reg_rd_seq_s_2
    -------------------------------------------------  ---------------------------
    Total                                      4.970ns (0.659ns logic, 4.311ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_state_FSM_FFd3 (FF)
  Destination:          zxnext/dma_mod/reg_rd_seq_s_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 1)
  Clock Path Skew:      4.658ns (5.503 - 0.845)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: reset_state_FSM_FFd3 to zxnext/dma_mod/reg_rd_seq_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.405   reset_state_FSM_FFd3
                                                       reset_state_FSM_FFd3
    SLICE_X13Y48.B5      net (fanout=188)      2.879   reset_state_FSM_FFd3
    SLICE_X13Y48.B       Tilo                  0.244   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236
                                                       reset1
    SLICE_X3Y49.SR       net (fanout=442)      1.691   reset
    SLICE_X3Y49.CLK      Tcksr       (-Th)     0.073   zxnext/dma_mod/reg_rd_seq_s<2>
                                                       zxnext/dma_mod/reg_rd_seq_s_2
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (0.576ns logic, 4.570ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_state_FSM_FFd2 (FF)
  Destination:          zxnext/dma_mod/reg_rd_seq_s_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.199ns (Levels of Logic = 1)
  Clock Path Skew:      4.658ns (5.503 - 0.845)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: reset_state_FSM_FFd2 to zxnext/dma_mod/reg_rd_seq_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.405   reset_state_FSM_FFd3
                                                       reset_state_FSM_FFd2
    SLICE_X13Y48.B1      net (fanout=184)      2.932   reset_state_FSM_FFd2
    SLICE_X13Y48.B       Tilo                  0.244   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236
                                                       reset1
    SLICE_X3Y49.SR       net (fanout=442)      1.691   reset
    SLICE_X3Y49.CLK      Tcksr       (-Th)     0.073   zxnext/dma_mod/reg_rd_seq_s<2>
                                                       zxnext/dma_mod/reg_rd_seq_s_2
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (0.576ns logic, 4.623ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/dma_mod/dma_dest_s_4 (SLICE_X5Y51.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_state_FSM_FFd1 (FF)
  Destination:          zxnext/dma_mod/dma_dest_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.982ns (Levels of Logic = 2)
  Clock Path Skew:      4.647ns (5.492 - 0.845)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: reset_state_FSM_FFd1 to zxnext/dma_mod/dma_dest_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.AMUX    Tshcko                0.488   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT2382
                                                       reset_state_FSM_FFd1
    SLICE_X13Y48.B3      net (fanout=136)      2.620   reset_state_FSM_FFd1
    SLICE_X13Y48.B       Tilo                  0.244   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236
                                                       reset1
    SLICE_X4Y47.A6       net (fanout=442)      0.764   reset
    SLICE_X4Y47.A        Tilo                  0.222   zxnext/tilemap_mod/tm_tilemap_0<7>
                                                       zxnext/dma_mod/_n1513_inv
    SLICE_X5Y51.CE       net (fanout=8)        0.714   zxnext/dma_mod/_n1513_inv
    SLICE_X5Y51.CLK      Tckce       (-Th)     0.070   zxnext/dma_mod/dma_dest_s<5>
                                                       zxnext/dma_mod/dma_dest_s_4
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (0.884ns logic, 4.098ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_state_FSM_FFd3 (FF)
  Destination:          zxnext/dma_mod/dma_dest_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.158ns (Levels of Logic = 2)
  Clock Path Skew:      4.647ns (5.492 - 0.845)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: reset_state_FSM_FFd3 to zxnext/dma_mod/dma_dest_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.405   reset_state_FSM_FFd3
                                                       reset_state_FSM_FFd3
    SLICE_X13Y48.B5      net (fanout=188)      2.879   reset_state_FSM_FFd3
    SLICE_X13Y48.B       Tilo                  0.244   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236
                                                       reset1
    SLICE_X4Y47.A6       net (fanout=442)      0.764   reset
    SLICE_X4Y47.A        Tilo                  0.222   zxnext/tilemap_mod/tm_tilemap_0<7>
                                                       zxnext/dma_mod/_n1513_inv
    SLICE_X5Y51.CE       net (fanout=8)        0.714   zxnext/dma_mod/_n1513_inv
    SLICE_X5Y51.CLK      Tckce       (-Th)     0.070   zxnext/dma_mod/dma_dest_s<5>
                                                       zxnext/dma_mod/dma_dest_s_4
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (0.801ns logic, 4.357ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_state_FSM_FFd2 (FF)
  Destination:          zxnext/dma_mod/dma_dest_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.211ns (Levels of Logic = 2)
  Clock Path Skew:      4.647ns (5.492 - 0.845)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: reset_state_FSM_FFd2 to zxnext/dma_mod/dma_dest_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.405   reset_state_FSM_FFd3
                                                       reset_state_FSM_FFd2
    SLICE_X13Y48.B1      net (fanout=184)      2.932   reset_state_FSM_FFd2
    SLICE_X13Y48.B       Tilo                  0.244   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236
                                                       reset1
    SLICE_X4Y47.A6       net (fanout=442)      0.764   reset
    SLICE_X4Y47.A        Tilo                  0.222   zxnext/tilemap_mod/tm_tilemap_0<7>
                                                       zxnext/dma_mod/_n1513_inv
    SLICE_X5Y51.CE       net (fanout=8)        0.714   zxnext/dma_mod/_n1513_inv
    SLICE_X5Y51.CLK      Tckce       (-Th)     0.070   zxnext/dma_mod/dma_dest_s<5>
                                                       zxnext/dma_mod/dma_dest_s_4
    -------------------------------------------------  ---------------------------
    Total                                      5.211ns (0.801ns logic, 4.410ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/cpu_mod/z80n/IR_4 (SLICE_X12Y27.C4), 240 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/port_37_hw_en (FF)
  Destination:          zxnext/cpu_mod/z80n/IR_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.970ns (Levels of Logic = 6)
  Clock Path Skew:      4.623ns (5.463 - 0.840)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: zxnext/port_37_hw_en to zxnext/cpu_mod/z80n/IR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.CMUX    Tshcko                0.505   zxnext/cpu_mod/z80n/mcode/Mmux_Set_Addr_To127
                                                       zxnext/port_37_hw_en
    SLICE_X18Y29.C6      net (fanout=3)        0.392   zxnext/port_37_hw_en
    SLICE_X18Y29.C       Tilo                  0.240   zxnext/fifop_uart1_rx/stored<9>
                                                       zxnext/Mmux_cpu_di104
    SLICE_X19Y30.A4      net (fanout=1)        0.455   zxnext/Mmux_cpu_di104
    SLICE_X19Y30.A       Tilo                  0.244   zxnext/Mmux_cpu_di25
                                                       zxnext/Mmux_cpu_di107
    SLICE_X15Y29.A2      net (fanout=1)        1.262   zxnext/Mmux_cpu_di107
    SLICE_X15Y29.A       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.135   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.539   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.222   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X12Y27.C4      net (fanout=4)        0.359   zxnext/cpu_di<4>
    SLICE_X12Y27.CLK     Tah         (-Th)    -0.129   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/cpu_mod/z80n/IR_4_glue_set
                                                       zxnext/cpu_mod/z80n/IR_4
    -------------------------------------------------  ---------------------------
    Total                                      4.970ns (1.828ns logic, 3.142ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/port_1ffd_reg_4 (FF)
  Destination:          zxnext/cpu_mod/z80n/IR_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 6)
  Clock Path Skew:      4.602ns (5.463 - 0.861)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: zxnext/port_1ffd_reg_4 to zxnext/cpu_mod/z80n/IR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y31.AQ      Tcko                  0.405   zxnext/port_1ffd_reg<7>
                                                       zxnext/port_1ffd_reg_4
    SLICE_X19Y30.B6      net (fanout=2)        0.783   zxnext/port_1ffd_reg<4>
    SLICE_X19Y30.B       Tilo                  0.244   zxnext/Mmux_cpu_di25
                                                       zxnext/Mmux_cpu_di105
    SLICE_X19Y30.A5      net (fanout=1)        0.217   zxnext/Mmux_cpu_di105
    SLICE_X19Y30.A       Tilo                  0.244   zxnext/Mmux_cpu_di25
                                                       zxnext/Mmux_cpu_di107
    SLICE_X15Y29.A2      net (fanout=1)        1.262   zxnext/Mmux_cpu_di107
    SLICE_X15Y29.A       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.135   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.539   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.222   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X12Y27.C4      net (fanout=4)        0.359   zxnext/cpu_di<4>
    SLICE_X12Y27.CLK     Tah         (-Th)    -0.129   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/cpu_mod/z80n/IR_4_glue_set
                                                       zxnext/cpu_mod/z80n/IR_4
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (1.732ns logic, 3.295ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/port_7ffd_reg_5 (FF)
  Destination:          zxnext/cpu_mod/z80n/IR_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.392ns (Levels of Logic = 5)
  Clock Path Skew:      4.632ns (5.463 - 0.831)
  Source Clock:         CLK_28 rising at 30.000ns
  Destination Clock:    CLK_CPU rising at 30.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: zxnext/port_7ffd_reg_5 to zxnext/cpu_mod/z80n/IR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y41.CQ      Tcko                  0.405   zxnext/port_7ffd_reg<6>
                                                       zxnext/port_7ffd_reg_5
    SLICE_X21Y31.B4      net (fanout=22)       1.673   zxnext/port_7ffd_reg<5>
    SLICE_X21Y31.B       Tilo                  0.244   zxnext/port_7ffd_dat<7>
                                                       zxnext/Mmux_cpu_di214
    SLICE_X15Y29.A4      net (fanout=4)        1.198   zxnext/Mmux_cpu_di214
    SLICE_X15Y29.A       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B6      net (fanout=1)        0.135   zxnext/Mmux_cpu_di1010
    SLICE_X15Y29.B       Tilo                  0.244   o_zxn_cpu_do<7>
                                                       zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B6      net (fanout=2)        0.539   zxnext/Mmux_cpu_di1011
    SLICE_X12Y27.B       Tilo                  0.222   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/Mmux_cpu_di1014
    SLICE_X12Y27.C4      net (fanout=4)        0.359   zxnext/cpu_di<4>
    SLICE_X12Y27.CLK     Tah         (-Th)    -0.129   zxnext/cpu_mod/z80n/IR<5>
                                                       zxnext/cpu_mod/z80n/IR_4_glue_set
                                                       zxnext/cpu_mod/z80n/IR_4
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.488ns logic, 3.904ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_28 = PERIOD TIMEGRP "CLK_28" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: zxnext/sprite_mod/pattern/Mram_ram_q1/CLKB
  Logical resource: zxnext/sprite_mod/pattern/Mram_ram_q1/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: CLK_28
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: zxnext/sprite_mod/pattern/Mram_ram_q2/CLKB
  Logical resource: zxnext/sprite_mod/pattern/Mram_ram_q2/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: CLK_28
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: zxnext/sprite_mod/pattern/Mram_ram_q3/CLKB
  Logical resource: zxnext/sprite_mod/pattern/Mram_ram_q3/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: CLK_28
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_28_n = PERIOD TIMEGRP "CLK_28_n" TS_CLK_28 PHASE 15 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 788162 paths analyzed, 2767 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.820ns.
--------------------------------------------------------------------------------

Paths for end point zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH (SLICE_X34Y61.DX), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/copper_req (FF)
  Destination:          zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.315ns (1.509 - 1.824)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/copper_req to zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.AMUX    Tshcko                0.535   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344
                                                       zxnext/copper_req
    SLICE_X25Y44.B4      net (fanout=226)      3.294   zxnext/copper_req
    SLICE_X25Y44.BMUX    Tilo                  0.337   zxnext/port_1ffd_special_old
                                                       zxnext/Mmux_nr_mmu<1>11
    SLICE_X24Y55.B2      net (fanout=70)       1.842   zxnext/nr_mmu<1>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X30Y36.C4      net (fanout=24)       3.456   zxnext/nr_sprite_mirror_index<0>
    SLICE_X30Y36.C       Tilo                  0.255   zxnext/nr_62_copper_mode<0>
                                                       zxnext/sprite_mod/mux611
    SLICE_X34Y61.DX      net (fanout=5)        3.153   zxnext/sprite_mod/attr_data<6>
    SLICE_X34Y61.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_3<6>
                                                       zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.832ns (2.087ns logic, 11.745ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_nr_reg_3 (FF)
  Destination:          zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.263ns (1.509 - 1.772)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_nr_reg_3 to zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.BQ      Tcko                  0.430   zxnext/cpu_nr_reg<5>
                                                       zxnext/cpu_nr_reg_3
    SLICE_X27Y33.B4      net (fanout=6)        1.647   zxnext/cpu_nr_reg<3>
    SLICE_X27Y33.B       Tilo                  0.259   zxnext/nr_05_5060
                                                       zxnext/Mmux_nr_wr_reg<3>11
    SLICE_X24Y55.B6      net (fanout=45)       3.588   zxnext/nr_wr_reg<3>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X30Y36.C4      net (fanout=24)       3.456   zxnext/nr_sprite_mirror_index<0>
    SLICE_X30Y36.C       Tilo                  0.255   zxnext/nr_62_copper_mode<0>
                                                       zxnext/sprite_mod/mux611
    SLICE_X34Y61.DX      net (fanout=5)        3.153   zxnext/sprite_mod/attr_data<6>
    SLICE_X34Y61.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_3<6>
                                                       zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.748ns (1.904ns logic, 11.844ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/copper_req (FF)
  Destination:          zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.315ns (1.509 - 1.824)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/copper_req to zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.AMUX    Tshcko                0.535   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344
                                                       zxnext/copper_req
    SLICE_X27Y33.B5      net (fanout=226)      1.385   zxnext/copper_req
    SLICE_X27Y33.B       Tilo                  0.259   zxnext/nr_05_5060
                                                       zxnext/Mmux_nr_wr_reg<3>11
    SLICE_X24Y55.B6      net (fanout=45)       3.588   zxnext/nr_wr_reg<3>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X30Y36.C4      net (fanout=24)       3.456   zxnext/nr_sprite_mirror_index<0>
    SLICE_X30Y36.C       Tilo                  0.255   zxnext/nr_62_copper_mode<0>
                                                       zxnext/sprite_mod/mux611
    SLICE_X34Y61.DX      net (fanout=5)        3.153   zxnext/sprite_mod/attr_data<6>
    SLICE_X34Y61.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_3<6>
                                                       zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.591ns (2.009ns logic, 11.582ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH (SLICE_X22Y54.DX), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/copper_req (FF)
  Destination:          zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.364ns (1.460 - 1.824)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/copper_req to zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.AMUX    Tshcko                0.535   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344
                                                       zxnext/copper_req
    SLICE_X25Y44.B4      net (fanout=226)      3.294   zxnext/copper_req
    SLICE_X25Y44.BMUX    Tilo                  0.337   zxnext/port_1ffd_special_old
                                                       zxnext/Mmux_nr_mmu<1>11
    SLICE_X24Y55.B2      net (fanout=70)       1.842   zxnext/nr_mmu<1>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X29Y37.C5      net (fanout=24)       2.822   zxnext/nr_sprite_mirror_index<0>
    SLICE_X29Y37.C       Tilo                  0.259   zxnext/nr_9a_pi_gpio_o<3>
                                                       zxnext/sprite_mod/mux311
    SLICE_X22Y54.DX      net (fanout=5)        3.686   zxnext/sprite_mod/attr_data<3>
    SLICE_X22Y54.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_4<3>
                                                       zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.735ns (2.091ns logic, 11.644ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_nr_reg_3 (FF)
  Destination:          zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.651ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (1.460 - 1.772)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_nr_reg_3 to zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.BQ      Tcko                  0.430   zxnext/cpu_nr_reg<5>
                                                       zxnext/cpu_nr_reg_3
    SLICE_X27Y33.B4      net (fanout=6)        1.647   zxnext/cpu_nr_reg<3>
    SLICE_X27Y33.B       Tilo                  0.259   zxnext/nr_05_5060
                                                       zxnext/Mmux_nr_wr_reg<3>11
    SLICE_X24Y55.B6      net (fanout=45)       3.588   zxnext/nr_wr_reg<3>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X29Y37.C5      net (fanout=24)       2.822   zxnext/nr_sprite_mirror_index<0>
    SLICE_X29Y37.C       Tilo                  0.259   zxnext/nr_9a_pi_gpio_o<3>
                                                       zxnext/sprite_mod/mux311
    SLICE_X22Y54.DX      net (fanout=5)        3.686   zxnext/sprite_mod/attr_data<3>
    SLICE_X22Y54.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_4<3>
                                                       zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.651ns (1.908ns logic, 11.743ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/copper_req (FF)
  Destination:          zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.364ns (1.460 - 1.824)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/copper_req to zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.AMUX    Tshcko                0.535   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344
                                                       zxnext/copper_req
    SLICE_X27Y33.B5      net (fanout=226)      1.385   zxnext/copper_req
    SLICE_X27Y33.B       Tilo                  0.259   zxnext/nr_05_5060
                                                       zxnext/Mmux_nr_wr_reg<3>11
    SLICE_X24Y55.B6      net (fanout=45)       3.588   zxnext/nr_wr_reg<3>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X29Y37.C5      net (fanout=24)       2.822   zxnext/nr_sprite_mirror_index<0>
    SLICE_X29Y37.C       Tilo                  0.259   zxnext/nr_9a_pi_gpio_o<3>
                                                       zxnext/sprite_mod/mux311
    SLICE_X22Y54.DX      net (fanout=5)        3.686   zxnext/sprite_mod/attr_data<3>
    SLICE_X22Y54.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_4<3>
                                                       zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.494ns (2.013ns logic, 11.481ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH (SLICE_X34Y59.DX), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/copper_req (FF)
  Destination:          zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.318ns (1.506 - 1.824)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/copper_req to zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.AMUX    Tshcko                0.535   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344
                                                       zxnext/copper_req
    SLICE_X25Y44.B4      net (fanout=226)      3.294   zxnext/copper_req
    SLICE_X25Y44.BMUX    Tilo                  0.337   zxnext/port_1ffd_special_old
                                                       zxnext/Mmux_nr_mmu<1>11
    SLICE_X24Y55.B2      net (fanout=70)       1.842   zxnext/nr_mmu<1>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X30Y36.C4      net (fanout=24)       3.456   zxnext/nr_sprite_mirror_index<0>
    SLICE_X30Y36.C       Tilo                  0.255   zxnext/nr_62_copper_mode<0>
                                                       zxnext/sprite_mod/mux611
    SLICE_X34Y59.DX      net (fanout=5)        2.929   zxnext/sprite_mod/attr_data<6>
    SLICE_X34Y59.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_4<6>
                                                       zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.608ns (2.087ns logic, 11.521ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/cpu_nr_reg_3 (FF)
  Destination:          zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.266ns (1.506 - 1.772)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/cpu_nr_reg_3 to zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.BQ      Tcko                  0.430   zxnext/cpu_nr_reg<5>
                                                       zxnext/cpu_nr_reg_3
    SLICE_X27Y33.B4      net (fanout=6)        1.647   zxnext/cpu_nr_reg<3>
    SLICE_X27Y33.B       Tilo                  0.259   zxnext/nr_05_5060
                                                       zxnext/Mmux_nr_wr_reg<3>11
    SLICE_X24Y55.B6      net (fanout=45)       3.588   zxnext/nr_wr_reg<3>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X30Y36.C4      net (fanout=24)       3.456   zxnext/nr_sprite_mirror_index<0>
    SLICE_X30Y36.C       Tilo                  0.255   zxnext/nr_62_copper_mode<0>
                                                       zxnext/sprite_mod/mux611
    SLICE_X34Y59.DX      net (fanout=5)        2.929   zxnext/sprite_mod/attr_data<6>
    SLICE_X34Y59.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_4<6>
                                                       zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.524ns (1.904ns logic, 11.620ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zxnext/copper_req (FF)
  Destination:          zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH (RAM)
  Requirement:          15.000ns
  Data Path Delay:      13.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.318ns (1.506 - 1.824)
  Source Clock:         CLK_28 rising at 0.000ns
  Destination Clock:    CLK_28_n rising at 15.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: zxnext/copper_req to zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.AMUX    Tshcko                0.535   zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344
                                                       zxnext/copper_req
    SLICE_X27Y33.B5      net (fanout=226)      1.385   zxnext/copper_req
    SLICE_X27Y33.B       Tilo                  0.259   zxnext/nr_05_5060
                                                       zxnext/Mmux_nr_wr_reg<3>11
    SLICE_X24Y55.B6      net (fanout=45)       3.588   zxnext/nr_wr_reg<3>
    SLICE_X24Y55.B       Tilo                  0.235   zxnext/layer2_mod/clip_y2_q<7>
                                                       zxnext/Mmux_nr_sprite_mirror_index11
    SLICE_X30Y36.C4      net (fanout=24)       3.456   zxnext/nr_sprite_mirror_index<0>
    SLICE_X30Y36.C       Tilo                  0.255   zxnext/nr_62_copper_mode<0>
                                                       zxnext/sprite_mod/mux611
    SLICE_X34Y59.DX      net (fanout=5)        2.929   zxnext/sprite_mod/attr_data<6>
    SLICE_X34Y59.CLK     Tds                   0.725   zxnext/sprite_mod/sprite_attr_4<6>
                                                       zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                     13.367ns (2.009ns logic, 11.358ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_28_n = PERIOD TIMEGRP "CLK_28_n" TS_CLK_28 PHASE 15 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point zxnext/sprite_mod/anchor_rel_type (SLICE_X29Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/sprite_mod/anchor_rel_type (FF)
  Destination:          zxnext/sprite_mod/anchor_rel_type (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_28_n rising at 45.000ns
  Destination Clock:    CLK_28_n rising at 45.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/sprite_mod/anchor_rel_type to zxnext/sprite_mod/anchor_rel_type
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y60.AQ      Tcko                  0.198   zxnext/sprite_mod/anchor_rel_type
                                                       zxnext/sprite_mod/anchor_rel_type
    SLICE_X29Y60.A6      net (fanout=15)       0.026   zxnext/sprite_mod/anchor_rel_type
    SLICE_X29Y60.CLK     Tah         (-Th)    -0.215   zxnext/sprite_mod/anchor_rel_type
                                                       zxnext/sprite_mod/anchor_rel_type_rstpot1
                                                       zxnext/sprite_mod/anchor_rel_type
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/sprite_mod/status_reg_s_0 (SLICE_X24Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/sprite_mod/status_reg_s_0 (FF)
  Destination:          zxnext/sprite_mod/status_reg_s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_28_n rising at 45.000ns
  Destination Clock:    CLK_28_n rising at 45.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/sprite_mod/status_reg_s_0 to zxnext/sprite_mod/status_reg_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y39.BQ      Tcko                  0.200   zxnext/sprite_mod/status_reg_s<1>
                                                       zxnext/sprite_mod/status_reg_s_0
    SLICE_X24Y39.B5      net (fanout=2)        0.077   zxnext/sprite_mod/status_reg_s<0>
    SLICE_X24Y39.CLK     Tah         (-Th)    -0.190   zxnext/sprite_mod/status_reg_s<1>
                                                       zxnext/sprite_mod/Mmux_status_reg_s[7]_GND_160_o_mux_227_OUT11
                                                       zxnext/sprite_mod/status_reg_s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.390ns logic, 0.077ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point zxnext/sprite_mod/spr_cur_4bit_1 (SLICE_X30Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zxnext/sprite_mod/spr_cur_4bit_1 (FF)
  Destination:          zxnext/sprite_mod/spr_cur_4bit_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_28_n rising at 45.000ns
  Destination Clock:    CLK_28_n rising at 45.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zxnext/sprite_mod/spr_cur_4bit_1 to zxnext/sprite_mod/spr_cur_4bit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.AQ      Tcko                  0.234   zxnext/sprite_mod/spr_cur_4bit<1>
                                                       zxnext/sprite_mod/spr_cur_4bit_1
    SLICE_X30Y42.A6      net (fanout=17)       0.040   zxnext/sprite_mod/spr_cur_4bit<1>
    SLICE_X30Y42.CLK     Tah         (-Th)    -0.197   zxnext/sprite_mod/spr_cur_4bit<1>
                                                       zxnext/sprite_mod/spr_cur_4bit_1_rstpot1
                                                       zxnext/sprite_mod/spr_cur_4bit_1
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.431ns logic, 0.040ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_28_n = PERIOD TIMEGRP "CLK_28_n" TS_CLK_28 PHASE 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: zxnext/sprite_mod/pattern/Mram_ram_q1/CLKA
  Logical resource: zxnext/sprite_mod/pattern/Mram_ram_q1/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: CLK_28_n
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: zxnext/sprite_mod/pattern/Mram_ram_q2/CLKA
  Logical resource: zxnext/sprite_mod/pattern/Mram_ram_q2/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: CLK_28_n
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: zxnext/sprite_mod/pattern/Mram_ram_q3/CLKA
  Logical resource: zxnext/sprite_mod/pattern/Mram_ram_q3/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: CLK_28_n
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_28
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_28                      |     30.000ns|     29.854ns|     28.820ns|            0|            0|       532202|       788162|
| TS_CLK_28_n                   |     30.000ns|     28.820ns|          N/A|            0|            0|       788162|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock_50_i to Pad
---------------------+-----------------+------------+-----------------+------------+------------------+--------+
                     |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination          |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------+-----------------+------------+-----------------+------------+------------------+--------+
audioext_l_o         |        11.146(R)|      SLOW  |         5.785(R)|      FAST  |CLK_28            |   0.000|
audioext_r_o         |        11.149(R)|      SLOW  |         5.788(R)|      FAST  |CLK_28            |   0.000|
hsync_o              |        11.156(F)|      SLOW  |         5.794(F)|      FAST  |CLK_28            |  15.000|
joy_clk              |        11.225(R)|      SLOW  |         5.859(R)|      FAST  |CLK_28            |   0.000|
ps2_clk_io           |        14.723(R)|      SLOW  |         7.861(R)|      FAST  |CLK_28            |   0.000|
ps2_data_io          |        14.204(R)|      SLOW  |         7.402(R)|      FAST  |CLK_28            |   0.000|
ps2_pin2_io          |        14.467(R)|      SLOW  |         7.439(R)|      FAST  |CLK_28            |   0.000|
ps2_pin6_io          |        14.674(R)|      SLOW  |         7.700(R)|      FAST  |CLK_28            |   0.000|
ram1_we_n_o          |        16.643(R)|      SLOW  |         9.075(R)|      FAST  |CLK_28            |   0.000|
                     |        15.294(R)|      SLOW  |         8.283(R)|      FAST  |CLK_HDMI          |   0.000|
ram2_addr_o<0>       |        11.400(R)|      SLOW  |         6.029(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<1>       |        11.400(R)|      SLOW  |         6.029(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<2>       |        11.442(R)|      SLOW  |         6.071(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<3>       |        11.364(R)|      SLOW  |         5.993(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<4>       |        11.350(R)|      SLOW  |         5.979(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<5>       |        11.395(R)|      SLOW  |         6.024(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<6>       |        11.432(R)|      SLOW  |         6.061(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<7>       |        11.394(R)|      SLOW  |         6.023(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<8>       |        11.444(R)|      SLOW  |         6.073(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<9>       |        11.386(R)|      SLOW  |         6.015(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<10>      |        11.436(R)|      SLOW  |         6.065(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<11>      |        11.349(R)|      SLOW  |         5.978(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<12>      |        11.444(R)|      SLOW  |         6.073(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<13>      |        11.382(R)|      SLOW  |         6.011(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<14>      |        11.386(R)|      SLOW  |         6.015(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<15>      |        11.400(R)|      SLOW  |         6.029(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<16>      |        11.364(R)|      SLOW  |         5.993(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<17>      |        11.400(R)|      SLOW  |         6.029(R)|      FAST  |CLK_28            |   0.000|
ram2_addr_o<18>      |        11.442(R)|      SLOW  |         6.071(R)|      FAST  |CLK_28            |   0.000|
ram2_data_io_zxdos<0>|        11.405(R)|      SLOW  |         5.926(R)|      FAST  |CLK_28            |   0.000|
ram2_data_io_zxdos<1>|        11.436(R)|      SLOW  |         5.957(R)|      FAST  |CLK_28            |   0.000|
ram2_data_io_zxdos<2>|        11.382(R)|      SLOW  |         5.903(R)|      FAST  |CLK_28            |   0.000|
ram2_data_io_zxdos<3>|        11.395(R)|      SLOW  |         5.916(R)|      FAST  |CLK_28            |   0.000|
ram2_data_io_zxdos<4>|        11.347(R)|      SLOW  |         5.868(R)|      FAST  |CLK_28            |   0.000|
ram2_data_io_zxdos<5>|        11.439(R)|      SLOW  |         5.960(R)|      FAST  |CLK_28            |   0.000|
ram2_data_io_zxdos<6>|        11.405(R)|      SLOW  |         5.926(R)|      FAST  |CLK_28            |   0.000|
ram2_data_io_zxdos<7>|        11.350(R)|      SLOW  |         5.871(R)|      FAST  |CLK_28            |   0.000|
ram2_we_n_o          |        17.400(R)|      SLOW  |         9.591(R)|      FAST  |CLK_28            |   0.000|
                     |        16.037(R)|      SLOW  |         8.793(R)|      FAST  |CLK_HDMI          |   0.000|
ram_addr_o<0>        |        11.319(R)|      SLOW  |         5.948(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<1>        |        11.324(R)|      SLOW  |         5.953(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<2>        |        11.321(R)|      SLOW  |         5.950(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<3>        |        11.323(R)|      SLOW  |         5.952(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<4>        |        11.323(R)|      SLOW  |         5.952(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<5>        |        11.325(R)|      SLOW  |         5.954(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<6>        |        11.318(R)|      SLOW  |         5.947(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<7>        |        11.322(R)|      SLOW  |         5.951(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<8>        |        11.311(R)|      SLOW  |         5.940(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<9>        |        11.316(R)|      SLOW  |         5.945(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<10>       |        11.318(R)|      SLOW  |         5.947(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<11>       |        11.322(R)|      SLOW  |         5.951(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<12>       |        11.323(R)|      SLOW  |         5.952(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<13>       |        11.318(R)|      SLOW  |         5.947(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<14>       |        11.321(R)|      SLOW  |         5.950(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<15>       |        11.311(R)|      SLOW  |         5.940(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<16>       |        11.318(R)|      SLOW  |         5.947(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<17>       |        11.318(R)|      SLOW  |         5.947(R)|      FAST  |CLK_28            |   0.000|
ram_addr_o<18>       |        11.323(R)|      SLOW  |         5.952(R)|      FAST  |CLK_28            |   0.000|
ram_data_io_zxdos<0> |        11.323(R)|      SLOW  |         5.844(R)|      FAST  |CLK_28            |   0.000|
ram_data_io_zxdos<1> |        11.316(R)|      SLOW  |         5.837(R)|      FAST  |CLK_28            |   0.000|
ram_data_io_zxdos<2> |        11.318(R)|      SLOW  |         5.839(R)|      FAST  |CLK_28            |   0.000|
ram_data_io_zxdos<3> |        11.325(R)|      SLOW  |         5.846(R)|      FAST  |CLK_28            |   0.000|
ram_data_io_zxdos<4> |        11.324(R)|      SLOW  |         5.845(R)|      FAST  |CLK_28            |   0.000|
ram_data_io_zxdos<5> |        11.323(R)|      SLOW  |         5.844(R)|      FAST  |CLK_28            |   0.000|
ram_data_io_zxdos<6> |        11.323(R)|      SLOW  |         5.844(R)|      FAST  |CLK_28            |   0.000|
ram_data_io_zxdos<7> |        11.323(R)|      SLOW  |         5.844(R)|      FAST  |CLK_28            |   0.000|
rgb_b_o<0>           |        11.153(F)|      SLOW  |         5.791(F)|      FAST  |CLK_28            |  15.000|
rgb_b_o<1>           |        11.160(F)|      SLOW  |         5.798(F)|      FAST  |CLK_28            |  15.000|
rgb_b_o<2>           |        11.162(F)|      SLOW  |         5.800(F)|      FAST  |CLK_28            |  15.000|
rgb_g_o<0>           |        11.151(F)|      SLOW  |         5.789(F)|      FAST  |CLK_28            |  15.000|
rgb_g_o<1>           |        11.153(F)|      SLOW  |         5.791(F)|      FAST  |CLK_28            |  15.000|
rgb_g_o<2>           |        11.160(F)|      SLOW  |         5.798(F)|      FAST  |CLK_28            |  15.000|
rgb_r_o<0>           |        11.151(F)|      SLOW  |         5.789(F)|      FAST  |CLK_28            |  15.000|
rgb_r_o<1>           |        11.151(F)|      SLOW  |         5.789(F)|      FAST  |CLK_28            |  15.000|
rgb_r_o<2>           |        11.155(F)|      SLOW  |         5.793(F)|      FAST  |CLK_28            |  15.000|
sd_cs0_n_o           |        11.349(R)|      SLOW  |         5.983(R)|      FAST  |CLK_28            |   0.000|
sd_mosi_o            |        15.794(F)|      SLOW  |         7.315(F)|      FAST  |CLK_CPU           | 120.000|
sd_sclk_o            |        15.880(F)|      SLOW  |         7.401(F)|      FAST  |CLK_CPU           | 120.000|
vsync_o              |        11.153(F)|      SLOW  |         5.791(F)|      FAST  |CLK_28            |  15.000|
---------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   28.895|   20.374|   25.202|   20.154|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13456900 paths, 0 nets, and 39663 connections

Design statistics:
   Minimum period:  50.404ns{1}   (Maximum frequency:  19.840MHz)
   Maximum path delay from/to any node:  10.955ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 27 22:20:57 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4944 MB



