# fp-adder32-verilog
Implements a 32-bit floating-point adder based on the IEEE 754 standards, in Verilog HDL
