\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Executive Summary}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Organization}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{PowerSynth Overview}{section.1}% 4
\BOOKMARK [3][-]{subsubsection.1.3.1}{Constraint-Aware Layout Engine}{subsection.1.3}% 5
\BOOKMARK [1][-]{section.2}{Using PowerSynth}{}% 6
\BOOKMARK [2][-]{subsection.2.1}{Installing PowerSynth}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.2}{Creating a New Project in PowerSynth}{section.2}% 8
\BOOKMARK [3][-]{subsubsection.2.2.1}{User Interface}{subsection.2.2}% 9
\BOOKMARK [3][-]{subsubsection.2.2.2}{Symbolic Layout File}{subsection.2.2}% 10
\BOOKMARK [3][-]{subsubsection.2.2.3}{Create a New Project}{subsection.2.2}% 11
\BOOKMARK [2][-]{subsection.2.3}{Defining the Module and Components}{section.2}% 12
\BOOKMARK [3][-]{subsubsection.2.3.1}{Module Stack}{subsection.2.3}% 13
\BOOKMARK [3][-]{subsubsection.2.3.2}{Layer Stack File}{subsection.2.3}% 14
\BOOKMARK [3][-]{subsubsection.2.3.3}{Component Selection}{subsection.2.3}% 15
\BOOKMARK [3][-]{subsubsection.2.3.4}{Device and Lead Selection}{subsection.2.3}% 16
\BOOKMARK [3][-]{subsubsection.2.3.5}{Assigning Devices and Leads}{subsection.2.3}% 17
\BOOKMARK [3][-]{subsubsection.2.3.6}{Assigning Virtual Wire Connections}{subsection.2.3}% 18
\BOOKMARK [2][-]{subsection.2.4}{Defining Correlations and Constraints}{section.2}% 19
\BOOKMARK [3][-]{subsubsection.2.4.1}{Design Variable Correlation}{subsection.2.4}% 20
\BOOKMARK [3][-]{subsubsection.2.4.2}{Constraint Creation}{subsection.2.4}% 21
\BOOKMARK [2][-]{subsection.2.5}{Design Performance Identification}{section.2}% 22
\BOOKMARK [3][-]{subsubsection.2.5.1}{Thermal Measurement}{subsection.2.5}% 23
\BOOKMARK [3][-]{subsubsection.2.5.2}{ARL ParaPower Thermal Analysis}{subsection.2.5}% 24
\BOOKMARK [3][-]{subsubsection.2.5.3}{Electrical Measurement}{subsection.2.5}% 25
\BOOKMARK [3][-]{subsubsection.2.5.4}{Inductance and Resistance Measurement}{subsection.2.5}% 26
\BOOKMARK [3][-]{subsubsection.2.5.5}{Device Connection Setup \(Example\)}{subsection.2.5}% 27
\BOOKMARK [3][-]{subsubsection.2.5.6}{Electrical Modeling}{subsection.2.5}% 28
\BOOKMARK [3][-]{subsubsection.2.5.7}{Capacitance}{subsection.2.5}% 29
\BOOKMARK [2][-]{subsection.2.6}{Constraint-Aware Layout Engine \(Beta-Version\)}{section.2}% 30
\BOOKMARK [3][-]{subsubsection.2.6.1}{Constraint-Aware Layout Engine Dialog}{subsection.2.6}% 31
\BOOKMARK [3][-]{subsubsection.2.6.2}{Assign Constraints}{subsection.2.6}% 32
\BOOKMARK [3][-]{subsubsection.2.6.3}{Modes}{subsection.2.6}% 33
\BOOKMARK [3][-]{subsubsection.2.6.4}{Optimization Setup}{subsection.2.6}% 34
\BOOKMARK [3][-]{subsubsection.2.6.5}{Generate Layouts}{subsection.2.6}% 35
\BOOKMARK [3][-]{subsubsection.2.6.6}{Saving Solutions}{subsection.2.6}% 36
\BOOKMARK [3][-]{subsubsection.2.6.7}{Test Case}{subsection.2.6}% 37
\BOOKMARK [2][-]{subsection.2.7}{Optimization and Results}{section.2}% 38
\BOOKMARK [2][-]{subsection.2.8}{Post-Layout Optimization}{section.2}% 39
\BOOKMARK [2][-]{subsection.2.9}{Exporting Saved Solutions}{section.2}% 40
\BOOKMARK [3][-]{subsubsection.2.9.1}{Export to ANSYS Q3D}{subsection.2.9}% 41
\BOOKMARK [3][-]{subsubsection.2.9.2}{Export to SolidWorks}{subsection.2.9}% 42
\BOOKMARK [3][-]{subsubsection.2.9.3}{Export SPICE Netlist}{subsection.2.9}% 43
\BOOKMARK [3][-]{subsubsection.2.9.4}{Export to Keysight EMPro}{subsection.2.9}% 44
\BOOKMARK [1][-]{section.3}{Libraries and Editors}{}% 45
\BOOKMARK [2][-]{subsection.3.1}{Technology Library Editor}{section.3}% 46
\BOOKMARK [3][-]{subsubsection.3.1.1}{Device Information}{subsection.3.1}% 47
\BOOKMARK [3][-]{subsubsection.3.1.2}{Add Die Attach}{subsection.3.1}% 48
\BOOKMARK [3][-]{subsubsection.3.1.3}{Add Lead}{subsection.3.1}% 49
\BOOKMARK [3][-]{subsubsection.3.1.4}{Add BondWire}{subsection.3.1}% 50
\BOOKMARK [3][-]{subsubsection.3.1.5}{Add Substrate}{subsection.3.1}% 51
\BOOKMARK [3][-]{subsubsection.3.1.6}{Add Substrate Attach}{subsection.3.1}% 52
\BOOKMARK [3][-]{subsubsection.3.1.7}{Add Baseplate}{subsection.3.1}% 53
\BOOKMARK [2][-]{subsection.3.2}{Process Design Rules Editor}{section.3}% 54
\BOOKMARK [2][-]{subsection.3.3}{Layout Editor}{section.3}% 55
\BOOKMARK [1][-]{section.4}{PowerSynth-Related Publications}{}% 56
\BOOKMARK [1][-]{section.5}{Appendix 1: EMPro Export}{}% 57
\BOOKMARK [2][-]{subsection.5.1}{Introduction}{section.5}% 58
\BOOKMARK [3][-]{subsubsection.5.1.1}{Functionality}{subsection.5.1}% 59
\BOOKMARK [3][-]{subsubsection.5.1.2}{Caveats and Limitations in Current Release}{subsection.5.1}% 60
\BOOKMARK [2][-]{subsection.5.2}{Exporting from PowerSynth}{section.5}% 61
\BOOKMARK [3][-]{subsubsection.5.2.1}{Selecting a Design}{subsection.5.2}% 62
\BOOKMARK [3][-]{subsubsection.5.2.2}{Saving the EMPro Script}{subsection.5.2}% 63
\BOOKMARK [2][-]{subsection.5.3}{Importing to EMPro}{section.5}% 64
\BOOKMARK [3][-]{subsubsection.5.3.1}{Creating a New Project}{subsection.5.3}% 65
\BOOKMARK [3][-]{subsubsection.5.3.2}{Running the Script}{subsection.5.3}% 66
