#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Oct 26 00:31:16 2025
# Process ID         : 14632
# Current directory  : D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/EffcienNet_Requantize/EffcienNet_Requantize.runs/synth_1
# Command line       : vivado.exe -log requantize16_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source requantize16_top.tcl
# Log file           : D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/EffcienNet_Requantize/EffcienNet_Requantize.runs/synth_1/requantize16_top.vds
# Journal file       : D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/EffcienNet_Requantize/EffcienNet_Requantize.runs/synth_1\vivado.jou
# Running On         : DESKTOP-28K03Q8
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17024 MB
# Swap memory        : 9149 MB
# Total Virtual      : 26174 MB
# Available Virtual  : 3670 MB
#-----------------------------------------------------------
source requantize16_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/EffcienNet_Requantize/EffcienNet_Requantize.srcs/utils_1/imports/synth_1/requantize16_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/EffcienNet_Requantize/EffcienNet_Requantize.srcs/utils_1/imports/synth_1/requantize16_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top requantize16_top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9876
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 848.938 ; gain = 472.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'requantize16_top' [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DFRAM' [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/DFRAM.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000001000000000 
	Parameter DEPTH bound to: 32'sb00000000000000100000000000000000 
	Parameter AW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'DFRAM' (0#1) [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/DFRAM.sv:3]
WARNING: [Synth 8-7071] port 'rst_n' of module 'DFRAM' is unconnected for instance 'u_dfram_M' [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_top.sv:38]
WARNING: [Synth 8-7023] instance 'u_dfram_M' of module 'DFRAM' has 9 connections declared, but only 8 given [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_top.sv:38]
INFO: [Synth 8-6157] synthesizing module 'DFRAM__parameterized0' [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/DFRAM.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000010000000 
	Parameter DEPTH bound to: 32'sb00000000000000100000000000000000 
	Parameter AW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'DFRAM__parameterized0' (0#1) [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/DFRAM.sv:3]
WARNING: [Synth 8-7071] port 'rst_n' of module 'DFRAM' is unconnected for instance 'u_dfram_E' [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_top.sv:55]
WARNING: [Synth 8-7023] instance 'u_dfram_E' of module 'DFRAM' has 9 connections declared, but only 8 given [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_top.sv:55]
INFO: [Synth 8-6157] synthesizing module 'requantize16_core' [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_core.sv:2]
	Parameter LANES bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'requantize16_lane' [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_lane.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'requantize16_lane' (0#1) [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_lane.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'requantize16_core' (0#1) [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_core.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'requantize16_top' (0#1) [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_top.sv:2]
WARNING: [Synth 8-6014] Unused sequential element addr_q_reg was removed.  [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/src/requantize16_top.sv:100]
WARNING: [Synth 8-7129] Port ex[6] in module requantize16_lane is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1384.547 ; gain = 1007.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1384.547 ; gain = 1007.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1384.547 ; gain = 1007.867
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'requantize16_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 WAIT_RD |                              100 |                               01
              ISSUE_CORE |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'requantize16_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1384.547 ; gain = 1007.867
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 32    
	   2 Input   32 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 16    
	   2 Input    6 Bit       Adders := 16    
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 32    
	   2 Input    3 Bit        Muxes := 18    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: Generating DSP rq4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rq4 is absorbed into DSP rq4.
DSP Report: operator rq4 is absorbed into DSP rq4.
WARNING: [Synth 8-7129] Port ex[6] in module requantize16_lane is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_st_reg[2]) is unused and will be removed from module requantize16_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_st_reg[1]) is unused and will be removed from module requantize16_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:45 ; elapsed = 00:12:25 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
 Sort Area is  rq4_0 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_0 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_10 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_10 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_12 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_12 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_14 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_14 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_16 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_16 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_18 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_18 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_1a : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_1a : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_1c : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_1c : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_1e : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_1e : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_20 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_20 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_22 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_22 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_6 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_6 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_8 : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_8 : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_a : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_a : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_c : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_c : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_e : 0 0 : 2701 4861 : Used 1 time 0
 Sort Area is  rq4_e : 0 1 : 2160 4861 : Used 1 time 0
 Sort Area is  rq4_11 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_11 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_13 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_13 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_15 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_15 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_17 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_17 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_19 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_19 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_1b : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_1b : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_1d : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_1d : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_1f : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_1f : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_21 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_21 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_23 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_23 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_3 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_3 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_7 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_7 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_9 : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_9 : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_b : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_b : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_d : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_d : 0 1 : 1800 3958 : Used 1 time 0
 Sort Area is  rq4_f : 0 0 : 2158 3958 : Used 1 time 0
 Sort Area is  rq4_f : 0 1 : 1800 3958 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:45 ; elapsed = 00:12:25 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:46 ; elapsed = 00:12:25 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:49 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:49 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:50 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:50 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:50 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:50 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 30     | 0      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|requantize16_lane | PCIN>>17+A*B | 0      | 0      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |   352|
|3     |DSP48E2 |    64|
|4     |LUT1    |    49|
|5     |LUT2    |  2546|
|6     |LUT3    |   512|
|7     |LUT4    |   128|
|8     |FDCE    |   640|
|9     |FDPE    |     1|
|10    |IBUF    |   523|
|11    |OBUF    |   130|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |  4946|
|2     |  u_core                 |requantize16_core    |  3777|
|3     |    \G_LANES[0].u_lane   |requantize16_lane    |   228|
|4     |    \G_LANES[10].u_lane  |requantize16_lane_0  |   228|
|5     |    \G_LANES[11].u_lane  |requantize16_lane_1  |   228|
|6     |    \G_LANES[12].u_lane  |requantize16_lane_2  |   228|
|7     |    \G_LANES[13].u_lane  |requantize16_lane_3  |   228|
|8     |    \G_LANES[14].u_lane  |requantize16_lane_4  |   228|
|9     |    \G_LANES[15].u_lane  |requantize16_lane_5  |   228|
|10    |    \G_LANES[1].u_lane   |requantize16_lane_6  |   228|
|11    |    \G_LANES[2].u_lane   |requantize16_lane_7  |   228|
|12    |    \G_LANES[3].u_lane   |requantize16_lane_8  |   228|
|13    |    \G_LANES[4].u_lane   |requantize16_lane_9  |   228|
|14    |    \G_LANES[5].u_lane   |requantize16_lane_10 |   228|
|15    |    \G_LANES[6].u_lane   |requantize16_lane_11 |   228|
|16    |    \G_LANES[7].u_lane   |requantize16_lane_12 |   228|
|17    |    \G_LANES[8].u_lane   |requantize16_lane_13 |   228|
|18    |    \G_LANES[9].u_lane   |requantize16_lane_14 |   228|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:50 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:50 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
Synthesis Optimization Complete : Time (s): cpu = 00:11:50 ; elapsed = 00:12:30 . Memory (MB): peak = 4634.180 ; gain = 4257.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4634.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 940 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4634.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 588 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 523 instances

Synth Design complete | Checksum: 73f1f5
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:54 ; elapsed = 00:12:36 . Memory (MB): peak = 4634.180 ; gain = 4264.773
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4634.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/EffcienNet_Requantize/EffcienNet_Requantize.runs/synth_1/requantize16_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file requantize16_top_utilization_synth.rpt -pb requantize16_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 26 00:43:58 2025...
