sv xilinx_vip --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl" \
"../../../pynq_counter.srcs/sources_1/new/Two_bit_UpDown_PYNQ.v" \

verilog axi_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl" \
"../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_17 --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl" \
"../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/4d04/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_19 --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl" \
"../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl" \
"../../../pynq_counter.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../pynq_counter.gen/sources_1/bd/design_1/ip/design_1_Two_bit_UpDown_PYNQ_0_0/sim/design_1_Two_bit_UpDown_PYNQ_0_0.v" \

verilog xlslice_v1_0_4 --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl" \
"../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl" \
"../../../pynq_counter.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../pynq_counter.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../pynq_counter.gen/sources_1/bd/design_1/sim/design_1.v" \
"../../../pynq_counter.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
