
---------- Begin Simulation Statistics ----------
final_tick                                 2106967500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5400                       # Simulator instruction rate (inst/s)
host_mem_usage                                5297604                       # Number of bytes of host memory used
host_op_rate                                     5666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   124.63                       # Real time elapsed on the host
host_tick_rate                               12855866                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      673006                       # Number of instructions simulated
sim_ops                                        706230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001602                       # Number of seconds simulated
sim_ticks                                  1602280000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.115118                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    2224                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2884                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               226                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2528                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              48                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               44                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3088                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     114                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       16366                       # Number of instructions committed
system.cpu.committedOps                         16711                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.935720                       # CPI: cycles per instruction
system.cpu.discardedOps                           722                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10746                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              1108                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             4555                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           27468                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.254083                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                            64412                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   11471     68.64%     68.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                      7      0.04%     68.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                    648      3.88%     72.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  4585     27.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    16711                       # Class of committed instruction
system.cpu.quiesceCycles                      2499236                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           36944                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1030                       # Transaction distribution
system.membus.trans_dist::ReadResp               1232                       # Transaction distribution
system.membus.trans_dist::WriteReq               1059                       # Transaction distribution
system.membus.trans_dist::WriteResp              1059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WriteClean              470                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            13                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         2050                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2050                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         4695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           94                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        31806                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  175010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6410                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002496                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.049902                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6394     99.75%     99.75% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6410                       # Request fanout histogram
system.membus.reqLayer6.occupancy            14258715                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               78875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              411187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               16000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             165160                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy            6699420                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             948750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2083                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2083                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           62                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         8262                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           94                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       131266                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           13523750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              0.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     10015014                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      8227000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         4100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2693                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2693    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2693                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      7111250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      6153000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      3215648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      3281184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0        65536                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65636                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       131172                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0       803912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total       805960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        16384                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2052                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        18436                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006920139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40901715                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2047821854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40901715                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40964126                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81865841                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2047821854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81865841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2129687695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          189                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          202                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7549242                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       519260                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8068502                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7549242                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7549242                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7549242                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       519260                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8068502                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              66212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          473                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1497                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40964126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            359488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41323614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18893077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40901715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59794792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18893077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     81865841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           359488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            101118406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003153246250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1568                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1497                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1497                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              116                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     33322245                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59650995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33222.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59472.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1497                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    885.745856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   771.307020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.366060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            7      3.87%      3.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            8      4.42%      8.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            6      3.31%     11.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      2.21%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.76%     16.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.10%     17.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.31%     20.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.10%     22.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          141     77.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          181                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.117647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    242.976306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             16     94.12%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1007            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      88.588235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.550625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    245.627273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             14     82.35%     82.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2     11.76%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      5.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  64192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   96384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   66212                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1599935750                       # Total gap between requests
system.mem_ctrls.avgGap                     631886.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        63616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39703422.622762560844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 359487.729984771693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19851711.311381280422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40302568.839403852820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          473                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59273440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       377555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  50959592500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    231718500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57771.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41950.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 107736982.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    226287.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1484208625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86730000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     31350875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     520674583.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    887155614.311075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5733875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545068750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       544943750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1562023750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7384                       # number of overall hits
system.cpu.icache.overall_hits::total            7384                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          190                       # number of overall misses
system.cpu.icache.overall_misses::total           190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8183750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8183750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8183750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8183750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43072.368421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43072.368421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43072.368421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43072.368421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          190                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7881625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7881625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7881625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7881625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41482.236842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41482.236842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41482.236842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41482.236842                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7384                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8183750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8183750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43072.368421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43072.368421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7881625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7881625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41482.236842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41482.236842                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           200.921901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                    21                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   200.921901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.392426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.392426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.451172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15337                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1188                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1188                       # number of overall hits
system.cpu.dcache.overall_hits::total            1188                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           28                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           28                       # number of overall misses
system.cpu.dcache.overall_misses::total            28                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1650000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1650000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1650000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1650000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1216                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1216                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023026                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58928.571429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58928.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58928.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58928.571429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           39                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           39                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1248500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1248500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1248500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1248500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        87250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        87250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        56750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        56750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        56750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        56750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2237.179487                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2237.179487                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       595625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       595625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45817.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45817.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       575750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       575750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        87250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        87250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44288.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44288.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21812.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21812.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1054375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1054375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70291.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70291.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           35                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           35                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       672750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       672750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        74750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        74750                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         2050                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         2050                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     21011625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     21011625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10249.573171                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10249.573171                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         1028                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         1028                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         1022                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         1022                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     20934215                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     20934215                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20483.576321                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 20483.576321                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           306.762597                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8030                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.976744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   306.762597                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.599146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.599146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.119141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21286                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2106967500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2107072500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5396                       # Simulator instruction rate (inst/s)
host_mem_usage                                5298660                       # Number of bytes of host memory used
host_op_rate                                     5663                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   124.72                       # Real time elapsed on the host
host_tick_rate                               12847560                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      673015                       # Number of instructions simulated
sim_ops                                        706245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001602                       # Number of seconds simulated
sim_ticks                                  1602385000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.069622                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    2225                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2887                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               228                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2528                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              48                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               44                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3094                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     117                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       16375                       # Number of instructions committed
system.cpu.committedOps                         16726                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.943817                       # CPI: cycles per instruction
system.cpu.discardedOps                           729                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10762                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              1108                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             4556                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           27591                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.253561                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                            64580                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   11479     68.63%     68.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                      7      0.04%     68.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                    654      3.91%     72.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  4585     27.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    16726                       # Class of committed instruction
system.cpu.quiesceCycles                      2499236                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           36989                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4388                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1030                       # Transaction distribution
system.membus.trans_dist::ReadResp               1234                       # Transaction distribution
system.membus.trans_dist::WriteReq               1059                       # Transaction distribution
system.membus.trans_dist::WriteResp              1059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WriteClean              470                       # Transaction distribution
system.membus.trans_dist::CleanEvict               64                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            13                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         2050                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2050                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         4695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           94                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        31806                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  175138                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6411                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002496                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.049899                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6395     99.75%     99.75% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6411                       # Request fanout histogram
system.membus.reqLayer6.occupancy            14258715                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               78875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              415187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               16000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             165160                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy            6699420                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             958750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2083                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2083                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           62                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         8262                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           94                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       131266                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           13523750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              0.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     10015014                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      8227000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         4100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2693                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2693    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2693                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      7111250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      6153000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      3215648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      3281184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0        65536                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65636                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       131172                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0       803912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total       805960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        16384                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2052                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        18436                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006788631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40899035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2047687666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40899035                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40961442                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81860477                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2047687666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81860477                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2129548142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12160                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12160                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          190                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7588688                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       519226                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8107914                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7588688                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7588688                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7588688                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       519226                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8107914                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              66212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          473                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1497                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40961442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            359464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41320906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18891839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40899035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59790874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18891839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     81860477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           359464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            101111780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003153246250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1568                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1497                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1497                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              116                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     33322245                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59650995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33222.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59472.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1497                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    885.745856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   771.307020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.366060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            7      3.87%      3.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            8      4.42%      8.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            6      3.31%     11.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      2.21%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.76%     16.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.10%     17.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.31%     20.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.10%     22.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          141     77.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          181                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.117647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    242.976306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             16     94.12%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1007            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      88.588235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.550625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    245.627273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             14     82.35%     82.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2     11.76%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      5.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  64192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   96384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   66212                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1599935750                       # Total gap between requests
system.mem_ctrls.avgGap                     631886.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        63616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39700820.963750906289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 359464.173716054531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19850410.481875453144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40299927.919944331050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          473                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59273440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       377555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  50959592500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    231718500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57771.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41950.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 107736982.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    226287.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1484208625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86730000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     31455875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     520674583.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    887155614.311075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5733875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545068750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       545048750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1562023750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7397                       # number of overall hits
system.cpu.icache.overall_hits::total            7397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          191                       # number of overall misses
system.cpu.icache.overall_misses::total           191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8270000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8270000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8270000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8270000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7588                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7588                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7588                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7588                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43298.429319                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43298.429319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43298.429319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43298.429319                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7964875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7964875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7964875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7964875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025171                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41700.916230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41700.916230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41700.916230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41700.916230                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8270000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8270000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43298.429319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43298.429319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7964875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7964875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41700.916230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41700.916230                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           200.923872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              204666                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               295                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            693.783051                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   200.923872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.392429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.392429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.451172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15367                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15367                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1194                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1194                       # number of overall hits
system.cpu.dcache.overall_hits::total            1194                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           28                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           28                       # number of overall misses
system.cpu.dcache.overall_misses::total            28                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1650000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1650000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1650000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1650000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1222                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1222                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1222                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1222                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022913                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022913                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022913                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58928.571429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58928.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58928.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58928.571429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           39                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           39                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1248500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1248500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1248500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1248500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        87250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        87250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        56750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        56750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        56750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        56750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2237.179487                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2237.179487                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       595625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       595625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45817.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45817.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       575750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       575750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        87250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        87250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44288.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44288.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21812.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21812.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1054375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1054375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70291.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70291.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           35                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           35                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       672750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       672750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        74750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        74750                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         2050                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         2050                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     21011625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     21011625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10249.573171                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10249.573171                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         1028                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         1028                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         1022                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         1022                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     20934215                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     20934215                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20483.576321                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 20483.576321                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           306.746492                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               534                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.147940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   306.746492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.599114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.599114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.119141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21310                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21310                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2107072500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
