// (c) 1992-2024 Intel Corporation.                            
// Intel, the Intel logo, Intel, MegaCore, NIOS II, Quartus and TalkBack words    
// and logos are trademarks of Intel Corporation or its subsidiaries in the U.S.  
// and/or other countries. Other marks and brands may be claimed as the property  
// of others. See Trademarks on intel.com for full list of Intel trademarks or    
// the Trademarks & Brands Names Database (if Intel) or See www.Intel.com/legal (if Altera) 
// Your use of Intel Corporation's design tools, logic functions and other        
// software and tools, and its AMPP partner logic functions, and any output       
// files any of the foregoing (including device programming or simulation         
// files), and any associated documentation or information are expressly subject  
// to the terms and conditions of the Altera Program License Subscription         
// Agreement, Intel MegaCore Function License Agreement, or other applicable      
// license agreement, including, without limitation, that your use is for the     
// sole purpose of programming logic devices manufactured by Intel and sold by    
// Intel or its authorized distributors.  Please refer to the applicable          
// agreement for further details.                                                 
// Generated by Intel(R) HLS Compiler, Version 24.1.0 Build 115.1

/////////////////////////////////////////////////////////////////
// MODULE myproject_internal
/////////////////////////////////////////////////////////////////
module myproject_internal
(
   input logic clock,
   input logic resetn,
   input logic [3135:0] inputs,
   input logic start,
   output logic busy,
   output logic done,
   input logic stall,
   output logic [159:0] returndata
);
   genvar __i;
   genvar __j;
   genvar __k;
   logic local_avm_aspace64_enable [1][32];
   logic local_avm_aspace64_read [1][32];
   logic local_avm_aspace64_write [1][32];
   logic [31:0] local_avm_aspace64_address [1][32];
   logic [15:0] local_avm_aspace64_writedata [1][32];
   logic [1:0] local_avm_aspace64_byteenable [1][32];
   logic local_avm_aspace64_waitrequest [1][32];
   logic [15:0] local_avm_aspace64_readdata [1][32];
   logic local_avm_aspace64_readdatavalid [1][32];
   logic local_avm_aspace64_burstcount [1][32];
   logic local_avm_aspace64_writeack [1][32];
   logic local_avm_aspace66_enable [1][2];
   logic local_avm_aspace66_read [1][2];
   logic local_avm_aspace66_write [1][2];
   logic [31:0] local_avm_aspace66_address [1][2];
   logic [4095:0] local_avm_aspace66_writedata [1][2];
   logic [511:0] local_avm_aspace66_byteenable [1][2];
   logic local_avm_aspace66_waitrequest [1][2];
   logic [4095:0] local_avm_aspace66_readdata [1][2];
   logic local_avm_aspace66_readdatavalid [1][2];
   logic local_avm_aspace66_burstcount [1][2];
   logic local_avm_aspace66_writeack [1][2];

   // INST myproject_internal of myproject_function_wrapper
   myproject_function_wrapper myproject_internal
   (
      .clock(clock),
      .resetn(resetn),
      .inputs(inputs),
      .start(start),
      .busy(busy),
      .done(done),
      .stall(stall),
      .returndata(returndata),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_enable(local_avm_aspace64_enable[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_read(local_avm_aspace64_read[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_write(local_avm_aspace64_write[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_address(local_avm_aspace64_address[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_writedata(local_avm_aspace64_writedata[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_byteenable(local_avm_aspace64_byteenable[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_waitrequest(local_avm_aspace64_waitrequest[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_readdata(local_avm_aspace64_readdata[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_burstcount(local_avm_aspace64_burstcount[0][0]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_writeack(local_avm_aspace64_writeack[0][0]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_enable(local_avm_aspace64_enable[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_read(local_avm_aspace64_read[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_write(local_avm_aspace64_write[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_address(local_avm_aspace64_address[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_writedata(local_avm_aspace64_writedata[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_byteenable(local_avm_aspace64_byteenable[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_waitrequest(local_avm_aspace64_waitrequest[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_readdata(local_avm_aspace64_readdata[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_burstcount(local_avm_aspace64_burstcount[0][1]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_writeack(local_avm_aspace64_writeack[0][1]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_enable(local_avm_aspace64_enable[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_read(local_avm_aspace64_read[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_write(local_avm_aspace64_write[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_address(local_avm_aspace64_address[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_writedata(local_avm_aspace64_writedata[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_byteenable(local_avm_aspace64_byteenable[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_waitrequest(local_avm_aspace64_waitrequest[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_readdata(local_avm_aspace64_readdata[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_burstcount(local_avm_aspace64_burstcount[0][2]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_writeack(local_avm_aspace64_writeack[0][2]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_enable(local_avm_aspace64_enable[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_read(local_avm_aspace64_read[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_write(local_avm_aspace64_write[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_address(local_avm_aspace64_address[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_writedata(local_avm_aspace64_writedata[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_byteenable(local_avm_aspace64_byteenable[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_waitrequest(local_avm_aspace64_waitrequest[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_readdata(local_avm_aspace64_readdata[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_burstcount(local_avm_aspace64_burstcount[0][3]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_writeack(local_avm_aspace64_writeack[0][3]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_enable(local_avm_aspace64_enable[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_read(local_avm_aspace64_read[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_write(local_avm_aspace64_write[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_address(local_avm_aspace64_address[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_writedata(local_avm_aspace64_writedata[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_byteenable(local_avm_aspace64_byteenable[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_waitrequest(local_avm_aspace64_waitrequest[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_readdata(local_avm_aspace64_readdata[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_burstcount(local_avm_aspace64_burstcount[0][4]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_writeack(local_avm_aspace64_writeack[0][4]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_enable(local_avm_aspace64_enable[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_read(local_avm_aspace64_read[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_write(local_avm_aspace64_write[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_address(local_avm_aspace64_address[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_writedata(local_avm_aspace64_writedata[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_byteenable(local_avm_aspace64_byteenable[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_waitrequest(local_avm_aspace64_waitrequest[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_readdata(local_avm_aspace64_readdata[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_burstcount(local_avm_aspace64_burstcount[0][5]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_writeack(local_avm_aspace64_writeack[0][5]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_enable(local_avm_aspace64_enable[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_read(local_avm_aspace64_read[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_write(local_avm_aspace64_write[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_address(local_avm_aspace64_address[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_writedata(local_avm_aspace64_writedata[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_byteenable(local_avm_aspace64_byteenable[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_waitrequest(local_avm_aspace64_waitrequest[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_readdata(local_avm_aspace64_readdata[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_burstcount(local_avm_aspace64_burstcount[0][6]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_writeack(local_avm_aspace64_writeack[0][6]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_enable(local_avm_aspace64_enable[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_read(local_avm_aspace64_read[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_write(local_avm_aspace64_write[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_address(local_avm_aspace64_address[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_writedata(local_avm_aspace64_writedata[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_byteenable(local_avm_aspace64_byteenable[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_waitrequest(local_avm_aspace64_waitrequest[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_readdata(local_avm_aspace64_readdata[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_burstcount(local_avm_aspace64_burstcount[0][7]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_writeack(local_avm_aspace64_writeack[0][7]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_enable(local_avm_aspace64_enable[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_read(local_avm_aspace64_read[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_write(local_avm_aspace64_write[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_address(local_avm_aspace64_address[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_writedata(local_avm_aspace64_writedata[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_byteenable(local_avm_aspace64_byteenable[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_waitrequest(local_avm_aspace64_waitrequest[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_readdata(local_avm_aspace64_readdata[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_burstcount(local_avm_aspace64_burstcount[0][8]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_writeack(local_avm_aspace64_writeack[0][8]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_enable(local_avm_aspace64_enable[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_read(local_avm_aspace64_read[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_write(local_avm_aspace64_write[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_address(local_avm_aspace64_address[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_writedata(local_avm_aspace64_writedata[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_byteenable(local_avm_aspace64_byteenable[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_waitrequest(local_avm_aspace64_waitrequest[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_readdata(local_avm_aspace64_readdata[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_burstcount(local_avm_aspace64_burstcount[0][9]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_writeack(local_avm_aspace64_writeack[0][9]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_enable(local_avm_aspace64_enable[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_read(local_avm_aspace64_read[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_write(local_avm_aspace64_write[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_address(local_avm_aspace64_address[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_writedata(local_avm_aspace64_writedata[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_byteenable(local_avm_aspace64_byteenable[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_waitrequest(local_avm_aspace64_waitrequest[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_readdata(local_avm_aspace64_readdata[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_burstcount(local_avm_aspace64_burstcount[0][10]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_writeack(local_avm_aspace64_writeack[0][10]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_enable(local_avm_aspace64_enable[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_read(local_avm_aspace64_read[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_write(local_avm_aspace64_write[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_address(local_avm_aspace64_address[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_writedata(local_avm_aspace64_writedata[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_byteenable(local_avm_aspace64_byteenable[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_waitrequest(local_avm_aspace64_waitrequest[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_readdata(local_avm_aspace64_readdata[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_burstcount(local_avm_aspace64_burstcount[0][11]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_writeack(local_avm_aspace64_writeack[0][11]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_enable(local_avm_aspace64_enable[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_read(local_avm_aspace64_read[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_write(local_avm_aspace64_write[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_address(local_avm_aspace64_address[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_writedata(local_avm_aspace64_writedata[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_byteenable(local_avm_aspace64_byteenable[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_waitrequest(local_avm_aspace64_waitrequest[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_readdata(local_avm_aspace64_readdata[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_burstcount(local_avm_aspace64_burstcount[0][12]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_writeack(local_avm_aspace64_writeack[0][12]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_enable(local_avm_aspace64_enable[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_read(local_avm_aspace64_read[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_write(local_avm_aspace64_write[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_address(local_avm_aspace64_address[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_writedata(local_avm_aspace64_writedata[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_byteenable(local_avm_aspace64_byteenable[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_waitrequest(local_avm_aspace64_waitrequest[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_readdata(local_avm_aspace64_readdata[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_burstcount(local_avm_aspace64_burstcount[0][13]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_writeack(local_avm_aspace64_writeack[0][13]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_enable(local_avm_aspace64_enable[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_read(local_avm_aspace64_read[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_write(local_avm_aspace64_write[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_address(local_avm_aspace64_address[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_writedata(local_avm_aspace64_writedata[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_byteenable(local_avm_aspace64_byteenable[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_waitrequest(local_avm_aspace64_waitrequest[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_readdata(local_avm_aspace64_readdata[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_burstcount(local_avm_aspace64_burstcount[0][14]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_writeack(local_avm_aspace64_writeack[0][14]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_enable(local_avm_aspace64_enable[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_read(local_avm_aspace64_read[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_write(local_avm_aspace64_write[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_address(local_avm_aspace64_address[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_writedata(local_avm_aspace64_writedata[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_byteenable(local_avm_aspace64_byteenable[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_waitrequest(local_avm_aspace64_waitrequest[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_readdata(local_avm_aspace64_readdata[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_burstcount(local_avm_aspace64_burstcount[0][15]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_writeack(local_avm_aspace64_writeack[0][15]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_enable(local_avm_aspace64_enable[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_read(local_avm_aspace64_read[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_write(local_avm_aspace64_write[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_address(local_avm_aspace64_address[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_writedata(local_avm_aspace64_writedata[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_byteenable(local_avm_aspace64_byteenable[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_waitrequest(local_avm_aspace64_waitrequest[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_readdata(local_avm_aspace64_readdata[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_burstcount(local_avm_aspace64_burstcount[0][16]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_writeack(local_avm_aspace64_writeack[0][16]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_enable(local_avm_aspace64_enable[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_read(local_avm_aspace64_read[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_write(local_avm_aspace64_write[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_address(local_avm_aspace64_address[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_writedata(local_avm_aspace64_writedata[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_byteenable(local_avm_aspace64_byteenable[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_waitrequest(local_avm_aspace64_waitrequest[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_readdata(local_avm_aspace64_readdata[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_burstcount(local_avm_aspace64_burstcount[0][17]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_writeack(local_avm_aspace64_writeack[0][17]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_enable(local_avm_aspace64_enable[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_read(local_avm_aspace64_read[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_write(local_avm_aspace64_write[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_address(local_avm_aspace64_address[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_writedata(local_avm_aspace64_writedata[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_byteenable(local_avm_aspace64_byteenable[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_waitrequest(local_avm_aspace64_waitrequest[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_readdata(local_avm_aspace64_readdata[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_burstcount(local_avm_aspace64_burstcount[0][18]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_writeack(local_avm_aspace64_writeack[0][18]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_enable(local_avm_aspace64_enable[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_read(local_avm_aspace64_read[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_write(local_avm_aspace64_write[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_address(local_avm_aspace64_address[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_writedata(local_avm_aspace64_writedata[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_byteenable(local_avm_aspace64_byteenable[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_waitrequest(local_avm_aspace64_waitrequest[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_readdata(local_avm_aspace64_readdata[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_burstcount(local_avm_aspace64_burstcount[0][19]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_writeack(local_avm_aspace64_writeack[0][19]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_enable(local_avm_aspace64_enable[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_read(local_avm_aspace64_read[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_write(local_avm_aspace64_write[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_address(local_avm_aspace64_address[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_writedata(local_avm_aspace64_writedata[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_byteenable(local_avm_aspace64_byteenable[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_waitrequest(local_avm_aspace64_waitrequest[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_readdata(local_avm_aspace64_readdata[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_burstcount(local_avm_aspace64_burstcount[0][20]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_writeack(local_avm_aspace64_writeack[0][20]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_enable(local_avm_aspace64_enable[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_read(local_avm_aspace64_read[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_write(local_avm_aspace64_write[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_address(local_avm_aspace64_address[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_writedata(local_avm_aspace64_writedata[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_byteenable(local_avm_aspace64_byteenable[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_waitrequest(local_avm_aspace64_waitrequest[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_readdata(local_avm_aspace64_readdata[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_burstcount(local_avm_aspace64_burstcount[0][21]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_writeack(local_avm_aspace64_writeack[0][21]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_enable(local_avm_aspace64_enable[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_read(local_avm_aspace64_read[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_write(local_avm_aspace64_write[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_address(local_avm_aspace64_address[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_writedata(local_avm_aspace64_writedata[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_byteenable(local_avm_aspace64_byteenable[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_waitrequest(local_avm_aspace64_waitrequest[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_readdata(local_avm_aspace64_readdata[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_burstcount(local_avm_aspace64_burstcount[0][22]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_writeack(local_avm_aspace64_writeack[0][22]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_enable(local_avm_aspace64_enable[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_read(local_avm_aspace64_read[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_write(local_avm_aspace64_write[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_address(local_avm_aspace64_address[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_writedata(local_avm_aspace64_writedata[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_byteenable(local_avm_aspace64_byteenable[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_waitrequest(local_avm_aspace64_waitrequest[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_readdata(local_avm_aspace64_readdata[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_burstcount(local_avm_aspace64_burstcount[0][23]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_writeack(local_avm_aspace64_writeack[0][23]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_enable(local_avm_aspace64_enable[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_read(local_avm_aspace64_read[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_write(local_avm_aspace64_write[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_address(local_avm_aspace64_address[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_writedata(local_avm_aspace64_writedata[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_byteenable(local_avm_aspace64_byteenable[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_waitrequest(local_avm_aspace64_waitrequest[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_readdata(local_avm_aspace64_readdata[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_burstcount(local_avm_aspace64_burstcount[0][24]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_writeack(local_avm_aspace64_writeack[0][24]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_enable(local_avm_aspace64_enable[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_read(local_avm_aspace64_read[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_write(local_avm_aspace64_write[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_address(local_avm_aspace64_address[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_writedata(local_avm_aspace64_writedata[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_byteenable(local_avm_aspace64_byteenable[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_waitrequest(local_avm_aspace64_waitrequest[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_readdata(local_avm_aspace64_readdata[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_burstcount(local_avm_aspace64_burstcount[0][25]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_writeack(local_avm_aspace64_writeack[0][25]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_enable(local_avm_aspace64_enable[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_read(local_avm_aspace64_read[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_write(local_avm_aspace64_write[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_address(local_avm_aspace64_address[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_writedata(local_avm_aspace64_writedata[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_byteenable(local_avm_aspace64_byteenable[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_waitrequest(local_avm_aspace64_waitrequest[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_readdata(local_avm_aspace64_readdata[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_burstcount(local_avm_aspace64_burstcount[0][26]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_writeack(local_avm_aspace64_writeack[0][26]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_enable(local_avm_aspace64_enable[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_read(local_avm_aspace64_read[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_write(local_avm_aspace64_write[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_address(local_avm_aspace64_address[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_writedata(local_avm_aspace64_writedata[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_byteenable(local_avm_aspace64_byteenable[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_waitrequest(local_avm_aspace64_waitrequest[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_readdata(local_avm_aspace64_readdata[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_burstcount(local_avm_aspace64_burstcount[0][27]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_writeack(local_avm_aspace64_writeack[0][27]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_enable(local_avm_aspace64_enable[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_read(local_avm_aspace64_read[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_write(local_avm_aspace64_write[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_address(local_avm_aspace64_address[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_writedata(local_avm_aspace64_writedata[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_byteenable(local_avm_aspace64_byteenable[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_waitrequest(local_avm_aspace64_waitrequest[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_readdata(local_avm_aspace64_readdata[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_burstcount(local_avm_aspace64_burstcount[0][28]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_writeack(local_avm_aspace64_writeack[0][28]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_enable(local_avm_aspace64_enable[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_read(local_avm_aspace64_read[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_write(local_avm_aspace64_write[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_address(local_avm_aspace64_address[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_writedata(local_avm_aspace64_writedata[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_byteenable(local_avm_aspace64_byteenable[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_waitrequest(local_avm_aspace64_waitrequest[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_readdata(local_avm_aspace64_readdata[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_burstcount(local_avm_aspace64_burstcount[0][29]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_writeack(local_avm_aspace64_writeack[0][29]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_enable(local_avm_aspace64_enable[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_read(local_avm_aspace64_read[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_write(local_avm_aspace64_write[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_address(local_avm_aspace64_address[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_writedata(local_avm_aspace64_writedata[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_byteenable(local_avm_aspace64_byteenable[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_waitrequest(local_avm_aspace64_waitrequest[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_readdata(local_avm_aspace64_readdata[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_burstcount(local_avm_aspace64_burstcount[0][30]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_writeack(local_avm_aspace64_writeack[0][30]),
      // AVM avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_enable(local_avm_aspace64_enable[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_read(local_avm_aspace64_read[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_write(local_avm_aspace64_write[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_address(local_avm_aspace64_address[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_writedata(local_avm_aspace64_writedata[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_byteenable(local_avm_aspace64_byteenable[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_waitrequest(local_avm_aspace64_waitrequest[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_readdata(local_avm_aspace64_readdata[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_readdatavalid(local_avm_aspace64_readdatavalid[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_burstcount(local_avm_aspace64_burstcount[0][31]),
      .avm_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_writeack(local_avm_aspace64_writeack[0][31]),
      // AVM avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_enable(local_avm_aspace66_enable[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_read(local_avm_aspace66_read[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_write(local_avm_aspace66_write[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_address(local_avm_aspace66_address[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_writedata(local_avm_aspace66_writedata[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_byteenable(local_avm_aspace66_byteenable[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_waitrequest(local_avm_aspace66_waitrequest[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_readdata(local_avm_aspace66_readdata[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_readdatavalid(local_avm_aspace66_readdatavalid[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_burstcount(local_avm_aspace66_burstcount[0][0]),
      .avm_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_writeack(local_avm_aspace66_writeack[0][0]),
      // AVM avm_memdep_41_myproject
      .avm_memdep_41_myproject_enable(local_avm_aspace66_enable[0][1]),
      .avm_memdep_41_myproject_read(local_avm_aspace66_read[0][1]),
      .avm_memdep_41_myproject_write(local_avm_aspace66_write[0][1]),
      .avm_memdep_41_myproject_address(local_avm_aspace66_address[0][1]),
      .avm_memdep_41_myproject_writedata(local_avm_aspace66_writedata[0][1]),
      .avm_memdep_41_myproject_byteenable(local_avm_aspace66_byteenable[0][1]),
      .avm_memdep_41_myproject_waitrequest(local_avm_aspace66_waitrequest[0][1]),
      .avm_memdep_41_myproject_readdata(local_avm_aspace66_readdata[0][1]),
      .avm_memdep_41_myproject_readdatavalid(local_avm_aspace66_readdatavalid[0][1]),
      .avm_memdep_41_myproject_burstcount(local_avm_aspace66_burstcount[0][1]),
      .avm_memdep_41_myproject_writeack(local_avm_aspace66_writeack[0][1])
   );

   generate
   begin:local_mem_system_aspace64
      logic local_icm_arb_request [1][32];
      logic local_icm_arb_enable [1][32];
      logic local_icm_arb_read [1][32];
      logic local_icm_arb_write [1][32];
      logic local_icm_arb_burstcount [1][32];
      logic [8:0] local_icm_arb_address [1][32];
      logic [15:0] local_icm_arb_writedata [1][32];
      logic [1:0] local_icm_arb_byteenable [1][32];
      logic local_icm_arb_stall [1][32];
      logic local_icm_wrp_ack [1][32];
      logic local_icm_rrp_datavalid [1][32];
      logic [15:0] local_icm_rrp_data [1][32];

      parameter reg[2048:1] mif_file_names[0:15] = '{"aspace_64_bank_0.mif", "aspace_64_bank_1.mif", "aspace_64_bank_2.mif", "aspace_64_bank_3.mif", "aspace_64_bank_4.mif", "aspace_64_bank_5.mif", "aspace_64_bank_6.mif", "aspace_64_bank_7.mif", "aspace_64_bank_8.mif", "aspace_64_bank_9.mif", "aspace_64_bank_10.mif", "aspace_64_bank_11.mif", "aspace_64_bank_12.mif", "aspace_64_bank_13.mif", "aspace_64_bank_14.mif", "aspace_64_bank_15.mif"};
      for( __i = 0; __i < 1; __i = __i + 1 )
      begin:local_mem_group
         for( __j = 0; __j < 32; __j = __j + 1 )
         begin:host
            // INST avm_to_ic of acl_avm_to_ic
            acl_avm_to_ic
            #(
               .DATA_W(16),
               .WRITEDATA_W(16),
               .BURSTCOUNT_W(1),
               .ADDRESS_W(32),
               .BYTEENA_W(2)
            )
            avm_to_ic
            (
               // AVM avm
               .avm_enable(local_avm_aspace64_enable[__i][__j]),
               .avm_read(local_avm_aspace64_read[__i][__j]),
               .avm_write(local_avm_aspace64_write[__i][__j]),
               .avm_address(local_avm_aspace64_address[__i][__j]),
               .avm_writedata(local_avm_aspace64_writedata[__i][__j]),
               .avm_byteenable(local_avm_aspace64_byteenable[__i][__j]),
               .avm_waitrequest(local_avm_aspace64_waitrequest[__i][__j]),
               .avm_readdata(local_avm_aspace64_readdata[__i][__j]),
               .avm_readdatavalid(local_avm_aspace64_readdatavalid[__i][__j]),
               .avm_burstcount(local_avm_aspace64_burstcount[__i][__j]),
               .avm_writeack(local_avm_aspace64_writeack[__i][__j]),
               // ICM ic
               .ic_arb_request(local_icm_arb_request[__i][__j]),
               .ic_arb_enable(local_icm_arb_enable[__i][__j]),
               .ic_arb_read(local_icm_arb_read[__i][__j]),
               .ic_arb_write(local_icm_arb_write[__i][__j]),
               .ic_arb_burstcount(local_icm_arb_burstcount[__i][__j]),
               .ic_arb_address(local_icm_arb_address[__i][__j]),
               .ic_arb_writedata(local_icm_arb_writedata[__i][__j]),
               .ic_arb_byteenable(local_icm_arb_byteenable[__i][__j]),
               .ic_arb_stall(local_icm_arb_stall[__i][__j]),
               .ic_wrp_ack(local_icm_wrp_ack[__i][__j]),
               .ic_rrp_datavalid(local_icm_rrp_datavalid[__i][__j]),
               .ic_rrp_data(local_icm_rrp_data[__i][__j])
            );

         end

         for( __j = 0; __j < 16; __j = __j + 1 )
         begin:bank
            logic port_enable [1:2];
            logic port_read [1:2];
            logic port_write [1:2];
            logic [8:0] port_address [1:2];
            logic [15:0] port_writedata [1:2];
            logic [1:0] port_byteenable [1:2];
            logic port_waitrequest [1:2];
            logic [15:0] port_readdata [1:2];
            logic port_readdatavalid [1:2];

            // INST mem0 of acl_mem1x
            acl_mem1x
            #(
               .INTENDED_DEVICE_FAMILY("Cyclone V"),
               .DEPTH_WORDS(512),
               .WIDTH(16),
               .MEM_LATENCY(3),
               .ASYNC_RESET(1),
               .SYNCHRONIZE_RESET(0),
               .ENABLED(0),
               .RDW_MODE("DONT_CARE"),
               .RAM_OPERATION_MODE("BIDIR_DUAL_PORT"),
               .MINIMIZE_MEMORY_USAGE(0),
               .USE_BYTEENA(0),
               .RAM_BLOCK_TYPE("M10K"),
               .MIF_FILE(mif_file_names[__j])
            )
            mem0
            (
               .clk(clock),
               .resetn(resetn),
               // AVS avs_port1
               .avs_port1_enable(port_enable[1]),
               .avs_port1_read(port_read[1]),
               .avs_port1_write(port_write[1]),
               .avs_port1_address(port_address[1]),
               .avs_port1_writedata(port_writedata[1]),
               .avs_port1_byteenable(port_byteenable[1]),
               .avs_port1_waitrequest(port_waitrequest[1]),
               .avs_port1_readdata(port_readdata[1]),
               .avs_port1_readdatavalid(port_readdatavalid[1]),
               // AVS avs_port2
               .avs_port2_enable(port_enable[2]),
               .avs_port2_read(port_read[2]),
               .avs_port2_write(port_write[2]),
               .avs_port2_address(port_address[2]),
               .avs_port2_writedata(port_writedata[2]),
               .avs_port2_byteenable(port_byteenable[2]),
               .avs_port2_waitrequest(port_waitrequest[2]),
               .avs_port2_readdata(port_readdata[2]),
               .avs_port2_readdatavalid(port_readdatavalid[2])
            );

         end

         for( __j = 0; __j < 32; __j = __j + 1 )
         begin:router
            logic b_arb_request [1];
            logic b_arb_enable [1];
            logic b_arb_read [1];
            logic b_arb_write [1];
            logic b_arb_burstcount [1];
            logic [8:0] b_arb_address [1];
            logic [15:0] b_arb_writedata [1];
            logic [1:0] b_arb_byteenable [1];
            logic b_arb_stall [1];
            logic b_wrp_ack [1];
            logic b_rrp_datavalid [1];
            logic [15:0] b_rrp_data [1];
            logic bank_select;

            // INST router of acl_ic_local_mem_router
            acl_ic_local_mem_router
            #(
               .DATA_W(16),
               .BURSTCOUNT_W(1),
               .ADDRESS_W(9),
               .BYTEENA_W(2),
               .NUM_BANKS(1)
            )
            router
            (
               .clock(clock),
               .resetn(resetn),
               .bank_select(bank_select),
               // ICM m
               .m_arb_request(local_icm_arb_request[__i][__j]),
               .m_arb_enable(local_icm_arb_enable[__i][__j]),
               .m_arb_read(local_icm_arb_read[__i][__j]),
               .m_arb_write(local_icm_arb_write[__i][__j]),
               .m_arb_burstcount(local_icm_arb_burstcount[__i][__j]),
               .m_arb_address(local_icm_arb_address[__i][__j]),
               .m_arb_writedata(local_icm_arb_writedata[__i][__j]),
               .m_arb_byteenable(local_icm_arb_byteenable[__i][__j]),
               .m_arb_stall(local_icm_arb_stall[__i][__j]),
               .m_wrp_ack(local_icm_wrp_ack[__i][__j]),
               .m_rrp_datavalid(local_icm_rrp_datavalid[__i][__j]),
               .m_rrp_data(local_icm_rrp_data[__i][__j]),
               // ICM b
               .b_arb_request(b_arb_request),
               .b_arb_enable(b_arb_enable),
               .b_arb_read(b_arb_read),
               .b_arb_write(b_arb_write),
               .b_arb_burstcount(b_arb_burstcount),
               .b_arb_address(b_arb_address),
               .b_arb_writedata(b_arb_writedata),
               .b_arb_byteenable(b_arb_byteenable),
               .b_arb_stall(b_arb_stall),
               .b_wrp_ack(b_wrp_ack),
               .b_rrp_datavalid(b_rrp_datavalid),
               .b_rrp_data(b_rrp_data)
            );

            assign bank_select = 1'b1;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank0
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[0].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[0].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[0].b_arb_read[0];
            assign icm_in_arb_write[0] = router[0].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[0].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[0].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[0].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[0].b_arb_byteenable[0];
            assign router[0].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[0].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[0].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[0].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[0].port_enable[1] = icm_out_arb_enable;
            assign bank[0].port_read[1] = icm_out_arb_read;
            assign bank[0].port_write[1] = icm_out_arb_write;
            assign bank[0].port_address[1] = icm_out_arb_address;
            assign bank[0].port_writedata[1] = icm_out_arb_writedata;
            assign bank[0].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[0].port_waitrequest[1];
            assign icm_out_rrp_data = bank[0].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[0].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank1
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[13].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[13].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[13].b_arb_read[0];
            assign icm_in_arb_write[0] = router[13].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[13].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[13].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[13].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[13].b_arb_byteenable[0];
            assign router[13].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[13].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[13].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[13].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[1].port_enable[1] = icm_out_arb_enable;
            assign bank[1].port_read[1] = icm_out_arb_read;
            assign bank[1].port_write[1] = icm_out_arb_write;
            assign bank[1].port_address[1] = icm_out_arb_address;
            assign bank[1].port_writedata[1] = icm_out_arb_writedata;
            assign bank[1].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[1].port_waitrequest[1];
            assign icm_out_rrp_data = bank[1].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[1].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank2
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[26].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[26].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[26].b_arb_read[0];
            assign icm_in_arb_write[0] = router[26].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[26].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[26].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[26].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[26].b_arb_byteenable[0];
            assign router[26].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[26].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[26].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[26].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[2].port_enable[1] = icm_out_arb_enable;
            assign bank[2].port_read[1] = icm_out_arb_read;
            assign bank[2].port_write[1] = icm_out_arb_write;
            assign bank[2].port_address[1] = icm_out_arb_address;
            assign bank[2].port_writedata[1] = icm_out_arb_writedata;
            assign bank[2].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[2].port_waitrequest[1];
            assign icm_out_rrp_data = bank[2].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[2].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank3
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[28].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[28].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[28].b_arb_read[0];
            assign icm_in_arb_write[0] = router[28].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[28].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[28].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[28].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[28].b_arb_byteenable[0];
            assign router[28].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[28].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[28].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[28].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[3].port_enable[1] = icm_out_arb_enable;
            assign bank[3].port_read[1] = icm_out_arb_read;
            assign bank[3].port_write[1] = icm_out_arb_write;
            assign bank[3].port_address[1] = icm_out_arb_address;
            assign bank[3].port_writedata[1] = icm_out_arb_writedata;
            assign bank[3].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[3].port_waitrequest[1];
            assign icm_out_rrp_data = bank[3].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[3].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank4
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[30].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[30].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[30].b_arb_read[0];
            assign icm_in_arb_write[0] = router[30].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[30].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[30].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[30].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[30].b_arb_byteenable[0];
            assign router[30].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[30].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[30].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[30].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[4].port_enable[1] = icm_out_arb_enable;
            assign bank[4].port_read[1] = icm_out_arb_read;
            assign bank[4].port_write[1] = icm_out_arb_write;
            assign bank[4].port_address[1] = icm_out_arb_address;
            assign bank[4].port_writedata[1] = icm_out_arb_writedata;
            assign bank[4].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[4].port_waitrequest[1];
            assign icm_out_rrp_data = bank[4].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[4].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank5
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[1].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[1].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[1].b_arb_read[0];
            assign icm_in_arb_write[0] = router[1].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[1].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[1].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[1].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[1].b_arb_byteenable[0];
            assign router[1].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[1].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[1].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[1].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[5].port_enable[1] = icm_out_arb_enable;
            assign bank[5].port_read[1] = icm_out_arb_read;
            assign bank[5].port_write[1] = icm_out_arb_write;
            assign bank[5].port_address[1] = icm_out_arb_address;
            assign bank[5].port_writedata[1] = icm_out_arb_writedata;
            assign bank[5].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[5].port_waitrequest[1];
            assign icm_out_rrp_data = bank[5].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[5].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank6
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[4].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[4].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[4].b_arb_read[0];
            assign icm_in_arb_write[0] = router[4].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[4].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[4].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[4].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[4].b_arb_byteenable[0];
            assign router[4].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[4].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[4].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[4].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[6].port_enable[1] = icm_out_arb_enable;
            assign bank[6].port_read[1] = icm_out_arb_read;
            assign bank[6].port_write[1] = icm_out_arb_write;
            assign bank[6].port_address[1] = icm_out_arb_address;
            assign bank[6].port_writedata[1] = icm_out_arb_writedata;
            assign bank[6].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[6].port_waitrequest[1];
            assign icm_out_rrp_data = bank[6].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[6].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank7
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[6].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[6].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[6].b_arb_read[0];
            assign icm_in_arb_write[0] = router[6].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[6].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[6].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[6].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[6].b_arb_byteenable[0];
            assign router[6].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[6].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[6].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[6].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[7].port_enable[1] = icm_out_arb_enable;
            assign bank[7].port_read[1] = icm_out_arb_read;
            assign bank[7].port_write[1] = icm_out_arb_write;
            assign bank[7].port_address[1] = icm_out_arb_address;
            assign bank[7].port_writedata[1] = icm_out_arb_writedata;
            assign bank[7].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[7].port_waitrequest[1];
            assign icm_out_rrp_data = bank[7].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[7].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank8
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[8].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[8].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[8].b_arb_read[0];
            assign icm_in_arb_write[0] = router[8].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[8].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[8].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[8].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[8].b_arb_byteenable[0];
            assign router[8].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[8].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[8].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[8].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[8].port_enable[1] = icm_out_arb_enable;
            assign bank[8].port_read[1] = icm_out_arb_read;
            assign bank[8].port_write[1] = icm_out_arb_write;
            assign bank[8].port_address[1] = icm_out_arb_address;
            assign bank[8].port_writedata[1] = icm_out_arb_writedata;
            assign bank[8].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[8].port_waitrequest[1];
            assign icm_out_rrp_data = bank[8].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[8].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank9
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[10].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[10].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[10].b_arb_read[0];
            assign icm_in_arb_write[0] = router[10].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[10].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[10].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[10].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[10].b_arb_byteenable[0];
            assign router[10].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[10].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[10].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[10].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[9].port_enable[1] = icm_out_arb_enable;
            assign bank[9].port_read[1] = icm_out_arb_read;
            assign bank[9].port_write[1] = icm_out_arb_write;
            assign bank[9].port_address[1] = icm_out_arb_address;
            assign bank[9].port_writedata[1] = icm_out_arb_writedata;
            assign bank[9].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[9].port_waitrequest[1];
            assign icm_out_rrp_data = bank[9].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[9].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank10
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[12].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[12].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[12].b_arb_read[0];
            assign icm_in_arb_write[0] = router[12].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[12].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[12].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[12].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[12].b_arb_byteenable[0];
            assign router[12].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[12].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[12].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[12].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[10].port_enable[1] = icm_out_arb_enable;
            assign bank[10].port_read[1] = icm_out_arb_read;
            assign bank[10].port_write[1] = icm_out_arb_write;
            assign bank[10].port_address[1] = icm_out_arb_address;
            assign bank[10].port_writedata[1] = icm_out_arb_writedata;
            assign bank[10].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[10].port_waitrequest[1];
            assign icm_out_rrp_data = bank[10].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[10].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank11
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[15].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[15].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[15].b_arb_read[0];
            assign icm_in_arb_write[0] = router[15].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[15].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[15].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[15].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[15].b_arb_byteenable[0];
            assign router[15].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[15].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[15].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[15].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[11].port_enable[1] = icm_out_arb_enable;
            assign bank[11].port_read[1] = icm_out_arb_read;
            assign bank[11].port_write[1] = icm_out_arb_write;
            assign bank[11].port_address[1] = icm_out_arb_address;
            assign bank[11].port_writedata[1] = icm_out_arb_writedata;
            assign bank[11].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[11].port_waitrequest[1];
            assign icm_out_rrp_data = bank[11].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[11].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank12
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[17].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[17].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[17].b_arb_read[0];
            assign icm_in_arb_write[0] = router[17].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[17].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[17].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[17].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[17].b_arb_byteenable[0];
            assign router[17].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[17].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[17].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[17].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[12].port_enable[1] = icm_out_arb_enable;
            assign bank[12].port_read[1] = icm_out_arb_read;
            assign bank[12].port_write[1] = icm_out_arb_write;
            assign bank[12].port_address[1] = icm_out_arb_address;
            assign bank[12].port_writedata[1] = icm_out_arb_writedata;
            assign bank[12].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[12].port_waitrequest[1];
            assign icm_out_rrp_data = bank[12].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[12].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank13
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[19].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[19].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[19].b_arb_read[0];
            assign icm_in_arb_write[0] = router[19].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[19].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[19].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[19].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[19].b_arb_byteenable[0];
            assign router[19].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[19].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[19].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[19].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[13].port_enable[1] = icm_out_arb_enable;
            assign bank[13].port_read[1] = icm_out_arb_read;
            assign bank[13].port_write[1] = icm_out_arb_write;
            assign bank[13].port_address[1] = icm_out_arb_address;
            assign bank[13].port_writedata[1] = icm_out_arb_writedata;
            assign bank[13].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[13].port_waitrequest[1];
            assign icm_out_rrp_data = bank[13].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[13].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank14
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[21].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[21].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[21].b_arb_read[0];
            assign icm_in_arb_write[0] = router[21].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[21].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[21].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[21].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[21].b_arb_byteenable[0];
            assign router[21].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[21].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[21].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[21].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[14].port_enable[1] = icm_out_arb_enable;
            assign bank[14].port_read[1] = icm_out_arb_read;
            assign bank[14].port_write[1] = icm_out_arb_write;
            assign bank[14].port_address[1] = icm_out_arb_address;
            assign bank[14].port_writedata[1] = icm_out_arb_writedata;
            assign bank[14].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[14].port_waitrequest[1];
            assign icm_out_rrp_data = bank[14].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[14].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port1bank15
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[23].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[23].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[23].b_arb_read[0];
            assign icm_in_arb_write[0] = router[23].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[23].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[23].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[23].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[23].b_arb_byteenable[0];
            assign router[23].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[23].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[23].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[23].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[15].port_enable[1] = icm_out_arb_enable;
            assign bank[15].port_read[1] = icm_out_arb_read;
            assign bank[15].port_write[1] = icm_out_arb_write;
            assign bank[15].port_address[1] = icm_out_arb_address;
            assign bank[15].port_writedata[1] = icm_out_arb_writedata;
            assign bank[15].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[15].port_waitrequest[1];
            assign icm_out_rrp_data = bank[15].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[15].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank0
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[2].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[2].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[2].b_arb_read[0];
            assign icm_in_arb_write[0] = router[2].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[2].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[2].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[2].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[2].b_arb_byteenable[0];
            assign router[2].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[2].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[2].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[2].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[0].port_enable[2] = icm_out_arb_enable;
            assign bank[0].port_read[2] = icm_out_arb_read;
            assign bank[0].port_write[2] = icm_out_arb_write;
            assign bank[0].port_address[2] = icm_out_arb_address;
            assign bank[0].port_writedata[2] = icm_out_arb_writedata;
            assign bank[0].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[0].port_waitrequest[2];
            assign icm_out_rrp_data = bank[0].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[0].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank1
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[24].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[24].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[24].b_arb_read[0];
            assign icm_in_arb_write[0] = router[24].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[24].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[24].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[24].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[24].b_arb_byteenable[0];
            assign router[24].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[24].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[24].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[24].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[1].port_enable[2] = icm_out_arb_enable;
            assign bank[1].port_read[2] = icm_out_arb_read;
            assign bank[1].port_write[2] = icm_out_arb_write;
            assign bank[1].port_address[2] = icm_out_arb_address;
            assign bank[1].port_writedata[2] = icm_out_arb_writedata;
            assign bank[1].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[1].port_waitrequest[2];
            assign icm_out_rrp_data = bank[1].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[1].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank2
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[27].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[27].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[27].b_arb_read[0];
            assign icm_in_arb_write[0] = router[27].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[27].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[27].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[27].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[27].b_arb_byteenable[0];
            assign router[27].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[27].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[27].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[27].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[2].port_enable[2] = icm_out_arb_enable;
            assign bank[2].port_read[2] = icm_out_arb_read;
            assign bank[2].port_write[2] = icm_out_arb_write;
            assign bank[2].port_address[2] = icm_out_arb_address;
            assign bank[2].port_writedata[2] = icm_out_arb_writedata;
            assign bank[2].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[2].port_waitrequest[2];
            assign icm_out_rrp_data = bank[2].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[2].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank3
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[29].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[29].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[29].b_arb_read[0];
            assign icm_in_arb_write[0] = router[29].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[29].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[29].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[29].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[29].b_arb_byteenable[0];
            assign router[29].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[29].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[29].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[29].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[3].port_enable[2] = icm_out_arb_enable;
            assign bank[3].port_read[2] = icm_out_arb_read;
            assign bank[3].port_write[2] = icm_out_arb_write;
            assign bank[3].port_address[2] = icm_out_arb_address;
            assign bank[3].port_writedata[2] = icm_out_arb_writedata;
            assign bank[3].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[3].port_waitrequest[2];
            assign icm_out_rrp_data = bank[3].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[3].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank4
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[31].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[31].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[31].b_arb_read[0];
            assign icm_in_arb_write[0] = router[31].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[31].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[31].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[31].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[31].b_arb_byteenable[0];
            assign router[31].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[31].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[31].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[31].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[4].port_enable[2] = icm_out_arb_enable;
            assign bank[4].port_read[2] = icm_out_arb_read;
            assign bank[4].port_write[2] = icm_out_arb_write;
            assign bank[4].port_address[2] = icm_out_arb_address;
            assign bank[4].port_writedata[2] = icm_out_arb_writedata;
            assign bank[4].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[4].port_waitrequest[2];
            assign icm_out_rrp_data = bank[4].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[4].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank5
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[3].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[3].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[3].b_arb_read[0];
            assign icm_in_arb_write[0] = router[3].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[3].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[3].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[3].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[3].b_arb_byteenable[0];
            assign router[3].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[3].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[3].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[3].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[5].port_enable[2] = icm_out_arb_enable;
            assign bank[5].port_read[2] = icm_out_arb_read;
            assign bank[5].port_write[2] = icm_out_arb_write;
            assign bank[5].port_address[2] = icm_out_arb_address;
            assign bank[5].port_writedata[2] = icm_out_arb_writedata;
            assign bank[5].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[5].port_waitrequest[2];
            assign icm_out_rrp_data = bank[5].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[5].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank6
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[5].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[5].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[5].b_arb_read[0];
            assign icm_in_arb_write[0] = router[5].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[5].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[5].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[5].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[5].b_arb_byteenable[0];
            assign router[5].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[5].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[5].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[5].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[6].port_enable[2] = icm_out_arb_enable;
            assign bank[6].port_read[2] = icm_out_arb_read;
            assign bank[6].port_write[2] = icm_out_arb_write;
            assign bank[6].port_address[2] = icm_out_arb_address;
            assign bank[6].port_writedata[2] = icm_out_arb_writedata;
            assign bank[6].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[6].port_waitrequest[2];
            assign icm_out_rrp_data = bank[6].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[6].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank7
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[7].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[7].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[7].b_arb_read[0];
            assign icm_in_arb_write[0] = router[7].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[7].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[7].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[7].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[7].b_arb_byteenable[0];
            assign router[7].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[7].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[7].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[7].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[7].port_enable[2] = icm_out_arb_enable;
            assign bank[7].port_read[2] = icm_out_arb_read;
            assign bank[7].port_write[2] = icm_out_arb_write;
            assign bank[7].port_address[2] = icm_out_arb_address;
            assign bank[7].port_writedata[2] = icm_out_arb_writedata;
            assign bank[7].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[7].port_waitrequest[2];
            assign icm_out_rrp_data = bank[7].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[7].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank8
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[9].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[9].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[9].b_arb_read[0];
            assign icm_in_arb_write[0] = router[9].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[9].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[9].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[9].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[9].b_arb_byteenable[0];
            assign router[9].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[9].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[9].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[9].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[8].port_enable[2] = icm_out_arb_enable;
            assign bank[8].port_read[2] = icm_out_arb_read;
            assign bank[8].port_write[2] = icm_out_arb_write;
            assign bank[8].port_address[2] = icm_out_arb_address;
            assign bank[8].port_writedata[2] = icm_out_arb_writedata;
            assign bank[8].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[8].port_waitrequest[2];
            assign icm_out_rrp_data = bank[8].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[8].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank9
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[11].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[11].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[11].b_arb_read[0];
            assign icm_in_arb_write[0] = router[11].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[11].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[11].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[11].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[11].b_arb_byteenable[0];
            assign router[11].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[11].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[11].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[11].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[9].port_enable[2] = icm_out_arb_enable;
            assign bank[9].port_read[2] = icm_out_arb_read;
            assign bank[9].port_write[2] = icm_out_arb_write;
            assign bank[9].port_address[2] = icm_out_arb_address;
            assign bank[9].port_writedata[2] = icm_out_arb_writedata;
            assign bank[9].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[9].port_waitrequest[2];
            assign icm_out_rrp_data = bank[9].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[9].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank10
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[14].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[14].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[14].b_arb_read[0];
            assign icm_in_arb_write[0] = router[14].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[14].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[14].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[14].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[14].b_arb_byteenable[0];
            assign router[14].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[14].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[14].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[14].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[10].port_enable[2] = icm_out_arb_enable;
            assign bank[10].port_read[2] = icm_out_arb_read;
            assign bank[10].port_write[2] = icm_out_arb_write;
            assign bank[10].port_address[2] = icm_out_arb_address;
            assign bank[10].port_writedata[2] = icm_out_arb_writedata;
            assign bank[10].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[10].port_waitrequest[2];
            assign icm_out_rrp_data = bank[10].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[10].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank11
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[16].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[16].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[16].b_arb_read[0];
            assign icm_in_arb_write[0] = router[16].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[16].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[16].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[16].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[16].b_arb_byteenable[0];
            assign router[16].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[16].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[16].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[16].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[11].port_enable[2] = icm_out_arb_enable;
            assign bank[11].port_read[2] = icm_out_arb_read;
            assign bank[11].port_write[2] = icm_out_arb_write;
            assign bank[11].port_address[2] = icm_out_arb_address;
            assign bank[11].port_writedata[2] = icm_out_arb_writedata;
            assign bank[11].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[11].port_waitrequest[2];
            assign icm_out_rrp_data = bank[11].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[11].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank12
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[18].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[18].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[18].b_arb_read[0];
            assign icm_in_arb_write[0] = router[18].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[18].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[18].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[18].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[18].b_arb_byteenable[0];
            assign router[18].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[18].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[18].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[18].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[12].port_enable[2] = icm_out_arb_enable;
            assign bank[12].port_read[2] = icm_out_arb_read;
            assign bank[12].port_write[2] = icm_out_arb_write;
            assign bank[12].port_address[2] = icm_out_arb_address;
            assign bank[12].port_writedata[2] = icm_out_arb_writedata;
            assign bank[12].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[12].port_waitrequest[2];
            assign icm_out_rrp_data = bank[12].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[12].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank13
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[20].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[20].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[20].b_arb_read[0];
            assign icm_in_arb_write[0] = router[20].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[20].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[20].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[20].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[20].b_arb_byteenable[0];
            assign router[20].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[20].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[20].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[20].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[13].port_enable[2] = icm_out_arb_enable;
            assign bank[13].port_read[2] = icm_out_arb_read;
            assign bank[13].port_write[2] = icm_out_arb_write;
            assign bank[13].port_address[2] = icm_out_arb_address;
            assign bank[13].port_writedata[2] = icm_out_arb_writedata;
            assign bank[13].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[13].port_waitrequest[2];
            assign icm_out_rrp_data = bank[13].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[13].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank14
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[22].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[22].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[22].b_arb_read[0];
            assign icm_in_arb_write[0] = router[22].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[22].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[22].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[22].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[22].b_arb_byteenable[0];
            assign router[22].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[22].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[22].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[22].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[14].port_enable[2] = icm_out_arb_enable;
            assign bank[14].port_read[2] = icm_out_arb_read;
            assign bank[14].port_write[2] = icm_out_arb_write;
            assign bank[14].port_address[2] = icm_out_arb_address;
            assign bank[14].port_writedata[2] = icm_out_arb_writedata;
            assign bank[14].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[14].port_waitrequest[2];
            assign icm_out_rrp_data = bank[14].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[14].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __j = 0; __j < 1; __j = __j + 1 )
         begin:port2bank15
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic [8:0] icm_in_arb_address [1];
            logic [15:0] icm_in_arb_writedata [1];
            logic [1:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [15:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic [8:0] icm_out_arb_address;
            logic [15:0] icm_out_arb_writedata;
            logic [1:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [15:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[25].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[25].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[25].b_arb_read[0];
            assign icm_in_arb_write[0] = router[25].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[25].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[25].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[25].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[25].b_arb_byteenable[0];
            assign router[25].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[25].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[25].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[25].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_7436495412112580750
            myproject_internal_ic_7436495412112580750 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[15].port_enable[2] = icm_out_arb_enable;
            assign bank[15].port_read[2] = icm_out_arb_read;
            assign bank[15].port_write[2] = icm_out_arb_write;
            assign bank[15].port_address[2] = icm_out_arb_address;
            assign bank[15].port_writedata[2] = icm_out_arb_writedata;
            assign bank[15].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[15].port_waitrequest[2];
            assign icm_out_rrp_data = bank[15].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[15].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

      end

   end
   endgenerate

   generate
   begin:local_mem_system_aspace66
      logic local_icm_arb_request [1][2];
      logic local_icm_arb_enable [1][2];
      logic local_icm_arb_read [1][2];
      logic local_icm_arb_write [1][2];
      logic local_icm_arb_burstcount [1][2];
      logic local_icm_arb_address [1][2];
      logic [4095:0] local_icm_arb_writedata [1][2];
      logic [511:0] local_icm_arb_byteenable [1][2];
      logic local_icm_arb_stall [1][2];
      logic local_icm_wrp_ack [1][2];
      logic local_icm_rrp_datavalid [1][2];
      logic [4095:0] local_icm_rrp_data [1][2];

      for( __j = 0; __j < 1; __j = __j + 1 )
      begin:local_mem_group
         for( __k = 0; __k < 2; __k = __k + 1 )
         begin:host
            // INST avm_to_ic of acl_avm_to_ic
            acl_avm_to_ic
            #(
               .DATA_W(4096),
               .WRITEDATA_W(4096),
               .BURSTCOUNT_W(1),
               .ADDRESS_W(32),
               .BYTEENA_W(512)
            )
            avm_to_ic
            (
               // AVM avm
               .avm_enable(local_avm_aspace66_enable[__j][__k]),
               .avm_read(local_avm_aspace66_read[__j][__k]),
               .avm_write(local_avm_aspace66_write[__j][__k]),
               .avm_address(local_avm_aspace66_address[__j][__k]),
               .avm_writedata(local_avm_aspace66_writedata[__j][__k]),
               .avm_byteenable(local_avm_aspace66_byteenable[__j][__k]),
               .avm_waitrequest(local_avm_aspace66_waitrequest[__j][__k]),
               .avm_readdata(local_avm_aspace66_readdata[__j][__k]),
               .avm_readdatavalid(local_avm_aspace66_readdatavalid[__j][__k]),
               .avm_burstcount(local_avm_aspace66_burstcount[__j][__k]),
               .avm_writeack(local_avm_aspace66_writeack[__j][__k]),
               // ICM ic
               .ic_arb_request(local_icm_arb_request[__j][__k]),
               .ic_arb_enable(local_icm_arb_enable[__j][__k]),
               .ic_arb_read(local_icm_arb_read[__j][__k]),
               .ic_arb_write(local_icm_arb_write[__j][__k]),
               .ic_arb_burstcount(local_icm_arb_burstcount[__j][__k]),
               .ic_arb_address(local_icm_arb_address[__j][__k]),
               .ic_arb_writedata(local_icm_arb_writedata[__j][__k]),
               .ic_arb_byteenable(local_icm_arb_byteenable[__j][__k]),
               .ic_arb_stall(local_icm_arb_stall[__j][__k]),
               .ic_wrp_ack(local_icm_wrp_ack[__j][__k]),
               .ic_rrp_datavalid(local_icm_rrp_datavalid[__j][__k]),
               .ic_rrp_data(local_icm_rrp_data[__j][__k])
            );

         end

         for( __k = 0; __k < 1; __k = __k + 1 )
         begin:bank
            logic port_enable [1:2];
            logic port_read [1:2];
            logic port_write [1:2];
            logic port_address [1:2];
            logic [4095:0] port_writedata [1:2];
            logic [511:0] port_byteenable [1:2];
            logic port_waitrequest [1:2];
            logic [4095:0] port_readdata [1:2];
            logic port_readdatavalid [1:2];

            // INST mem0 of acl_mem1x
            acl_mem1x
            #(
               .INTENDED_DEVICE_FAMILY("Cyclone V"),
               .DEPTH_WORDS(2),
               .WIDTH(4096),
               .MEM_LATENCY(3),
               .ASYNC_RESET(1),
               .SYNCHRONIZE_RESET(0),
               .ENABLED(0),
               .RDW_MODE("DONT_CARE"),
               .RAM_OPERATION_MODE("DUAL_PORT"),
               .MINIMIZE_MEMORY_USAGE(0),
               .USE_BYTEENA(1),
               .RAM_BLOCK_TYPE("AUTO")
            )
            mem0
            (
               .clk(clock),
               .resetn(resetn),
               // AVS avs_port1
               .avs_port1_enable(port_enable[1]),
               .avs_port1_read(port_read[1]),
               .avs_port1_write(port_write[1]),
               .avs_port1_address(port_address[1]),
               .avs_port1_writedata(port_writedata[1]),
               .avs_port1_byteenable(port_byteenable[1]),
               .avs_port1_waitrequest(port_waitrequest[1]),
               .avs_port1_readdata(port_readdata[1]),
               .avs_port1_readdatavalid(port_readdatavalid[1]),
               // AVS avs_port2
               .avs_port2_enable(port_enable[2]),
               .avs_port2_read(port_read[2]),
               .avs_port2_write(port_write[2]),
               .avs_port2_address(port_address[2]),
               .avs_port2_writedata(port_writedata[2]),
               .avs_port2_byteenable(port_byteenable[2]),
               .avs_port2_waitrequest(port_waitrequest[2]),
               .avs_port2_readdata(port_readdata[2]),
               .avs_port2_readdatavalid(port_readdatavalid[2])
            );

         end

         for( __k = 0; __k < 2; __k = __k + 1 )
         begin:router
            logic b_arb_request [1];
            logic b_arb_enable [1];
            logic b_arb_read [1];
            logic b_arb_write [1];
            logic b_arb_burstcount [1];
            logic b_arb_address [1];
            logic [4095:0] b_arb_writedata [1];
            logic [511:0] b_arb_byteenable [1];
            logic b_arb_stall [1];
            logic b_wrp_ack [1];
            logic b_rrp_datavalid [1];
            logic [4095:0] b_rrp_data [1];
            logic bank_select;

            // INST router of acl_ic_local_mem_router
            acl_ic_local_mem_router
            #(
               .DATA_W(4096),
               .BURSTCOUNT_W(1),
               .ADDRESS_W(1),
               .BYTEENA_W(512),
               .NUM_BANKS(1)
            )
            router
            (
               .clock(clock),
               .resetn(resetn),
               .bank_select(bank_select),
               // ICM m
               .m_arb_request(local_icm_arb_request[__j][__k]),
               .m_arb_enable(local_icm_arb_enable[__j][__k]),
               .m_arb_read(local_icm_arb_read[__j][__k]),
               .m_arb_write(local_icm_arb_write[__j][__k]),
               .m_arb_burstcount(local_icm_arb_burstcount[__j][__k]),
               .m_arb_address(local_icm_arb_address[__j][__k]),
               .m_arb_writedata(local_icm_arb_writedata[__j][__k]),
               .m_arb_byteenable(local_icm_arb_byteenable[__j][__k]),
               .m_arb_stall(local_icm_arb_stall[__j][__k]),
               .m_wrp_ack(local_icm_wrp_ack[__j][__k]),
               .m_rrp_datavalid(local_icm_rrp_datavalid[__j][__k]),
               .m_rrp_data(local_icm_rrp_data[__j][__k]),
               // ICM b
               .b_arb_request(b_arb_request),
               .b_arb_enable(b_arb_enable),
               .b_arb_read(b_arb_read),
               .b_arb_write(b_arb_write),
               .b_arb_burstcount(b_arb_burstcount),
               .b_arb_address(b_arb_address),
               .b_arb_writedata(b_arb_writedata),
               .b_arb_byteenable(b_arb_byteenable),
               .b_arb_stall(b_arb_stall),
               .b_wrp_ack(b_wrp_ack),
               .b_rrp_datavalid(b_rrp_datavalid),
               .b_rrp_data(b_rrp_data)
            );

            assign bank_select = 1'b1;
         end

         for( __k = 0; __k < 1; __k = __k + 1 )
         begin:port1bank0
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic icm_in_arb_address [1];
            logic [4095:0] icm_in_arb_writedata [1];
            logic [511:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [4095:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic icm_out_arb_address;
            logic [4095:0] icm_out_arb_writedata;
            logic [511:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [4095:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[1].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[1].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[1].b_arb_read[0];
            assign icm_in_arb_write[0] = router[1].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[1].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[1].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[1].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[1].b_arb_byteenable[0];
            assign router[1].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[1].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[1].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[1].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_13253979640037325965
            myproject_internal_ic_13253979640037325965 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[0].port_enable[1] = icm_out_arb_enable;
            assign bank[0].port_read[1] = icm_out_arb_read;
            assign bank[0].port_write[1] = icm_out_arb_write;
            assign bank[0].port_address[1] = icm_out_arb_address;
            assign bank[0].port_writedata[1] = icm_out_arb_writedata;
            assign bank[0].port_byteenable[1] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[0].port_waitrequest[1];
            assign icm_out_rrp_data = bank[0].port_readdata[1];
            assign icm_out_rrp_datavalid = bank[0].port_readdatavalid[1];
            assign icm_out_wrp_ack = 'b0;
         end

         for( __k = 0; __k < 1; __k = __k + 1 )
         begin:port2bank0
            logic icm_in_arb_request [1];
            logic icm_in_arb_enable [1];
            logic icm_in_arb_read [1];
            logic icm_in_arb_write [1];
            logic icm_in_arb_burstcount [1];
            logic icm_in_arb_address [1];
            logic [4095:0] icm_in_arb_writedata [1];
            logic [511:0] icm_in_arb_byteenable [1];
            logic icm_in_arb_stall [1];
            logic icm_in_wrp_ack [1];
            logic icm_in_rrp_datavalid [1];
            logic [4095:0] icm_in_rrp_data [1];
            logic icm_out_arb_request;
            logic icm_out_arb_enable;
            logic icm_out_arb_read;
            logic icm_out_arb_write;
            logic icm_out_arb_burstcount;
            logic icm_out_arb_address;
            logic [4095:0] icm_out_arb_writedata;
            logic [511:0] icm_out_arb_byteenable;
            logic icm_out_arb_stall;
            logic icm_out_wrp_ack;
            logic icm_out_rrp_datavalid;
            logic [4095:0] icm_out_rrp_data;

            assign icm_in_arb_request[0] = router[0].b_arb_request[0];
            assign icm_in_arb_enable[0] = router[0].b_arb_enable[0];
            assign icm_in_arb_read[0] = router[0].b_arb_read[0];
            assign icm_in_arb_write[0] = router[0].b_arb_write[0];
            assign icm_in_arb_burstcount[0] = router[0].b_arb_burstcount[0];
            assign icm_in_arb_address[0] = router[0].b_arb_address[0];
            assign icm_in_arb_writedata[0] = router[0].b_arb_writedata[0];
            assign icm_in_arb_byteenable[0] = router[0].b_arb_byteenable[0];
            assign router[0].b_arb_stall[0] = icm_in_arb_stall[0];
            assign router[0].b_wrp_ack[0] = icm_in_wrp_ack[0];
            assign router[0].b_rrp_datavalid[0] = icm_in_rrp_datavalid[0];
            assign router[0].b_rrp_data[0] = icm_in_rrp_data[0];
            // INST data_ic of myproject_internal_ic_9777321516519335942
            myproject_internal_ic_9777321516519335942 data_ic
            (
               .clock(clock),
               .resetn(resetn),
               // ICM m
               .m_arb_request(icm_in_arb_request),
               .m_arb_enable(icm_in_arb_enable),
               .m_arb_read(icm_in_arb_read),
               .m_arb_write(icm_in_arb_write),
               .m_arb_burstcount(icm_in_arb_burstcount),
               .m_arb_address(icm_in_arb_address),
               .m_arb_writedata(icm_in_arb_writedata),
               .m_arb_byteenable(icm_in_arb_byteenable),
               .m_arb_stall(icm_in_arb_stall),
               .m_wrp_ack(icm_in_wrp_ack),
               .m_rrp_datavalid(icm_in_rrp_datavalid),
               .m_rrp_data(icm_in_rrp_data),
               // ICM mout
               .mout_arb_request(icm_out_arb_request),
               .mout_arb_enable(icm_out_arb_enable),
               .mout_arb_read(icm_out_arb_read),
               .mout_arb_write(icm_out_arb_write),
               .mout_arb_burstcount(icm_out_arb_burstcount),
               .mout_arb_address(icm_out_arb_address),
               .mout_arb_writedata(icm_out_arb_writedata),
               .mout_arb_byteenable(icm_out_arb_byteenable),
               .mout_arb_id(),
               .mout_arb_stall(icm_out_arb_stall),
               .mout_wrp_ack(icm_out_wrp_ack),
               .mout_rrp_datavalid(icm_out_rrp_datavalid),
               .mout_rrp_data(icm_out_rrp_data)
            );

            assign bank[0].port_enable[2] = icm_out_arb_enable;
            assign bank[0].port_read[2] = icm_out_arb_read;
            assign bank[0].port_write[2] = icm_out_arb_write;
            assign bank[0].port_address[2] = icm_out_arb_address;
            assign bank[0].port_writedata[2] = icm_out_arb_writedata;
            assign bank[0].port_byteenable[2] = icm_out_arb_byteenable;
            assign icm_out_arb_stall = bank[0].port_waitrequest[2];
            assign icm_out_rrp_data = bank[0].port_readdata[2];
            assign icm_out_rrp_datavalid = bank[0].port_readdatavalid[2];
            assign icm_out_wrp_ack = 'b0;
         end

      end

   end
   endgenerate

endmodule

/////////////////////////////////////////////////////////////////
// MODULE myproject_internal_ic_7436495412112580750
/////////////////////////////////////////////////////////////////
module myproject_internal_ic_7436495412112580750
(
   input logic clock,
   input logic resetn,
   // ICM m
   input logic m_arb_request [1],
   input logic m_arb_enable [1],
   input logic m_arb_read [1],
   input logic m_arb_write [1],
   input logic m_arb_burstcount [1],
   input logic [8:0] m_arb_address [1],
   input logic [15:0] m_arb_writedata [1],
   input logic [1:0] m_arb_byteenable [1],
   output logic m_arb_stall [1],
   output logic m_wrp_ack [1],
   output logic m_rrp_datavalid [1],
   output logic [15:0] m_rrp_data [1],
   // ICM mout
   output logic mout_arb_request,
   output logic mout_arb_enable,
   output logic mout_arb_read,
   output logic mout_arb_write,
   output logic mout_arb_burstcount,
   output logic [8:0] mout_arb_address,
   output logic [15:0] mout_arb_writedata,
   output logic [1:0] mout_arb_byteenable,
   output logic mout_arb_id,
   input logic mout_arb_stall,
   input logic mout_wrp_ack,
   input logic mout_rrp_datavalid,
   input logic [15:0] mout_rrp_data
);
   genvar __i;
   generate
      for( __i = 0; __i < 1; __i = __i + 1 )
      begin:m
         logic id;
         acl_ic_host_intf
         #(
            .DATA_W(16),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(9),
            .BYTEENA_W(2),
            .ID_W(1)
         ) m_intf();
         acl_arb_intf
         #(
            .DATA_W(16),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(9),
            .BYTEENA_W(2),
            .ID_W(1)
         ) arb_intf();
         acl_ic_wrp_intf
         #(
            .ID_W(1)
         ) wrp_intf();
         acl_ic_rrp_intf
         #(
            .DATA_W(16),
            .ID_W(1)
         ) rrp_intf();

         assign id = __i;
         // INST m_endp of acl_ic_host_endpoint
         acl_ic_host_endpoint
         #(
            .DATA_W(16),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(9),
            .BYTEENA_W(2),
            .ID_W(1),
            .NUM_READ_HOSTS(1),
            .NUM_WRITE_HOSTS(0),
            .ID(__i)
         )
         m_endp
         (
            .clock(clock),
            .resetn(resetn),
            .m_intf(m_intf),
            .arb_intf(arb_intf),
            .wrp_intf(wrp_intf),
            .rrp_intf(rrp_intf)
         );

         assign m_intf.arb.req.request = m_arb_request[__i];
         assign m_intf.arb.req.enable = m_arb_enable[__i];
         assign m_intf.arb.req.read = m_arb_read[__i];
         assign m_intf.arb.req.write = m_arb_write[__i];
         assign m_intf.arb.req.burstcount = m_arb_burstcount[__i];
         assign m_intf.arb.req.address = m_arb_address[__i];
         assign m_intf.arb.req.writedata = m_arb_writedata[__i];
         assign m_intf.arb.req.byteenable = m_arb_byteenable[__i];
         assign m_arb_stall[__i] = m_intf.arb.stall;
         assign m_wrp_ack[__i] = m_intf.wrp.ack;
         assign m_rrp_datavalid[__i] = m_intf.rrp.datavalid;
         assign m_rrp_data[__i] = m_intf.rrp.data;
         assign m_intf.arb.req.id = id;
      end

   endgenerate

   generate
   begin:s
      acl_arb_intf
      #(
         .DATA_W(16),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(9),
         .BYTEENA_W(2),
         .ID_W(1)
      ) in_arb_intf();
      acl_arb_intf
      #(
         .DATA_W(16),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(9),
         .BYTEENA_W(2),
         .ID_W(1)
      ) out_arb_intf();
      acl_ic_wrp_intf
      #(
         .ID_W(1)
      ) wrp_intf();
      acl_ic_rrp_intf
      #(
         .DATA_W(16),
         .ID_W(1)
      ) rrp_intf();

      // INST s_endp of acl_ic_agent_endpoint
      acl_ic_agent_endpoint
      #(
         .DATA_W(16),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(9),
         .BYTEENA_W(2),
         .ID_W(1),
         .NUM_READ_HOSTS(1),
         .NUM_WRITE_HOSTS(0),
         .PIPELINE_RETURN_PATHS(0),
         .WRP_FIFO_DEPTH(0),
         .RRP_FIFO_DEPTH(0),
         .RRP_USE_LL_FIFO(1),
         .AGENT_FIXED_LATENCY(3),
         .SEPARATE_READ_WRITE_STALLS(0),
         .ASYNC_RESET(1),
         .SYNCHRONIZE_RESET(0)
      )
      s_endp
      (
         .clock(clock),
         .resetn(resetn),
         .m_intf(in_arb_intf),
         .s_intf(out_arb_intf),
         .s_readdatavalid(mout_rrp_datavalid),
         .s_readdata(mout_rrp_data),
         .s_writeack(mout_wrp_ack),
         .wrp_intf(wrp_intf),
         .rrp_intf(rrp_intf)
      );

   end
   endgenerate

   generate
   begin:wrp
   end
   endgenerate

   generate
   begin:rrp
      assign m[0].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[0].rrp_intf.data = s.rrp_intf.data;
      assign m[0].rrp_intf.id = s.rrp_intf.id;
   end
   endgenerate

   assign mout_arb_request = s.out_arb_intf.req.request;
   assign mout_arb_enable = s.out_arb_intf.req.enable;
   assign mout_arb_read = s.out_arb_intf.req.read;
   assign mout_arb_write = s.out_arb_intf.req.write;
   assign mout_arb_burstcount = s.out_arb_intf.req.burstcount;
   assign mout_arb_address = s.out_arb_intf.req.address;
   assign mout_arb_writedata = s.out_arb_intf.req.writedata;
   assign mout_arb_byteenable = s.out_arb_intf.req.byteenable;
   assign mout_arb_id = s.out_arb_intf.req.id;
   assign s.out_arb_intf.stall = mout_arb_stall;
   assign s.in_arb_intf.req = m[0].arb_intf.req;
   assign m[0].arb_intf.stall = s.in_arb_intf.stall;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE myproject_internal_ic_13253979640037325965
/////////////////////////////////////////////////////////////////
module myproject_internal_ic_13253979640037325965
(
   input logic clock,
   input logic resetn,
   // ICM m
   input logic m_arb_request [1],
   input logic m_arb_enable [1],
   input logic m_arb_read [1],
   input logic m_arb_write [1],
   input logic m_arb_burstcount [1],
   input logic m_arb_address [1],
   input logic [4095:0] m_arb_writedata [1],
   input logic [511:0] m_arb_byteenable [1],
   output logic m_arb_stall [1],
   output logic m_wrp_ack [1],
   output logic m_rrp_datavalid [1],
   output logic [4095:0] m_rrp_data [1],
   // ICM mout
   output logic mout_arb_request,
   output logic mout_arb_enable,
   output logic mout_arb_read,
   output logic mout_arb_write,
   output logic mout_arb_burstcount,
   output logic mout_arb_address,
   output logic [4095:0] mout_arb_writedata,
   output logic [511:0] mout_arb_byteenable,
   output logic mout_arb_id,
   input logic mout_arb_stall,
   input logic mout_wrp_ack,
   input logic mout_rrp_datavalid,
   input logic [4095:0] mout_rrp_data
);
   genvar __i;
   generate
      for( __i = 0; __i < 1; __i = __i + 1 )
      begin:m
         logic id;
         acl_ic_host_intf
         #(
            .DATA_W(4096),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(1),
            .BYTEENA_W(512),
            .ID_W(1)
         ) m_intf();
         acl_arb_intf
         #(
            .DATA_W(4096),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(1),
            .BYTEENA_W(512),
            .ID_W(1)
         ) arb_intf();
         acl_ic_wrp_intf
         #(
            .ID_W(1)
         ) wrp_intf();
         acl_ic_rrp_intf
         #(
            .DATA_W(4096),
            .ID_W(1)
         ) rrp_intf();

         assign id = __i;
         // INST m_endp of acl_ic_host_endpoint
         acl_ic_host_endpoint
         #(
            .DATA_W(4096),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(1),
            .BYTEENA_W(512),
            .ID_W(1),
            .NUM_READ_HOSTS(0),
            .NUM_WRITE_HOSTS(1),
            .ID(__i)
         )
         m_endp
         (
            .clock(clock),
            .resetn(resetn),
            .m_intf(m_intf),
            .arb_intf(arb_intf),
            .wrp_intf(wrp_intf),
            .rrp_intf(rrp_intf)
         );

         assign m_intf.arb.req.request = m_arb_request[__i];
         assign m_intf.arb.req.enable = m_arb_enable[__i];
         assign m_intf.arb.req.read = m_arb_read[__i];
         assign m_intf.arb.req.write = m_arb_write[__i];
         assign m_intf.arb.req.burstcount = m_arb_burstcount[__i];
         assign m_intf.arb.req.address = m_arb_address[__i];
         assign m_intf.arb.req.writedata = m_arb_writedata[__i];
         assign m_intf.arb.req.byteenable = m_arb_byteenable[__i];
         assign m_arb_stall[__i] = m_intf.arb.stall;
         assign m_wrp_ack[__i] = m_intf.wrp.ack;
         assign m_rrp_datavalid[__i] = m_intf.rrp.datavalid;
         assign m_rrp_data[__i] = m_intf.rrp.data;
         assign m_intf.arb.req.id = id;
      end

   endgenerate

   generate
   begin:s
      acl_arb_intf
      #(
         .DATA_W(4096),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(1),
         .BYTEENA_W(512),
         .ID_W(1)
      ) in_arb_intf();
      acl_arb_intf
      #(
         .DATA_W(4096),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(1),
         .BYTEENA_W(512),
         .ID_W(1)
      ) out_arb_intf();
      acl_ic_wrp_intf
      #(
         .ID_W(1)
      ) wrp_intf();
      acl_ic_rrp_intf
      #(
         .DATA_W(4096),
         .ID_W(1)
      ) rrp_intf();

      // INST s_endp of acl_ic_agent_endpoint
      acl_ic_agent_endpoint
      #(
         .DATA_W(4096),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(1),
         .BYTEENA_W(512),
         .ID_W(1),
         .NUM_READ_HOSTS(0),
         .NUM_WRITE_HOSTS(1),
         .PIPELINE_RETURN_PATHS(0),
         .WRP_FIFO_DEPTH(0),
         .RRP_FIFO_DEPTH(0),
         .RRP_USE_LL_FIFO(1),
         .AGENT_FIXED_LATENCY(3),
         .SEPARATE_READ_WRITE_STALLS(0),
         .ASYNC_RESET(1),
         .SYNCHRONIZE_RESET(0)
      )
      s_endp
      (
         .clock(clock),
         .resetn(resetn),
         .m_intf(in_arb_intf),
         .s_intf(out_arb_intf),
         .s_readdatavalid(mout_rrp_datavalid),
         .s_readdata(mout_rrp_data),
         .s_writeack(mout_wrp_ack),
         .wrp_intf(wrp_intf),
         .rrp_intf(rrp_intf)
      );

   end
   endgenerate

   generate
   begin:wrp
      assign m[0].wrp_intf.ack = s.wrp_intf.ack;
      assign m[0].wrp_intf.id = s.wrp_intf.id;
   end
   endgenerate

   generate
   begin:rrp
   end
   endgenerate

   assign mout_arb_request = s.out_arb_intf.req.request;
   assign mout_arb_enable = s.out_arb_intf.req.enable;
   assign mout_arb_read = s.out_arb_intf.req.read;
   assign mout_arb_write = s.out_arb_intf.req.write;
   assign mout_arb_burstcount = s.out_arb_intf.req.burstcount;
   assign mout_arb_address = s.out_arb_intf.req.address;
   assign mout_arb_writedata = s.out_arb_intf.req.writedata;
   assign mout_arb_byteenable = s.out_arb_intf.req.byteenable;
   assign mout_arb_id = s.out_arb_intf.req.id;
   assign s.out_arb_intf.stall = mout_arb_stall;
   assign s.in_arb_intf.req = m[0].arb_intf.req;
   assign m[0].arb_intf.stall = s.in_arb_intf.stall;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE myproject_internal_ic_9777321516519335942
/////////////////////////////////////////////////////////////////
module myproject_internal_ic_9777321516519335942
(
   input logic clock,
   input logic resetn,
   // ICM m
   input logic m_arb_request [1],
   input logic m_arb_enable [1],
   input logic m_arb_read [1],
   input logic m_arb_write [1],
   input logic m_arb_burstcount [1],
   input logic m_arb_address [1],
   input logic [4095:0] m_arb_writedata [1],
   input logic [511:0] m_arb_byteenable [1],
   output logic m_arb_stall [1],
   output logic m_wrp_ack [1],
   output logic m_rrp_datavalid [1],
   output logic [4095:0] m_rrp_data [1],
   // ICM mout
   output logic mout_arb_request,
   output logic mout_arb_enable,
   output logic mout_arb_read,
   output logic mout_arb_write,
   output logic mout_arb_burstcount,
   output logic mout_arb_address,
   output logic [4095:0] mout_arb_writedata,
   output logic [511:0] mout_arb_byteenable,
   output logic mout_arb_id,
   input logic mout_arb_stall,
   input logic mout_wrp_ack,
   input logic mout_rrp_datavalid,
   input logic [4095:0] mout_rrp_data
);
   genvar __i;
   generate
      for( __i = 0; __i < 1; __i = __i + 1 )
      begin:m
         logic id;
         acl_ic_host_intf
         #(
            .DATA_W(4096),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(1),
            .BYTEENA_W(512),
            .ID_W(1)
         ) m_intf();
         acl_arb_intf
         #(
            .DATA_W(4096),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(1),
            .BYTEENA_W(512),
            .ID_W(1)
         ) arb_intf();
         acl_ic_wrp_intf
         #(
            .ID_W(1)
         ) wrp_intf();
         acl_ic_rrp_intf
         #(
            .DATA_W(4096),
            .ID_W(1)
         ) rrp_intf();

         assign id = __i;
         // INST m_endp of acl_ic_host_endpoint
         acl_ic_host_endpoint
         #(
            .DATA_W(4096),
            .BURSTCOUNT_W(1),
            .ADDRESS_W(1),
            .BYTEENA_W(512),
            .ID_W(1),
            .NUM_READ_HOSTS(1),
            .NUM_WRITE_HOSTS(0),
            .ID(__i)
         )
         m_endp
         (
            .clock(clock),
            .resetn(resetn),
            .m_intf(m_intf),
            .arb_intf(arb_intf),
            .wrp_intf(wrp_intf),
            .rrp_intf(rrp_intf)
         );

         assign m_intf.arb.req.request = m_arb_request[__i];
         assign m_intf.arb.req.enable = m_arb_enable[__i];
         assign m_intf.arb.req.read = m_arb_read[__i];
         assign m_intf.arb.req.write = m_arb_write[__i];
         assign m_intf.arb.req.burstcount = m_arb_burstcount[__i];
         assign m_intf.arb.req.address = m_arb_address[__i];
         assign m_intf.arb.req.writedata = m_arb_writedata[__i];
         assign m_intf.arb.req.byteenable = m_arb_byteenable[__i];
         assign m_arb_stall[__i] = m_intf.arb.stall;
         assign m_wrp_ack[__i] = m_intf.wrp.ack;
         assign m_rrp_datavalid[__i] = m_intf.rrp.datavalid;
         assign m_rrp_data[__i] = m_intf.rrp.data;
         assign m_intf.arb.req.id = id;
      end

   endgenerate

   generate
   begin:s
      acl_arb_intf
      #(
         .DATA_W(4096),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(1),
         .BYTEENA_W(512),
         .ID_W(1)
      ) in_arb_intf();
      acl_arb_intf
      #(
         .DATA_W(4096),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(1),
         .BYTEENA_W(512),
         .ID_W(1)
      ) out_arb_intf();
      acl_ic_wrp_intf
      #(
         .ID_W(1)
      ) wrp_intf();
      acl_ic_rrp_intf
      #(
         .DATA_W(4096),
         .ID_W(1)
      ) rrp_intf();

      // INST s_endp of acl_ic_agent_endpoint
      acl_ic_agent_endpoint
      #(
         .DATA_W(4096),
         .BURSTCOUNT_W(1),
         .ADDRESS_W(1),
         .BYTEENA_W(512),
         .ID_W(1),
         .NUM_READ_HOSTS(1),
         .NUM_WRITE_HOSTS(0),
         .PIPELINE_RETURN_PATHS(0),
         .WRP_FIFO_DEPTH(0),
         .RRP_FIFO_DEPTH(0),
         .RRP_USE_LL_FIFO(1),
         .AGENT_FIXED_LATENCY(3),
         .SEPARATE_READ_WRITE_STALLS(0),
         .ASYNC_RESET(1),
         .SYNCHRONIZE_RESET(0)
      )
      s_endp
      (
         .clock(clock),
         .resetn(resetn),
         .m_intf(in_arb_intf),
         .s_intf(out_arb_intf),
         .s_readdatavalid(mout_rrp_datavalid),
         .s_readdata(mout_rrp_data),
         .s_writeack(mout_wrp_ack),
         .wrp_intf(wrp_intf),
         .rrp_intf(rrp_intf)
      );

   end
   endgenerate

   generate
   begin:wrp
   end
   endgenerate

   generate
   begin:rrp
      assign m[0].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[0].rrp_intf.data = s.rrp_intf.data;
      assign m[0].rrp_intf.id = s.rrp_intf.id;
   end
   endgenerate

   assign mout_arb_request = s.out_arb_intf.req.request;
   assign mout_arb_enable = s.out_arb_intf.req.enable;
   assign mout_arb_read = s.out_arb_intf.req.read;
   assign mout_arb_write = s.out_arb_intf.req.write;
   assign mout_arb_burstcount = s.out_arb_intf.req.burstcount;
   assign mout_arb_address = s.out_arb_intf.req.address;
   assign mout_arb_writedata = s.out_arb_intf.req.writedata;
   assign mout_arb_byteenable = s.out_arb_intf.req.byteenable;
   assign mout_arb_id = s.out_arb_intf.req.id;
   assign s.out_arb_intf.stall = mout_arb_stall;
   assign s.in_arb_intf.req = m[0].arb_intf.req;
   assign m[0].arb_intf.stall = s.in_arb_intf.stall;
endmodule

