Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jan 19 07:09:45 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-330677662.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a200t
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   323 |
| Unused register locations in slices containing registers |   561 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             750 |          255 |
| No           | No                    | Yes                    |              12 |            6 |
| No           | Yes                   | No                     |            1899 |          642 |
| Yes          | No                    | No                     |             564 |          131 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3126 |          971 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                                         Enable Signal                                         |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  sys_clk           | soc_videosoc_oled_spi_pads_mosi                                                               | sys_rst                                                |                1 |              1 |
|  sys_clk           | soc_videosoc_oled_spimaster_set_clk                                                           | soc_videosoc_oled_spi_pads_clk_i_1_n_0                 |                1 |              1 |
|  sys_clk           | serial_tx_i_1_n_0                                                                             | sys_rst                                                |                1 |              1 |
|  clk200_clk        |                                                                                               |                                                        |                1 |              1 |
|  hdmi_in0_pix_clk  | soc_syncpol_c_polarity0                                                                       | hdmi_in0_pix_rst                                       |                1 |              1 |
|  sys_clk           | soc_videosoc_i_i_1_n_0                                                                        | sys_rst                                                |                1 |              1 |
|  sys_clk           |                                                                                               | vns_xilinxasyncresetsynchronizerimpl0                  |                1 |              2 |
|  sys_clk           | lm32_cpu/instruction_unit/icache/refill_offset[3]_i_1_n_0                                     | sys_rst                                                |                1 |              2 |
|  clk200_clk        |                                                                                               | vns_xilinxasyncresetsynchronizerimpl0                  |                1 |              2 |
|  hdmi_in0_pix_clk  |                                                                                               | vns_xilinxasyncresetsynchronizerimpl5                  |                1 |              2 |
|  pix1p25x_clk      |                                                                                               | vns_xilinxasyncresetsynchronizerimpl5                  |                1 |              2 |
|  eth_tx_clk        |                                                                                               | soc_ethphy_reset0                                      |                1 |              2 |
|  eth_rx_clk        |                                                                                               | soc_ethphy_reset0                                      |                1 |              2 |
|  sys_clk           | soc_videosoc_uart_rx_fifo_do_read                                                             | sys_rst                                                |                1 |              4 |
|  sys_clk           | lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0                                             | sys_rst                                                |                2 |              4 |
|  sys_clk           | soc_dma_fifo_wrport_we                                                                        | sys_rst                                                |                1 |              4 |
|  sys_clk           | vns_videosoc_csrbank9_bitbang0_re                                                             | sys_rst                                                |                3 |              4 |
|  sys_clk           | soc_videosoc_uart_phy_rx_bitcount                                                             | soc_videosoc_uart_phy_rx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk           | vns_edid_next_state                                                                           | sys_rst                                                |                2 |              4 |
|  sys_clk           | soc_dma_fifo_do_read                                                                          | sys_rst                                                |                1 |              4 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine7_level_reg[3]_0[0]                    | sys_rst                                                |                1 |              4 |
|  sys_clk           | soc_dma_slot_array_slot1_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                |                1 |              4 |
|  sys_clk           | soc_videosoc_uart_tx_fifo_do_read                                                             | sys_rst                                                |                1 |              4 |
|  sys_clk           | soc_edid_scl_rising                                                                           | soc_edid_counter[3]_i_1_n_0                            |                1 |              4 |
|  sys_clk           | soc_dma_slot_array_slot0_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                |                1 |              4 |
|  sys_clk           | soc_videosoc_oled_storage_full[3]_i_1_n_0                                                     | sys_rst                                                |                1 |              4 |
|  sys_clk           | lm32_cpu/load_store_unit/E[0]                                                                 | sys_rst                                                |                1 |              4 |
|  sys_clk           | soc_dma_frame_size_storage_full[7]_i_1_n_0                                                    | sys_rst                                                |                1 |              4 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_hres1_re                                                 | sys_rst                                                |                1 |              4 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_hsync_start1_re                                          | sys_rst                                                |                1 |              4 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine4_level_reg[3]_0[0]                    | sys_rst                                                |                1 |              4 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine3_level_reg[3]_0[0]                    | sys_rst                                                |                1 |              4 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine6_level_reg[3]_0[0]                    | sys_rst                                                |                2 |              4 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine1_level_reg[3]_0[0]                    | sys_rst                                                |                2 |              4 |
|  hdmi_in0_pix_clk  | soc_charsync0_control_counter1                                                                | hdmi_in0_pix_rst                                       |                2 |              4 |
|  hdmi_in0_pix_clk  | soc_charsync1_control_counter1                                                                | hdmi_in0_pix_rst                                       |                1 |              4 |
|  sys_clk           |                                                                                               | soc_videosoc_oled_spi_pads_clk_i_1_n_0                 |                1 |              4 |
|  clk200_clk        | soc_videosoc_reset_counter[3]_i_1_n_0                                                         | clk200_rst                                             |                1 |              4 |
|  sys_clk           |                                                                                               | vns_videosoc_interface9_bank_bus_dat_r[3]_i_1_n_0      |                2 |              4 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_vscan1_re                                                | sys_rst                                                |                2 |              4 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_vsync_end1_re                                            | sys_rst                                                |                1 |              4 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_vsync_start1_re                                          | sys_rst                                                |                1 |              4 |
|  sys_clk           | soc_videosoc_sdram_counter[4]_i_2_n_0                                                         | soc_videosoc_sdram_counter[4]                          |                1 |              4 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_vres_backstore[3]_i_1_n_0                                | sys_rst                                                |                1 |              4 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_hscan1_re                                                | sys_rst                                                |                1 |              4 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_hsync_end1_re                                            | sys_rst                                                |                1 |              4 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine2_level_reg[3]_1[0]                    | sys_rst                                                |                2 |              4 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine0_level_reg[3]_0[0]                    | sys_rst                                                |                2 |              4 |
|  sys_clk           | soc_videosoc_uart_rx_fifo_wrport_we                                                           | sys_rst                                                |                1 |              4 |
|  sys_clk           | soc_videosoc_uart_tx_fifo_wrport_we                                                           | sys_rst                                                |                2 |              4 |
|  hdmi_in0_pix_clk  | soc_charsync2_control_counter1                                                                | hdmi_in0_pix_rst                                       |                1 |              4 |
|  eth_tx_clk        | vns_clockdomainsrenamer0_state                                                                | soc_ethmac_tx_gap_inserter_sink_ready                  |                1 |              4 |
|  sys_clk           | vns_multiplexer_next_state                                                                    | sys_rst                                                |                1 |              4 |
|  eth_rx_clk        | vns_clockdomainsrenamer1_state                                                                | p_77_in                                                |                1 |              4 |
|  sys_clk           | soc_videosoc_uart_phy_sink_ready1389_out                                                      | soc_videosoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                2 |              4 |
|  sys_clk           | soc_videosoc_sdram_time1[3]_i_1_n_0                                                           | sys_rst                                                |                1 |              4 |
|  sys_clk           | soc_videosoc_uart_tx_fifo_level[4]_i_1_n_0                                                    | sys_rst                                                |                1 |              5 |
|  sys_clk           | soc_dma_frame_size_storage_full[28]_i_1_n_0                                                   | sys_rst                                                |                2 |              5 |
|  sys_clk           | soc_dma_slot_array_slot1_address_storage_full[28]_i_1_n_0                                     | sys_rst                                                |                1 |              5 |
|  sys_clk           | soc_videosoc_uart_rx_fifo_level[4]_i_1_n_0                                                    | sys_rst                                                |                1 |              5 |
|  sys_clk           | soc_videosoc_sdram_time0[4]_i_1_n_0                                                           | sys_rst                                                |                3 |              5 |
|  sys_clk           | soc_dma_fifo_level[4]_i_1_n_0                                                                 | sys_rst                                                |                2 |              5 |
|  sys_clk           | soc_dma_slot_array_slot0_address_storage_full[28]_i_1_n_0                                     | sys_rst                                                |                2 |              5 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/load_store_unit/dcache/SR[0]                  |                4 |              6 |
|  sys_clk           | vns_videosoc_csrbank8_dfii_pi1_command0_re                                                    | sys_rst                                                |                3 |              6 |
|  sys_clk           | vns_videosoc_csrbank8_dfii_pi3_command0_re                                                    | sys_rst                                                |                3 |              6 |
|  sys_clk           | vns_videosoc_csrbank8_dfii_pi2_command0_re                                                    | sys_rst                                                |                2 |              6 |
|  sys_clk           | vns_videosoc_csrbank8_dfii_pi0_command0_re                                                    | sys_rst                                                |                3 |              6 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector2_address_storage_full[14]_i_1_n_0                            | sys_rst                                                |                3 |              7 |
|  sys_clk           | soc_edid_offset_counter[6]_i_1_n_0                                                            | sys_rst                                                |                3 |              7 |
|  sys_clk           | vns_videosoc_csrbank5_driver_clocking_mmcm_adr0_re                                            | sys_rst                                                |                2 |              7 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector3_address_storage_full[14]_i_1_n_0                            | sys_rst                                                |                2 |              7 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector1_address_storage_full[14]_i_1_n_0                            | sys_rst                                                |                2 |              7 |
|  sys_clk           | vns_videosoc_csrbank3_clocking_mmcm_adr0_re                                                   | sys_rst                                                |                2 |              7 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector0_address_storage_full[14]_i_1_n_0                            | sys_rst                                                |                3 |              7 |
|  sys_clk           | soc_videosoc_info_dna_cnt[6]_i_1_n_0                                                          | sys_rst                                                |                3 |              7 |
|  sys_clk           | soc_videosoc_oled_spimaster_sr_mosi[7]                                                        | sys_rst                                                |                2 |              7 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[47]_i_1_n_0                                                |                                                        |                1 |              8 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/flush_set[7]_i_1__0_n_0                                       | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                             | sys_rst                                                |                4 |              8 |
|  sys_clk           | p_5_out[7]                                                                                    | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_dma_slot_array_slot1_address_storage_full[23]_i_1_n_0                                     | sys_rst                                                |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[55]_i_1_n_0                                                |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[74]                                                        |                                                        |                1 |              8 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_base_backstore[7]_i_1_n_0                                | sys_rst                                                |                3 |              8 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_length_backstore[23]_i_1_n_0                             | sys_rst                                                |                2 |              8 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_length_backstore[15]_i_1_n_0                             | sys_rst                                                |                2 |              8 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_length_backstore[7]_i_1_n_0                              | sys_rst                                                |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[31]_i_1_n_0                                                |                                                        |                1 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                             | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_mmcm_dat_w_storage_full[15]_i_1_n_0                                                       | sys_rst                                                |                2 |              8 |
|  sys_clk           | p_1_out[0]                                                                                    | sys_rst                                                |                2 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[15]_i_1_n_0                                                |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[31]_i_1_n_0                                                |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[7]_i_1_n_0                                                 |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[15]_i_1_n_0                                                |                                                        |                1 |              8 |
|  sys_clk           | soc_videosoc_uart_phy_rx_reg                                                                  | sys_rst                                                |                1 |              8 |
|  sys_clk           | soc_videosoc_uart_phy_tx_reg[7]_i_1_n_0                                                       | sys_rst                                                |                3 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[7]_i_1_n_0                                                 |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[74]                                                        |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[70]                                                        |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[63]_i_1_n_0                                                |                                                        |                3 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                             | sys_rst                                                |                2 |              8 |
|  sys_clk           | p_5_out[23]                                                                                   | sys_rst                                                |                3 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[55]_i_1_n_0                                                |                                                        |                1 |              8 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_counter_reg[0][0]                                       | sys_rst                                                |                3 |              8 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_dram_port_rdata_chunk0                                                          | hdmi_out0_pix_rst                                      |                3 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[15]_i_1_n_0                                                |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[39]_i_1_n_0                                                |                                                        |                1 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface10_bank_bus_dat_r[7]_i_1_n_0     |                7 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface3_bank_bus_dat_r[7]_i_1_n_0      |                8 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface7_bank_bus_dat_r[7]_i_1_n_0      |                3 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[7]_i_1_n_0                                                 |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[23]_i_1_n_0                                                |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[39]_i_1_n_0                                                |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[47]_i_1_n_0                                                |                                                        |                1 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface12_bank_bus_dat_r[7]_i_1_n_0     |                3 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[63]_i_1_n_0                                                |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[31]_i_1_n_0                                                |                                                        |                1 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface6_bank_bus_dat_r[7]_i_1_n_0      |                5 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[65]                                                        |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[63]_i_1_n_0                                                |                                                        |                1 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[47]_i_1_n_0                                                |                                                        |                2 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[23]_i_1_n_0                                                |                                                        |                2 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[55]_i_1_n_0                                                |                                                        |                1 |              8 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_base_backstore[23]_i_1_n_0                               | sys_rst                                                |                2 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_gearbox_storage[70]                                                        |                                                        |                1 |              8 |
|  sys_clk           | lm32_cpu/instruction_unit/icache/flush_set[7]_i_1_n_0                                         | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                             | sys_rst                                                |                4 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_lateness                                                                   | soc_s7datacapture2_lateness[7]_i_1_n_0                 |                2 |              8 |
|  sys_clk           | soc_dma_slot_array_slot0_address_storage_full[23]_i_1_n_0                                     | sys_rst                                                |                1 |              8 |
|  sys_clk           | soc_dma_slot_array_slot0_address_storage_full[15]_i_1_n_0                                     | sys_rst                                                |                2 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface1_bank_bus_dat_r[7]_i_1_n_0      |                6 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_lateness                                                                   | soc_s7datacapture0_lateness[7]_i_1_n_0                 |                3 |              8 |
|  pix1p25x_clk      | soc_s7datacapture1_lateness                                                                   | soc_s7datacapture1_lateness[7]_i_1_n_0                 |                2 |              8 |
|  pix1p25x_clk      | soc_s7datacapture0_gearbox_storage[75]                                                        |                                                        |                2 |              8 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_base_backstore[15]_i_1_n_0                               | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_oled_spimaster_inc_cnt                                                           | soc_videosoc_oled_spimaster_cnt[7]_i_1_n_0             |                2 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                             | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                             | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                             | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                             | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                              | sys_rst                                                |                2 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface8_bank_bus_dat_r[7]_i_1_n_0      |                7 |              8 |
|  sys_clk           | soc_videosoc_videosoc_load_storage_full[7]_i_1_n_0                                            | sys_rst                                                |                2 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface4_bank_bus_dat_r[7]_i_1_n_0      |                4 |              8 |
|  sys_clk           | soc_dma_frame_size_storage_full[23]_i_1_n_0                                                   | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_ethmac_reader_length_storage_full[7]_i_1_n_0                                              | sys_rst                                                |                4 |              8 |
|  sys_clk           | soc_videosoc_videosoc_reload_storage_full[15]_i_1_n_0                                         | sys_rst                                                |                4 |              8 |
|  sys_clk           | soc_videosoc_videosoc_load_storage_full[31]_i_1_n_0                                           | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_videosoc_load_storage_full[23]_i_1_n_0                                           | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_videosoc_load_storage_full[15]_i_1_n_0                                           | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                              | sys_rst                                                |                3 |              8 |
|  sys_clk           | vns_videosoc_csrbank8_dfii_control0_re                                                        | sys_rst                                                |                3 |              8 |
|  sys_clk           | vns_videosoc_csrbank7_spi_mosi0_re                                                            | sys_rst                                                |                1 |              8 |
|  sys_clk           | soc_videosoc_videosoc_reload_storage_full[7]_i_1_n_0                                          | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_videosoc_reload_storage_full[31]_i_1_n_0                                         | sys_rst                                                |                2 |              8 |
|  sys_clk           | vns_videosoc_csrbank7_spi_length0_re                                                          | sys_rst                                                |                1 |              8 |
|  sys_clk           | soc_videosoc_videosoc_reload_storage_full[23]_i_1_n_0                                         | sys_rst                                                |                2 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface5_bank_bus_dat_r[7]_i_1_n_0      |                3 |              8 |
|  sys_clk           | soc_videosoc_bridge_cmd[7]_i_1_n_0                                                            |                                                        |                2 |              8 |
|  sys_clk           | soc_videosoc_bridge_length_ce                                                                 |                                                        |                2 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                             | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                             | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                             | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_uart_phy_storage_full[31]_i_1_n_0                                                | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_uart_phy_storage_full[15]_i_1_n_0                                                | sys_rst                                                |                1 |              8 |
|  sys_clk           | soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full[7]_i_1_n_0                     | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full[15]_i_1_n_0                    | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                              | sys_rst                                                |                4 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                             | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_videosoc_i                                                                                | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                             | sys_rst                                                |                4 |              8 |
|  sys_clk           | soc_dma_frame_size_storage_full[15]_i_1_n_0                                                   | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_dma_slot_array_slot1_address_storage_full[15]_i_1_n_0                                     | sys_rst                                                |                1 |              8 |
|  sys_clk           | soc_videosoc_uart_phy_storage_full[7]_i_1_n_0                                                 | sys_rst                                                |                1 |              8 |
|  sys_clk           | soc_videosoc_uart_phy_storage_full[23]_i_1_n_0                                                | sys_rst                                                |                2 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[23]_i_1_n_0                                                |                                                        |                2 |              8 |
|  pix1p25x_clk      | soc_s7datacapture2_gearbox_storage[39]_i_1_n_0                                                |                                                        |                2 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                             | sys_rst                                                |                3 |              8 |
|  sys_clk           | soc_videosoc_uart_phy_source_payload_data                                                     |                                                        |                1 |              8 |
|  sys_clk           | soc_videosoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                             | sys_rst                                                |                2 |              8 |
|  sys_clk           | soc_edid_din                                                                                  | sys_rst                                                |                2 |              8 |
|  sys_clk           |                                                                                               | vns_videosoc_interface11_bank_bus_dat_r[7]_i_1_n_0     |                3 |              8 |
|  sys_clk           | soc_ethphy_counter_ce                                                                         | sys_rst                                                |                2 |              9 |
|  hdmi_in0_pix_clk  |                                                                                               | data0_cap_write_rst                                    |                3 |              9 |
|  eth_rx_clk        |                                                                                               | soc_ethmac_crc32_checker_syncfifo_level                |                3 |              9 |
|  eth_rx_clk        | soc_ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                             |                                                        |                2 |             10 |
|  sys_clk           | soc_videosoc_sdram_count[9]_i_2_n_0                                                           | soc_videosoc_sdram_count[9]_i_1_n_0                    |                3 |             10 |
|  eth_rx_clk        | soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                              |                                                        |                3 |             10 |
|  eth_rx_clk        | soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                             |                                                        |                2 |             10 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/valid_f2                                                      |                                                        |                4 |             10 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/direction_m_reg                                               |                                                        |                5 |             10 |
|  eth_rx_clk        | soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                             |                                                        |                3 |             10 |
|  hdmi_in0_pix_clk  | soc_resdetection_pn_de                                                                        | soc_resdetection_vcounter[10]_i_1_n_0                  |                2 |             11 |
|  hdmi_in0_pix_clk  |                                                                                               | soc_resdetection_hcounter[10]_i_1_n_0                  |                2 |             11 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_vres0_re                                                 | sys_rst                                                |                3 |             12 |
|  sys_clk           | soc_videosoc_info_vccbram_status                                                              | sys_rst                                                |                4 |             12 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_vsync_start0_re                                          | sys_rst                                                |                5 |             12 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_vsync_end0_re                                            | sys_rst                                                |                2 |             12 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_vscan0_re                                                | sys_rst                                                |                5 |             12 |
|  pix1p25x_clk      |                                                                                               | data0_cap_write_rst                                    |                2 |             12 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_dmareader_fifo_wrport_we                                                   | hdmi_out0_pix_rst                                      |                3 |             12 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_timinggenerator_source_ready                                               | soc_hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0 |                3 |             12 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_timinggenerator_vcounter[0]_i_2_n_0                                        | soc_hdmi_out0_core_timinggenerator_vcounter[0]_i_1_n_0 |                3 |             12 |
|  sys_clk           | soc_hdmi_out0_core_initiator_csrstorage1_storage_full[11]_i_1_n_0                             | sys_rst                                                |                2 |             12 |
|  sys_clk           | soc_videosoc_info_temperature_status                                                          | sys_rst                                                |                5 |             12 |
|  sys_clk           | soc_hdmi_out0_core_initiator_csrstorage2_storage_full[11]_i_1_n_0                             | sys_rst                                                |                3 |             12 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_hscan0_re                                                | sys_rst                                                |                3 |             12 |
|  sys_clk           | soc_videosoc_info_vccaux_status                                                               | sys_rst                                                |                4 |             12 |
|  sys_clk           | soc_videosoc_info_vccint_status                                                               | sys_rst                                                |                5 |             12 |
|  sys_clk           | soc_hdmi_out0_core_initiator_csrstorage0_storage_full[11]_i_1_n_0                             | sys_rst                                                |                4 |             12 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_1_n_0                                           | hdmi_out0_pix_rst                                      |                4 |             13 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_dmareader_rsv_level[0]_i_1_n_0                                             | hdmi_out0_pix_rst                                      |                4 |             13 |
|  eth_tx_clk        | soc_ethmac_padding_inserter_counter_ce                                                        | soc_ethmac_padding_inserter_counter[14]                |                4 |             15 |
|  sys_clk           | soc_videosoc_sdram_bankmachine1_sel_row_adr                                                   |                                                        |                5 |             15 |
|  sys_clk           | soc_videosoc_sdram_bankmachine0_sel_row_adr                                                   |                                                        |                6 |             15 |
|  sys_clk           | soc_videosoc_sdram_bankmachine2_sel_row_adr                                                   |                                                        |                4 |             15 |
|  sys_clk           | soc_videosoc_sdram_bankmachine4_sel_row_adr                                                   |                                                        |                5 |             15 |
|  sys_clk           | soc_videosoc_sdram_bankmachine3_sel_row_adr                                                   |                                                        |                3 |             15 |
|  sys_clk           | soc_videosoc_sdram_bankmachine5_sel_row_adr                                                   |                                                        |                5 |             15 |
|  sys_clk           | soc_videosoc_sdram_bankmachine6_sel_row_adr                                                   |                                                        |                6 |             15 |
|  sys_clk           | soc_videosoc_sdram_bankmachine7_sel_row_adr                                                   |                                                        |                6 |             15 |
|  eth_rx_clk        | soc_ethmac_crc32_checker_syncfifo_wrport_we                                                   |                                                        |                2 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_cur_word[47]_i_1_n_0                                                                | hdmi_in0_pix_rst                                       |                2 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_cur_word[63]_i_1_n_0                                                                | hdmi_in0_pix_rst                                       |                2 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_cur_word[79]_i_1_n_0                                                                | hdmi_in0_pix_rst                                       |                3 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_chroma_downsampler_parity                                                           | hdmi_in0_pix_rst                                       |                6 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_cur_word[95]_i_1_n_0                                                                | hdmi_in0_pix_rst                                       |                2 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_cur_word[111]_i_1_n_0                                                               | hdmi_in0_pix_rst                                       |                5 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_cur_word[127]_i_1_n_0                                                               | hdmi_in0_pix_rst                                       |                3 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_cur_word[31]_i_1_n_0                                                                | hdmi_in0_pix_rst                                       |                2 |             16 |
|  hdmi_out0_pix_clk | storage_26_reg_0_3_0_5_i_1_n_0                                                                |                                                        |                2 |             16 |
|  hdmi_out0_pix_clk | storage_27_reg_0_3_0_5_i_1_n_0                                                                |                                                        |                2 |             16 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_resetinserter_y_fifo_wrport_we__0                                               |                                                        |                2 |             16 |
|  hdmi_out0_pix_clk | storage_22_reg_0_3_0_5_i_1_n_0                                                                |                                                        |                2 |             16 |
|  sys_clk           | soc_videosoc_uart_rx_fifo_wrport_we                                                           |                                                        |                2 |             16 |
|  sys_clk           | storage_14_reg_0_1_0_5_i_1_n_0                                                                |                                                        |                2 |             16 |
|  sys_clk           | soc_videosoc_uart_tx_fifo_wrport_we                                                           |                                                        |                2 |             16 |
|  hdmi_in0_pix_clk  | soc_frame_cur_word[15]_i_1_n_0                                                                | hdmi_in0_pix_rst                                       |                2 |             16 |
|  sys_clk           |                                                                                               | soc_videosoc_sdram_dfi_p1_address[14]_i_1_n_0          |                5 |             18 |
|  sys_clk           |                                                                                               | soc_videosoc_sdram_dfi_p2_address[14]_i_1_n_0          |                5 |             18 |
|  sys_clk           | soc_ethmac_reader_counter_ce                                                                  | soc_ethmac_reader_counter[10]_i_1_n_0                  |                6 |             18 |
|  hdmi_out0_pix_clk |                                                                                               | soc_hdmi_out0_driver_hdmi_phy_es2_cnt                  |               11 |             18 |
|  eth_tx_clk        |                                                                                               | eth_tx_rst                                             |                9 |             21 |
|  eth_rx_clk        |                                                                                               | eth_rx_rst                                             |                9 |             21 |
|  sys_clk           | soc_videosoc_sr[31]_i_1_n_0                                                                   | sys_rst                                                |               12 |             22 |
|  eth_tx_clk        |                                                                                               |                                                        |                7 |             22 |
|  hdmi_out0_pix_clk |                                                                                               | soc_hdmi_out0_resetinserter_parity_out                 |                7 |             23 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/eba_reg[9]_0[0]                                               | sys_rst                                                |               10 |             23 |
|  hdmi_in0_pix_clk  | soc_wer0_period_done                                                                          | hdmi_in0_pix_rst                                       |                5 |             24 |
|  hdmi_in0_pix_clk  | soc_wer0_is_error                                                                             | soc_wer0_wer_counter[0]_i_1_n_0                        |                6 |             24 |
|  sys_clk           | soc_wer0_update_re                                                                            | sys_rst                                                |                9 |             24 |
|  sys_clk           | soc_wer0_o                                                                                    | sys_rst                                                |                6 |             24 |
|  sys_clk           | soc_wer1_o                                                                                    | sys_rst                                                |                7 |             24 |
|  pix1p25x_clk      |                                                                                               | pix1p25x_rst                                           |                7 |             24 |
|  sys_clk           | soc_wer1_update_re                                                                            | sys_rst                                                |                8 |             24 |
|  sys_clk           | soc_videosoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                               | soc_videosoc_sdram_bandwidth_nwrites                   |                6 |             24 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_dmareader_fifo_rdport_re                                                   | hdmi_out0_pix_rst                                      |                7 |             24 |
|  hdmi_in0_pix_clk  | soc_wer1_is_error                                                                             | soc_wer1_wer_counter[0]_i_1_n_0                        |                6 |             24 |
|  hdmi_in0_pix_clk  | soc_wer2_period_done                                                                          | hdmi_in0_pix_rst                                       |                7 |             24 |
|  sys_clk           | sel                                                                                           | soc_videosoc_bridge_count[0]_i_1_n_0                   |                6 |             24 |
|  sys_clk           | soc_videosoc_sdram_bandwidth_nreads                                                           | soc_videosoc_sdram_bandwidth_nwrites                   |                6 |             24 |
|  sys_clk           | soc_wer2_o                                                                                    | sys_rst                                                |                7 |             24 |
|  hdmi_in0_pix_clk  | soc_wer1_period_done                                                                          | hdmi_in0_pix_rst                                       |                5 |             24 |
|  sys_clk           | soc_wer2_update_re                                                                            | sys_rst                                                |                5 |             24 |
|  hdmi_in0_pix_clk  | soc_wer2_is_error                                                                             | soc_wer2_wer_counter[0]_i_1_n_0                        |                6 |             24 |
|  sys_clk           | lm32_cpu/instruction_unit/icache/i_adr_o_reg[30]                                              | sys_rst                                                |               10 |             28 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1__0_n_0                                 |                                                        |                9 |             28 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_dmareader_offset_next_value_ce                                             | soc_hdmi_out0_core_dmareader_offset[0]_i_1_n_0         |                7 |             28 |
|  eth_rx_clk        |                                                                                               |                                                        |               11 |             29 |
|  sys_clk           | soc_videosoc_bridge_address_ce                                                                |                                                        |                7 |             30 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                    | sys_rst                                                |                8 |             30 |
|  sys_clk           | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0                                   |                                                        |                6 |             30 |
|  sys_clk           |                                                                                               | soc_videosoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0 |                8 |             31 |
|  eth_rx_clk        | soc_ethmac_crc32_checker_crc_reg[31]_i_1_n_0                                                  | soc_ethmac_crc32_checker_syncfifo_level                |               13 |             32 |
|  eth_tx_clk        | soc_ethmac_crc32_inserter_ce                                                                  | soc_ethmac_crc32_inserter_reg                          |               10 |             32 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_length0_re                                               | sys_rst                                                |               10 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                | sys_rst                                                |               11 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine3_produce_reg[1]                       |                                                        |                4 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine0_produce_reg[1]                       |                                                        |                4 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine1_produce_reg[1]                       |                                                        |                4 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine2_level_reg[3]                         |                                                        |                4 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine5_level_reg[0]                         |                                                        |                4 |             32 |
|  sys_clk           | soc_videosoc_videosoc_update_value_re                                                         | sys_rst                                                |               11 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine6_produce_reg[1]                       |                                                        |                4 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine4_produce_reg[1]                       |                                                        |                4 |             32 |
|  sys_clk           | soc_hdmi_in0_freq_sampler_latch                                                               | sys_rst                                                |                7 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/d_cyc_o6_out                                                  | sys_rst                                                |               14 |             32 |
|  sys_clk           | vns_videosoc_csrbank5_core_initiator_base0_re                                                 | sys_rst                                                |                8 |             32 |
|  sys_clk           | soc_ethmac_writer_counter_ce                                                                  | soc_ethmac_writer_counter[0]_i_1_n_0                   |                8 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_sdram_bankmachine7_wrport_we                            |                                                        |                4 |             32 |
|  sys_clk           |                                                                                               | soc_videosoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                8 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/wb_load_complete                                                     | sys_rst                                                |               11 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/soc_videosoc_bridge_data_reg[0][0]                                   |                                                        |                8 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/icache_refill_data_reg[31]                                           | sys_rst                                                |                6 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                                                 | sys_rst                                                |               26 |             32 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/b_reg[31][0]                                                  | sys_rst                                                |                9 |             32 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_underflow_counter[0]_i_2_n_0                                               | soc_hdmi_out0_core_underflow_counter[0]_i_1_n_0        |                8 |             32 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_core_o                                                                          | hdmi_out0_pix_rst                                      |                8 |             32 |
|  sys_clk           | lm32_cpu/mc_arithmetic/result_x_reg[0]_0                                                      | sys_rst                                                |                6 |             32 |
|  hdmi_out0_pix_clk | soc_hdmi_out0_dram_port_cmd_buffer_sink_valid__0                                              |                                                        |                5 |             40 |
|  sys_clk           | soc_videosoc_sdram_bandwidth_period                                                           | sys_rst                                                |               18 |             48 |
|  sys_clk           | soc_ethmac_writer_fifo_wrport_we__0                                                           |                                                        |                6 |             48 |
|  sys_clk           | soc_videosoc_sdram_bandwidth_update_re                                                        | sys_rst                                                |               11 |             48 |
|  sys_clk           | soc_dma_mwords_remaining[0]_i_1_n_0                                                           | sys_rst                                                |               14 |             50 |
|  pix1p25x_clk      |                                                                                               |                                                        |               17 |             54 |
|  sys_clk           | soc_videosoc_info_dna_status                                                                  | sys_rst                                                |               18 |             57 |
|  sys_clk           |                                                                                               | soc_hdmi_in0_freq_sampler_counter                      |               16 |             64 |
|  sys_clk           | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                      | sys_rst                                                |               21 |             70 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/valid_f2                                                      | sys_rst                                                |               35 |             92 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                          |                                                        |               12 |             96 |
|  sys_clk           | soc_videosoc_sdram_inti_p0_rddata_valid                                                       | sys_rst                                                |               42 |            128 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | sys_rst                                                |               63 |            161 |
|  hdmi_in0_pix_clk  |                                                                                               |                                                        |               53 |            171 |
|  sys_clk           | storage_19_reg_0_15_0_5_i_1_n_0                                                               |                                                        |               22 |            176 |
|  hdmi_out0_pix_clk |                                                                                               |                                                        |               50 |            189 |
|  sys_clk           | soc_hdmi_out0_core_initiator_cdc_wrport_we                                                    |                                                        |               27 |            216 |
|  sys_clk           | lm32_cpu/load_store_unit/dcache/direction_m_reg                                               | sys_rst                                                |               69 |            221 |
|  hdmi_out0_pix_clk |                                                                                               | hdmi_out0_pix_rst                                      |               94 |            323 |
|  sys_clk           |                                                                                               |                                                        |              130 |            353 |
|  hdmi_in0_pix_clk  |                                                                                               | hdmi_in0_pix_rst                                       |              159 |            575 |
|  sys_clk           |                                                                                               | sys_rst                                                |              242 |            602 |
+--------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     7 |
| 4      |                    43 |
| 5      |                     7 |
| 6      |                     5 |
| 7      |                     9 |
| 8      |                   107 |
| 9      |                     3 |
| 10     |                     7 |
| 11     |                     2 |
| 12     |                    16 |
| 13     |                     2 |
| 15     |                     9 |
| 16+    |                   100 |
+--------+-----------------------+


