INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danny/Documents/code/vivado/3of5/3of5.srcs/sources_1/new/sauce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sauce
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danny/Documents/code/vivado/3of5/3of5.srcs/sim_1/new/3of5_testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
