<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</h2><p>Floating-point atomic minimum number in memory</p>
      <p class="aml">This instruction atomically loads a 16-bit, 32-bit, or 64-bit value from memory,
computes the floating-point minimum number with the value held in a register,
and stores the result back to memory.
The value initially loaded from memory is returned in the destination register.</p>
      <ul>
        <li>
          
            <span class="asm-code">LDFMINNMA</span> and
  <span class="asm-code">LDFMINNMAL</span> load
  from memory with acquire semantics.
        </li>
        <li>
          
            <span class="asm-code">LDFMINNML</span> and
  <span class="asm-code">LDFMINNMAL</span> store
  to memory with release semantics.
        </li>
        <li>
          
            <span class="asm-code">LDFMINNM</span> has neither acquire nor release semantics.
        </li>
      </ul>
      <p class="aml">This instruction:</p>
      <ul>
        <li>
          Disables alternative floating-point behaviors, as if FPCR.AH
  is 0.
        </li>
        <li>
          Generates only the default NaN, as if FPCR.DN
  is 1.
        </li>
        <li>
          Does not modify the cumulative FPSR
  exception bits (IDC, IXC, UFC, OFC, DZC, and IOC).
        </li>
        <li>
          Disables trapped floating-point exceptions, as if the
  FPCR trap enable bits
  (IDE, IXE, UFE, OFE, DZE, and IOE) are all zero.
        </li>
      </ul>
      <p class="aml">For more information about memory ordering semantics, see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEIHCHEF">Load-Acquire, Store-Release</a>.</p>
      <p class="aml">For information about addressing modes, see
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
    
    <h3 class="classheading"><a id="iclass_floating_point"/>Floating-point<span style="font-size:smaller;"><br/>(FEAT_LSFE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="2" class="lr">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td colspan="5" class="lr">Rs</td><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="3"/><td class="droppedname">VR</td><td colspan="2"/><td/><td/><td/><td colspan="5"/><td class="droppedname">o3</td><td colspan="3" class="droppedname">opc</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision no memory ordering variant
            </h4><a id="LDFMINNM_16"/>
        Applies when
        <span class="bitdiff"> (size == 01 &amp;&amp; A == 0 &amp;&amp; R == 0)</span><p class="asm-code">LDFMINNM  <a href="#fpfar_hs" title="Is the 16-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Hs&gt;</a>, <a href="#fpfar_ht" title="Is the 16-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Ht&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision acquire variant
            </h4><a id="LDFMINNMA_16"/>
        Applies when
        <span class="bitdiff"> (size == 01 &amp;&amp; A == 1 &amp;&amp; R == 0)</span><p class="asm-code">LDFMINNMA  <a href="#fpfar_hs" title="Is the 16-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Hs&gt;</a>, <a href="#fpfar_ht" title="Is the 16-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Ht&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision acquire-release variant
            </h4><a id="LDFMINNMAL_16"/>
        Applies when
        <span class="bitdiff"> (size == 01 &amp;&amp; A == 1 &amp;&amp; R == 1)</span><p class="asm-code">LDFMINNMAL  <a href="#fpfar_hs" title="Is the 16-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Hs&gt;</a>, <a href="#fpfar_ht" title="Is the 16-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Ht&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision release variant
            </h4><a id="LDFMINNML_16"/>
        Applies when
        <span class="bitdiff"> (size == 01 &amp;&amp; A == 0 &amp;&amp; R == 1)</span><p class="asm-code">LDFMINNML  <a href="#fpfar_hs" title="Is the 16-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Hs&gt;</a>, <a href="#fpfar_ht" title="Is the 16-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Ht&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision no memory ordering variant
            </h4><a id="LDFMINNM_32"/>
        Applies when
        <span class="bitdiff"> (size == 10 &amp;&amp; A == 0 &amp;&amp; R == 0)</span><p class="asm-code">LDFMINNM  <a href="#fpfar_ss" title="Is the 32-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ss&gt;</a>, <a href="#fpfar_st" title="Is the 32-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;St&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision acquire variant
            </h4><a id="LDFMINNMA_32"/>
        Applies when
        <span class="bitdiff"> (size == 10 &amp;&amp; A == 1 &amp;&amp; R == 0)</span><p class="asm-code">LDFMINNMA  <a href="#fpfar_ss" title="Is the 32-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ss&gt;</a>, <a href="#fpfar_st" title="Is the 32-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;St&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision acquire-release variant
            </h4><a id="LDFMINNMAL_32"/>
        Applies when
        <span class="bitdiff"> (size == 10 &amp;&amp; A == 1 &amp;&amp; R == 1)</span><p class="asm-code">LDFMINNMAL  <a href="#fpfar_ss" title="Is the 32-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ss&gt;</a>, <a href="#fpfar_st" title="Is the 32-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;St&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision release variant
            </h4><a id="LDFMINNML_32"/>
        Applies when
        <span class="bitdiff"> (size == 10 &amp;&amp; A == 0 &amp;&amp; R == 1)</span><p class="asm-code">LDFMINNML  <a href="#fpfar_ss" title="Is the 32-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ss&gt;</a>, <a href="#fpfar_st" title="Is the 32-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;St&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision no memory ordering variant
            </h4><a id="LDFMINNM_64"/>
        Applies when
        <span class="bitdiff"> (size == 11 &amp;&amp; A == 0 &amp;&amp; R == 0)</span><p class="asm-code">LDFMINNM  <a href="#fpfar_ds" title="Is the 64-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ds&gt;</a>, <a href="#fpfar_dt" title="Is the 64-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Dt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision acquire variant
            </h4><a id="LDFMINNMA_64"/>
        Applies when
        <span class="bitdiff"> (size == 11 &amp;&amp; A == 1 &amp;&amp; R == 0)</span><p class="asm-code">LDFMINNMA  <a href="#fpfar_ds" title="Is the 64-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ds&gt;</a>, <a href="#fpfar_dt" title="Is the 64-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Dt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision acquire-release variant
            </h4><a id="LDFMINNMAL_64"/>
        Applies when
        <span class="bitdiff"> (size == 11 &amp;&amp; A == 1 &amp;&amp; R == 1)</span><p class="asm-code">LDFMINNMAL  <a href="#fpfar_ds" title="Is the 64-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ds&gt;</a>, <a href="#fpfar_dt" title="Is the 64-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Dt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision release variant
            </h4><a id="LDFMINNML_64"/>
        Applies when
        <span class="bitdiff"> (size == 11 &amp;&amp; A == 0 &amp;&amp; R == 1)</span><p class="asm-code">LDFMINNML  <a href="#fpfar_ds" title="Is the 64-bit name of the SIMD&amp;amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ds&gt;</a>, <a href="#fpfar_dt" title="Is the 64-bit name of the SIMD&amp;amp;FP register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Dt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_LSFE) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);

constant integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rs);

constant integer datasize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);
constant boolean acquire = A == '1';
constant boolean release = R == '1';
constant boolean tagchecked = n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hs&gt;</td><td><a id="fpfar_hs"/>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ht&gt;</td><td><a id="fpfar_ht"/>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP register to be loaded, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ss&gt;</td><td><a id="fpfar_ss"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;St&gt;</td><td><a id="fpfar_st"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP register to be loaded, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ds&gt;</td><td><a id="fpfar_ds"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dt&gt;</td><td><a id="fpfar_dt"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP register to be loaded, encoded in the "Rt" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPEnabled64.0" title="function: CheckFPEnabled64()">CheckFPEnabled64</a>();
bits(64) address;
bits(datasize) value;
bits(datasize) data;
constant <a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean withstatus, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, boolean stzgm, boolean ispair, boolean highestaddressfirst, MPAMinfo mpam )">AccessDescriptor</a> accdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescFPAtomicOp.4" title="function: AccessDescriptor CreateAccDescFPAtomicOp(MemAtomicOp modop, boolean acquire, boolean release, boolean tagchecked)">CreateAccDescFPAtomicOp</a>(<a href="shared_pseudocode.html#MemAtomicOp_FPMINNM" title="enumeration MemAtomicOp { MemAtomicOp_GCSSS1, MemAtomicOp_ADD, MemAtomicOp_BIC, MemAtomicOp_EOR, MemAtomicOp_ORR, MemAtomicOp_SMAX, MemAtomicOp_SMIN, MemAtomicOp_UMAX, MemAtomicOp_UMIN, MemAtomicOp_SWP, MemAtomicOp_CAS, MemAtomicOp_FPADD, MemAtomicOp_FPMAX, MemAtomicOp_FPMIN, MemAtomicOp_FPMAXNM, MemAtomicOp_FPMINNM, MemAtomicOp_BFADD, MemAtomicOp_BFMAX, MemAtomicOp_BFMIN, MemAtomicOp_BFMAXNM, MemAtomicOp_BFMINNM }">MemAtomicOp_FPMINNM</a>, acquire,
                                                            release, tagchecked);

value = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[s, datasize];
if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.1" title="accessor: bits(width) SP[integer width]">SP</a>[64];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];

constant bits(datasize) comparevalue = bits(datasize) UNKNOWN; // Irrelevant when not executing CAS
data = <a href="shared_pseudocode.html#impl-aarch64.MemAtomic.4" title="function: bits(size) MemAtomic(bits(64) address, bits(size) cmpoperand, bits(size) operand, AccessDescriptor accdesc_in)">MemAtomic</a>(address, comparevalue, value, accdesc);

<a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, ESize width] = bits(width) value">V</a>[t, datasize] = data;</p></div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-12_diff2, pseudocode v2024-12_rel_diff_tag2
      ; Build timestamp: 2025-03-18T10:50
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
