{
"result":{
"query":":facetid:toc:\"db/conf/focs/focs63.bht\"",
"status":{
"@code":"200",
"text":"OK"
},
"time":{
"@unit":"msecs",
"text":"130.54"
},
"completions":{
"@total":"1",
"@computed":"1",
"@sent":"1",
"c":{
"@sc":"14",
"@dc":"14",
"@oc":"14",
"@id":"34734860",
"text":":facetid:toc:db/conf/focs/focs63.bht"
}
},
"hits":{
"@total":"14",
"@computed":"14",
"@sent":"14",
"@first":"0",
"hit":[{
"@score":"1",
"@id":"5895240",
"info":{"authors":{"author":[{"@pid":"90/188","text":"Richard F. Arnold"},{"@pid":"59/4835","text":"Eugene L. Lawler"}]},"title":"On the analysis of functional symmetry","venue":"SWCT","pages":"53-62","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/ArnoldL63","doi":"10.1109/SWCT.1963.11","ee":"https://doi.org/10.1109/SWCT.1963.11","url":"https://dblp.org/rec/conf/focs/ArnoldL63"},
"url":"URL#5895240"
},
{
"@score":"1",
"@id":"5895241",
"info":{"authors":{"author":{"@pid":"33/943","text":"Theodore M. Booth"}},"title":"Demonstrating hazards in sequential relay circuits","venue":"SWCT","pages":"131-136","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/Booth63","doi":"10.1109/SWCT.1963.3","ee":"https://doi.org/10.1109/SWCT.1963.3","url":"https://dblp.org/rec/conf/focs/Booth63"},
"url":"URL#5895241"
},
{
"@score":"1",
"@id":"5895242",
"info":{"authors":{"author":[{"@pid":"89/1268","text":"C. L. Coates"},{"@pid":"l/PhilipMLewis","text":"Philip M. Lewis II"}]},"title":"Threshold gate realizations of logical functions with don&apos;t cares","venue":"SWCT","pages":"41-52","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/CoatesL63","doi":"10.1109/SWCT.1963.15","ee":"https://doi.org/10.1109/SWCT.1963.15","url":"https://dblp.org/rec/conf/focs/CoatesL63"},
"url":"URL#5895242"
},
{
"@score":"1",
"@id":"5895243",
"info":{"authors":{"author":{"@pid":"11/6775","text":"Edward B. Eichelberger"}},"title":"Sequential circuit synthesis using input delays","venue":"SWCT","pages":"105-116","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/Eichelberger63","doi":"10.1109/SWCT.1963.12","ee":"https://doi.org/10.1109/SWCT.1963.12","url":"https://dblp.org/rec/conf/focs/Eichelberger63"},
"url":"URL#5895243"
},
{
"@score":"1",
"@id":"5895244",
"info":{"authors":{"author":[{"@pid":"68/1959","text":"Calvin C. Elgot"},{"@pid":"35/6307","text":"Jorge E. Mezei"}]},"title":"Two-sided finite-state transductions (abbreviated version)","venue":"SWCT","pages":"17-22","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/ElgotM63","doi":"10.1109/SWCT.1963.16","ee":"https://doi.org/10.1109/SWCT.1963.16","url":"https://dblp.org/rec/conf/focs/ElgotM63"},
"url":"URL#5895244"
},
{
"@score":"1",
"@id":"5895245",
"info":{"authors":{"author":{"@pid":"92/1660","text":"Patrick C. Fischer"}},"title":"On computability by certain classes of restricted Turing machines","venue":"SWCT","pages":"23-32","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/Fischer63","doi":"10.1109/SWCT.1963.10","ee":"https://doi.org/10.1109/SWCT.1963.10","url":"https://dblp.org/rec/conf/focs/Fischer63"},
"url":"URL#5895245"
},
{
"@score":"1",
"@id":"5895246",
"info":{"authors":{"author":{"@pid":"34/6764","text":"W. D. Frazer"}},"title":"Bilateral threshold nets (extended summary)","venue":"SWCT","pages":"33-39","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/Frazer63","doi":"10.1109/SWCT.1963.2","ee":"https://doi.org/10.1109/SWCT.1963.2","url":"https://dblp.org/rec/conf/focs/Frazer63"},
"url":"URL#5895246"
},
{
"@score":"1",
"@id":"5895247",
"info":{"authors":{"author":{"@pid":"59/4835","text":"Eugene L. Lawler"}},"title":"The minimal synthesis of tree structures","venue":"SWCT","pages":"63-82","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/Lawler63","doi":"10.1109/SWCT.1963.14","ee":"https://doi.org/10.1109/SWCT.1963.14","url":"https://dblp.org/rec/conf/focs/Lawler63"},
"url":"URL#5895247"
},
{
"@score":"1",
"@id":"5895248",
"info":{"authors":{"author":{"@pid":"42/984","text":"Roger E. Levien"}},"title":"Determining the best ordering of variables in cascade switching circuits","venue":"SWCT","pages":"83-104","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/Levien63","doi":"10.1109/SWCT.1963.4","ee":"https://doi.org/10.1109/SWCT.1963.4","url":"https://dblp.org/rec/conf/focs/Levien63"},
"url":"URL#5895248"
},
{
"@score":"1",
"@id":"5895249",
"info":{"authors":{"author":{"@pid":"m/EdwardJMcCluskey","text":"Edward J. McCluskey"}},"title":"Logical design theory of NOR gate networks with no complemented inputs","venue":"SWCT","pages":"137-148","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/McCluskey63","doi":"10.1109/SWCT.1963.9","ee":"https://doi.org/10.1109/SWCT.1963.9","url":"https://dblp.org/rec/conf/focs/McCluskey63"},
"url":"URL#5895249"
},
{
"@score":"1",
"@id":"5895250",
"info":{"authors":{"author":{"@pid":"80/5501","text":"Robert McNaughton"}},"title":"Finite automata and badly timed elements","venue":"SWCT","pages":"117-130","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/McNaughton63","doi":"10.1109/SWCT.1963.5","ee":"https://doi.org/10.1109/SWCT.1963.5","url":"https://dblp.org/rec/conf/focs/McNaughton63"},
"url":"URL#5895250"
},
{
"@score":"1",
"@id":"5895251",
"info":{"authors":{"author":{"@pid":"m/RaymondEMiller","text":"Raymond E. Miller"}},"title":"A survey of asynchronous logic - Comparing various definitions and models for asynchronous switching circuits","venue":"SWCT","pages":"149-152","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/Miller63","doi":"10.1109/SWCT.1963.1","ee":"https://doi.org/10.1109/SWCT.1963.1","url":"https://dblp.org/rec/conf/focs/Miller63"},
"url":"URL#5895251"
},
{
"@score":"1",
"@id":"5895252",
"info":{"authors":{"author":{"@pid":"99/4089","text":"David E. Muller"}},"title":"Infinite sequences and finite machines","venue":"SWCT","pages":"3-16","year":"1963","type":"Conference and Workshop Papers","access":"closed","key":"conf/focs/Muller63","doi":"10.1109/SWCT.1963.8","ee":"https://doi.org/10.1109/SWCT.1963.8","url":"https://dblp.org/rec/conf/focs/Muller63"},
"url":"URL#5895252"
},
{
"@score":"1",
"@id":"5895255",
"info":{"title":"4th Annual Symposium on Switching Circuit Theory and Logical Design, Chicago, Illinois, USA, October 28-30, 1963","venue":"SWCT","publisher":"IEEE Computer Society","year":"1963","type":"Editorship","key":"conf/focs/FOCS4","ee":"https://ieeexplore.ieee.org/xpl/conhome/4569778/proceeding","url":"https://dblp.org/rec/conf/focs/FOCS4"},
"url":"URL#5895255"
}
]
}
}
}
