/*
 * drivers/media/platform/exynos/mfc/s5p_mfc_watchdog.c
 *
 * Copyright (c) 2016 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifdef CONFIG_SEC_DEBUG_EXTRA_INFO
#include <linux/sec_debug.h>
#endif

#include "s5p_mfc_watchdog.h"

#include "s5p_mfc_sync.h"

#include "s5p_mfc_pm.h"
#include "s5p_mfc_cmd.h"
#include "s5p_mfc_cal.h"
#include "s5p_mfc_reg.h"

#include "s5p_mfc_queue.h"
#include "s5p_mfc_utils.h"

#define MFC_SFR_AREA_COUNT	19
static void mfc_dump_regs(struct s5p_mfc_dev *dev)
{
	int i;
	struct s5p_mfc_buf_size_v6 *buf_size = NULL;
	int addr[MFC_SFR_AREA_COUNT][2] = {
		{ 0x0, 0x80 },
		{ 0x1000, 0xCD0 },
		{ 0xF000, 0xFF8 },
		{ 0x2000, 0xA00 },
		{ 0x2f00, 0x6C },
		{ 0x3000, 0x40 },
		{ 0x3110, 0x10 },
		{ 0x5000, 0x100 },
		{ 0x5200, 0x300 },
		{ 0x5600, 0x100 },
		{ 0x5800, 0x100 },
		{ 0x5A00, 0x100 },
		{ 0x6000, 0xC4 },
		{ 0x7000, 0x21C },
		{ 0x8000, 0x20C },
		{ 0x9000, 0x10C },
		{ 0xA000, 0x20C },
		{ 0xB000, 0x444 },
		{ 0xC000, 0x84 },
	};

	pr_err("-----------dumping MFC registers (SFR base = %pK, dev = %pK)\n",
				dev->regs_base, dev);

	s5p_mfc_enable_all_clocks(dev);

	for (i = 0; i < MFC_SFR_AREA_COUNT; i++) {
		printk("[%04X .. %04X]\n", addr[i][0], addr[i][0] + addr[i][1]);
		print_hex_dump(KERN_ERR, "", DUMP_PREFIX_ADDRESS, 32, 4, dev->regs_base + addr[i][0],
				addr[i][1], false);
		printk("...\n");
	}

	if (dbg_enable) {
		buf_size = dev->variant->buf_size->buf;
		printk("[DBG INFO dump]\n");
		print_hex_dump(KERN_ERR, "", DUMP_PREFIX_ADDRESS, 32, 4, dev->dbg_info_buf.vaddr,
			buf_size->dbg_info_buf, false);
		printk("...\n");
	}
}

/* common register */
const u32 s5p_mfc_logging_sfr_set0[MFC_SFR_LOGGING_COUNT_SET0] = {
	0x0070, 0x1000, 0x1004, 0x100C, 0x1010, 0x01B4, 0xF144, 0xF148,
	0xF088, 0xFFD0
};

/* AxID: the other */
const u32 s5p_mfc_logging_sfr_set1[MFC_SFR_LOGGING_COUNT_SET1] = {
	0x3000, 0x3004, 0x3010, 0x301C, 0x3110, 0x3140, 0x3144, 0x5068,
	0x506C, 0x5254, 0x5280, 0x529C, 0x52A0,	0x5A54, 0x5A80, 0x5A88,
	0x5A94, 0x5A9C,	0x6038, 0x603C, 0x6050, 0x6064, 0x6168, 0x616C,
	0x2020, 0x2028, 0x202C, 0x20B4
};

/* AxID: 0 ~ 3 (READ): PX */
const u32 s5p_mfc_logging_sfr_set2[MFC_SFR_LOGGING_COUNT_SET2] = {
	0xA100, 0xA104, 0xA108, 0xA10C, 0xA110, 0xA114, 0xA118, 0xA11C,
	0xA120, 0xA124, 0xA128, 0xA12C, 0xA120, 0xA124, 0xA128, 0xA12C,
	0xA180, 0xA184, 0xA188, 0xA18C, 0xA190, 0xA194, 0xA198, 0xA19C,
	0xA1A0, 0xA1A4, 0xA1A8, 0xA1AC, 0xA1B0, 0xA1B4, 0xA1B8, 0xA1BC

};

int mfc_change_hex_to_ascii(u32 hex, u32 byte, char *ascii, int idx)
{
	int i;
	char tmp;

	for (i = 0; i < byte; i++) {
		if (idx >= MFC_LOGGING_DATA_SIZE) {
			pr_err("logging data size exceed: %d\n", idx);
			return idx;
		}

		tmp = (hex >> ((byte - 1 - i) * 4)) & 0xF;
		if (tmp > 9)
			ascii[idx] = tmp + 'a' - 0xa;
		else if (tmp <= 9)
			ascii[idx] = tmp + '0';
		idx++;
	}

	/* space */
	if (idx < MFC_LOGGING_DATA_SIZE)
		ascii[idx] = ' ';

	return ++idx;
}

static void mfc_merge_errorinfo_data(struct s5p_mfc_dev *dev, bool px_fault)
{
	char *errorinfo;
	int i, idx = 0;
	int trace_cnt, ret, cnt;

	errorinfo = dev->logging_data->errorinfo;

	/* FW info */
	idx = mfc_change_hex_to_ascii(dev->logging_data->fw_version, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->cause, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->fault_status, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->fault_trans_info, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->fault_addr, 8, errorinfo, idx);
	for (i = 0; i < MFC_SFR_LOGGING_COUNT_SET0; i++)
		idx = mfc_change_hex_to_ascii(dev->logging_data->SFRs_set0[i], 8, errorinfo, idx);
	if (px_fault) {
		for (i = 0; i < MFC_SFR_LOGGING_COUNT_SET2; i++)
			idx = mfc_change_hex_to_ascii(dev->logging_data->SFRs_set2[i], 8, errorinfo, idx);
	} else {
		for (i = 0; i < MFC_SFR_LOGGING_COUNT_SET1; i++)
			idx = mfc_change_hex_to_ascii(dev->logging_data->SFRs_set1[i], 8, errorinfo, idx);
	}

	/* driver info */
	ret = snprintf(errorinfo + idx, 3, "/");
	idx += ret;
	idx = mfc_change_hex_to_ascii(dev->logging_data->curr_ctx, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->state, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->last_cmd, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->last_cmd_sec, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->last_cmd_usec, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->last_int, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->last_int_sec, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->last_int_usec, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->frame_cnt, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->hwlock_dev, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->hwlock_ctx, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->num_inst, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->num_drm_inst, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->power_cnt, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->clock_cnt, 2, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->dynamic_used, 8, errorinfo, idx);
	idx = mfc_change_hex_to_ascii(dev->logging_data->last_src_addr, 8, errorinfo, idx);
	for (i = 0; i < MFC_MAX_PLANES; i++)
		idx = mfc_change_hex_to_ascii(dev->logging_data->last_dst_addr[i], 8, errorinfo, idx);

	/* last trace info */
	ret = snprintf(errorinfo + idx, 3, "/");
	idx += ret;

	/* last processing is first printed */
	trace_cnt = atomic_read(&dev->trace_ref_log);
	for (i = 0; i < MFC_TRACE_LOG_COUNT_PRINT; i++) {
		if (idx >= (MFC_LOGGING_DATA_SIZE - MFC_TRACE_LOG_STR_LEN)) {
			pr_err("logging data size exceed: %d\n", idx);
			break;
		}
		cnt = ((trace_cnt + MFC_TRACE_LOG_COUNT_MAX) - i) % MFC_TRACE_LOG_COUNT_MAX;
		ret = snprintf(errorinfo + idx, MFC_TRACE_LOG_STR_LEN, "%llu:%s ",
				dev->mfc_trace_logging[cnt].time,
				dev->mfc_trace_logging[cnt].str);
		idx += ret;
	}

	pr_err("%s\n", errorinfo);

#ifdef CONFIG_SEC_DEBUG_EXTRA_INFO
	sec_debug_set_extra_info_mfc_error(errorinfo);
#endif
}

static void mfc_save_logging_sfr(struct s5p_mfc_dev *dev)
{
	struct s5p_mfc_ctx *ctx = NULL;
	int i;
	bool px_fault = false;

	pr_err("-----------logging MFC error info-----------\n");
	if (s5p_mfc_pm_get_pwr_ref_cnt(dev)) {
		dev->logging_data->cause |= (1 << MFC_LAST_INFO_POWER);
		dev->logging_data->fw_version = s5p_mfc_get_fw_ver_all();

		for (i = 0; i < MFC_SFR_LOGGING_COUNT_SET0; i++)
			dev->logging_data->SFRs_set0[i] = MFC_READL(s5p_mfc_logging_sfr_set0[i]);
		for (i = 0; i < MFC_SFR_LOGGING_COUNT_SET1; i++)
			dev->logging_data->SFRs_set1[i] = MFC_READL(s5p_mfc_logging_sfr_set1[i]);

		/* READ PAGE FAULT at AxID 0 ~ 3: PX */
		if ((dev->logging_data->cause & (1 << MFC_CAUSE_0READ_PAGE_FAULT)) ||
				(dev->logging_data->cause & (1 << MFC_CAUSE_1READ_PAGE_FAULT))) {
			if ((dev->logging_data->fault_trans_info & 0xff) <= 3) {
				px_fault = true;
				for (i = 0; i < MFC_SFR_LOGGING_COUNT_SET2; i++)
					dev->logging_data->SFRs_set2[i] = MFC_READL(s5p_mfc_logging_sfr_set2[i]);
			}
		}
	}

	if (s5p_mfc_pm_get_clk_ref_cnt(dev))
		dev->logging_data->cause |= (1 << MFC_LAST_INFO_CLOCK);

	if (dev->nal_q_handle && (dev->nal_q_handle->nal_q_state == NAL_Q_STATE_STARTED))
		dev->logging_data->cause |= (1 << MFC_LAST_INFO_NAL_QUEUE);

	dev->logging_data->cause |= (dev->reboot << MFC_LAST_INFO_SHUTDOWN);
	dev->logging_data->cause |= (dev->curr_ctx_is_drm << MFC_LAST_INFO_DRM);

	ctx = dev->ctx[dev->curr_ctx];
	if (!ctx) {
		for (i = 0; i < MFC_NUM_CONTEXTS; i++) {
			if (dev->ctx[i]) {
				ctx = dev->ctx[i];
				/* It means that it is not ctx number of causes the problem */
				dev->curr_ctx = 0xaa;
				break;
			}
		}
		if (!ctx) {
			/* It means that we couldn't believe information */
			dev->curr_ctx = 0xff;
		}
	}

	/* last information */
	dev->logging_data->curr_ctx = dev->curr_ctx;
	dev->logging_data->last_cmd = dev->last_cmd;
	dev->logging_data->last_cmd_sec = dev->last_cmd_time.tv_sec;
	dev->logging_data->last_cmd_usec = dev->last_cmd_time.tv_usec;
	dev->logging_data->last_int = dev->last_int;
	dev->logging_data->last_int_sec = dev->last_int_time.tv_sec;
	dev->logging_data->last_int_usec = dev->last_int_time.tv_usec;
	dev->logging_data->hwlock_dev = dev->hwlock.dev;
	dev->logging_data->hwlock_ctx = (u32)(dev->hwlock.bits);
	dev->logging_data->num_inst = dev->num_inst;
	dev->logging_data->num_drm_inst = dev->num_drm_inst;
	dev->logging_data->power_cnt = s5p_mfc_pm_get_pwr_ref_cnt(dev);
	dev->logging_data->clock_cnt = s5p_mfc_pm_get_clk_ref_cnt(dev);

	if (ctx) {
		dev->logging_data->state = ctx->state;
		dev->logging_data->frame_cnt = ctx->frame_cnt;
		if (ctx->type == MFCINST_DECODER) {
			struct s5p_mfc_dec *dec = ctx->dec_priv;

			if (dec) {
				dev->logging_data->dynamic_used = dec->dynamic_used;
				dev->logging_data->cause |= (dec->detect_black_bar << MFC_LAST_INFO_BLACK_BAR);
			}
			dev->logging_data->last_src_addr = ctx->last_src_addr;
			for (i = 0; i < MFC_MAX_PLANES; i++)
				dev->logging_data->last_dst_addr[i] = ctx->last_dst_addr[i];
		}
	}

	mfc_merge_errorinfo_data(dev, px_fault);
}

static void mfc_display_state(struct s5p_mfc_dev *dev)
{
	int i;

	pr_err("-----------dumping MFC device info-----------\n");
	pr_err("power:%d, clock:%d, num_inst:%d, num_drm_inst:%d, fw_status:%d\n",
			s5p_mfc_pm_get_pwr_ref_cnt(dev), s5p_mfc_pm_get_clk_ref_cnt(dev),
			dev->num_inst, dev->num_drm_inst, dev->fw.status);
	pr_err("hwlock bits:%#lx / dev:%#lx, curr_ctx:%d (is_drm:%d),"
			" preempt_ctx:%d, work_bits:%#lx\n",
			dev->hwlock.bits, dev->hwlock.dev,
			dev->curr_ctx, dev->curr_ctx_is_drm,
			dev->preempt_ctx, s5p_mfc_get_bits(&dev->work_bits));

	for (i = 0; i < MFC_NUM_CONTEXTS; i++)
		if (dev->ctx[i])
			pr_err("MFC ctx[%d] %s(%d) state:%d, queue_cnt(src:%d, dst:%d),"
				" interrupt(cond:%d, type:%d, err:%d)\n",
				dev->ctx[i]->num,
				dev->ctx[i]->type == MFCINST_DECODER ? "DEC" : "ENC",
				dev->ctx[i]->codec_mode, dev->ctx[i]->state,
				s5p_mfc_get_queue_count(&dev->ctx[i]->buf_queue_lock, &dev->ctx[i]->src_buf_queue),
				s5p_mfc_get_queue_count(&dev->ctx[i]->buf_queue_lock, &dev->ctx[i]->dst_buf_queue),
				dev->ctx[i]->int_condition, dev->ctx[i]->int_reason,
				dev->ctx[i]->int_err);
}

static void mfc_print_trace(struct s5p_mfc_dev *dev)
{
	int i, cnt, trace_cnt;

	pr_err("-----------dumping MFC trace info-----------\n");

	trace_cnt = atomic_read(&dev->trace_ref);
	for (i = MFC_TRACE_COUNT_PRINT - 1; i >= 0; i--) {
		cnt = ((trace_cnt + MFC_TRACE_COUNT_MAX) - i) % MFC_TRACE_COUNT_MAX;
		pr_err("MFC trace[%d]: time=%llu, str=%s", cnt,
				dev->mfc_trace[cnt].time, dev->mfc_trace[cnt].str);
	}
}

void s5p_mfc_dump_buffer_info(struct s5p_mfc_dev *dev, unsigned long addr)
{
	struct s5p_mfc_ctx *ctx;

	ctx = dev->ctx[dev->curr_ctx];
	if (ctx) {
		pr_err("-----------dumping MFC buffer info (fault at: %#lx)\n", addr);
		pr_err("Normal FW:%llx~%#llx (common ctx buf:%#llx~%#llx)\n",
				dev->fw_buf.daddr, dev->fw_buf.daddr + dev->fw_buf.size,
				dev->common_ctx_buf.daddr,
				dev->common_ctx_buf.daddr + PAGE_ALIGN(0x7800));
#ifdef CONFIG_EXYNOS_CONTENT_PATH_PROTECTION
		pr_err("Secure FW:%llx~%#llx (common ctx buf:%#llx~%#llx)\n",
				dev->drm_fw_buf.daddr, dev->drm_fw_buf.daddr + dev->drm_fw_buf.size,
				dev->drm_common_ctx_buf.daddr,
				dev->drm_common_ctx_buf.daddr + PAGE_ALIGN(0x7800));
#endif
		pr_err("instance buf:%#llx~%#llx, codec buf:%#llx~%#llx\n",
				ctx->instance_ctx_buf.daddr,
				ctx->instance_ctx_buf.daddr + ctx->instance_ctx_buf.size,
				ctx->codec_buf.daddr,
				ctx->codec_buf.daddr + ctx->codec_buf.size);
		if (ctx->type == MFCINST_DECODER) {
			pr_err("Decoder CPB:%#x++%#x, scratch:%#x++%#x, static(vp9):%#x++%#x\n",
					MFC_READL(S5P_FIMV_D_CPB_BUFFER_ADDR),
					MFC_READL(S5P_FIMV_D_CPB_BUFFER_SIZE),
					MFC_READL(S5P_FIMV_D_SCRATCH_BUFFER_ADDR),
					MFC_READL(S5P_FIMV_D_SCRATCH_BUFFER_SIZE),
					MFC_READL(S5P_FIMV_D_STATIC_BUFFER_ADDR),
					MFC_READL(S5P_FIMV_D_STATIC_BUFFER_SIZE));
			pr_err("DPB [0]plane:++%#x, [1]plane:++%#x, [2]plane:++%#x, MV buffer:++%#lx\n",
					ctx->raw_buf.plane_size[0],
					ctx->raw_buf.plane_size[1],
					ctx->raw_buf.plane_size[2],
					ctx->mv_size);
			print_hex_dump(KERN_ERR, "[0] plane ", DUMP_PREFIX_ADDRESS, 32, 4,
					dev->regs_base + S5P_FIMV_D_FIRST_PLANE_DPB0,
					0x100, false);
			print_hex_dump(KERN_ERR, "[1] plane ", DUMP_PREFIX_ADDRESS, 32, 4,
					dev->regs_base + S5P_FIMV_D_SECOND_PLANE_DPB0,
					0x100, false);
			if (ctx->dst_fmt->num_planes == 3)
				print_hex_dump(KERN_ERR, "[2] plane ", DUMP_PREFIX_ADDRESS, 32, 4,
						dev->regs_base + S5P_FIMV_D_THIRD_PLANE_DPB0,
						0x100, false);
			print_hex_dump(KERN_ERR, "MV buffer ", DUMP_PREFIX_ADDRESS, 32, 4,
					dev->regs_base + S5P_FIMV_D_MV_BUFFER0,
					0x100, false);
		} else if (ctx->type == MFCINST_ENCODER) {
			pr_err("Encoder SRC %dplane, [0]:%#x++%#x, [1]:%#x++%#x, [2]:%#x++%#x\n",
					ctx->src_fmt->num_planes,
					MFC_READL(S5P_FIMV_E_SOURCE_FIRST_ADDR),
					ctx->raw_buf.plane_size[0],
					MFC_READL(S5P_FIMV_E_SOURCE_SECOND_ADDR),
					ctx->raw_buf.plane_size[1],
					MFC_READL(S5P_FIMV_E_SOURCE_THIRD_ADDR),
					ctx->raw_buf.plane_size[2]);
			pr_err("DST:%#x++%#x, scratch:%#x++%#x\n",
					MFC_READL(S5P_FIMV_E_STREAM_BUFFER_ADDR),
					MFC_READL(S5P_FIMV_E_STREAM_BUFFER_SIZE),
					MFC_READL(S5P_FIMV_E_SCRATCH_BUFFER_ADDR),
					MFC_READL(S5P_FIMV_E_SCRATCH_BUFFER_SIZE));
			pr_err("DPB [0] plane:++%#lx, [1] plane:++%#lx, ME buffer:++%#lx\n",
					ctx->enc_priv->luma_dpb_size,
					ctx->enc_priv->chroma_dpb_size,
					ctx->enc_priv->me_buffer_size);
			print_hex_dump(KERN_ERR, "[0] plane ", DUMP_PREFIX_ADDRESS, 32, 4,
					dev->regs_base + S5P_FIMV_E_LUMA_DPB,
					0x44, false);
			print_hex_dump(KERN_ERR, "[1] plane ", DUMP_PREFIX_ADDRESS, 32, 4,
					dev->regs_base + S5P_FIMV_E_CHROMA_DPB,
					0x44, false);
			print_hex_dump(KERN_ERR, "ME buffer ", DUMP_PREFIX_ADDRESS, 32, 4,
					dev->regs_base + S5P_FIMV_E_ME_BUFFER,
					0x44, false);
		} else {
			pr_err("invalid MFC instnace type(%d)\n", ctx->type);
		}
	}
}

void s5p_mfc_dump_power_clk_status(void)
{
	void __iomem *va = NULL;
	u32 mfcmscl_status = 0;
	u32 index = 0;

	/*
	 * SFRs Address are for Exynos 7885
	 * "MFCMSCL_STATUS", Phy Adrr:0x11C80000 Offset:0x4044
	 */
	index = 15;
	va = pmucal_p2v_list[index].va;

	/* mfcmscl_status = 15 (Power ON), mfcmscl_status = 0 (Power OFF) */
	mfcmscl_status = readl(va + 0x4044) & 0xF;
	mfc_info_dev("MFCMSCL Power Domain Status:%u\n", mfcmscl_status);

	/* If Power is ON, Check the CLK Registers */
	if (mfcmscl_status != 0) {
		/*
		 * "DBG_NFO_QCH_CON_LHS_AXI_D_MFCMSCL_QCH", Phy Adrr:0x12CB0000 Offset:0x700c
		 * "DBG_NFO_QCH_CON_MFC_QCH", Phy Adrr:0x12CB0000 Offset:0x7014
		 * "DBG_NFO_QCH_CON_SMMU_MFCMSCL_QCH", Phy Adrr:0x12CB0000 Offset:0x7020
		 */
		index = 11;
		va = pmucal_p2v_list[index].va;

		/* CLK ON = 0, CLK OFF = 4 */
		mfc_info_dev("MFCMSCL CLK Status\n");
		mfc_info_dev("qch_con_lhs_axi_d_mfcmscl_qch:%u\n", readl(va + 0x700c));
		mfc_info_dev("qch_con_mfc_qch:%u\n", readl(va + 0x7014));
		mfc_info_dev("qch_con_smmu_mfcmscl_qch:%u\n", readl(va + 0x7020));
	}
}

void s5p_mfc_dump_dynamic_dpb_info(struct s5p_mfc_dev *dev)
{
	struct s5p_mfc_ctx *ctx = dev->ctx[dev->curr_ctx];
	struct s5p_mfc_buf_queue *ref_queue = &ctx->ref_buf_queue;
	struct s5p_mfc_buf_queue *dst_queue = &ctx->dst_buf_queue;
	struct s5p_mfc_buf *ref_mb, *tmp_mb, *dst_mb;
	int index;
	int i;

	mfc_info_dev("MFC Dynamic DPB Info\n");
	mfc_info_dev("Dynamic DPB Flag:%d\n",
			MFC_READL(S5P_FIMV_D_DYNAMIC_DPB_FLAG_LOWER));

	mfc_info_dev("Reference Queue Info\n");
	list_for_each_entry_safe(ref_mb, tmp_mb, &ref_queue->head, list) {
		index = ref_mb->vb.vb2_buf.index;
		mfc_info_dev("ref[%d]: Plane[0] fd:%d Addr:%#llx Plane[1] fd:%d Addr:%#llx\n",
			index, ref_mb->vb.vb2_buf.planes[0].m.fd, ref_mb->planes.raw[0],
			ref_mb->vb.vb2_buf.planes[1].m.fd, ref_mb->planes.raw[1]);
	}

	mfc_info_dev("Destination Queue Info\n");
	list_for_each_entry_safe(dst_mb, tmp_mb, &dst_queue->head, list) {
		index = dst_mb->vb.vb2_buf.index;
		mfc_info_dev("dst[%d]: Plane[0] fd:%d Addr:%#llx Plane[1] fd:%d Addr:%#llx\n",
			index, dst_mb->vb.vb2_buf.planes[0].m.fd, dst_mb->planes.raw[0],
			dst_mb->vb.vb2_buf.planes[1].m.fd, dst_mb->planes.raw[1]);
	}

	mfc_info_dev("Assigned fd Info\n");
	for (i = 0; i < MFC_MAX_DPBS; i++)
		mfc_info_dev("fd[%d]: %d\n", i, ctx->dec_priv->assigned_fd[i]);

}

void s5p_mfc_dump_info(struct s5p_mfc_dev *dev)
{
	mfc_display_state(dev);
	mfc_print_trace(dev);
	mfc_save_logging_sfr(dev);
	mfc_dump_regs(dev);
	s5p_mfc_dump_power_clk_status();

	if (dev->ctx[dev->curr_ctx]->type == MFCINST_DECODER)
		s5p_mfc_dump_dynamic_dpb_info(dev);

	exynos_sysmmu_show_status(dev->device);
}

void s5p_mfc_dump_info_and_stop_hw(struct s5p_mfc_dev *dev)
{
	MFC_TRACE_DEV("** mfc will stop!!!\n");
	s5p_mfc_dump_info(dev);
	BUG();
}

void s5p_mfc_watchdog_worker(struct work_struct *work)
{
	struct s5p_mfc_dev *dev;
	int cmd = 0;

	dev = container_of(work, struct s5p_mfc_dev, watchdog_work);

	if (atomic_read(&dev->watchdog_run)) {
		mfc_err_dev("watchdog already running???\n");
		return;
	}

	if (!atomic_read(&dev->watchdog_tick_cnt)) {
		mfc_err_dev("interrupt handler is called\n");
		return;
	}

	/* Check whether HW interrupt has occured or not */
	if (s5p_mfc_pm_get_pwr_ref_cnt(dev) && s5p_mfc_pm_get_clk_ref_cnt(dev))
		cmd = s5p_mfc_check_int_cmd(dev);
	if (cmd) {
		if (atomic_read(&dev->watchdog_tick_cnt) == (3 * WATCHDOG_TICK_CNT_TO_START_WATCHDOG)) {
			mfc_err_dev("MFC driver waited for upward of %dsec\n",
						3 * WATCHDOG_TICK_CNT_TO_START_WATCHDOG);
			dev->logging_data->cause |= (1 << MFC_CAUSE_NO_SCHEDULING);
		} else {
			mfc_err_dev("interrupt(%d) is occured, wait scheduling\n", cmd);
			return;
		}
	} else {
		dev->logging_data->cause |= (1 << MFC_CAUSE_NO_INTERRUPT);
		mfc_err_dev("Driver timeout error handling\n");
	}

	/* Run watchdog worker */
	atomic_set(&dev->watchdog_run, 1);

	/* Reset the timeout watchdog */
	atomic_set(&dev->watchdog_tick_cnt, 0);

	/* Stop after dumping information */
	s5p_mfc_dump_info_and_stop_hw(dev);
}
