use crate::cart;
use crate::consts::*;

use anyhow::Result;
use std::io::Read;

/**
 * A minimal boot ROM which just sets values the same as
 * the canonical ROM and then gets out of the way - no
 * logo scrolling or DRM.
 */
const BOOT: [u8; 0x100] = [
    // prod memory
    0x31, 0xFE, 0xFF, // LD SP,$FFFE
    // enable LCD
    0x3E, 0x91, // LD A,$91
    0xE0, 0x40, // LDH [Mem::LCDC], A
    // set flags
    0x3E, 0x01, // LD A,$01
    0xCB, 0x7F, // BIT 7,A (sets Z,n,H)
    0x37, // SCF (sets C)
    // set registers
    0x3E, 0x01, // LD A,$01
    0x06, 0x00, // LD B,$00
    0x0E, 0x13, // LD C,$13
    0x16, 0x00, // LD D,$00
    0x1E, 0xD8, // LD E,$D8
    0x26, 0x01, // LD H,$01
    0x2E, 0x4D, // LD L,$4D
    // skip to the end of the bootloader
    0xC3, 0xFD, 0x00, // JP $00FD
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00,
    // this instruction must be at the end of ROM --
    // after these finish executing, PC needs to be 0x100
    0xE0, 0x50, // LDH 50,A (disable boot rom)
];
const ROM_BANK_SIZE: u16 = 0x4000;
const RAM_BANK_SIZE: u16 = 0x2000;

pub struct RAM {
    debug: bool,
    cart: cart::Cart,
    ram_enable: bool,
    ram_bank_mode: bool,
    rom_bank_low: u8,
    rom_bank_high: u8,
    rom_bank: u8,
    ram_bank: u8,
    boot: [u8; 0x100],
    pub data: [u8; 0xFFFF + 1],
}

impl RAM {
    pub fn new(cart: cart::Cart, debug: bool) -> Result<RAM> {
        let boot = match ::std::fs::File::open("boot.gb") {
            Ok(mut fp) => {
                tracing::debug!("Loading boot code from boot.gb");
                let mut buf: [u8; 0x100] = [0; 0x100];
                fp.read_exact(&mut buf)?;
                buf[0xE9] = 0x00;
                buf[0xEA] = 0x00;
                buf[0xFA] = 0x00;
                buf[0xFB] = 0x00;
                buf
            }
            Err(_) => BOOT,
        };

        Ok(RAM {
            debug,
            cart,
            ram_enable: true, // false,
            ram_bank_mode: false,
            rom_bank_low: 1,
            rom_bank_high: 0,
            rom_bank: 1,
            ram_bank: 0,
            boot,
            data: [0; 0xFFFF + 1],
        })
    }

    #[inline(always)]
    pub fn get<T: Into<u16>>(&self, addr: T) -> u8 {
        let addr = addr.into();
        let mut val = self.data[addr as usize];
        match addr {
            0x0000..=0x3FFF => {
                // ROM bank 0
                if self.data[Mem::BOOT as usize] == 0 && addr < 0x0100 {
                    val = self.boot[addr as usize];
                } else {
                    val = self.cart.data[addr as usize];
                }
            }
            0x4000..=0x7FFF => {
                // Switchable ROM bank
                // TODO: array bounds check
                let bank = self.rom_bank as usize * ROM_BANK_SIZE as usize;
                let offset = addr as usize - 0x4000;
                val = self.cart.data[offset + bank];
            }
            0x8000..=0x9FFF => {
                // VRAM
            }
            0xA000..=0xBFFF => {
                // 8KB Switchable RAM bank
                if !self.ram_enable {
                    panic!("Reading from external ram while disabled: {:04X}", addr);
                }
                let bank = self.ram_bank as usize * RAM_BANK_SIZE as usize;
                let offset = addr as usize - 0xA000;
                if bank + offset > self.cart.ram_size as usize {
                    // this should never happen because we die on ram_bank being
                    // set to a too-large value
                    panic!(
                        "Reading from external ram beyond limit: {:04x} ({:02x}:{:04x})",
                        bank + offset,
                        self.ram_bank,
                        (addr - 0xA000)
                    );
                }
                val = self.cart.ram[bank + offset];
            }
            0xC000..=0xCFFF => {
                // work RAM, bank 0
            }
            0xD000..=0xDFFF => {
                // work RAM, bankable in CGB
            }
            0xE000..=0xFDFF => {
                // ram[E000-FE00] mirrors ram[C000-DE00]
                val = self.data[addr as usize - 0x2000];
            }
            0xFE00..=0xFE9F => {
                // Sprite attribute table
            }
            0xFEA0..=0xFEFF => {
                // Unusable
                val = 0xFF;
            }
            0xFF00..=0xFF7F => {
                // IO Registers
            }
            0xFF80..=0xFFFE => {
                // High RAM
            }
            0xFFFF => {
                // IE Register
            }
        };

        if self.debug {
            println!("ram[{:04X}] -> {:02X}", addr, val);
        }
        return val;
    }

    #[inline(always)]
    pub fn set<T: Into<u16>>(&mut self, addr: T, val: u8) {
        let addr = addr.into();
        if self.debug {
            println!("ram[{:04X}] <- {:02X}", addr, val);
        }
        match addr {
            0x0000..=0x1FFF => {
                self.ram_enable = val != 0;
            }
            0x2000..=0x3FFF => {
                self.rom_bank_low = val;
                self.rom_bank = (self.rom_bank_high << 5) | self.rom_bank_low;
                tracing::debug!(
                    "rom_bank set to {}/{}",
                    self.rom_bank,
                    self.cart.rom_size / ROM_BANK_SIZE as u32
                );
                if self.rom_bank as u32 * ROM_BANK_SIZE as u32 > self.cart.rom_size {
                    panic!("Set rom_bank beyond the size of ROM");
                }
            }
            0x4000..=0x5FFF => {
                if self.ram_bank_mode {
                    self.ram_bank = val;
                    tracing::debug!(
                        "ram_bank set to {}/{}",
                        self.ram_bank,
                        self.cart.ram_size / RAM_BANK_SIZE as u32
                    );
                    if self.ram_bank as u32 * RAM_BANK_SIZE as u32 > self.cart.ram_size {
                        panic!("Set ram_bank beyond the size of RAM");
                    }
                } else {
                    self.rom_bank_high = val;
                    self.rom_bank = (self.rom_bank_high << 5) | self.rom_bank_low;
                    tracing::debug!(
                        "rom_bank set to {}/{}",
                        self.rom_bank,
                        self.cart.rom_size / ROM_BANK_SIZE as u32
                    );
                    if self.rom_bank as u32 * ROM_BANK_SIZE as u32 > self.cart.rom_size {
                        panic!("Set rom_bank beyond the size of ROM");
                    }
                }
            }
            0x6000..=0x7FFF => {
                self.ram_bank_mode = val != 0;
                tracing::debug!("ram_bank_mode set to {}", self.ram_bank_mode);
            }
            0x8000..=0x9FFF => {
                // VRAM
                // TODO: if writing to tile RAM, update tiles in IO class?
            }
            0xA000..=0xBFFF => {
                // external RAM, bankable
                if !self.ram_enable {
                    panic!(
                        "Writing to external ram while disabled: {:04x}={:02x}",
                        addr, val
                    );
                }
                let bank = self.ram_bank as u32 * RAM_BANK_SIZE as u32;
                let offset = addr as u32 - 0xA000;
                tracing::debug!(
                    "Writing external RAM: {:04x}={:02x} ({:02x}:{:04x})",
                    bank + offset,
                    val,
                    self.ram_bank,
                    (addr - 0xA000)
                );
                if bank + offset >= self.cart.ram_size {
                    //panic!("Writing beyond RAM limit");
                    return;
                }
                self.cart.ram[(bank + offset) as usize] = val;
            }
            0xC000..=0xCFFF => {
                // work RAM, bank 0
            }
            0xD000..=0xDFFF => {
                // work RAM, bankable in CGB
            }
            0xE000..=0xFDFF => {
                // ram[E000-FE00] mirrors ram[C000-DE00]
                self.data[addr as usize - 0x2000] = val;
            }
            0xFE00..=0xFE9F => {
                // Sprite attribute table
            }
            0xFEA0..=0xFEFF => {
                // Unusable
                tracing::debug!("Writing to invalid ram: {:04x} = {:02x}", addr, val);
            }
            0xFF00..=0xFF7F => {
                // IO Registers
                //if addr == Mem::SCX as u16 {
                //    println!("LY = {}, SCX = {}", self.get(Mem::LY), val);
                //}
            }
            0xFF80..=0xFFFE => {
                // High RAM
            }
            0xFFFF => {
                // IE Register
            }
        }

        self.data[addr as usize] = val;
    }
}
