TimeQuest Timing Analyzer report for S4PU-16
Thu Nov  1 15:12:30 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Recovery: 'CLOCK_50'
 15. Slow Model Removal: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'CLOCK_50'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Recovery: 'CLOCK_50'
 30. Fast Model Removal: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'CLOCK_50'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; S4PU-16                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; S4PU-16.out.sdc ; OK     ; Thu Nov  1 15:12:29 2018 ;
+-----------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 49.62 MHz ; 49.62 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.155 ; -0.308        ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 14.980 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 2.660 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.933  ; 0.000         ;
; altera_reserved_tck ; 17.778 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.155 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.138     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.153 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.136     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.104 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.121     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.102 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 20.119     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.045 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.049     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.043 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a33~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 20.047     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.017 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.029     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
; -0.015 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 20.027     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.533 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.804 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.813 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.817 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.843 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.848 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.117      ;
; 0.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.125      ;
; 1.013 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.279      ;
; 1.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.282      ;
; 1.021 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.287      ;
; 1.169 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.439      ;
; 1.196 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.466      ;
; 1.231 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.237 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.503      ;
; 1.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.504      ;
; 1.239 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.505      ;
; 1.245 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.511      ;
; 1.247 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.513      ;
; 1.267 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.533      ;
; 1.271 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.537      ;
; 1.280 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.546      ;
; 1.292 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.558      ;
; 1.302 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.303 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.569      ;
; 1.308 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.574      ;
; 1.309 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.575      ;
; 1.310 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.576      ;
; 1.338 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.604      ;
; 1.342 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.608      ;
; 1.351 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.617      ;
; 1.363 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.629      ;
; 1.373 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.639      ;
; 1.379 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.645      ;
; 1.380 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.646      ;
; 1.396 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.662      ;
; 1.402 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.668      ;
; 1.407 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.673      ;
; 1.409 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.675      ;
; 1.422 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.688      ;
; 1.444 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.710      ;
; 1.450 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.716      ;
; 1.451 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.717      ;
; 1.462 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.728      ;
; 1.473 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.480 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.746      ;
; 1.493 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.759      ;
; 1.496 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.763      ;
; 1.501 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.767      ;
; 1.504 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[10]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[10]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.521 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.787      ;
; 1.533 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.799      ;
; 1.544 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.810      ;
; 1.555 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.821      ;
; 1.564 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.830      ;
; 1.572 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.838      ;
; 1.573 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|last_address[14]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.840      ;
; 1.592 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.858      ;
; 1.603 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.869      ;
; 1.615 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.881      ;
; 1.616 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.882      ;
; 1.625 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[15]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[15]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.891      ;
; 1.626 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.892      ;
; 1.633 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.899      ;
; 1.634 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.FETCH                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.899      ;
; 1.635 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.901      ;
; 1.639 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.905      ;
; 1.656 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.922      ;
; 1.657 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.923      ;
; 1.674 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.940      ;
; 1.686 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.952      ;
; 1.691 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.957      ;
; 1.693 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.959      ;
; 1.694 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.960      ;
; 1.694 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[3]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.BRANCH                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.967      ;
; 1.696 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.963      ;
; 1.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.970      ;
; 1.706 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.972      ;
; 1.709 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|last_address[4]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.977      ;
; 1.709 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[7]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.973      ;
; 1.710 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.976      ;
; 1.735 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.026      ;
; 1.747 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[3]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_INC                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 2.024      ;
; 1.752 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[3]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 2.029      ;
; 1.767 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[0]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.033      ;
; 1.775 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.041      ;
; 1.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg3                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.080      ;
; 1.785 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ZER                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.053      ;
; 1.785 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_DEC                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.053      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|address_reg_a[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 2.057      ;
; 1.794 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg8                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.088      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.980 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.052      ;
; 14.980 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.052      ;
; 14.980 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.052      ;
; 14.980 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.052      ;
; 14.980 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.052      ;
; 14.980 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.052      ;
; 14.980 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.052      ;
; 14.980 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.052      ;
; 15.216 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.818      ;
; 15.216 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.818      ;
; 15.216 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.818      ;
; 15.216 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.818      ;
; 15.216 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.818      ;
; 15.216 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.818      ;
; 15.216 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.818      ;
; 15.216 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.818      ;
; 15.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.796      ;
; 15.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.796      ;
; 15.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.796      ;
; 15.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.796      ;
; 15.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.796      ;
; 15.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.796      ;
; 15.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.796      ;
; 15.238 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.796      ;
; 15.385 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.436 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.598      ;
; 15.436 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.598      ;
; 15.436 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.598      ;
; 15.436 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.598      ;
; 15.436 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.598      ;
; 15.436 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.598      ;
; 15.436 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.598      ;
; 15.436 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.598      ;
; 15.484 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.548      ;
; 15.484 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.548      ;
; 15.484 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.548      ;
; 15.484 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.548      ;
; 15.484 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.548      ;
; 15.484 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.548      ;
; 15.484 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.548      ;
; 15.484 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.548      ;
; 15.593 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.439      ;
; 15.593 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.439      ;
; 15.593 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.439      ;
; 15.593 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.439      ;
; 15.593 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.439      ;
; 15.593 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.439      ;
; 15.593 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.439      ;
; 15.593 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.439      ;
; 15.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.438      ;
; 15.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.438      ;
; 15.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.438      ;
; 15.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.438      ;
; 15.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.438      ;
; 15.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.438      ;
; 15.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.438      ;
; 15.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.438      ;
; 15.600 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.434      ;
; 15.600 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.434      ;
; 15.600 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.434      ;
; 15.600 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.434      ;
; 15.600 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.434      ;
; 15.600 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.434      ;
; 15.600 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.434      ;
; 15.600 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.434      ;
; 15.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.261      ;
; 15.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.261      ;
; 15.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.261      ;
; 15.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.261      ;
; 15.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.261      ;
; 15.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.261      ;
; 15.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.261      ;
; 15.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.261      ;
; 15.802 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.232      ;
; 15.802 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.232      ;
; 15.802 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.232      ;
; 15.802 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.232      ;
; 15.802 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.232      ;
; 15.802 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.232      ;
; 15.802 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.232      ;
; 15.802 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.232      ;
; 15.874 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.160      ;
; 15.874 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.160      ;
; 15.874 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.160      ;
; 15.874 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.160      ;
; 15.874 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.160      ;
; 15.874 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.160      ;
; 15.874 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.160      ;
; 15.874 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.160      ;
; 15.904 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.130      ;
; 15.904 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.130      ;
; 15.904 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.130      ;
; 15.904 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.130      ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.660 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.926      ;
; 2.660 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.926      ;
; 2.660 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.926      ;
; 2.660 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.926      ;
; 2.660 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.926      ;
; 2.660 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.926      ;
; 2.660 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.926      ;
; 2.660 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.926      ;
; 2.893 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.159      ;
; 2.893 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.159      ;
; 2.893 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.159      ;
; 2.893 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.159      ;
; 2.893 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.159      ;
; 2.893 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.159      ;
; 2.893 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.159      ;
; 2.893 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.159      ;
; 2.974 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.236      ;
; 2.974 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.236      ;
; 2.974 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.236      ;
; 2.974 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.236      ;
; 2.974 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.236      ;
; 2.974 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.236      ;
; 2.974 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.236      ;
; 2.974 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.236      ;
; 2.992 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.260      ;
; 2.992 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.260      ;
; 2.992 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.260      ;
; 2.992 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.260      ;
; 2.992 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.260      ;
; 2.992 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.260      ;
; 2.992 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.260      ;
; 2.992 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.260      ;
; 3.123 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.389      ;
; 3.123 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.389      ;
; 3.123 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.389      ;
; 3.123 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.389      ;
; 3.123 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.389      ;
; 3.123 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.389      ;
; 3.123 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.389      ;
; 3.123 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.389      ;
; 3.219 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.481      ;
; 3.219 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.481      ;
; 3.219 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.481      ;
; 3.219 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.481      ;
; 3.219 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.481      ;
; 3.219 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.481      ;
; 3.219 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.481      ;
; 3.219 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.481      ;
; 3.343 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.611      ;
; 3.343 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.611      ;
; 3.343 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.611      ;
; 3.343 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.611      ;
; 3.343 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.611      ;
; 3.343 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.611      ;
; 3.343 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.611      ;
; 3.343 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.611      ;
; 3.470 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.733      ;
; 3.470 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.733      ;
; 3.470 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.733      ;
; 3.470 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.733      ;
; 3.470 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.733      ;
; 3.470 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.733      ;
; 3.470 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.733      ;
; 3.470 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.733      ;
; 3.568 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.832      ;
; 3.568 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.832      ;
; 3.568 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.832      ;
; 3.568 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.832      ;
; 3.568 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.832      ;
; 3.568 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.832      ;
; 3.568 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.832      ;
; 3.568 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.832      ;
; 3.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.872      ;
; 3.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.872      ;
; 3.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.872      ;
; 3.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.872      ;
; 3.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.872      ;
; 3.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.872      ;
; 3.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.872      ;
; 3.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.872      ;
; 3.630 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.894      ;
; 3.630 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.894      ;
; 3.630 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.894      ;
; 3.630 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.894      ;
; 3.630 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.894      ;
; 3.630 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.894      ;
; 3.630 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.894      ;
; 3.630 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.894      ;
; 3.725 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.995      ;
; 3.725 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.995      ;
; 3.725 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.995      ;
; 3.725 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.995      ;
; 3.725 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.995      ;
; 3.725 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.995      ;
; 3.725 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.995      ;
; 3.725 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.995      ;
; 3.737 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.003      ;
; 3.737 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.003      ;
; 3.737 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.003      ;
; 3.737 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.003      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a13~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a13~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a13~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a13~porta_address_reg1  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 9.838  ; 9.838  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 9.838  ; 9.838  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 18.739 ; 18.739 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 13.880 ; 13.880 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 14.623 ; 14.623 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 14.874 ; 14.874 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 13.648 ; 13.648 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 14.007 ; 14.007 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 13.642 ; 13.642 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 13.886 ; 13.886 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 14.844 ; 14.844 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 14.831 ; 14.831 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 14.586 ; 14.586 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 14.886 ; 14.886 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 14.958 ; 14.958 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 14.001 ; 14.001 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 18.149 ; 18.149 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 17.875 ; 17.875 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 18.739 ; 18.739 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -5.906 ; -5.906 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -5.906 ; -5.906 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -1.628 ; -1.628 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.866 ; -1.866 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -2.609 ; -2.609 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -2.860 ; -2.860 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -1.634 ; -1.634 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -1.993 ; -1.993 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -1.628 ; -1.628 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -1.872 ; -1.872 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -2.830 ; -2.830 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -2.817 ; -2.817 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -2.572 ; -2.572 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -2.872 ; -2.872 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -2.944 ; -2.944 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -1.987 ; -1.987 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -6.135 ; -6.135 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -5.861 ; -5.861 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -6.725 ; -6.725 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 9.128 ; 9.128 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 7.950 ; 7.950 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 7.986 ; 7.986 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.548 ; 8.548 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.627 ; 8.627 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.458 ; 8.458 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.347 ; 8.347 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 9.128 ; 9.128 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.552 ; 8.552 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 6.987 ; 6.987 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.015 ; 7.015 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.278 ; 7.278 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.280 ; 7.280 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 6.987 ; 6.987 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 7.950 ; 7.950 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 7.986 ; 7.986 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.548 ; 8.548 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.627 ; 8.627 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.458 ; 8.458 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.347 ; 8.347 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 9.128 ; 9.128 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.552 ; 8.552 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 6.987 ; 6.987 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.015 ; 7.015 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.278 ; 7.278 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.280 ; 7.280 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 10.413 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 17.583 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.284 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.933  ; 0.000         ;
; altera_reserved_tck ; 17.778 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.413 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.560      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.416 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.557      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.454 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.551      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.457 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 9.548      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.464 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.535      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.518      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.467 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.532      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a50~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.515      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.359 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.365 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.376 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.391 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.451 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.455 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.460 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.612      ;
; 0.503 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.506 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.516 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.519 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.671      ;
; 0.521 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.675      ;
; 0.538 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.693      ;
; 0.551 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.554 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.709      ;
; 0.554 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.708      ;
; 0.561 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.713      ;
; 0.573 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.725      ;
; 0.576 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.728      ;
; 0.586 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.738      ;
; 0.589 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.741      ;
; 0.591 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.743      ;
; 0.595 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.747      ;
; 0.596 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.748      ;
; 0.598 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.750      ;
; 0.608 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.621 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.773      ;
; 0.624 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.778      ;
; 0.643 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.654 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[10]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[10]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.659 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.659 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.661 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.670 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.680 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.832      ;
; 0.691 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.843      ;
; 0.692 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.844      ;
; 0.694 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.846      ;
; 0.694 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.846      ;
; 0.696 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.705 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.857      ;
; 0.715 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.867      ;
; 0.718 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.870      ;
; 0.726 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.878      ;
; 0.727 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.879      ;
; 0.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|last_address[14]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.882      ;
; 0.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.881      ;
; 0.731 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[15]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[15]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.883      ;
; 0.731 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.883      ;
; 0.733 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.FETCH                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.885      ;
; 0.735 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.887      ;
; 0.737 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.936      ;
; 0.737 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.889      ;
; 0.739 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.891      ;
; 0.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.753 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[3]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.BRANCH                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.912      ;
; 0.761 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.764 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.769 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg3                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.976      ;
; 0.772 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.774 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg5                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.981      ;
; 0.776 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg8                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.979      ;
; 0.777 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.779 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|last_address[4]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[0]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.780 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.781 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg3                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.984      ;
; 0.781 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.988      ;
; 0.785 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[3]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_INC                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 0.947      ;
; 0.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg8                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.993      ;
; 0.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[3]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.993      ;
; 0.788 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[3]                                 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 0.950      ;
; 0.791 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.999      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.583 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.446      ;
; 17.583 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.446      ;
; 17.583 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.446      ;
; 17.583 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.446      ;
; 17.583 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.446      ;
; 17.583 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.446      ;
; 17.583 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.446      ;
; 17.583 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.446      ;
; 17.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.280      ;
; 17.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.280      ;
; 17.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.280      ;
; 17.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.280      ;
; 17.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.280      ;
; 17.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.280      ;
; 17.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.280      ;
; 17.750 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.280      ;
; 17.754 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.276      ;
; 17.754 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.276      ;
; 17.754 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.276      ;
; 17.754 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.276      ;
; 17.754 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.276      ;
; 17.754 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.276      ;
; 17.754 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.276      ;
; 17.754 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.276      ;
; 17.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.244      ;
; 17.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.244      ;
; 17.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.244      ;
; 17.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.244      ;
; 17.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.244      ;
; 17.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.244      ;
; 17.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.244      ;
; 17.786 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.244      ;
; 17.806 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.224      ;
; 17.806 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.224      ;
; 17.806 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.224      ;
; 17.806 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.224      ;
; 17.806 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.224      ;
; 17.806 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.224      ;
; 17.806 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.224      ;
; 17.806 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.224      ;
; 17.855 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.174      ;
; 17.855 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.174      ;
; 17.855 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.174      ;
; 17.855 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.174      ;
; 17.855 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.174      ;
; 17.855 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.174      ;
; 17.855 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.174      ;
; 17.855 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.174      ;
; 17.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.171      ;
; 17.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.171      ;
; 17.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.171      ;
; 17.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.171      ;
; 17.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.171      ;
; 17.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.171      ;
; 17.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.171      ;
; 17.859 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.171      ;
; 17.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.160      ;
; 17.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.160      ;
; 17.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.160      ;
; 17.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.160      ;
; 17.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.160      ;
; 17.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.160      ;
; 17.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.160      ;
; 17.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.160      ;
; 17.912 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.117      ;
; 17.912 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.117      ;
; 17.912 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.117      ;
; 17.912 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.117      ;
; 17.912 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.117      ;
; 17.912 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.117      ;
; 17.912 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.117      ;
; 17.912 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.117      ;
; 17.968 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.073      ;
; 17.968 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.073      ;
; 17.968 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.073      ;
; 17.968 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.073      ;
; 17.968 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.073      ;
; 17.968 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.073      ;
; 17.968 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.073      ;
; 17.968 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.073      ;
; 17.973 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.057      ;
; 17.973 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.057      ;
; 17.973 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.057      ;
; 17.973 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.057      ;
; 17.973 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.057      ;
; 17.973 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.057      ;
; 17.973 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.057      ;
; 17.973 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.057      ;
; 18.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.030      ;
; 18.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.030      ;
; 18.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.030      ;
; 18.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.030      ;
; 18.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.030      ;
; 18.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.030      ;
; 18.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.030      ;
; 18.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.030      ;
; 18.008 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.022      ;
; 18.008 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.022      ;
; 18.008 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.022      ;
; 18.008 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.022      ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.284 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.437      ;
; 1.284 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.437      ;
; 1.284 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.437      ;
; 1.284 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.437      ;
; 1.284 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.437      ;
; 1.284 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.437      ;
; 1.284 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.437      ;
; 1.284 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.437      ;
; 1.400 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.553      ;
; 1.400 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.553      ;
; 1.400 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.553      ;
; 1.400 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.553      ;
; 1.400 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.553      ;
; 1.400 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.553      ;
; 1.400 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.553      ;
; 1.400 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.553      ;
; 1.438 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.592      ;
; 1.438 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.592      ;
; 1.438 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.592      ;
; 1.438 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.592      ;
; 1.438 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.592      ;
; 1.438 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.592      ;
; 1.438 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.592      ;
; 1.438 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.592      ;
; 1.448 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.597      ;
; 1.448 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.597      ;
; 1.448 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.597      ;
; 1.448 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.597      ;
; 1.448 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.597      ;
; 1.448 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.597      ;
; 1.448 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.597      ;
; 1.448 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.597      ;
; 1.522 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.675      ;
; 1.522 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.675      ;
; 1.522 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.675      ;
; 1.522 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.675      ;
; 1.522 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.675      ;
; 1.522 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.675      ;
; 1.522 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.675      ;
; 1.522 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.675      ;
; 1.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.705      ;
; 1.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.705      ;
; 1.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.705      ;
; 1.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.705      ;
; 1.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.705      ;
; 1.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.705      ;
; 1.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.705      ;
; 1.556 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.705      ;
; 1.614 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.614 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.768      ;
; 1.703 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.853      ;
; 1.703 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.853      ;
; 1.703 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.853      ;
; 1.703 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.853      ;
; 1.703 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.853      ;
; 1.703 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.853      ;
; 1.703 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.853      ;
; 1.703 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.853      ;
; 1.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.879      ;
; 1.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.879      ;
; 1.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.879      ;
; 1.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.879      ;
; 1.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.879      ;
; 1.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.879      ;
; 1.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.879      ;
; 1.729 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.879      ;
; 1.732 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.883      ;
; 1.732 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.883      ;
; 1.732 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.883      ;
; 1.732 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.883      ;
; 1.732 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.883      ;
; 1.732 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.883      ;
; 1.732 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.883      ;
; 1.732 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.883      ;
; 1.748 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.898      ;
; 1.748 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.898      ;
; 1.748 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.898      ;
; 1.748 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.898      ;
; 1.748 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.898      ;
; 1.748 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.898      ;
; 1.748 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.898      ;
; 1.748 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.898      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.943      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.943      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.943      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.943      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.943      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.943      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.943      ;
; 1.787 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.943      ;
; 1.800 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.949      ;
; 1.800 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.949      ;
; 1.800 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.949      ;
; 1.800 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.949      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a12~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a13~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a13~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a13~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ram_block3a13~porta_address_reg1  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.802 ; 4.802 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.802 ; 4.802 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 8.729 ; 8.729 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 5.819 ; 5.819 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 6.207 ; 6.207 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 6.367 ; 6.367 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 5.683 ; 5.683 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 5.895 ; 5.895 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 5.673 ; 5.673 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 5.813 ; 5.813 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 6.356 ; 6.356 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 6.353 ; 6.353 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 6.251 ; 6.251 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 6.378 ; 6.378 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 6.417 ; 6.417 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 5.919 ; 5.919 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 8.413 ; 8.413 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 8.298 ; 8.298 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 8.729 ; 8.729 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.055 ; -3.055 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.055 ; -3.055 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.334 ; -0.334 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.480 ; -0.480 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.868 ; -0.868 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.344 ; -0.344 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.556 ; -0.556 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.334 ; -0.334 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.474 ; -0.474 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -1.039 ; -1.039 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -1.078 ; -1.078 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.580 ; -0.580 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -3.074 ; -3.074 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.959 ; -2.959 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -3.390 ; -3.390 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 4.990 ; 4.990 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.449 ; 4.449 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.660 ; 4.660 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.683 ; 4.683 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.662 ; 4.662 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.587 ; 4.587 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.990 ; 4.990 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.668 ; 4.668 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 3.943 ; 3.943 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 3.948 ; 3.948 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 3.951 ; 3.951 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 3.995 ; 3.995 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.095 ; 4.095 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.449 ; 4.449 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.660 ; 4.660 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.683 ; 4.683 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.662 ; 4.662 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.587 ; 4.587 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.990 ; 4.990 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.668 ; 4.668 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 3.943 ; 3.943 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 3.948 ; 3.948 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 3.951 ; 3.951 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 3.995 ; 3.995 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.095 ; 4.095 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -0.155 ; 0.215 ; 14.980   ; 1.284   ; 6.933               ;
;  CLOCK_50            ; -0.155 ; 0.215 ; 14.980   ; 1.284   ; 6.933               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 17.778              ;
; Design-wide TNS      ; -0.308 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; -0.308 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 9.838  ; 9.838  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 9.838  ; 9.838  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 18.739 ; 18.739 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 13.880 ; 13.880 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 14.623 ; 14.623 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 14.874 ; 14.874 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 13.648 ; 13.648 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 14.007 ; 14.007 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 13.642 ; 13.642 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 13.886 ; 13.886 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 14.844 ; 14.844 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 14.831 ; 14.831 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 14.586 ; 14.586 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 14.886 ; 14.886 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 14.958 ; 14.958 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 14.001 ; 14.001 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 18.149 ; 18.149 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 17.875 ; 17.875 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 18.739 ; 18.739 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.055 ; -3.055 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.055 ; -3.055 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.334 ; -0.334 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.480 ; -0.480 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.868 ; -0.868 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.344 ; -0.344 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.556 ; -0.556 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.334 ; -0.334 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.474 ; -0.474 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -1.039 ; -1.039 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -1.078 ; -1.078 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.580 ; -0.580 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -3.074 ; -3.074 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.959 ; -2.959 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -3.390 ; -3.390 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 9.128 ; 9.128 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 7.950 ; 7.950 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 7.986 ; 7.986 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.548 ; 8.548 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.627 ; 8.627 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.458 ; 8.458 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.347 ; 8.347 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 9.128 ; 9.128 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.552 ; 8.552 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 6.987 ; 6.987 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.015 ; 7.015 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.278 ; 7.278 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.280 ; 7.280 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.449 ; 4.449 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.660 ; 4.660 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.683 ; 4.683 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.662 ; 4.662 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.587 ; 4.587 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.990 ; 4.990 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.668 ; 4.668 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 3.943 ; 3.943 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 3.948 ; 3.948 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 3.951 ; 3.951 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 3.995 ; 3.995 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 3.953 ; 3.953 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.095 ; 4.095 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 35113961 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 35113961 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 232      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 232      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 17    ; 17    ;
; Unconstrained Input Port Paths  ; 19063 ; 19063 ;
; Unconstrained Output Ports      ; 16    ; 16    ;
; Unconstrained Output Port Paths ; 16    ; 16    ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov  1 15:12:28 2018
Info: Command: quartus_sta S4PU-16 -c S4PU-16
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'S4PU-16.out.sdc'
Warning (332174): Ignored filter at S4PU-16.out.sdc(41): clock could not be matched with a port
Warning (332049): Ignored create_clock at S4PU-16.out.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clock} -period 20.000 [get_ports { clock }]
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at S4PU-16.out.sdc(87): *|alt_jtag_atlantic:*|jupdate could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(87): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(87): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(87): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(88): *|alt_jtag_atlantic:*|rdata[*] could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(88): *|alt_jtag_atlantic*|td_shift[*] could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(88): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(88): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(89): *|alt_jtag_atlantic:*|read could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(89): *|alt_jtag_atlantic:*|read1* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(89): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(89): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(90): *|alt_jtag_atlantic:*|read_req could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(90): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}] 
Warning (332174): Ignored filter at S4PU-16.out.sdc(91): *|alt_jtag_atlantic:*|rvalid could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(91): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(91): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(92): *|t_dav could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(92): *|alt_jtag_atlantic:*|tck_t_dav could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(92): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(92): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(93): *|alt_jtag_atlantic:*|user_saw_rvalid could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(93): *|alt_jtag_atlantic:*|rvalid0* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(93): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(93): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(94): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(94): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers *]
Warning (332174): Ignored filter at S4PU-16.out.sdc(95): *|alt_jtag_atlantic:*|write could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(95): *|alt_jtag_atlantic:*|write1* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(95): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(95): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(96): *|alt_jtag_atlantic:*|write_stalled could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(96): *|alt_jtag_atlantic:*|t_ena* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(96): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(96): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(97): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(97): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(97): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(98): *|alt_jtag_atlantic:*|write_valid could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(98): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}] 
Warning (332174): Ignored filter at S4PU-16.out.sdc(99): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(99): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Warning (332174): Ignored filter at S4PU-16.out.sdc(100): pzdyqx* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(100): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
Warning (332174): Ignored filter at S4PU-16.out.sdc(101): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(101): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr}]
Warning (332174): Ignored filter at S4PU-16.out.sdc(102): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(102): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(102): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(102): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(103): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(103): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(103): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(103): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(104): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(104): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(104): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(104): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(105): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(105): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(105): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(105): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(106): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(106): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(106): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(107): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(107): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr*}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(107): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(108): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(108): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at S4PU-16.out.sdc(109): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(109): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_go}]
Warning (332125): Found combinational loop of 299 nodes
    Warning (332126): Node "U0|cpu_readdata[0]~35|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|combout"
    Warning (332126): Node "U0|Add0~0|dataa"
    Warning (332126): Node "U0|Add0~0|combout"
    Warning (332126): Node "U0|Equal0~0|dataa"
    Warning (332126): Node "U0|Equal0~0|combout"
    Warning (332126): Node "U0|Equal0~4|dataa"
    Warning (332126): Node "U0|Equal0~4|combout"
    Warning (332126): Node "U0|address_range~3|datab"
    Warning (332126): Node "U0|address_range~3|combout"
    Warning (332126): Node "U0|LessThan9~4|dataa"
    Warning (332126): Node "U0|LessThan9~4|combout"
    Warning (332126): Node "U0|cpu_readdata[14]~7|datab"
    Warning (332126): Node "U0|cpu_readdata[14]~7|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~4|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~4|combout"
    Warning (332126): Node "U0|LessThan9~4|datab"
    Warning (332126): Node "U0|address_range[14]~5|datab"
    Warning (332126): Node "U0|address_range[14]~5|combout"
    Warning (332126): Node "U0|cpu_readdata~36|datac"
    Warning (332126): Node "U0|cpu_readdata~36|combout"
    Warning (332126): Node "U0|cpu_readdata[14]~6|datac"
    Warning (332126): Node "U0|cpu_readdata[14]~6|combout"
    Warning (332126): Node "U0|cpu_readdata[14]~7|datac"
    Warning (332126): Node "U0|cpu_readdata[3]~28|datab"
    Warning (332126): Node "U0|cpu_readdata[3]~28|combout"
    Warning (332126): Node "U0|cpu_readdata[3]~29|dataa"
    Warning (332126): Node "U0|cpu_readdata[3]~29|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|combout"
    Warning (332126): Node "U0|Add0~6|datab"
    Warning (332126): Node "U0|Add0~6|combout"
    Warning (332126): Node "U0|Equal0~0|datab"
    Warning (332126): Node "U0|Add0~6|cout"
    Warning (332126): Node "U0|Add0~8|cin"
    Warning (332126): Node "U0|Add0~8|cout"
    Warning (332126): Node "U0|Add0~10|cin"
    Warning (332126): Node "U0|Add0~10|combout"
    Warning (332126): Node "U0|Equal0~1|datab"
    Warning (332126): Node "U0|Equal0~1|combout"
    Warning (332126): Node "U0|Equal0~4|datad"
    Warning (332126): Node "U0|Add0~10|cout"
    Warning (332126): Node "U0|Add0~12|cin"
    Warning (332126): Node "U0|Add0~12|combout"
    Warning (332126): Node "U0|Equal0~1|dataa"
    Warning (332126): Node "U0|Add0~12|cout"
    Warning (332126): Node "U0|Add0~14|cin"
    Warning (332126): Node "U0|Add0~14|cout"
    Warning (332126): Node "U0|Add0~16|cin"
    Warning (332126): Node "U0|Add0~16|combout"
    Warning (332126): Node "U0|Equal0~2|datab"
    Warning (332126): Node "U0|Equal0~2|combout"
    Warning (332126): Node "U0|Equal0~4|datab"
    Warning (332126): Node "U0|Add0~16|cout"
    Warning (332126): Node "U0|Add0~18|cin"
    Warning (332126): Node "U0|Add0~18|combout"
    Warning (332126): Node "U0|Equal0~2|dataa"
    Warning (332126): Node "U0|Add0~18|cout"
    Warning (332126): Node "U0|Add0~20|cin"
    Warning (332126): Node "U0|Add0~20|combout"
    Warning (332126): Node "U0|Equal0~2|datac"
    Warning (332126): Node "U0|Add0~20|cout"
    Warning (332126): Node "U0|Add0~22|cin"
    Warning (332126): Node "U0|Add0~22|combout"
    Warning (332126): Node "U0|Equal0~2|datad"
    Warning (332126): Node "U0|Add0~22|cout"
    Warning (332126): Node "U0|Add0~24|cin"
    Warning (332126): Node "U0|Add0~24|combout"
    Warning (332126): Node "U0|Equal0~3|dataa"
    Warning (332126): Node "U0|Equal0~3|combout"
    Warning (332126): Node "U0|Equal0~4|datac"
    Warning (332126): Node "U0|Add0~24|cout"
    Warning (332126): Node "U0|Add0~26|cin"
    Warning (332126): Node "U0|Add0~26|cout"
    Warning (332126): Node "U0|Add0~28|cin"
    Warning (332126): Node "U0|Add0~28|combout"
    Warning (332126): Node "U0|Equal0~3|datab"
    Warning (332126): Node "U0|Add0~28|cout"
    Warning (332126): Node "U0|Add0~30|cin"
    Warning (332126): Node "U0|Add0~30|combout"
    Warning (332126): Node "U0|Equal0~3|datac"
    Warning (332126): Node "U0|Add0~26|combout"
    Warning (332126): Node "U0|Equal0~3|datad"
    Warning (332126): Node "U0|Add0~14|combout"
    Warning (332126): Node "U0|Equal0~1|datac"
    Warning (332126): Node "U0|Add0~8|combout"
    Warning (332126): Node "U0|Equal0~1|datad"
    Warning (332126): Node "U0|cpu_readdata[2]~30|datac"
    Warning (332126): Node "U0|cpu_readdata[2]~30|combout"
    Warning (332126): Node "U0|cpu_readdata[2]~31|datac"
    Warning (332126): Node "U0|cpu_readdata[2]~31|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|combout"
    Warning (332126): Node "U0|Add0~4|dataa"
    Warning (332126): Node "U0|Add0~4|combout"
    Warning (332126): Node "U0|Equal0~0|datac"
    Warning (332126): Node "U0|Add0~4|cout"
    Warning (332126): Node "U0|Add0~6|cin"
    Warning (332126): Node "U0|cpu_readdata[0]~34|datac"
    Warning (332126): Node "U0|cpu_readdata[0]~34|combout"
    Warning (332126): Node "U0|cpu_readdata[0]~35|dataa"
    Warning (332126): Node "U0|cpu_readdata[1]~32|datac"
    Warning (332126): Node "U0|cpu_readdata[1]~32|combout"
    Warning (332126): Node "U0|cpu_readdata[1]~33|datac"
    Warning (332126): Node "U0|cpu_readdata[1]~33|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|combout"
    Warning (332126): Node "U0|Add0~2|dataa"
    Warning (332126): Node "U0|Add0~2|combout"
    Warning (332126): Node "U0|Equal0~0|datad"
    Warning (332126): Node "U0|Add0~2|cout"
    Warning (332126): Node "U0|Add0~4|cin"
    Warning (332126): Node "U0|cpu_readdata[6]~22|datab"
    Warning (332126): Node "U0|cpu_readdata[6]~22|combout"
    Warning (332126): Node "U0|cpu_readdata[6]~23|dataa"
    Warning (332126): Node "U0|cpu_readdata[6]~23|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|combout"
    Warning (332126): Node "U0|Add0~12|datab"
    Warning (332126): Node "U0|cpu_readdata[4]~26|dataa"
    Warning (332126): Node "U0|cpu_readdata[4]~26|combout"
    Warning (332126): Node "U0|cpu_readdata[4]~27|datab"
    Warning (332126): Node "U0|cpu_readdata[4]~27|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|combout"
    Warning (332126): Node "U0|Add0~8|datab"
    Warning (332126): Node "U0|cpu_readdata[7]~20|datac"
    Warning (332126): Node "U0|cpu_readdata[7]~20|combout"
    Warning (332126): Node "U0|cpu_readdata[7]~21|datac"
    Warning (332126): Node "U0|cpu_readdata[7]~21|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|combout"
    Warning (332126): Node "U0|Add0~14|dataa"
    Warning (332126): Node "U0|cpu_readdata[5]~24|datac"
    Warning (332126): Node "U0|cpu_readdata[5]~24|combout"
    Warning (332126): Node "U0|cpu_readdata[5]~25|datab"
    Warning (332126): Node "U0|cpu_readdata[5]~25|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|combout"
    Warning (332126): Node "U0|Add0~10|datab"
    Warning (332126): Node "U0|cpu_readdata[15]~4|dataa"
    Warning (332126): Node "U0|cpu_readdata[15]~4|combout"
    Warning (332126): Node "U0|cpu_readdata[15]~5|dataa"
    Warning (332126): Node "U0|cpu_readdata[15]~5|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~5|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~5|combout"
    Warning (332126): Node "U0|address_range[15]~6|datab"
    Warning (332126): Node "U0|address_range[15]~6|combout"
    Warning (332126): Node "U0|LessThan9~4|datad"
    Warning (332126): Node "U0|cpu_readdata~36|datab"
    Warning (332126): Node "U0|LessThan4~2|datab"
    Warning (332126): Node "U0|LessThan4~2|combout"
    Warning (332126): Node "U0|cpu_readdata[14]~6|datab"
    Warning (332126): Node "U0|cpu_readdata[3]~28|datac"
    Warning (332126): Node "U0|cpu_readdata[2]~30|datab"
    Warning (332126): Node "U0|cpu_readdata[0]~34|datab"
    Warning (332126): Node "U0|cpu_readdata[1]~32|dataa"
    Warning (332126): Node "U0|cpu_readdata[6]~22|dataa"
    Warning (332126): Node "U0|cpu_readdata[4]~26|datac"
    Warning (332126): Node "U0|cpu_readdata[7]~20|dataa"
    Warning (332126): Node "U0|cpu_readdata[5]~24|datab"
    Warning (332126): Node "U0|cpu_readdata[15]~4|datac"
    Warning (332126): Node "U0|cpu_readdata[9]~16|datab"
    Warning (332126): Node "U0|cpu_readdata[9]~16|combout"
    Warning (332126): Node "U0|cpu_readdata[9]~17|dataa"
    Warning (332126): Node "U0|cpu_readdata[9]~17|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|combout"
    Warning (332126): Node "U0|Add0~18|dataa"
    Warning (332126): Node "U0|cpu_readdata[12]~10|dataa"
    Warning (332126): Node "U0|cpu_readdata[12]~10|combout"
    Warning (332126): Node "U0|cpu_readdata[12]~11|datac"
    Warning (332126): Node "U0|cpu_readdata[12]~11|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|datac"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~3|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~3|combout"
    Warning (332126): Node "U0|address_range[12]~7|dataa"
    Warning (332126): Node "U0|address_range[12]~7|combout"
    Warning (332126): Node "U0|cpu_readdata~36|datad"
    Warning (332126): Node "U0|LessThan4~1|datad"
    Warning (332126): Node "U0|LessThan4~1|combout"
    Warning (332126): Node "U0|LessThan4~2|dataa"
    Warning (332126): Node "U0|Add0~24|dataa"
    Warning (332126): Node "U0|cpu_readdata[11]~12|datab"
    Warning (332126): Node "U0|cpu_readdata[11]~12|combout"
    Warning (332126): Node "U0|cpu_readdata[11]~13|datac"
    Warning (332126): Node "U0|cpu_readdata[11]~13|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|datac"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~3|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~3|combout"
    Warning (332126): Node "U0|LessThan4~0|dataa"
    Warning (332126): Node "U0|LessThan4~0|combout"
    Warning (332126): Node "U0|LessThan4~1|datab"
    Warning (332126): Node "U0|Add0~22|dataa"
    Warning (332126): Node "U0|cpu_readdata[10]~14|dataa"
    Warning (332126): Node "U0|cpu_readdata[10]~14|combout"
    Warning (332126): Node "U0|cpu_readdata[10]~15|datac"
    Warning (332126): Node "U0|cpu_readdata[10]~15|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~3|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~3|combout"
    Warning (332126): Node "U0|LessThan4~0|datab"
    Warning (332126): Node "U0|Add0~20|datab"
    Warning (332126): Node "U0|cpu_readdata[8]~18|datab"
    Warning (332126): Node "U0|cpu_readdata[8]~18|combout"
    Warning (332126): Node "U0|cpu_readdata[8]~19|dataa"
    Warning (332126): Node "U0|cpu_readdata[8]~19|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|combout"
    Warning (332126): Node "U0|Add0~16|dataa"
    Warning (332126): Node "U0|cpu_readdata[13]~8|datab"
    Warning (332126): Node "U0|cpu_readdata[13]~8|combout"
    Warning (332126): Node "U0|cpu_readdata[13]~9|datac"
    Warning (332126): Node "U0|cpu_readdata[13]~9|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~4|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~4|combout"
    Warning (332126): Node "U0|Add0~26|datab"
    Warning (332126): Node "U0|address_range[13]~4|datac"
    Warning (332126): Node "U0|address_range[13]~4|combout"
    Warning (332126): Node "U0|cpu_readdata~36|dataa"
    Warning (332126): Node "U0|LessThan4~2|datad"
    Warning (332126): Node "U0|Add0~30|dataa"
    Warning (332126): Node "U0|cpu_readdata[9]~16|datac"
    Warning (332126): Node "U0|cpu_readdata[12]~10|datab"
    Warning (332126): Node "U0|cpu_readdata[11]~12|datac"
    Warning (332126): Node "U0|cpu_readdata[10]~14|datac"
    Warning (332126): Node "U0|cpu_readdata[8]~18|datac"
    Warning (332126): Node "U0|cpu_readdata[13]~8|dataa"
    Warning (332126): Node "U0|LessThan4~2|datac"
    Warning (332126): Node "U0|Add0~28|datab"
    Warning (332126): Node "U0|cpu_readdata[3]~29|datac"
    Warning (332126): Node "U0|cpu_readdata[2]~31|datab"
    Warning (332126): Node "U0|cpu_readdata[0]~35|datab"
    Warning (332126): Node "U0|cpu_readdata[1]~33|dataa"
    Warning (332126): Node "U0|cpu_readdata[6]~23|datab"
    Warning (332126): Node "U0|cpu_readdata[4]~27|datac"
    Warning (332126): Node "U0|cpu_readdata[7]~21|datab"
    Warning (332126): Node "U0|cpu_readdata[5]~25|dataa"
    Warning (332126): Node "U0|cpu_readdata[15]~5|datab"
    Warning (332126): Node "U0|cpu_readdata[9]~17|datac"
    Warning (332126): Node "U0|cpu_readdata[12]~11|datab"
    Warning (332126): Node "U0|cpu_readdata[11]~13|dataa"
    Warning (332126): Node "U0|cpu_readdata[10]~15|datab"
    Warning (332126): Node "U0|cpu_readdata[8]~19|datab"
    Warning (332126): Node "U0|cpu_readdata[13]~9|datab"
    Warning (332126): Node "U0|LessThan4~1|dataa"
    Warning (332126): Node "U0|LessThan4~0|datad"
    Warning (332126): Node "U0|address_range[12]~7|datad"
    Warning (332126): Node "U0|address_range[15]~6|datad"
    Warning (332126): Node "U0|address_range[14]~5|dataa"
    Warning (332126): Node "U0|address_range[13]~4|dataa"
    Warning (332126): Node "U0|Add0~0|cout"
    Warning (332126): Node "U0|Add0~2|cin"
Critical Warning (332081): Design contains combinational loop of 299 nodes. Estimating the delays through the loop.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.155
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.155        -0.308 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 14.980
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.980         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.660
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.660         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLOCK_50 
    Info (332119):    17.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 10.413
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.413         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.583         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.284         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLOCK_50 
    Info (332119):    17.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 378 warnings
    Info: Peak virtual memory: 504 megabytes
    Info: Processing ended: Thu Nov  1 15:12:30 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


