Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 23:06:26 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.001        0.000                      0                 1541        0.124        0.000                      0                 1541       54.305        0.000                       0                   568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.001        0.000                      0                 1537        0.124        0.000                      0                 1537       54.305        0.000                       0                   568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.511        0.000                      0                    4        0.855        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.003ns  (logic 60.177ns (57.861%)  route 43.826ns (42.139%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.183   107.112    sm/M_alum_out[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.150   107.262 f  sm/D_states_q[1]_i_19/O
                         net (fo=1, routed)           0.688   107.950    sm/D_states_q[1]_i_19_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.326   108.276 f  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.413   108.689    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.124   108.813 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.340   109.153    sm/D_states_d__0[1]
    SLICE_X33Y1          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X33Y1          FDRE (Setup_fdre_C_D)       -0.047   116.154    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.154    
                         arrival time                        -109.153    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.713ns  (logic 59.949ns (57.803%)  route 43.764ns (42.197%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.880   106.810    sm/M_alum_out[0]
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124   106.934 r  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.662   107.596    sm/D_states_q[2]_i_6_n_0
    SLICE_X34Y0          LUT6 (Prop_lut6_I2_O)        0.124   107.720 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.641   108.361    sm/D_states_q[2]_i_2_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.124   108.485 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379   108.864    sm/D_states_d__0[2]
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.067   116.118    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -108.864    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.755ns  (logic 60.177ns (57.999%)  route 43.578ns (42.001%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.183   107.112    sm/M_alum_out[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.150   107.262 f  sm/D_states_q[1]_i_19/O
                         net (fo=1, routed)           0.688   107.950    sm/D_states_q[1]_i_19_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.326   108.276 f  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.505   108.781    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.124   108.905 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.905    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X33Y1          FDRE (Setup_fdre_C_D)        0.029   116.230    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.230    
                         arrival time                        -108.905    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.752ns  (logic 60.177ns (58.001%)  route 43.575ns (41.999%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.183   107.112    sm/M_alum_out[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.150   107.262 f  sm/D_states_q[1]_i_19/O
                         net (fo=1, routed)           0.688   107.950    sm/D_states_q[1]_i_19_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.326   108.276 f  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.502   108.778    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.124   108.902 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.902    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X33Y1          FDRE (Setup_fdre_C_D)        0.031   116.232    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.232    
                         arrival time                        -108.902    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.594ns  (logic 59.949ns (57.869%)  route 43.645ns (42.131%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.989   106.918    sm/M_alum_out[0]
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.124   107.042 r  sm/D_states_q[2]_i_18/O
                         net (fo=3, routed)           0.459   107.502    sm/D_states_q[2]_i_18_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I0_O)        0.124   107.626 f  sm/D_states_q[0]_i_2/O
                         net (fo=3, routed)           0.664   108.290    sm/D_states_q[0]_i_2_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   108.414 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.330   108.744    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X32Y0          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X32Y0          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X32Y0          FDSE (Setup_fdse_C_D)       -0.067   116.134    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -108.744    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.846ns  (logic 60.021ns (58.360%)  route 42.825ns (41.640%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.910   106.840    sm/M_alum_out[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.119   106.959 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.266   107.224    sm/brams/override_address[0]
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.325   107.549 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.447   107.996    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.388    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.388    
                         arrival time                        -107.996    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.044ns  (logic 60.028ns (58.255%)  route 43.016ns (41.745%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.910   106.840    sm/M_alum_out[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.119   106.959 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.266   107.224    sm/brams/override_address[0]
    SLICE_X49Y2          LUT4 (Prop_lut4_I0_O)        0.332   107.556 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.638   108.194    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.194    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.574ns  (logic 59.949ns (57.880%)  route 43.625ns (42.120%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.989   106.918    sm/M_alum_out[0]
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.124   107.042 r  sm/D_states_q[2]_i_18/O
                         net (fo=3, routed)           0.597   107.640    sm/D_states_q[2]_i_18_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I4_O)        0.124   107.764 r  sm/D_states_q[0]_i_3/O
                         net (fo=3, routed)           0.499   108.263    sm/D_states_q[0]_i_3_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I1_O)        0.124   108.387 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.338   108.725    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X33Y0          FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y0          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X33Y0          FDSE (Setup_fdse_C_D)       -0.067   116.134    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -108.725    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.248ns  (logic 59.949ns (58.063%)  route 43.299ns (41.937%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.630   105.806    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.930 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.893   106.822    sm/M_alum_out[0]
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.124   106.946 f  sm/D_states_q[3]_i_19/O
                         net (fo=1, routed)           0.402   107.348    sm/D_states_q[3]_i_19_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124   107.472 r  sm/D_states_q[3]_i_5/O
                         net (fo=4, routed)           0.802   108.274    sm/D_states_q[3]_i_5_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124   108.398 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.398    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X32Y3          FDSE (Setup_fdse_C_D)        0.031   116.231    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.231    
                         arrival time                        -108.398    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.137ns  (logic 59.949ns (58.126%)  route 43.188ns (41.874%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.789     7.395    sm/D_states_q[6]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152     7.547 f  sm/ram_reg_i_161/O
                         net (fo=1, routed)           1.155     8.702    sm/ram_reg_i_161_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.028 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.159     9.187    sm/ram_reg_i_139_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.311 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.576    10.887    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  L_reg/D_registers_q[7][31]_i_103/O
                         net (fo=2, routed)           1.125    12.136    L_reg/D_registers_q[7][31]_i_103_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.260 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.803    13.063    sm/M_alum_a[31]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.187 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.187    alum/S[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.719 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.061    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.412    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.797 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.012    15.809    alum/temp_out0[31]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.653 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.653    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.770 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.887 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.887    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.004 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.004    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.121 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    17.130    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.247 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.247    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.364    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.638 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.023    18.661    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    18.993 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.993    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.526 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.526    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.643 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.643    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.760 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    19.886    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.003 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.003    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.120 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.354 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.354    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.511 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.124    21.636    alum/temp_out0[29]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.424 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.424    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.538 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.538    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.766    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.880    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.009    23.003    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.117    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.231 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.231    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.388 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          0.979    24.366    alum/temp_out0[28]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.695 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.695    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.228 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.345 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.345    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.462 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.462    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.579 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.579    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.696 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.813 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.939 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.939    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.056 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.056    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.213 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.852    27.065    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.397 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.397    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.947 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.947    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.061 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.061    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.175    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.289    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.009    28.412    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.911 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.068    29.979    alum/temp_out0[26]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.308 r  alum/D_registers_q[7][25]_i_61/O
                         net (fo=1, routed)           0.000    30.308    alum/D_registers_q[7][25]_i_61_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.709 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.709    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.823 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.823    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.937 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.937    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.051 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.051    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.165 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.174    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.673 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.095    32.768    alum/temp_out0[25]
    SLICE_X48Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.553 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.553    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.667 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.667    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.781 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.781    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.895 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.009    33.904    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.018 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.018    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.132 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.246 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.246    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.360 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.517 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.305    35.822    alum/temp_out0[24]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.607 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.063    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.177 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.291 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.291    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.405 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.414    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.571 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.022    38.593    alum/temp_out0[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.378 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.378    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.492 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.492    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.606 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.606    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.720 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.720    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.834    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.948    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.071    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.185 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.185    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.342 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          1.043    41.384    alum/temp_out0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.713 r  alum/D_registers_q[7][21]_i_58/O
                         net (fo=1, routed)           0.000    41.713    alum/D_registers_q[7][21]_i_58_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.263 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.377 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.377    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.491 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.491    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.605 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.605    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.719 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.719    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.833 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.947 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    42.956    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.070 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.070    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.227 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.959    44.186    alum/temp_out0[21]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.515 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.515    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.065 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.065    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.179 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.293 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.009    45.872    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.029 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.948    46.977    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.306 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    47.306    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.839 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.839    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.956 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.956    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.073 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.073    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.190 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.190    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.307 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.009    48.667    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.824 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.148    49.972    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.304 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.304    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.837 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.837    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.954 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.071 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.071    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.188 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.188    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.305 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.305    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.422 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.539 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.539    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.656 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.656    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.813 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.026    52.839    alum/temp_out0[18]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.171 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.171    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.721 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.721    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.835 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.835    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.949 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.949    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.063 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.063    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.177 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.177    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.291 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.291    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.405 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.405    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.519 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.519    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.676 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.153    55.829    alum/temp_out0[17]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    56.629 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.629    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.746 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.863 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.863    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.980 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.980    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.097 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.097    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.214 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.214    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.331 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.331    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.448 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.144    58.750    alum/temp_out0[16]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.082 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.082    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.632 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.632    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.746 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.746    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.860 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.860    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.974 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.974    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.088 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.088    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.202 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.202    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.316 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.316    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.430 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.430    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.587 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.221    61.808    alum/temp_out0[15]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    62.137 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.137    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.538 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.538    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.652 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.652    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.766 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.766    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.880 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.880    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.994 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.994    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.108 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.108    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.222 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.222    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.336 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.336    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.493 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.154    64.647    alum/temp_out0[14]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.976 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    64.976    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.526 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.526    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.640 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.640    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.754 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.868 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.868    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.982 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.982    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.096 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.096    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.210 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.210    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.324 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.324    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.481 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.818    67.299    alum/temp_out0[13]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.628 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.161 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.278 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.395 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.395    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.512 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.512    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.629 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.629    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.746 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.746    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.863 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.863    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.061    70.199    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.531 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.064 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.064    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.181 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.181    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.298 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    71.298    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.415 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.415    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.532 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.532    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.649 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.649    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.766 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.766    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.883 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.883    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.040 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.081    73.121    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.453 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.453    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.986 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.986    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.103 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.103    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.220 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.220    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.337 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.337    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.454 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.454    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.571 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.571    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.688 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.688    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.805 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.805    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.962 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.045    76.008    alum/temp_out0[10]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.340 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.340    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.890 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.890    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.004 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.004    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.118 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.118    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.232 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.232    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.346 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.346    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.460 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.460    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.574 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.574    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.688 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.688    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.845 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.904    78.749    alum/temp_out0[9]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.078 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    79.078    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.628 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.628    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.742    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.856    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.970    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.084    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.198    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.312    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.426 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.426    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.583 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.175    81.758    alum/temp_out0[8]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    82.087 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    82.087    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.637 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    82.637    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.751 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.751    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.865 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    82.865    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.979 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.093 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    83.093    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.207 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.207    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.321 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.321    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.435 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.435    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.592 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.035    84.627    alum/temp_out0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.956 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.489 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    85.489    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.606 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.723 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    85.723    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.840 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    85.840    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.957 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.957    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.074 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    86.074    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.191 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.191    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.227    87.692    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.024 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.557 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.674 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.674    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.791 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.791    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.908 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    88.908    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.025 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    89.025    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.142 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.259 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.259    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.376 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.376    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.533 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.836    90.368    alum/temp_out0[5]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.700 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.250 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.364 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    91.364    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.478 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.478    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.592 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.592    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.706 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    91.706    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.820 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    91.820    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.934 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.934    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.048 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.048    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.205 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.002    93.207    alum/temp_out0[4]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.536 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.086 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    94.086    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    94.200    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.314 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    94.314    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.428 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.542 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    94.542    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.656 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.656    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.770 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.770    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.884 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.884    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.041 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.054    96.095    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.424 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.974 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.974    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.088 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.088    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.202 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.202    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.316 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.316    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.430 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.430    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.544 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.658 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.658    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.772 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.772    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.929 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.144    99.073    alum/temp_out0[2]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.858 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.972    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.086 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.200 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   100.200    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.314 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   100.314    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.428 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.428    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.542 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.542    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.656 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.813 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.760    alum/temp_out0[1]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329   102.089 r  alum/D_registers_q[7][0]_i_64/O
                         net (fo=1, routed)           0.000   102.089    alum/D_registers_q[7][0]_i_64_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.639 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.639    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.753 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.753    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.867 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.867    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.981 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.981    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.095 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.095    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.209 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.209    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.323 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.323    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.480 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.636   104.116    sm/temp_out0[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.329   104.445 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.606   105.052    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.124   105.176 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.634   105.810    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124   105.934 f  sm/D_states_q[4]_i_13/O
                         net (fo=1, routed)           0.456   106.389    sm/D_states_q[4]_i_13_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124   106.513 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.579   107.092    sm/D_states_q[4]_i_5_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124   107.216 r  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.568   107.784    sm/D_states_q[4]_i_3_n_0
    SLICE_X35Y3          LUT4 (Prop_lut4_I3_O)        0.124   107.908 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.287    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y3          FDSE (Setup_fdse_C_D)       -0.061   116.123    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.123    
                         arrival time                        -108.287    
  -------------------------------------------------------------------
                         slack                                  7.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.143%)  route 0.327ns (69.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.327     1.973    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.143%)  route 0.327ns (69.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.327     1.973    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.143%)  route 0.327ns (69.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.327     1.973    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.143%)  route 0.327ns (69.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.327     1.973    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.846%)  route 0.316ns (69.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.316     1.963    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.846%)  route 0.316ns (69.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.316     1.963    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.846%)  route 0.316ns (69.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.316     1.963    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.846%)  route 0.316ns (69.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.316     1.963    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.556     1.500    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.706    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.824     2.014    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.075     1.575    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.553     1.497    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.703    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.819     2.009    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y17   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y17   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y21   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y21   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y17   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y17   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.511ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.994ns (19.245%)  route 4.171ns (80.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDSE (Prop_fdse_C_Q)         0.518     5.667 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=99, routed)          2.585     8.252    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.148     8.400 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           1.024     9.424    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.328     9.752 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.562    10.314    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X30Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.825    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.825    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                105.511    

Slack (MET) :             105.511ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.994ns (19.245%)  route 4.171ns (80.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDSE (Prop_fdse_C_Q)         0.518     5.667 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=99, routed)          2.585     8.252    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.148     8.400 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           1.024     9.424    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.328     9.752 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.562    10.314    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X30Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.825    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.825    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                105.511    

Slack (MET) :             105.511ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.994ns (19.245%)  route 4.171ns (80.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDSE (Prop_fdse_C_Q)         0.518     5.667 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=99, routed)          2.585     8.252    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.148     8.400 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           1.024     9.424    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.328     9.752 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.562    10.314    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X30Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.825    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.825    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                105.511    

Slack (MET) :             105.511ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.994ns (19.245%)  route 4.171ns (80.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDSE (Prop_fdse_C_Q)         0.518     5.667 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=99, routed)          2.585     8.252    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.148     8.400 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           1.024     9.424    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.328     9.752 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.562    10.314    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X30Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.825    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.825    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                105.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.653%)  route 0.635ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.141     1.647 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=114, routed)         0.432     2.079    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.124 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.327    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.472    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.653%)  route 0.635ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.141     1.647 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=114, routed)         0.432     2.079    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.124 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.327    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.472    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.653%)  route 0.635ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.141     1.647 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=114, routed)         0.432     2.079    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.124 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.327    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.472    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.653%)  route 0.635ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.141     1.647 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=114, routed)         0.432     2.079    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.124 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.327    fifo_reset_cond/AS[0]
    SLICE_X30Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.472    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.855    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.407ns  (logic 12.064ns (32.249%)  route 25.344ns (67.751%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.510     7.235    L_reg/M_sm_pac[12]
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.152     7.387 f  L_reg/L_1b56630e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.685     8.072    L_reg/L_1b56630e_remainder0_carry_i_23_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.326     8.398 f  L_reg/L_1b56630e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.969     9.367    L_reg/L_1b56630e_remainder0_carry_i_12_n_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.519 f  L_reg/L_1b56630e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.806    10.326    L_reg/L_1b56630e_remainder0_carry_i_20_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.360    10.686 r  L_reg/L_1b56630e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.844    11.530    L_reg/L_1b56630e_remainder0_carry_i_10_n_0
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.856 r  L_reg/L_1b56630e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.856    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.406 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.406    aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.520 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.520    aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.759 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.857    13.616    L_reg/L_1b56630e_remainder0[10]
    SLICE_X63Y13         LUT5 (Prop_lut5_I0_O)        0.302    13.918 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.026    14.944    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.068 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.823    15.891    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.015 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.963    16.978    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.124 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.596    17.720    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.074 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.011    19.085    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.411 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.882    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.389 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.389    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.503 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    21.898    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.200 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.634    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.758 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.857    23.615    L_reg/i__carry_i_14_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.150    23.765 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.484    24.249    L_reg/i__carry_i_25_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.328    24.577 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    25.697    L_reg/i__carry_i_20_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.821 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.014    26.834    L_reg/i__carry_i_13_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.986 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.091    28.077    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.326    28.403 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.403    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.953 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.953    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.067 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.067    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.380 f  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.243    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.306    30.549 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.025    31.575    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.699 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.860    32.559    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.683 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.823    33.506    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.124    33.630 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.171    34.801    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I2_O)        0.152    34.953 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.885    38.837    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.615 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.615    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.613ns  (logic 11.826ns (32.300%)  route 24.787ns (67.700%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.510     7.235    L_reg/M_sm_pac[12]
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.152     7.387 f  L_reg/L_1b56630e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.685     8.072    L_reg/L_1b56630e_remainder0_carry_i_23_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.326     8.398 f  L_reg/L_1b56630e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.969     9.367    L_reg/L_1b56630e_remainder0_carry_i_12_n_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.519 f  L_reg/L_1b56630e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.806    10.326    L_reg/L_1b56630e_remainder0_carry_i_20_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.360    10.686 r  L_reg/L_1b56630e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.844    11.530    L_reg/L_1b56630e_remainder0_carry_i_10_n_0
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.856 r  L_reg/L_1b56630e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.856    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.406 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.406    aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.520 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.520    aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.759 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.857    13.616    L_reg/L_1b56630e_remainder0[10]
    SLICE_X63Y13         LUT5 (Prop_lut5_I0_O)        0.302    13.918 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.026    14.944    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.068 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.823    15.891    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.015 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.963    16.978    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.124 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.596    17.720    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.074 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.011    19.085    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.411 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.882    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.389 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.389    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.503 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    21.898    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.200 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.634    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.758 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.857    23.615    L_reg/i__carry_i_14_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.150    23.765 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.484    24.249    L_reg/i__carry_i_25_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.328    24.577 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    25.697    L_reg/i__carry_i_20_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.821 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.014    26.834    L_reg/i__carry_i_13_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.986 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.091    28.077    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.326    28.403 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.403    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.953 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.953    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.067 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.067    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.380 f  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.243    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.306    30.549 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.025    31.575    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.699 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.860    32.559    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.683 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.823    33.506    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.124    33.630 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.171    34.801    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124    34.925 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.328    38.252    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.821 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.821    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.527ns  (logic 11.457ns (31.365%)  route 25.071ns (68.635%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.151     7.761    L_reg/M_sm_timer[5]
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.885 f  L_reg/L_1b56630e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.095     8.980    L_reg/L_1b56630e_remainder0_carry_i_24__1_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.104 f  L_reg/L_1b56630e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.067    10.172    L_reg/L_1b56630e_remainder0_carry_i_12__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.150    10.322 f  L_reg/L_1b56630e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    11.155    L_reg/L_1b56630e_remainder0_carry_i_20__1_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.354    11.509 r  L_reg/L_1b56630e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.963    12.473    L_reg/L_1b56630e_remainder0_carry_i_10__1_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.328    12.801 r  L_reg/L_1b56630e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.801    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.441 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    14.150    L_reg/L_1b56630e_remainder0_3[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.306    14.456 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.307    15.763    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.887 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.837    16.724    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.848 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.959    17.807    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.152    17.959 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.191    19.150    L_reg/i__carry_i_20__4_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.372    19.522 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.026    20.548    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.328    20.876 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.876    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.426 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.426    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.540 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.540    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.874 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.703    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.303    23.006 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.480    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.604 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.321    24.925    L_reg/i__carry_i_14__1_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.124    25.049 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.725    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.849 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    26.516    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.640 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.800    27.441    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    27.591 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.604    28.194    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    28.542 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.542    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.092 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.092    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.206 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.206    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.320 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.320    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.542 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.350    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    30.649 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.436    31.084    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.208 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.656    31.865    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.989 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.666    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    32.790 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.108    33.899    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.152    34.051 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.874    37.925    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.682 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.682    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.284ns  (logic 11.459ns (31.581%)  route 24.825ns (68.419%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.151     7.761    L_reg/M_sm_timer[5]
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.885 f  L_reg/L_1b56630e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.095     8.980    L_reg/L_1b56630e_remainder0_carry_i_24__1_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.104 f  L_reg/L_1b56630e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.067    10.172    L_reg/L_1b56630e_remainder0_carry_i_12__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.150    10.322 f  L_reg/L_1b56630e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    11.155    L_reg/L_1b56630e_remainder0_carry_i_20__1_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.354    11.509 r  L_reg/L_1b56630e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.963    12.473    L_reg/L_1b56630e_remainder0_carry_i_10__1_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.328    12.801 r  L_reg/L_1b56630e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.801    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.441 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    14.150    L_reg/L_1b56630e_remainder0_3[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.306    14.456 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.307    15.763    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.887 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.837    16.724    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.848 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.959    17.807    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.152    17.959 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.191    19.150    L_reg/i__carry_i_20__4_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.372    19.522 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.026    20.548    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.328    20.876 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.876    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.426 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.426    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.540 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.540    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.874 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.703    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.303    23.006 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.480    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.604 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.321    24.925    L_reg/i__carry_i_14__1_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.124    25.049 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.725    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.849 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    26.516    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.640 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.800    27.441    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    27.591 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.604    28.194    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    28.542 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.542    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.092 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.092    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.206 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.206    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.320 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.320    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.542 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.350    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    30.649 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.436    31.084    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.208 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.656    31.865    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.989 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.664    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I4_O)        0.124    32.788 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.804    33.592    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.150    33.742 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.935    37.677    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.438 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.438    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.157ns  (logic 11.831ns (32.722%)  route 24.326ns (67.278%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.510     7.235    L_reg/M_sm_pac[12]
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.152     7.387 f  L_reg/L_1b56630e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.685     8.072    L_reg/L_1b56630e_remainder0_carry_i_23_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.326     8.398 f  L_reg/L_1b56630e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.969     9.367    L_reg/L_1b56630e_remainder0_carry_i_12_n_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.519 f  L_reg/L_1b56630e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.806    10.326    L_reg/L_1b56630e_remainder0_carry_i_20_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.360    10.686 r  L_reg/L_1b56630e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.844    11.530    L_reg/L_1b56630e_remainder0_carry_i_10_n_0
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.856 r  L_reg/L_1b56630e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.856    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.406 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.406    aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.520 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.520    aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.759 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.857    13.616    L_reg/L_1b56630e_remainder0[10]
    SLICE_X63Y13         LUT5 (Prop_lut5_I0_O)        0.302    13.918 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.026    14.944    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.068 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.823    15.891    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.015 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.963    16.978    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.124 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.596    17.720    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.074 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.011    19.085    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.411 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.882    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.389 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.389    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.503 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    21.898    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.200 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.634    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.758 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.857    23.615    L_reg/i__carry_i_14_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.150    23.765 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.484    24.249    L_reg/i__carry_i_25_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.328    24.577 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    25.697    L_reg/i__carry_i_20_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.821 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.014    26.834    L_reg/i__carry_i_13_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.986 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.091    28.077    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.326    28.403 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.403    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.953 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.953    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.067 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.067    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.380 r  aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.243    aseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.306    30.549 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.025    31.575    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.699 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.591    32.290    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.414 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.802    33.216    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.340 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.419    34.759    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.883 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.908    37.791    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.364 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.364    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.202ns  (logic 11.539ns (31.874%)  route 24.663ns (68.126%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=7 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X51Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.105     7.716    L_reg/M_sm_pbc[4]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.840 f  L_reg/L_1b56630e_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.819     8.659    L_reg/L_1b56630e_remainder0_carry_i_25__0_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.783 f  L_reg/L_1b56630e_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.004     9.787    L_reg/L_1b56630e_remainder0_carry_i_12__0_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.152     9.939 f  L_reg/L_1b56630e_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.623    L_reg/L_1b56630e_remainder0_carry_i_20__0_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.374    10.997 r  L_reg/L_1b56630e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.987    11.983    L_reg/L_1b56630e_remainder0_carry_i_10__0_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.311 r  L_reg/L_1b56630e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.311    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.844    bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.167 f  bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.761    13.929    L_reg/L_1b56630e_remainder0_1[5]
    SLICE_X55Y7          LUT3 (Prop_lut3_I2_O)        0.306    14.235 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.103    15.337    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.124    15.461 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.952    16.414    L_reg/i__carry_i_26__2_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.051    17.588    L_reg/i__carry_i_24__2_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I2_O)        0.152    17.740 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.699    18.439    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.352    18.791 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.401    20.192    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.326    20.518 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.616    21.134    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.654 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.654    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.771 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.771    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.094 f  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.852    22.946    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.252 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    23.413    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.537 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.205    24.742    L_reg/i__carry_i_14__0_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I0_O)        0.150    24.892 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.822    25.714    L_reg/i__carry_i_25__1_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.040 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.171    27.211    L_reg/i__carry_i_14__0_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.124    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.621    27.956    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.116    28.072 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.829    28.901    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.328    29.229 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.229    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.779 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.779    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.893    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.227 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.826    31.053    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X56Y5          LUT6 (Prop_lut6_I3_O)        0.303    31.356 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    31.946    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.070 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.197    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.321 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.176    33.496    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.124    33.620 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.866    34.487    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.124    34.611 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.236    37.847    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.357 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.357    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.183ns  (logic 11.759ns (32.500%)  route 24.424ns (67.500%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X51Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.105     7.716    L_reg/M_sm_pbc[4]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.840 f  L_reg/L_1b56630e_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.819     8.659    L_reg/L_1b56630e_remainder0_carry_i_25__0_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.783 f  L_reg/L_1b56630e_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.004     9.787    L_reg/L_1b56630e_remainder0_carry_i_12__0_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.152     9.939 f  L_reg/L_1b56630e_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.623    L_reg/L_1b56630e_remainder0_carry_i_20__0_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.374    10.997 r  L_reg/L_1b56630e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.987    11.983    L_reg/L_1b56630e_remainder0_carry_i_10__0_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.311 r  L_reg/L_1b56630e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.311    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.844    bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.167 f  bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.761    13.929    L_reg/L_1b56630e_remainder0_1[5]
    SLICE_X55Y7          LUT3 (Prop_lut3_I2_O)        0.306    14.235 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.103    15.337    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.124    15.461 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.952    16.414    L_reg/i__carry_i_26__2_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.051    17.588    L_reg/i__carry_i_24__2_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I2_O)        0.152    17.740 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.699    18.439    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.352    18.791 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.401    20.192    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.326    20.518 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.616    21.134    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.654 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.654    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.771 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.771    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.094 f  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.852    22.946    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.252 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    23.413    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.537 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.205    24.742    L_reg/i__carry_i_14__0_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I0_O)        0.150    24.892 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.822    25.714    L_reg/i__carry_i_25__1_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.040 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.171    27.211    L_reg/i__carry_i_14__0_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.124    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.621    27.956    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.116    28.072 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.829    28.901    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.328    29.229 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.229    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.779 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.779    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.893    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.227 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.826    31.053    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X56Y5          LUT6 (Prop_lut6_I3_O)        0.303    31.356 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    31.946    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.070 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.197    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.321 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.176    33.496    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.124    33.620 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.847    34.468    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.153    34.621 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.016    37.637    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.338 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.338    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.072ns  (logic 11.227ns (31.125%)  route 24.845ns (68.875%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.151     7.761    L_reg/M_sm_timer[5]
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.885 f  L_reg/L_1b56630e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.095     8.980    L_reg/L_1b56630e_remainder0_carry_i_24__1_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.104 f  L_reg/L_1b56630e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.067    10.172    L_reg/L_1b56630e_remainder0_carry_i_12__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.150    10.322 f  L_reg/L_1b56630e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    11.155    L_reg/L_1b56630e_remainder0_carry_i_20__1_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.354    11.509 r  L_reg/L_1b56630e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.963    12.473    L_reg/L_1b56630e_remainder0_carry_i_10__1_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.328    12.801 r  L_reg/L_1b56630e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.801    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.441 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    14.150    L_reg/L_1b56630e_remainder0_3[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.306    14.456 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.307    15.763    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.887 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.837    16.724    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.848 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.959    17.807    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.152    17.959 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.191    19.150    L_reg/i__carry_i_20__4_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.372    19.522 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.026    20.548    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.328    20.876 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.876    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.426 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.426    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.540 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.540    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.874 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.703    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.303    23.006 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.480    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.604 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.321    24.925    L_reg/i__carry_i_14__1_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.124    25.049 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.725    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.849 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    26.516    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.640 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.800    27.441    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    27.591 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.604    28.194    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    28.542 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.542    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.092 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.092    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.206 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.206    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.320 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.320    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.542 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.350    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    30.649 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.436    31.084    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.208 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.656    31.865    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.989 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.664    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I4_O)        0.124    32.788 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.977    33.765    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124    33.889 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.782    37.671    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.227 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.227    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.013ns  (logic 11.764ns (32.665%)  route 24.250ns (67.335%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X51Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.105     7.716    L_reg/M_sm_pbc[4]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.840 f  L_reg/L_1b56630e_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.819     8.659    L_reg/L_1b56630e_remainder0_carry_i_25__0_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.783 f  L_reg/L_1b56630e_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.004     9.787    L_reg/L_1b56630e_remainder0_carry_i_12__0_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.152     9.939 f  L_reg/L_1b56630e_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.623    L_reg/L_1b56630e_remainder0_carry_i_20__0_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.374    10.997 r  L_reg/L_1b56630e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.987    11.983    L_reg/L_1b56630e_remainder0_carry_i_10__0_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.311 r  L_reg/L_1b56630e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.311    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.844    bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.167 f  bseg_driver/decimal_renderer/L_1b56630e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.761    13.929    L_reg/L_1b56630e_remainder0_1[5]
    SLICE_X55Y7          LUT3 (Prop_lut3_I2_O)        0.306    14.235 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.103    15.337    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.124    15.461 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.952    16.414    L_reg/i__carry_i_26__2_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.051    17.588    L_reg/i__carry_i_24__2_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I2_O)        0.152    17.740 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.699    18.439    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.352    18.791 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.401    20.192    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.326    20.518 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.616    21.134    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.654 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.654    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.771 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.771    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.094 f  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.852    22.946    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.252 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    23.413    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.537 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.205    24.742    L_reg/i__carry_i_14__0_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I0_O)        0.150    24.892 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.822    25.714    L_reg/i__carry_i_25__1_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.040 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.171    27.211    L_reg/i__carry_i_14__0_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.124    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.621    27.956    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.116    28.072 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.829    28.901    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.328    29.229 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.229    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.779 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.779    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.893    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.227 f  bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.826    31.053    bseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X56Y5          LUT6 (Prop_lut6_I3_O)        0.303    31.356 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    31.946    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.070 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.990    33.061    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124    33.185 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.279    33.464    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I5_O)        0.124    33.588 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.823    34.411    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.148    34.559 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.899    37.458    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.169 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.169    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.949ns  (logic 11.216ns (31.200%)  route 24.733ns (68.800%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.151     7.761    L_reg/M_sm_timer[5]
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.885 f  L_reg/L_1b56630e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.095     8.980    L_reg/L_1b56630e_remainder0_carry_i_24__1_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.104 f  L_reg/L_1b56630e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.067    10.172    L_reg/L_1b56630e_remainder0_carry_i_12__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.150    10.322 f  L_reg/L_1b56630e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    11.155    L_reg/L_1b56630e_remainder0_carry_i_20__1_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.354    11.509 r  L_reg/L_1b56630e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.963    12.473    L_reg/L_1b56630e_remainder0_carry_i_10__1_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.328    12.801 r  L_reg/L_1b56630e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.801    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.441 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    14.150    L_reg/L_1b56630e_remainder0_3[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.306    14.456 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.307    15.763    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.887 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.837    16.724    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.848 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.959    17.807    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.152    17.959 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.191    19.150    L_reg/i__carry_i_20__4_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.372    19.522 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.026    20.548    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.328    20.876 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.876    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.426 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.426    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.540 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.540    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.874 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.703    L_reg/L_1b56630e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.303    23.006 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.480    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.604 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.321    24.925    L_reg/i__carry_i_14__1_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.124    25.049 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.725    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.849 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    26.516    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.640 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.800    27.441    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    27.591 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.604    28.194    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    28.542 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.542    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.092 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.092    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.206 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.206    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.320 r  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.320    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.542 f  timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.350    timerseg_driver/decimal_renderer/L_1b56630e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    30.649 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.436    31.084    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.208 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.656    31.865    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.989 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.666    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    32.790 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.108    33.899    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124    34.023 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.537    37.560    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.104 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.104    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.350ns (60.328%)  route 0.887ns (39.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.887     2.565    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.774 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.774    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.430ns (59.823%)  route 0.960ns (40.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.960     2.632    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.898 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.898    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.383ns (57.887%)  route 1.006ns (42.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X61Y1          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.006     2.686    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.928 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.928    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.430ns (58.742%)  route 1.005ns (41.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.005     2.674    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.941 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.941    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.409ns (57.581%)  route 1.038ns (42.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.038     2.689    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.958 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.958    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.408ns (56.650%)  route 1.077ns (43.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.077     2.728    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.995 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.995    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.396ns (56.713%)  route 1.065ns (43.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X60Y1          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y1          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.065     2.768    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     4.000 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     4.000    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.420ns (56.123%)  route 1.110ns (43.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.110     2.761    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     4.040 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.040    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.458ns (57.210%)  route 1.090ns (42.790%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.128     1.667 f  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          0.163     1.830    display/D_pixel_idx_q_reg_n_0_[6]
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.099     1.929 r  display/mataddr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.927     2.856    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     4.087 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.087    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.379ns (53.234%)  route 1.212ns (46.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  sm/D_debug_dff_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[5]/Q
                         net (fo=1, routed)           1.212     2.859    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     4.098 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.098    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.460ns  (logic 1.643ns (30.090%)  route 3.817ns (69.910%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.208    reset_cond/butt_reset_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.332 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.128     5.460    reset_cond/M_reset_cond_in
    SLICE_X63Y22         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.505     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y22         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.460ns  (logic 1.643ns (30.090%)  route 3.817ns (69.910%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.208    reset_cond/butt_reset_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.332 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.128     5.460    reset_cond/M_reset_cond_in
    SLICE_X63Y22         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.505     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y22         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.643ns (32.215%)  route 3.457ns (67.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.208    reset_cond/butt_reset_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.332 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.767     5.100    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 1.643ns (32.948%)  route 3.343ns (67.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.689     4.208    reset_cond/butt_reset_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.332 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.654     4.986    reset_cond/M_reset_cond_in
    SLICE_X52Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_681931247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.624ns (39.709%)  route 2.466ns (60.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.466     3.966    forLoop_idx_0_681931247[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  forLoop_idx_0_681931247[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.090    forLoop_idx_0_681931247[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_681931247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.431     4.836    forLoop_idx_0_681931247[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_681931247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.630ns (40.944%)  route 2.351ns (59.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.351     3.858    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.982 r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.982    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.431     4.836    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_681931247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.748ns  (logic 1.653ns (44.104%)  route 2.095ns (55.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.095     3.624    forLoop_idx_0_681931247[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.748 r  forLoop_idx_0_681931247[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.748    forLoop_idx_0_681931247[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X14Y8          FDRE                                         r  forLoop_idx_0_681931247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.449     4.854    forLoop_idx_0_681931247[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  forLoop_idx_0_681931247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.732ns  (logic 1.641ns (43.984%)  route 2.090ns (56.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.090     3.608    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.732 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.732    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.450     4.855    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_681931247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.709ns  (logic 1.658ns (44.716%)  route 2.050ns (55.284%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.050     3.585    forLoop_idx_0_681931247[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.709 r  forLoop_idx_0_681931247[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.709    forLoop_idx_0_681931247[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_681931247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445     4.850    forLoop_idx_0_681931247[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_681931247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.639ns (44.664%)  route 2.030ns (55.336%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.030     3.545    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.669 r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.669    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.437     4.842    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_195313194[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.329ns (31.786%)  route 0.705ns (68.214%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.705     0.989    forLoop_idx_0_195313194[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  forLoop_idx_0_195313194[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.034    forLoop_idx_0_195313194[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X14Y18         FDRE                                         r  forLoop_idx_0_195313194[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.827     2.017    forLoop_idx_0_195313194[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  forLoop_idx_0_195313194[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_681931247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.347ns (28.987%)  route 0.849ns (71.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.849     1.151    forLoop_idx_0_681931247[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.196 r  forLoop_idx_0_681931247[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.196    forLoop_idx_0_681931247[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_681931247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    forLoop_idx_0_681931247[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_681931247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_681931247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.341ns (28.205%)  route 0.869ns (71.795%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.869     1.165    forLoop_idx_0_681931247[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.210 r  forLoop_idx_0_681931247[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.210    forLoop_idx_0_681931247[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X14Y8          FDRE                                         r  forLoop_idx_0_681931247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.835     2.025    forLoop_idx_0_681931247[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  forLoop_idx_0_681931247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.330ns (27.189%)  route 0.883ns (72.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.883     1.168    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.213 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.213    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.836     2.026    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.327ns (26.501%)  route 0.907ns (73.499%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.907     1.189    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.234 r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.234    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.824     2.014    forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_195313194[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.319ns (23.286%)  route 1.050ns (76.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.050     1.324    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.369 r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.369    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.819     2.009    forLoop_idx_0_681931247[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_681931247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_681931247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.313ns (22.142%)  route 1.100ns (77.858%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.100     1.368    forLoop_idx_0_681931247[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.413 r  forLoop_idx_0_681931247[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.413    forLoop_idx_0_681931247[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_681931247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.819     2.009    forLoop_idx_0_681931247[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_681931247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.331ns (18.257%)  route 1.483ns (81.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.195     1.482    reset_cond/butt_reset_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.288     1.815    reset_cond/M_reset_cond_in
    SLICE_X52Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.331ns (17.966%)  route 1.513ns (82.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.195     1.482    reset_cond/butt_reset_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.317     1.844    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 0.331ns (16.264%)  route 1.706ns (83.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.195     1.482    reset_cond/butt_reset_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.511     2.037    reset_cond/M_reset_cond_in
    SLICE_X63Y22         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y22         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





