// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module solve_ap_fixed_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_0_0_V_read,
        A_0_1_V_read,
        A_0_2_V_read,
        A_1_1_V_read,
        A_1_2_V_read,
        A_2_2_V_read,
        b_0_V_read,
        b_1_V_read,
        b_2_V_read,
        x_0_V_read,
        x_1_V_read,
        x_2_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] A_0_0_V_read;
input  [31:0] A_0_1_V_read;
input  [31:0] A_0_2_V_read;
input  [31:0] A_1_1_V_read;
input  [31:0] A_1_2_V_read;
input  [31:0] A_2_2_V_read;
input  [31:0] b_0_V_read;
input  [31:0] b_1_V_read;
input  [31:0] b_2_V_read;
input  [31:0] x_0_V_read;
input  [31:0] x_1_V_read;
input  [31:0] x_2_V_read;
output  [0:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[0:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] p_b_2_V_13_reg_2298;
wire    ap_CS_fsm_state2;
reg   [31:0] x_V5_load_reg_2304;
reg   [31:0] x_V6_load_reg_2311;
wire   [1:0] i_fu_980_p2;
reg   [1:0] i_reg_2321;
wire   [3:0] tmp_fu_986_p1;
reg   [3:0] tmp_reg_2326;
wire   [0:0] tmp_s_fu_974_p2;
wire   [3:0] tmp_59_fu_998_p2;
reg   [3:0] tmp_59_reg_2331;
wire   [0:0] is_neg_fu_1034_p3;
reg   [0:0] is_neg_reg_2339;
wire   [0:0] tmp_60_fu_1028_p2;
wire   [31:0] tmp32_V_1_fu_1074_p2;
reg   [31:0] tmp32_V_1_reg_2344;
wire   [7:0] tmp_101_fu_1080_p1;
reg   [7:0] tmp_101_reg_2349;
wire   [31:0] tmp32_V_fu_1084_p1;
reg   [31:0] tmp32_V_reg_2354;
wire    ap_CS_fsm_state4;
reg   [7:0] p_Result_s_190_reg_2359;
wire   [31:0] p_Result_1_fu_1125_p5;
reg   [31:0] p_Result_1_reg_2364;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [31:0] grp_fu_903_p2;
reg   [31:0] v_assign_reg_2374;
wire    ap_CS_fsm_state12;
wire   [0:0] isneg_fu_1148_p3;
reg   [0:0] isneg_reg_2379;
wire    ap_CS_fsm_state13;
wire   [53:0] man_V_2_fu_1192_p3;
reg   [53:0] man_V_2_reg_2384;
wire   [0:0] tmp_68_fu_1200_p2;
reg   [0:0] tmp_68_reg_2389;
wire  signed [11:0] sh_amt_fu_1230_p3;
reg  signed [11:0] sh_amt_reg_2394;
wire   [0:0] tmp_72_fu_1238_p2;
reg   [0:0] tmp_72_reg_2400;
wire   [31:0] tmp_105_fu_1244_p1;
reg   [31:0] tmp_105_reg_2405;
wire   [0:0] sel_tmp63_fu_1276_p2;
reg   [0:0] sel_tmp63_reg_2411;
wire   [0:0] sel_tmp68_fu_1294_p2;
reg   [0:0] sel_tmp68_reg_2417;
wire  signed [47:0] OP2_V_cast_fu_1410_p1;
reg  signed [47:0] OP2_V_cast_reg_2423;
wire    ap_CS_fsm_state14;
wire   [31:0] p_b_2_V_1_fu_1450_p3;
reg   [31:0] p_b_2_V_1_reg_2428;
wire   [31:0] p_b_2_V_6_fu_1466_p3;
reg   [31:0] p_b_2_V_6_reg_2433;
wire   [31:0] p_b_2_V_8_fu_1474_p3;
reg   [31:0] p_b_2_V_8_reg_2438;
wire   [31:0] p_b_2_V_10_fu_1489_p3;
reg   [31:0] p_b_2_V_10_reg_2443;
wire   [31:0] p_b_2_V_12_fu_1503_p3;
reg   [31:0] p_b_2_V_12_reg_2448;
wire   [31:0] p_b_2_V_14_fu_1510_p3;
reg   [31:0] p_b_2_V_14_reg_2453;
wire   [1:0] j_fu_1523_p2;
wire    ap_CS_fsm_state15;
wire   [1:0] k_1_fu_1620_p2;
reg   [1:0] k_1_reg_2469;
wire    ap_CS_fsm_state17;
reg   [31:0] p_b_2_V_2_load_1_reg_2474;
wire   [0:0] exitcond5_fu_1614_p2;
reg   [31:0] p_b_1_V_load_1_reg_2481;
reg   [31:0] p_b_2_V_load_1_reg_2488;
wire  signed [47:0] tmp_1_fu_1673_p1;
reg  signed [47:0] tmp_1_reg_2495;
wire   [47:0] tmp_225_cast_fu_1681_p2;
reg   [47:0] tmp_225_cast_reg_2501;
wire   [47:0] tmp_4309_cast_fu_1703_p2;
reg   [47:0] tmp_4309_cast_reg_2506;
wire   [31:0] p_A_2_2_V_7_fu_1996_p3;
wire    ap_CS_fsm_state18;
wire   [31:0] p_A_2_1_V_7_fu_2012_p3;
wire   [31:0] p_A_2_0_V_8_fu_2028_p3;
wire   [31:0] p_A_2_2_V_8_fu_2044_p3;
wire   [31:0] p_A_2_1_V_8_fu_2060_p3;
wire   [31:0] p_A_2_0_V_9_fu_2076_p3;
wire   [31:0] p_A_2_2_V_9_fu_2084_p3;
wire   [31:0] p_A_2_1_V_9_fu_2092_p3;
wire   [31:0] p_A_2_0_V_10_fu_2100_p3;
reg   [31:0] p_A_2_2_V_reg_234;
reg   [31:0] p_A_2_2_V_3_reg_743;
wire    ap_CS_fsm_state19;
reg   [31:0] p_A_2_1_V_reg_244;
reg   [31:0] p_A_2_1_V_3_reg_755;
reg   [31:0] p_A_2_0_V_reg_254;
reg   [31:0] p_A_2_0_V_3_reg_767;
reg   [31:0] p_A_1_2_V_reg_264;
reg   [31:0] p_A_1_2_V_3_reg_779;
reg   [31:0] p_A_1_1_V_reg_274;
reg   [31:0] p_A_1_1_V_3_reg_791;
reg   [31:0] p_A_1_0_V_reg_284;
reg   [31:0] p_A_1_0_V_3_reg_803;
reg   [31:0] p_A_0_2_V_reg_294;
reg   [31:0] p_A_2_2_V_5_reg_815;
reg   [31:0] p_A_0_1_V_reg_304;
reg   [31:0] p_A_2_1_V_5_reg_827;
reg   [31:0] p_A_0_0_V_reg_314;
reg   [31:0] p_A_2_0_V_6_reg_839;
reg   [1:0] i5_reg_324;
reg   [31:0] p_A_2_2_V_1_reg_336;
reg   [31:0] ap_phi_mux_p_A_2_2_V_2_phi_fu_450_p18;
wire   [0:0] exitcond4_fu_1517_p2;
reg   [31:0] p_A_2_1_V_1_reg_347;
reg   [31:0] ap_phi_mux_p_A_2_1_V_2_phi_fu_483_p18;
reg   [31:0] p_A_2_0_V_1_reg_358;
reg   [31:0] ap_phi_mux_p_A_2_0_V_2_phi_fu_516_p18;
reg   [31:0] p_A_1_2_V_1_reg_369;
reg   [31:0] ap_phi_mux_p_A_1_2_V_2_phi_fu_549_p18;
reg   [31:0] p_A_1_1_V_1_reg_380;
reg   [31:0] ap_phi_mux_p_A_1_1_V_2_phi_fu_582_p18;
reg   [31:0] p_A_1_0_V_1_reg_391;
reg   [31:0] ap_phi_mux_p_A_1_0_V_2_phi_fu_615_p18;
reg   [31:0] p_A_0_2_V_1_reg_402;
reg   [31:0] ap_phi_mux_p_A_0_2_V_2_phi_fu_648_p18;
reg   [31:0] p_A_0_1_V_1_reg_413;
reg   [31:0] ap_phi_mux_p_A_0_1_V_2_phi_fu_681_p18;
reg   [31:0] p_A_0_0_V_1_reg_424;
reg   [31:0] ap_phi_mux_p_A_0_0_V_2_phi_fu_714_p18;
wire   [1:0] ap_phi_mux_j6_phi_fu_439_p4;
reg   [1:0] j6_reg_435;
wire    ap_CS_fsm_state16;
reg   [1:0] k_reg_851;
reg   [31:0] x_1_V_write_assign_reg_863;
reg   [31:0] x_2_V_write_assign_reg_872;
reg   [31:0] x_0_V_write_assign_reg_881;
reg   [0:0] p_s_reg_890;
reg   [31:0] p_b_2_V_2_fu_138;
wire   [31:0] p_b_2_V_20_fu_1981_p3;
reg   [31:0] p_b_1_V_fu_142;
wire   [31:0] p_b_2_V_19_fu_1974_p3;
reg   [31:0] p_b_2_V_fu_146;
wire   [31:0] p_b_2_V_18_fu_1960_p3;
reg   [31:0] p_b_2_V_3_fu_150;
wire   [31:0] p_b_2_V_23_fu_2140_p3;
reg   [31:0] x_V5_fu_154;
wire   [31:0] p_b_2_V_22_fu_2132_p3;
reg   [31:0] x_V6_fu_158;
wire   [31:0] p_b_2_V_21_fu_2116_p3;
wire   [31:0] grp_fu_903_p1;
wire    ap_CS_fsm_state3;
wire   [3:0] p_shl_fu_990_p3;
wire   [31:0] p_Val2_s_fu_1004_p11;
wire   [31:0] tmp_61_fu_1042_p2;
wire   [31:0] p_Val2_12_fu_1048_p3;
reg   [31:0] p_Result_s_fu_1056_p4;
reg   [31:0] num_zeros_fu_1066_p3;
wire   [31:0] grp_fu_908_p1;
wire   [0:0] tmp_62_fu_1098_p2;
wire   [7:0] tmp_63_fu_1103_p2;
wire   [7:0] tmp_64_fu_1108_p1;
wire   [7:0] p_Repl2_32_trunc_fu_1112_p2;
wire   [8:0] tmp_65_fu_1118_p3;
wire   [63:0] d_assign_fu_911_p1;
wire   [63:0] ireg_V_fu_1140_p1;
wire   [10:0] exp_tmp_V_fu_1156_p4;
wire   [51:0] tmp_104_fu_1170_p1;
wire   [52:0] tmp_67_fu_1174_p3;
wire   [53:0] p_Result_2_fu_1182_p1;
wire   [53:0] man_V_1_fu_1186_p2;
wire   [62:0] tmp_102_fu_1144_p1;
wire   [11:0] tmp_66_fu_1166_p1;
wire   [11:0] F2_fu_1206_p2;
wire   [0:0] tmp_69_fu_1212_p2;
wire   [11:0] tmp_70_fu_1218_p2;
wire   [11:0] tmp_71_fu_1224_p2;
wire   [6:0] tmp_106_fu_1248_p4;
wire   [0:0] sel_tmp87_demorgan_fu_1264_p2;
wire   [0:0] sel_tmp62_fu_1270_p2;
wire   [0:0] sel_tmp102_demorgan_fu_1282_p2;
wire   [0:0] icmp_fu_1258_p2;
wire   [0:0] sel_tmp67_fu_1288_p2;
wire  signed [31:0] sh_amt_cast_fu_1300_p1;
wire   [53:0] tmp_74_fu_1308_p1;
wire   [53:0] tmp_75_fu_1312_p2;
wire   [0:0] sel_tmp60_fu_1333_p2;
wire   [0:0] tmp_73_fu_1303_p2;
wire   [0:0] sel_tmp64_fu_1343_p2;
wire   [31:0] tmp_76_fu_1328_p2;
wire   [31:0] tmp_107_fu_1317_p1;
wire   [0:0] sel_tmp66_fu_1354_p2;
wire   [0:0] sel_tmp65_fu_1349_p2;
wire   [31:0] storemerge_fu_1321_p3;
wire   [0:0] sel_tmp61_fu_1338_p2;
wire   [0:0] or_cond_fu_1366_p2;
wire   [31:0] newSel_fu_1359_p3;
wire   [31:0] newSel1_fu_1371_p3;
wire   [0:0] or_cond1_fu_1378_p2;
wire   [0:0] or_cond2_fu_1392_p2;
wire   [31:0] newSel2_fu_1384_p3;
wire   [31:0] grp_fu_932_p5;
wire   [31:0] denom_V_fu_1398_p3;
wire  signed [31:0] p_Val2_3_fu_1414_p0;
wire  signed [31:0] p_Val2_3_fu_1414_p1;
wire   [47:0] p_Val2_3_fu_1414_p2;
wire   [0:0] sel_tmp69_fu_1430_p2;
wire   [31:0] p_b_2_V_24_fu_1420_p4;
wire   [0:0] sel_tmp70_fu_1444_p2;
wire   [31:0] p_b_2_V_4_fu_1436_p3;
wire   [31:0] p_b_2_V_5_fu_1458_p3;
wire   [31:0] p_b_2_V_9_fu_1482_p3;
wire   [31:0] p_b_2_V_11_fu_1496_p3;
wire   [3:0] tmp_79_fu_1529_p1;
wire   [3:0] tmp_81_fu_1538_p10;
wire   [31:0] tmp_81_fu_1538_p11;
wire  signed [31:0] p_Val2_4_fu_1566_p0;
wire  signed [31:0] p_Val2_4_fu_1566_p1;
wire   [47:0] p_Val2_4_fu_1566_p2;
wire   [3:0] p_shl1_fu_1630_p3;
wire   [3:0] tmp_84_fu_1626_p1;
wire   [3:0] tmp_85_fu_1638_p2;
wire   [3:0] factor_V_fu_1649_p10;
wire   [31:0] factor_V_fu_1649_p11;
wire  signed [31:0] tmp_225_cast_fu_1681_p0;
wire  signed [31:0] tmp_225_cast_fu_1681_p1;
wire   [31:0] tmp_89_fu_1687_p5;
wire  signed [31:0] tmp_4309_cast_fu_1703_p0;
wire  signed [31:0] tmp_4309_cast_fu_1703_p1;
wire   [31:0] p_Val2_5_fu_1715_p5;
wire   [47:0] tmp_88_fu_1724_p3;
wire   [47:0] p_Val2_6_fu_1732_p2;
wire   [0:0] sel_tmp8_fu_1753_p2;
wire   [31:0] p_b_2_V_25_fu_1737_p4;
wire   [31:0] tmp_90_fu_1774_p5;
wire   [47:0] tmp_91_fu_1786_p3;
wire   [47:0] p_Val2_s_191_fu_1794_p2;
wire   [31:0] p_A_2_0_V_12_fu_1799_p4;
wire   [31:0] tmp_92_fu_1817_p5;
wire   [31:0] tmp_93_fu_1833_p5;
wire  signed [31:0] tmp_4309_1_cast_fu_1853_p0;
wire  signed [31:0] tmp_4309_1_cast_fu_1853_p1;
wire   [47:0] tmp_429_1_fu_1845_p3;
wire   [47:0] tmp_4309_1_cast_fu_1853_p2;
wire   [47:0] p_Val2_230_1_fu_1858_p2;
wire   [31:0] p_A_2_1_V_11_fu_1864_p4;
wire   [31:0] tmp_94_fu_1882_p5;
wire   [31:0] tmp_95_fu_1898_p5;
wire  signed [31:0] tmp_4309_2_cast_fu_1918_p0;
wire  signed [31:0] tmp_4309_2_cast_fu_1918_p1;
wire   [47:0] tmp_429_2_fu_1910_p3;
wire   [47:0] tmp_4309_2_cast_fu_1918_p2;
wire   [47:0] p_Val2_230_2_fu_1923_p2;
wire   [31:0] p_A_2_2_V_11_fu_1929_p4;
wire   [0:0] tmp_83_fu_1709_p2;
wire   [0:0] sel_tmp_fu_1747_p2;
wire   [0:0] or_cond3_fu_1947_p2;
wire   [31:0] newSel4_fu_1953_p3;
wire   [31:0] newSel6_fu_1967_p3;
wire   [31:0] p_b_2_V_16_fu_1759_p3;
wire   [31:0] newSel8_fu_1988_p3;
wire   [31:0] newSel3_fu_2004_p3;
wire   [31:0] newSel5_fu_2020_p3;
wire   [31:0] newSel7_fu_2036_p3;
wire   [31:0] newSel9_fu_2052_p3;
wire   [31:0] newSel10_fu_2068_p3;
wire   [31:0] p_A_2_2_V_6_fu_1939_p3;
wire   [31:0] p_A_2_1_V_6_fu_1874_p3;
wire   [31:0] p_A_2_0_V_7_fu_1809_p3;
wire   [31:0] newSel11_fu_2108_p3;
wire   [31:0] newSel12_fu_2124_p3;
wire   [31:0] p_b_2_V_17_fu_1766_p3;
wire    ap_CS_fsm_state20;
reg   [0:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [19:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_return_0_preg = 1'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

SIFT2_Core_fdiv_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fdiv_3g8j_U830(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(grp_fu_903_p1),
    .ce(1'b1),
    .dout(grp_fu_903_p2)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U831(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp32_V_1_reg_2344),
    .ce(1'b1),
    .dout(grp_fu_908_p1)
);

SIFT2_Core_fpext_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
SIFT2_Core_fpext_hbi_U832(
    .din0(v_assign_reg_2374),
    .dout(d_assign_fu_911_p1)
);

SIFT2_Core_mux_320iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_320iy_U833(
    .din0(p_b_2_V_2_fu_138),
    .din1(p_b_1_V_fu_142),
    .din2(p_b_2_V_fu_146),
    .din3(i5_reg_324),
    .dout(grp_fu_932_p5)
);

SIFT2_Core_mux_941iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_941iI_U834(
    .din0(p_A_0_0_V_reg_314),
    .din1(p_A_0_1_V_reg_304),
    .din2(p_A_0_2_V_reg_294),
    .din3(p_A_1_0_V_reg_284),
    .din4(p_A_1_1_V_reg_274),
    .din5(p_A_1_2_V_reg_264),
    .din6(p_A_2_0_V_reg_254),
    .din7(p_A_2_1_V_reg_244),
    .din8(p_A_2_2_V_reg_234),
    .din9(p_shl_fu_990_p3),
    .dout(p_Val2_s_fu_1004_p11)
);

SIFT2_Core_mux_941iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_941iI_U835(
    .din0(p_A_0_0_V_1_reg_424),
    .din1(p_A_0_1_V_1_reg_413),
    .din2(p_A_0_2_V_1_reg_402),
    .din3(p_A_1_0_V_1_reg_391),
    .din4(p_A_1_1_V_1_reg_380),
    .din5(p_A_1_2_V_1_reg_369),
    .din6(p_A_2_0_V_1_reg_358),
    .din7(p_A_2_1_V_1_reg_347),
    .din8(p_A_2_2_V_1_reg_336),
    .din9(tmp_81_fu_1538_p10),
    .dout(tmp_81_fu_1538_p11)
);

SIFT2_Core_mux_941iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_941iI_U836(
    .din0(p_A_2_0_V_6_reg_839),
    .din1(p_A_2_1_V_5_reg_827),
    .din2(p_A_2_2_V_5_reg_815),
    .din3(p_A_1_0_V_3_reg_803),
    .din4(p_A_1_1_V_3_reg_791),
    .din5(p_A_1_2_V_3_reg_779),
    .din6(p_A_2_0_V_3_reg_767),
    .din7(p_A_2_1_V_3_reg_755),
    .din8(p_A_2_2_V_3_reg_743),
    .din9(factor_V_fu_1649_p10),
    .dout(factor_V_fu_1649_p11)
);

SIFT2_Core_mux_320iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_320iy_U837(
    .din0(p_A_2_0_V_6_reg_839),
    .din1(p_A_1_0_V_3_reg_803),
    .din2(p_A_2_0_V_3_reg_767),
    .din3(i5_reg_324),
    .dout(tmp_89_fu_1687_p5)
);

SIFT2_Core_mux_320iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_320iy_U838(
    .din0(p_b_2_V_2_load_1_reg_2474),
    .din1(p_b_1_V_load_1_reg_2481),
    .din2(p_b_2_V_load_1_reg_2488),
    .din3(k_reg_851),
    .dout(p_Val2_5_fu_1715_p5)
);

SIFT2_Core_mux_320iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_320iy_U839(
    .din0(p_A_2_0_V_6_reg_839),
    .din1(p_A_1_0_V_3_reg_803),
    .din2(p_A_2_0_V_3_reg_767),
    .din3(k_reg_851),
    .dout(tmp_90_fu_1774_p5)
);

SIFT2_Core_mux_320iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_320iy_U840(
    .din0(p_A_2_1_V_5_reg_827),
    .din1(p_A_1_1_V_3_reg_791),
    .din2(p_A_2_1_V_3_reg_755),
    .din3(i5_reg_324),
    .dout(tmp_92_fu_1817_p5)
);

SIFT2_Core_mux_320iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_320iy_U841(
    .din0(p_A_2_1_V_5_reg_827),
    .din1(p_A_1_1_V_3_reg_791),
    .din2(p_A_2_1_V_3_reg_755),
    .din3(k_reg_851),
    .dout(tmp_93_fu_1833_p5)
);

SIFT2_Core_mux_320iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_320iy_U842(
    .din0(p_A_2_2_V_5_reg_815),
    .din1(p_A_1_2_V_3_reg_779),
    .din2(p_A_2_2_V_3_reg_743),
    .din3(i5_reg_324),
    .dout(tmp_94_fu_1882_p5)
);

SIFT2_Core_mux_320iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_320iy_U843(
    .din0(p_A_2_2_V_5_reg_815),
    .din1(p_A_1_2_V_3_reg_779),
    .din2(p_A_2_2_V_3_reg_743),
    .din3(k_reg_851),
    .dout(tmp_95_fu_1898_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_0_preg <= p_s_reg_890;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_1_preg <= x_0_V_write_assign_reg_881;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_2_preg <= x_1_V_write_assign_reg_863;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_3_preg <= x_2_V_write_assign_reg_872;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        i5_reg_324 <= i_reg_2321;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i5_reg_324 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        j6_reg_435 <= j_fu_1523_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        j6_reg_435 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        k_reg_851 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        k_reg_851 <= k_1_reg_2469;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_0_0_V_1_reg_424 <= ap_phi_mux_p_A_0_0_V_2_phi_fu_714_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_0_0_V_1_reg_424 <= p_A_0_0_V_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_0_0_V_reg_314 <= p_A_2_0_V_6_reg_839;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_0_0_V_reg_314 <= A_0_0_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_0_1_V_1_reg_413 <= ap_phi_mux_p_A_0_1_V_2_phi_fu_681_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_0_1_V_1_reg_413 <= p_A_0_1_V_reg_304;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_0_1_V_reg_304 <= p_A_2_1_V_5_reg_827;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_0_1_V_reg_304 <= A_0_1_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_0_2_V_1_reg_402 <= ap_phi_mux_p_A_0_2_V_2_phi_fu_648_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_0_2_V_1_reg_402 <= p_A_0_2_V_reg_294;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_0_2_V_reg_294 <= p_A_2_2_V_5_reg_815;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_0_2_V_reg_294 <= A_0_2_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_1_0_V_1_reg_391 <= ap_phi_mux_p_A_1_0_V_2_phi_fu_615_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_1_0_V_1_reg_391 <= p_A_1_0_V_reg_284;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_1_0_V_3_reg_803 <= p_A_1_0_V_1_reg_391;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_1_0_V_3_reg_803 <= p_A_2_0_V_9_fu_2076_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_1_0_V_reg_284 <= p_A_1_0_V_3_reg_803;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_1_0_V_reg_284 <= A_0_1_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_1_1_V_1_reg_380 <= ap_phi_mux_p_A_1_1_V_2_phi_fu_582_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_1_1_V_1_reg_380 <= p_A_1_1_V_reg_274;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_1_1_V_3_reg_791 <= p_A_1_1_V_1_reg_380;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_1_1_V_3_reg_791 <= p_A_2_1_V_8_fu_2060_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_1_1_V_reg_274 <= p_A_1_1_V_3_reg_791;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_1_1_V_reg_274 <= A_1_1_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_1_2_V_1_reg_369 <= ap_phi_mux_p_A_1_2_V_2_phi_fu_549_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_1_2_V_1_reg_369 <= p_A_1_2_V_reg_264;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_1_2_V_3_reg_779 <= p_A_1_2_V_1_reg_369;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_1_2_V_3_reg_779 <= p_A_2_2_V_8_fu_2044_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_1_2_V_reg_264 <= p_A_1_2_V_3_reg_779;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_1_2_V_reg_264 <= A_1_2_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_2_0_V_1_reg_358 <= ap_phi_mux_p_A_2_0_V_2_phi_fu_516_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_2_0_V_1_reg_358 <= p_A_2_0_V_reg_254;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_2_0_V_3_reg_767 <= p_A_2_0_V_1_reg_358;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_2_0_V_3_reg_767 <= p_A_2_0_V_8_fu_2028_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_2_0_V_6_reg_839 <= p_A_0_0_V_1_reg_424;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_2_0_V_6_reg_839 <= p_A_2_0_V_10_fu_2100_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_2_0_V_reg_254 <= p_A_2_0_V_3_reg_767;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_2_0_V_reg_254 <= A_0_2_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_2_1_V_1_reg_347 <= ap_phi_mux_p_A_2_1_V_2_phi_fu_483_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_2_1_V_1_reg_347 <= p_A_2_1_V_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_2_1_V_3_reg_755 <= p_A_2_1_V_1_reg_347;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_2_1_V_3_reg_755 <= p_A_2_1_V_7_fu_2012_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_2_1_V_5_reg_827 <= p_A_0_1_V_1_reg_413;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_2_1_V_5_reg_827 <= p_A_2_1_V_9_fu_2092_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_2_1_V_reg_244 <= p_A_2_1_V_3_reg_755;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_2_1_V_reg_244 <= A_1_2_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_A_2_2_V_1_reg_336 <= ap_phi_mux_p_A_2_2_V_2_phi_fu_450_p18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_A_2_2_V_1_reg_336 <= p_A_2_2_V_reg_234;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_2_2_V_3_reg_743 <= p_A_2_2_V_1_reg_336;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_2_2_V_3_reg_743 <= p_A_2_2_V_7_fu_1996_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_A_2_2_V_5_reg_815 <= p_A_0_2_V_1_reg_402;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_A_2_2_V_5_reg_815 <= p_A_2_2_V_9_fu_2084_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_A_2_2_V_reg_234 <= p_A_2_2_V_3_reg_743;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_A_2_2_V_reg_234 <= A_2_2_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_b_1_V_fu_142 <= p_b_2_V_19_fu_1974_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_b_1_V_fu_142 <= p_b_2_V_6_reg_2433;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_b_1_V_fu_142 <= b_1_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_b_2_V_2_fu_138 <= p_b_2_V_20_fu_1981_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_b_2_V_2_fu_138 <= p_b_2_V_8_reg_2438;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_b_2_V_2_fu_138 <= b_0_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_b_2_V_3_fu_150 <= p_b_2_V_23_fu_2140_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_b_2_V_3_fu_150 <= p_b_2_V_14_reg_2453;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_b_2_V_3_fu_150 <= b_0_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_b_2_V_fu_146 <= p_b_2_V_18_fu_1960_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_b_2_V_fu_146 <= p_b_2_V_1_reg_2428;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_b_2_V_fu_146 <= b_2_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_s_fu_974_p2 == 1'd1)) begin
            p_s_reg_890 <= 1'd1;
        end else if (((tmp_s_fu_974_p2 == 1'd0) & (tmp_60_fu_1028_p2 == 1'd1))) begin
            p_s_reg_890 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_s_fu_974_p2 == 1'd1)) begin
            x_0_V_write_assign_reg_881 <= p_b_2_V_3_fu_150;
        end else if (((tmp_s_fu_974_p2 == 1'd0) & (tmp_60_fu_1028_p2 == 1'd1))) begin
            x_0_V_write_assign_reg_881 <= x_0_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_s_fu_974_p2 == 1'd1)) begin
            x_1_V_write_assign_reg_863 <= x_V5_fu_154;
        end else if (((tmp_s_fu_974_p2 == 1'd0) & (tmp_60_fu_1028_p2 == 1'd1))) begin
            x_1_V_write_assign_reg_863 <= x_1_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_s_fu_974_p2 == 1'd1)) begin
            x_2_V_write_assign_reg_872 <= x_V6_fu_158;
        end else if (((tmp_s_fu_974_p2 == 1'd0) & (tmp_60_fu_1028_p2 == 1'd1))) begin
            x_2_V_write_assign_reg_872 <= x_2_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        x_V5_fu_154 <= p_b_2_V_22_fu_2132_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x_V5_fu_154 <= p_b_2_V_12_reg_2448;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_V5_fu_154 <= b_1_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        x_V6_fu_158 <= p_b_2_V_21_fu_2116_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x_V6_fu_158 <= p_b_2_V_10_reg_2443;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_V6_fu_158 <= b_2_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        OP2_V_cast_reg_2423 <= OP2_V_cast_fu_1410_p1;
        p_b_2_V_10_reg_2443 <= p_b_2_V_10_fu_1489_p3;
        p_b_2_V_12_reg_2448 <= p_b_2_V_12_fu_1503_p3;
        p_b_2_V_14_reg_2453 <= p_b_2_V_14_fu_1510_p3;
        p_b_2_V_1_reg_2428 <= p_b_2_V_1_fu_1450_p3;
        p_b_2_V_6_reg_2433 <= p_b_2_V_6_fu_1466_p3;
        p_b_2_V_8_reg_2438 <= p_b_2_V_8_fu_1474_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2321 <= i_fu_980_p2;
        p_b_2_V_13_reg_2298 <= p_b_2_V_3_fu_150;
        x_V5_load_reg_2304 <= x_V5_fu_154;
        x_V6_load_reg_2311 <= x_V6_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_60_fu_1028_p2 == 1'd0) & (tmp_s_fu_974_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        is_neg_reg_2339 <= p_Val2_s_fu_1004_p11[32'd31];
        tmp32_V_1_reg_2344 <= tmp32_V_1_fu_1074_p2;
        tmp_101_reg_2349 <= tmp_101_fu_1080_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        isneg_reg_2379 <= ireg_V_fu_1140_p1[32'd63];
        man_V_2_reg_2384 <= man_V_2_fu_1192_p3;
        sel_tmp63_reg_2411 <= sel_tmp63_fu_1276_p2;
        sel_tmp68_reg_2417 <= sel_tmp68_fu_1294_p2;
        sh_amt_reg_2394 <= sh_amt_fu_1230_p3;
        tmp_105_reg_2405 <= tmp_105_fu_1244_p1;
        tmp_68_reg_2389 <= tmp_68_fu_1200_p2;
        tmp_72_reg_2400 <= tmp_72_fu_1238_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        k_1_reg_2469 <= k_1_fu_1620_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Result_1_reg_2364 <= p_Result_1_fu_1125_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Result_s_190_reg_2359 <= {{tmp32_V_fu_1084_p1[30:23]}};
        tmp32_V_reg_2354 <= tmp32_V_fu_1084_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_1614_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        p_b_1_V_load_1_reg_2481 <= p_b_1_V_fu_142;
        p_b_2_V_2_load_1_reg_2474 <= p_b_2_V_2_fu_138;
        p_b_2_V_load_1_reg_2488 <= p_b_2_V_fu_146;
        tmp_1_reg_2495 <= tmp_1_fu_1673_p1;
        tmp_225_cast_reg_2501 <= tmp_225_cast_fu_1681_p2;
        tmp_4309_cast_reg_2506 <= tmp_4309_cast_fu_1703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_974_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_59_reg_2331 <= tmp_59_fu_998_p2;
        tmp_reg_2326[1 : 0] <= tmp_fu_986_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        v_assign_reg_2374 <= grp_fu_903_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_0_0_V_2_phi_fu_714_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else if (((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_0_0_V_2_phi_fu_714_p18 = p_A_0_0_V_1_reg_424;
    end else begin
        ap_phi_mux_p_A_0_0_V_2_phi_fu_714_p18 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_0_1_V_2_phi_fu_681_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else if (((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_0_1_V_2_phi_fu_681_p18 = p_A_0_1_V_1_reg_413;
    end else begin
        ap_phi_mux_p_A_0_1_V_2_phi_fu_681_p18 = 'bx;
    end
end

always @ (*) begin
    if (((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_0_2_V_2_phi_fu_648_p18 = p_A_0_2_V_1_reg_402;
    end else if ((~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_0_2_V_2_phi_fu_648_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else begin
        ap_phi_mux_p_A_0_2_V_2_phi_fu_648_p18 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_1_0_V_2_phi_fu_615_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else if (((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_1_0_V_2_phi_fu_615_p18 = p_A_1_0_V_1_reg_391;
    end else begin
        ap_phi_mux_p_A_1_0_V_2_phi_fu_615_p18 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_1_1_V_2_phi_fu_582_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else if (((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_1_1_V_2_phi_fu_582_p18 = p_A_1_1_V_1_reg_380;
    end else begin
        ap_phi_mux_p_A_1_1_V_2_phi_fu_582_p18 = 'bx;
    end
end

always @ (*) begin
    if ((~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_1_2_V_2_phi_fu_549_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else if (((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_1_2_V_2_phi_fu_549_p18 = p_A_1_2_V_1_reg_369;
    end else begin
        ap_phi_mux_p_A_1_2_V_2_phi_fu_549_p18 = 'bx;
    end
end

always @ (*) begin
    if ((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_2_0_V_2_phi_fu_516_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else if (((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_2_0_V_2_phi_fu_516_p18 = p_A_2_0_V_1_reg_358;
    end else begin
        ap_phi_mux_p_A_2_0_V_2_phi_fu_516_p18 = 'bx;
    end
end

always @ (*) begin
    if ((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_2_1_V_2_phi_fu_483_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else if ((((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_2_1_V_2_phi_fu_483_p18 = p_A_2_1_V_1_reg_347;
    end else begin
        ap_phi_mux_p_A_2_1_V_2_phi_fu_483_p18 = 'bx;
    end
end

always @ (*) begin
    if ((~(i5_reg_324 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_p_A_2_2_V_2_phi_fu_450_p18 = {{p_Val2_4_fu_1566_p2[47:16]}};
    end else if (((~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (1'b1 == ap_CS_fsm_state15)) | (~(i5_reg_324 == 2'd1) & ~(i5_reg_324 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd1) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | (~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd1) & ~(ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (exitcond4_fu_1517_p2 == 1'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond4_fu_1517_p2 == 1'd0) & (ap_phi_mux_j6_phi_fu_439_p4 == 2'd0) & (i5_reg_324 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_phi_mux_p_A_2_2_V_2_phi_fu_450_p18 = p_A_2_2_V_1_reg_336;
    end else begin
        ap_phi_mux_p_A_2_2_V_2_phi_fu_450_p18 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return_0 = p_s_reg_890;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return_1 = x_0_V_write_assign_reg_881;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return_2 = x_1_V_write_assign_reg_863;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return_3 = x_2_V_write_assign_reg_872;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_60_fu_1028_p2 == 1'd0) & (tmp_s_fu_974_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((exitcond4_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((exitcond5_fu_1614_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_1206_p2 = (12'd1075 - tmp_66_fu_1166_p1);

assign OP2_V_cast_fu_1410_p1 = $signed(denom_V_fu_1398_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_phi_mux_j6_phi_fu_439_p4 = j6_reg_435;

assign denom_V_fu_1398_p3 = ((or_cond2_fu_1392_p2[0:0] === 1'b1) ? newSel2_fu_1384_p3 : 32'd0);

assign exitcond4_fu_1517_p2 = ((j6_reg_435 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond5_fu_1614_p2 = ((k_reg_851 == 2'd3) ? 1'b1 : 1'b0);

assign exp_tmp_V_fu_1156_p4 = {{ireg_V_fu_1140_p1[62:52]}};

assign factor_V_fu_1649_p10 = (tmp_reg_2326 + tmp_85_fu_1638_p2);

assign grp_fu_903_p1 = p_Result_1_reg_2364;

assign i_fu_980_p2 = (i5_reg_324 + 2'd1);

assign icmp_fu_1258_p2 = ((tmp_106_fu_1248_p4 == 7'd0) ? 1'b1 : 1'b0);

assign ireg_V_fu_1140_p1 = d_assign_fu_911_p1;

assign is_neg_fu_1034_p3 = p_Val2_s_fu_1004_p11[32'd31];

assign isneg_fu_1148_p3 = ireg_V_fu_1140_p1[32'd63];

assign j_fu_1523_p2 = (j6_reg_435 + 2'd1);

assign k_1_fu_1620_p2 = (k_reg_851 + 2'd1);

assign man_V_1_fu_1186_p2 = (54'd0 - p_Result_2_fu_1182_p1);

assign man_V_2_fu_1192_p3 = ((isneg_fu_1148_p3[0:0] === 1'b1) ? man_V_1_fu_1186_p2 : p_Result_2_fu_1182_p1);

assign newSel10_fu_2068_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_A_2_0_V_12_fu_1799_p4 : p_A_1_0_V_3_reg_803);

assign newSel11_fu_2108_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? x_V6_fu_158 : p_b_2_V_25_fu_1737_p4);

assign newSel12_fu_2124_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_b_2_V_25_fu_1737_p4 : x_V5_fu_154);

assign newSel1_fu_1371_p3 = ((sel_tmp65_fu_1349_p2[0:0] === 1'b1) ? storemerge_fu_1321_p3 : tmp_105_reg_2405);

assign newSel2_fu_1384_p3 = ((or_cond_fu_1366_p2[0:0] === 1'b1) ? newSel_fu_1359_p3 : newSel1_fu_1371_p3);

assign newSel3_fu_2004_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_A_2_1_V_3_reg_755 : p_A_2_1_V_11_fu_1864_p4);

assign newSel4_fu_1953_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_b_2_V_load_1_reg_2488 : p_b_2_V_25_fu_1737_p4);

assign newSel5_fu_2020_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_A_2_0_V_3_reg_767 : p_A_2_0_V_12_fu_1799_p4);

assign newSel6_fu_1967_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_b_2_V_25_fu_1737_p4 : p_b_1_V_load_1_reg_2481);

assign newSel7_fu_2036_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_A_2_2_V_11_fu_1929_p4 : p_A_1_2_V_3_reg_779);

assign newSel8_fu_1988_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_A_2_2_V_3_reg_743 : p_A_2_2_V_11_fu_1929_p4);

assign newSel9_fu_2052_p3 = ((sel_tmp_fu_1747_p2[0:0] === 1'b1) ? p_A_2_1_V_11_fu_1864_p4 : p_A_1_1_V_3_reg_791);

assign newSel_fu_1359_p3 = ((sel_tmp68_reg_2417[0:0] === 1'b1) ? tmp_76_fu_1328_p2 : tmp_107_fu_1317_p1);


always @ (p_Result_s_fu_1056_p4) begin
    if (p_Result_s_fu_1056_p4[0] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd0;
    end else if (p_Result_s_fu_1056_p4[1] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd1;
    end else if (p_Result_s_fu_1056_p4[2] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd2;
    end else if (p_Result_s_fu_1056_p4[3] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd3;
    end else if (p_Result_s_fu_1056_p4[4] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd4;
    end else if (p_Result_s_fu_1056_p4[5] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd5;
    end else if (p_Result_s_fu_1056_p4[6] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd6;
    end else if (p_Result_s_fu_1056_p4[7] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd7;
    end else if (p_Result_s_fu_1056_p4[8] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd8;
    end else if (p_Result_s_fu_1056_p4[9] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd9;
    end else if (p_Result_s_fu_1056_p4[10] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd10;
    end else if (p_Result_s_fu_1056_p4[11] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd11;
    end else if (p_Result_s_fu_1056_p4[12] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd12;
    end else if (p_Result_s_fu_1056_p4[13] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd13;
    end else if (p_Result_s_fu_1056_p4[14] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd14;
    end else if (p_Result_s_fu_1056_p4[15] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd15;
    end else if (p_Result_s_fu_1056_p4[16] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd16;
    end else if (p_Result_s_fu_1056_p4[17] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd17;
    end else if (p_Result_s_fu_1056_p4[18] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd18;
    end else if (p_Result_s_fu_1056_p4[19] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd19;
    end else if (p_Result_s_fu_1056_p4[20] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd20;
    end else if (p_Result_s_fu_1056_p4[21] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd21;
    end else if (p_Result_s_fu_1056_p4[22] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd22;
    end else if (p_Result_s_fu_1056_p4[23] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd23;
    end else if (p_Result_s_fu_1056_p4[24] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd24;
    end else if (p_Result_s_fu_1056_p4[25] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd25;
    end else if (p_Result_s_fu_1056_p4[26] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd26;
    end else if (p_Result_s_fu_1056_p4[27] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd27;
    end else if (p_Result_s_fu_1056_p4[28] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd28;
    end else if (p_Result_s_fu_1056_p4[29] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd29;
    end else if (p_Result_s_fu_1056_p4[30] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd30;
    end else if (p_Result_s_fu_1056_p4[31] == 1'b1) begin
        num_zeros_fu_1066_p3 = 32'd31;
    end else begin
        num_zeros_fu_1066_p3 = 32'd32;
    end
end

assign or_cond1_fu_1378_p2 = (sel_tmp65_fu_1349_p2 | sel_tmp61_fu_1338_p2);

assign or_cond2_fu_1392_p2 = (or_cond_fu_1366_p2 | or_cond1_fu_1378_p2);

assign or_cond3_fu_1947_p2 = (tmp_83_fu_1709_p2 | sel_tmp8_fu_1753_p2);

assign or_cond_fu_1366_p2 = (sel_tmp68_reg_2417 | sel_tmp66_fu_1354_p2);

assign p_A_2_0_V_10_fu_2100_p3 = ((tmp_83_fu_1709_p2[0:0] === 1'b1) ? p_A_2_0_V_6_reg_839 : p_A_2_0_V_7_fu_1809_p3);

assign p_A_2_0_V_12_fu_1799_p4 = {{p_Val2_s_191_fu_1794_p2[47:16]}};

assign p_A_2_0_V_7_fu_1809_p3 = ((sel_tmp8_fu_1753_p2[0:0] === 1'b1) ? p_A_2_0_V_12_fu_1799_p4 : p_A_2_0_V_6_reg_839);

assign p_A_2_0_V_8_fu_2028_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? p_A_2_0_V_3_reg_767 : newSel5_fu_2020_p3);

assign p_A_2_0_V_9_fu_2076_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? p_A_1_0_V_3_reg_803 : newSel10_fu_2068_p3);

assign p_A_2_1_V_11_fu_1864_p4 = {{p_Val2_230_1_fu_1858_p2[47:16]}};

assign p_A_2_1_V_6_fu_1874_p3 = ((sel_tmp8_fu_1753_p2[0:0] === 1'b1) ? p_A_2_1_V_11_fu_1864_p4 : p_A_2_1_V_5_reg_827);

assign p_A_2_1_V_7_fu_2012_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? p_A_2_1_V_3_reg_755 : newSel3_fu_2004_p3);

assign p_A_2_1_V_8_fu_2060_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? p_A_1_1_V_3_reg_791 : newSel9_fu_2052_p3);

assign p_A_2_1_V_9_fu_2092_p3 = ((tmp_83_fu_1709_p2[0:0] === 1'b1) ? p_A_2_1_V_5_reg_827 : p_A_2_1_V_6_fu_1874_p3);

assign p_A_2_2_V_11_fu_1929_p4 = {{p_Val2_230_2_fu_1923_p2[47:16]}};

assign p_A_2_2_V_6_fu_1939_p3 = ((sel_tmp8_fu_1753_p2[0:0] === 1'b1) ? p_A_2_2_V_11_fu_1929_p4 : p_A_2_2_V_5_reg_815);

assign p_A_2_2_V_7_fu_1996_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? p_A_2_2_V_3_reg_743 : newSel8_fu_1988_p3);

assign p_A_2_2_V_8_fu_2044_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? p_A_1_2_V_3_reg_779 : newSel7_fu_2036_p3);

assign p_A_2_2_V_9_fu_2084_p3 = ((tmp_83_fu_1709_p2[0:0] === 1'b1) ? p_A_2_2_V_5_reg_815 : p_A_2_2_V_6_fu_1939_p3);

assign p_Repl2_32_trunc_fu_1112_p2 = (tmp_63_fu_1103_p2 + tmp_64_fu_1108_p1);

assign p_Result_1_fu_1125_p5 = {{tmp_65_fu_1118_p3}, {tmp32_V_reg_2354[22:0]}};

assign p_Result_2_fu_1182_p1 = tmp_67_fu_1174_p3;

integer ap_tvar_int_0;

always @ (p_Val2_12_fu_1048_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_s_fu_1056_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_1056_p4[ap_tvar_int_0] = p_Val2_12_fu_1048_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Val2_12_fu_1048_p3 = ((is_neg_fu_1034_p3[0:0] === 1'b1) ? tmp_61_fu_1042_p2 : p_Val2_s_fu_1004_p11);

assign p_Val2_230_1_fu_1858_p2 = (tmp_429_1_fu_1845_p3 - tmp_4309_1_cast_fu_1853_p2);

assign p_Val2_230_2_fu_1923_p2 = (tmp_429_2_fu_1910_p3 - tmp_4309_2_cast_fu_1918_p2);

assign p_Val2_3_fu_1414_p0 = grp_fu_932_p5;

assign p_Val2_3_fu_1414_p1 = denom_V_fu_1398_p3;

assign p_Val2_3_fu_1414_p2 = ($signed(p_Val2_3_fu_1414_p0) * $signed(p_Val2_3_fu_1414_p1));

assign p_Val2_4_fu_1566_p0 = OP2_V_cast_reg_2423;

assign p_Val2_4_fu_1566_p1 = tmp_81_fu_1538_p11;

assign p_Val2_4_fu_1566_p2 = ($signed(p_Val2_4_fu_1566_p0) * $signed(p_Val2_4_fu_1566_p1));

assign p_Val2_6_fu_1732_p2 = (tmp_88_fu_1724_p3 - tmp_225_cast_reg_2501);

assign p_Val2_s_191_fu_1794_p2 = (tmp_91_fu_1786_p3 - tmp_4309_cast_reg_2506);

assign p_b_2_V_10_fu_1489_p3 = ((sel_tmp70_fu_1444_p2[0:0] === 1'b1) ? x_V6_load_reg_2311 : p_b_2_V_9_fu_1482_p3);

assign p_b_2_V_11_fu_1496_p3 = ((sel_tmp69_fu_1430_p2[0:0] === 1'b1) ? p_b_2_V_24_fu_1420_p4 : x_V5_load_reg_2304);

assign p_b_2_V_12_fu_1503_p3 = ((sel_tmp70_fu_1444_p2[0:0] === 1'b1) ? x_V5_load_reg_2304 : p_b_2_V_11_fu_1496_p3);

assign p_b_2_V_14_fu_1510_p3 = ((sel_tmp70_fu_1444_p2[0:0] === 1'b1) ? p_b_2_V_24_fu_1420_p4 : p_b_2_V_13_reg_2298);

assign p_b_2_V_16_fu_1759_p3 = ((sel_tmp8_fu_1753_p2[0:0] === 1'b1) ? p_b_2_V_25_fu_1737_p4 : p_b_2_V_2_load_1_reg_2474);

assign p_b_2_V_17_fu_1766_p3 = ((sel_tmp8_fu_1753_p2[0:0] === 1'b1) ? p_b_2_V_25_fu_1737_p4 : p_b_2_V_3_fu_150);

assign p_b_2_V_18_fu_1960_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? p_b_2_V_load_1_reg_2488 : newSel4_fu_1953_p3);

assign p_b_2_V_19_fu_1974_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? p_b_1_V_load_1_reg_2481 : newSel6_fu_1967_p3);

assign p_b_2_V_1_fu_1450_p3 = ((sel_tmp70_fu_1444_p2[0:0] === 1'b1) ? p_b_2_V_fu_146 : p_b_2_V_4_fu_1436_p3);

assign p_b_2_V_20_fu_1981_p3 = ((tmp_83_fu_1709_p2[0:0] === 1'b1) ? p_b_2_V_2_load_1_reg_2474 : p_b_2_V_16_fu_1759_p3);

assign p_b_2_V_21_fu_2116_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? x_V6_fu_158 : newSel11_fu_2108_p3);

assign p_b_2_V_22_fu_2132_p3 = ((or_cond3_fu_1947_p2[0:0] === 1'b1) ? x_V5_fu_154 : newSel12_fu_2124_p3);

assign p_b_2_V_23_fu_2140_p3 = ((tmp_83_fu_1709_p2[0:0] === 1'b1) ? p_b_2_V_3_fu_150 : p_b_2_V_17_fu_1766_p3);

assign p_b_2_V_24_fu_1420_p4 = {{p_Val2_3_fu_1414_p2[47:16]}};

assign p_b_2_V_25_fu_1737_p4 = {{p_Val2_6_fu_1732_p2[47:16]}};

assign p_b_2_V_4_fu_1436_p3 = ((sel_tmp69_fu_1430_p2[0:0] === 1'b1) ? p_b_2_V_fu_146 : p_b_2_V_24_fu_1420_p4);

assign p_b_2_V_5_fu_1458_p3 = ((sel_tmp69_fu_1430_p2[0:0] === 1'b1) ? p_b_2_V_24_fu_1420_p4 : p_b_1_V_fu_142);

assign p_b_2_V_6_fu_1466_p3 = ((sel_tmp70_fu_1444_p2[0:0] === 1'b1) ? p_b_1_V_fu_142 : p_b_2_V_5_fu_1458_p3);

assign p_b_2_V_8_fu_1474_p3 = ((sel_tmp70_fu_1444_p2[0:0] === 1'b1) ? p_b_2_V_24_fu_1420_p4 : p_b_2_V_2_fu_138);

assign p_b_2_V_9_fu_1482_p3 = ((sel_tmp69_fu_1430_p2[0:0] === 1'b1) ? x_V6_load_reg_2311 : p_b_2_V_24_fu_1420_p4);

assign p_shl1_fu_1630_p3 = {{k_reg_851}, {2'd0}};

assign p_shl_fu_990_p3 = {{i5_reg_324}, {2'd0}};

assign sel_tmp102_demorgan_fu_1282_p2 = (tmp_69_fu_1212_p2 | sel_tmp87_demorgan_fu_1264_p2);

assign sel_tmp60_fu_1333_p2 = (tmp_68_reg_2389 ^ 1'd1);

assign sel_tmp61_fu_1338_p2 = (tmp_72_reg_2400 & sel_tmp60_fu_1333_p2);

assign sel_tmp62_fu_1270_p2 = (sel_tmp87_demorgan_fu_1264_p2 ^ 1'd1);

assign sel_tmp63_fu_1276_p2 = (tmp_69_fu_1212_p2 & sel_tmp62_fu_1270_p2);

assign sel_tmp64_fu_1343_p2 = (tmp_73_fu_1303_p2 ^ 1'd1);

assign sel_tmp65_fu_1349_p2 = (sel_tmp64_fu_1343_p2 & sel_tmp63_reg_2411);

assign sel_tmp66_fu_1354_p2 = (tmp_73_fu_1303_p2 & sel_tmp63_reg_2411);

assign sel_tmp67_fu_1288_p2 = (sel_tmp102_demorgan_fu_1282_p2 ^ 1'd1);

assign sel_tmp68_fu_1294_p2 = (sel_tmp67_fu_1288_p2 & icmp_fu_1258_p2);

assign sel_tmp69_fu_1430_p2 = ((i5_reg_324 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp70_fu_1444_p2 = ((i5_reg_324 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp87_demorgan_fu_1264_p2 = (tmp_72_fu_1238_p2 | tmp_68_fu_1200_p2);

assign sel_tmp8_fu_1753_p2 = ((k_reg_851 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_1747_p2 = ((k_reg_851 == 2'd1) ? 1'b1 : 1'b0);

assign sh_amt_cast_fu_1300_p1 = sh_amt_reg_2394;

assign sh_amt_fu_1230_p3 = ((tmp_69_fu_1212_p2[0:0] === 1'b1) ? tmp_70_fu_1218_p2 : tmp_71_fu_1224_p2);

assign storemerge_fu_1321_p3 = ((isneg_reg_2379[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign tmp32_V_1_fu_1074_p2 = p_Val2_12_fu_1048_p3 << num_zeros_fu_1066_p3;

assign tmp32_V_fu_1084_p1 = grp_fu_908_p1;

assign tmp_101_fu_1080_p1 = num_zeros_fu_1066_p3[7:0];

assign tmp_102_fu_1144_p1 = ireg_V_fu_1140_p1[62:0];

assign tmp_104_fu_1170_p1 = ireg_V_fu_1140_p1[51:0];

assign tmp_105_fu_1244_p1 = man_V_2_fu_1192_p3[31:0];

assign tmp_106_fu_1248_p4 = {{sh_amt_fu_1230_p3[11:5]}};

assign tmp_107_fu_1317_p1 = tmp_75_fu_1312_p2[31:0];

assign tmp_1_fu_1673_p1 = $signed(factor_V_fu_1649_p11);

assign tmp_225_cast_fu_1681_p0 = tmp_1_fu_1673_p1;

assign tmp_225_cast_fu_1681_p1 = grp_fu_932_p5;

assign tmp_225_cast_fu_1681_p2 = ($signed(tmp_225_cast_fu_1681_p0) * $signed(tmp_225_cast_fu_1681_p1));

assign tmp_429_1_fu_1845_p3 = {{tmp_93_fu_1833_p5}, {16'd0}};

assign tmp_429_2_fu_1910_p3 = {{tmp_95_fu_1898_p5}, {16'd0}};

assign tmp_4309_1_cast_fu_1853_p0 = tmp_92_fu_1817_p5;

assign tmp_4309_1_cast_fu_1853_p1 = tmp_1_reg_2495;

assign tmp_4309_1_cast_fu_1853_p2 = ($signed(tmp_4309_1_cast_fu_1853_p0) * $signed(tmp_4309_1_cast_fu_1853_p1));

assign tmp_4309_2_cast_fu_1918_p0 = tmp_94_fu_1882_p5;

assign tmp_4309_2_cast_fu_1918_p1 = tmp_1_reg_2495;

assign tmp_4309_2_cast_fu_1918_p2 = ($signed(tmp_4309_2_cast_fu_1918_p0) * $signed(tmp_4309_2_cast_fu_1918_p1));

assign tmp_4309_cast_fu_1703_p0 = tmp_89_fu_1687_p5;

assign tmp_4309_cast_fu_1703_p1 = tmp_1_fu_1673_p1;

assign tmp_4309_cast_fu_1703_p2 = ($signed(tmp_4309_cast_fu_1703_p0) * $signed(tmp_4309_cast_fu_1703_p1));

assign tmp_59_fu_998_p2 = (p_shl_fu_990_p3 - tmp_fu_986_p1);

assign tmp_60_fu_1028_p2 = ((p_Val2_s_fu_1004_p11 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_61_fu_1042_p2 = (32'd0 - p_Val2_s_fu_1004_p11);

assign tmp_62_fu_1098_p2 = ((p_Result_s_190_reg_2359 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_63_fu_1103_p2 = ($signed(8'd142) - $signed(tmp_101_reg_2349));

assign tmp_64_fu_1108_p1 = tmp_62_fu_1098_p2;

assign tmp_65_fu_1118_p3 = {{is_neg_reg_2339}, {p_Repl2_32_trunc_fu_1112_p2}};

assign tmp_66_fu_1166_p1 = exp_tmp_V_fu_1156_p4;

assign tmp_67_fu_1174_p3 = {{1'd1}, {tmp_104_fu_1170_p1}};

assign tmp_68_fu_1200_p2 = ((tmp_102_fu_1144_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_69_fu_1212_p2 = (($signed(F2_fu_1206_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_70_fu_1218_p2 = ($signed(12'd4080) + $signed(F2_fu_1206_p2));

assign tmp_71_fu_1224_p2 = (12'd16 - F2_fu_1206_p2);

assign tmp_72_fu_1238_p2 = ((F2_fu_1206_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_73_fu_1303_p2 = ((sh_amt_reg_2394 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_74_fu_1308_p1 = $unsigned(sh_amt_cast_fu_1300_p1);

assign tmp_75_fu_1312_p2 = $signed(man_V_2_reg_2384) >>> tmp_74_fu_1308_p1;

assign tmp_76_fu_1328_p2 = tmp_105_reg_2405 << sh_amt_cast_fu_1300_p1;

assign tmp_79_fu_1529_p1 = j6_reg_435;

assign tmp_81_fu_1538_p10 = (tmp_59_reg_2331 + tmp_79_fu_1529_p1);

assign tmp_83_fu_1709_p2 = ((i5_reg_324 == k_reg_851) ? 1'b1 : 1'b0);

assign tmp_84_fu_1626_p1 = k_reg_851;

assign tmp_85_fu_1638_p2 = (p_shl1_fu_1630_p3 - tmp_84_fu_1626_p1);

assign tmp_88_fu_1724_p3 = {{p_Val2_5_fu_1715_p5}, {16'd0}};

assign tmp_91_fu_1786_p3 = {{tmp_90_fu_1774_p5}, {16'd0}};

assign tmp_fu_986_p1 = i5_reg_324;

assign tmp_s_fu_974_p2 = ((i5_reg_324 == 2'd3) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_reg_2326[3:2] <= 2'b00;
end

endmodule //solve_ap_fixed_s
