#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu May 04 10:51:33 2017
# Process ID: 8716
# Current directory: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8588 E:\Project\AN9767\CD\CD\verilog\ad9767_ax7102\sin_wave\an9767_test.xpr
# Log file: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/vivado.log
# Journal file: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.xpr
INFO: [Project 1-313] Project file moved from 'E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
add_files -norecurse E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/ad9767_test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/ad9767.xdc
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ROM
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/sin1024.coe} CONFIG.Read_Width_A {14} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Port_A_Write_Rate {0}] [get_ips ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/sin1024.coe' provided. It will be converted relative to IP Instance files '../../../../sin1024.coe'
generate_target {instantiation_template} [get_files e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM'...
export_ip_user_files -of_objects [get_files e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/ROM/ROM.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/ROM/ROM.xci]
launch_run -jobs 2 ROM_synth_1
[Thu May 04 10:52:50 2017] Launched ROM_synth_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/ROM_synth_1/runme.log
export_simulation -of_objects [get_files e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/ROM/ROM.xci] -directory E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.ip_user_files/sim_scripts -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.2 -module_name PLL
set_property -dict [list CONFIG.PRIM_IN_FREQ {200} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKIN1_PERIOD {5.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {129.198} CONFIG.CLKOUT1_PHASE_ERROR {89.971} CONFIG.CLKOUT2_JITTER {107.523} CONFIG.CLKOUT2_PHASE_ERROR {89.971}] [get_ips PLL]
generate_target {instantiation_template} [get_files e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL'...
export_ip_user_files -of_objects [get_files e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/PLL/PLL.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/PLL/PLL.xci]
launch_run -jobs 2 PLL_synth_1
[Thu May 04 10:53:22 2017] Launched PLL_synth_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/PLL_synth_1/runme.log
export_simulation -of_objects [get_files e:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.srcs/sources_1/ip/PLL/PLL.xci] -directory E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.ip_user_files/sim_scripts -force -quiet
launch_runs impl_1 -jobs 2
[Thu May 04 10:53:28 2017] Launched ROM_synth_1, PLL_synth_1, synth_1...
Run output will be captured here:
ROM_synth_1: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/ROM_synth_1/runme.log
PLL_synth_1: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/PLL_synth_1/runme.log
synth_1: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/runme.log
[Thu May 04 10:53:29 2017] Launched impl_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 04 10:56:08 2017] Launched impl_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.496 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/impl_1/ad9767_test.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/impl_1/ad9767_test.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 04 10:57:40 2017...
