================================================================================ 
Commit: 721318748303d2d944e944b50f39a7f301a7dfa5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:48 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.57

Hsd-es-id: N/A"
Original commit date: Sat Sep 13 08:49:26 2025 -0700
Original commit hash: 48b7afde14401b3695606c580c807e49b1e9e636

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 259e7d2069627e24e9995c9f28697bee5c120124 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:44 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.56

Hsd-es-id: N/A"
Original commit date: Sat Sep 13 01:15:51 2025 -0700
Original commit hash: 6d00424286d0726f0495fe6f3004580fc3626d48

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: cbec83186b05ce58e353208f8e4687ae423087a3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:42 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.55

Hsd-es-id: N/A"
Original commit date: Fri Sep 12 05:35:33 2025 -0700
Original commit hash: 343ea195892971403d7b8f23491806e8b4979e98

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4b50865056bb978889ab68f52656442ec451fcfb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:39 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.54

Hsd-es-id: N/A"
Original commit date: Fri Sep 12 00:06:40 2025 -0700
Original commit hash: 46c57cf5574186fc5e08158406022538ad211b7f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3abfa4cb1d66db9eb6cbd213b6638bc7351cc343 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:37 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.53

Hsd-es-id: N/A"
Original commit date: Thu Sep 11 22:44:25 2025 -0700
Original commit hash: 31549fba06b685634fc0171fac97edfb196637b9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e1bed00f06577e154b9100a020b79c085f5745a1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:35 2025 -0700 
-------------------------------------------------------------------------------- 
Add RAS support for GNRWS PCH in BIOS

[Feature Description]
This update includes below changes to support PCH RAS for GNRWS:
1.Add the GNRWS PCH EAH table into the GNR R1S IEH topology lookup table
2.Construct the PCH EAH device node and link it to the local error device
3.Use PCH RP RAS knobs to configure error reporting in the PCH EAH
4.Mask PSF ANF URs and clear error status in the PCH EAH
5.Handle PCH EAH error on both local error paths and RCEC error paths in
existing north satellite IEH local error handling flow
6.Configure error reporting in the CPU RCIL DMI port and clear its error
status in PCH EAH error handler

Package/Module:
ServerRasPkg/PolicySample
ServerRasPkg/Library/IehRasLib
ServerRasPkg/Library/IioRasLib
ServerRasPkg/Library/IioTopologyLib
ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf
ServerRasPkg/Library/LibraryGen3/PchRasLibGnrWs
ServerRasPkg/Library/LibraryGen3/PcieRasLibGnrSrf

[Impacted Platform]
GNRWS

Hsd-es-id: 15018328399

Original commit date: Fri Sep 5 10:00:33 2025 +0800
Change-Id: I3e4157b56622c7ac318cc29c1e55c29f2fd82c35
Original commit hash: 8740dccfdbdc4968b22b5e5da6cca5e03605b8ad

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Include/IehTypes.h
ServerRasPkg/Include/Library/LookupTable.h
ServerRasPkg/Include/Library/PchRasLibGnrWs.h
ServerRasPkg/Include/Library/RasMailBoxLib.h
ServerRasPkg/Include/Protocol/RasPolicy.h
ServerRasPkg/Library/IehRasLib/IehCommon.c
ServerRasPkg/Library/IehRasLib/IehConfig.c
ServerRasPkg/Library/IehRasLib/IehDeviceDetect.c
ServerRasPkg/Library/IehRasLib/IehErrorHandling.c
ServerRasPkg/Library/IehRasLib/IehRasLibGnrws.inf
ServerRasPkg/Library/IehRasLib/IehTreeBuild.c
ServerRasPkg/Library/IehRasLib/LookupTableManipulate.c
ServerRasPkg/Library/IioRasLib/IioRasLib.inf
ServerRasPkg/Library/IioRasLib/InitMailBox.c
ServerRasPkg/Library/IioTopologyLib/IioTopologyLib.c
ServerRasPkg/Library/IioTopologyLib/IioTopologyLib.inf
ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf/IehSiliconLib.c
ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf/IehSiliconLibGnrSrf.inf
ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf/LookupTable.c
ServerRasPkg/Library/LibraryGen3/PchRasLibGnrWs/PchRasLibGnrWs.c
ServerRasPkg/Library/LibraryGen3/PchRasLibGnrWs/PchRasLibGnrWs.inf
ServerRasPkg/Library/LibraryGen3/PcieRasLibGnrSrf/PcieRasLib.c
ServerRasPkg/Library/LibraryGen3/PcieRasLibGnrSrf/PcieRasLibGnrWs.inf
ServerRasPkg/PolicySample/PolicySample.c
ServerRasPkg/PolicySample/PolicySample.inf
ServerRasPkg/Ras.dsc
ServerRasPkg/RasPkg.dsc

================================================================================ 
Commit: 42fd21d2267f2ce8bcce79f5aa7c6c69f9c4d839 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:32 2025 -0700 
-------------------------------------------------------------------------------- 
Remove TDP restriction for non-overclocking configurations to enhance performance flexibility.

[Feature Description]
The BIOS currently enforces a thermal design power (TDP) restriction on
configurations without overclocking (Non-OC). This change removes the
restriction to enhance performance flexibility, particularly for
workstation platforms. The update introduces conditional logic to adjust
power limits dynamically based on platform support, as reflected in the
code changes.

Package/Module:
ServerSiliconPkg

[Impacted Platform]
GRANITE RAPIDS WORKSTATION

Hsd-es-id: 15018340516

Original commit date: Thu Sep 11 10:41:09 2025 +0800
Change-Id: I3cebc7836beb3ef8c9e14b895ba0a3187636e27b
Original commit hash: f60234fb01aedace0fd9540d4312c9b33afc171f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuPpmLib/Common/PackageRaplLimit.c
ServerSiliconPkg/Cpu/Library/CpuPpmLib/CpuPpmLibDxe.inf
ServerSiliconPkg/Cpu/Library/CpuPpmLib/CpuPpmLibPei.inf

================================================================================ 
Commit: 6b7b6c7eceb100313cb44b468cd020c559901762 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:29 2025 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Align RCTL.SCE and RCTL.SNE with latest BWG

[Feature Description]
In latest SIP17 PCI Express Root Port BIOS Requirement
the RCTL.SCE and RCTL.SNE should set to 0 when when MTP-S
paired with GNR server workstation.

Gray out the setup knob to prevent end user change the value.

Package/Module: GnrwsRpPkg/PchPcieSetupSinglePort

[Impacted Platform]
GNRWS

Hsd-es-id: 15018345953

Original commit date: Tue Sep 9 15:12:28 2025 +0800
Change-Id: I04ea70d272f2cc5b763a30b78c60ddfc03068466
Original commit hash: c3eaee7bd5c7d94db916ba2c3299bb0bd4565f66

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchPcieSetupSinglePort.hfr
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: aaf949d76ea93bfe83d33f8200d8588bc327a4ab 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:23 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.52

Hsd-es-id: N/A"
Original commit date: Sun Sep 7 21:34:07 2025 -0700
Original commit hash: 6481cf96e182c98909bc05e7bf8f70f185ab8ed5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9e77f16cc655d4a17d1bbc2cc2d7144b5a2f50a4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:17 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.51

Hsd-es-id: N/A"
Original commit date: Mon Sep 1 20:16:02 2025 -0700
Original commit hash: 7ce4c03be862bfadf97c8967c93058358947b4ae

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 2f149acd6c73e24b36bf9bd135c707a3bff0168a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:13 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.50

Hsd-es-id: N/A"
Original commit date: Mon Sep 1 18:19:23 2025 -0700
Original commit hash: 3fafd0f27398a9d9e871b3446513597c36fdbbaa

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 9932a38eacd805eb6ad1b38f2a745033d8a4097b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:09 2025 -0700 
-------------------------------------------------------------------------------- 
Skip non-Specific DIMMs for AMT in mixed vendor configurations.

[Issue Description]
AMT fails during memory testing in configurations with mixed DIMM
vendors under 2DPC (two DIMMs per channel). The failure occurs because
the memory test logic does not account for vendor-specific
characteristics, leading to incorrect rank enablement mapping.

[Resolution]
Add logic to skip DIMMs that are not manufactured by a specific vendor
during AMT memory testing. This is achieved by checking the manufacturer
ID (SPDDramMfgId) of each DIMM and updating the RankChEnMap to exclude
non-specific DIMMs, ensuring compatibility in mixed vendor
configurations.

[Package/Module]
ServerSiliconPkg

[Impacted Platform]
SIERRA FOREST SP
SIERRA FOREST AP
GRANITE RAPIDS SP
GRANITE RAPIDS AP
CLEARWATER FOREST SP

Hsd-es-id: 15018107309

Original commit date: Fri Jul 11 15:51:46 2025 +0800
Change-Id: Ifcec1844f2a50518202316e1234441f421d15ab5
Original commit hash: 95890b00f22b8c99b9b45e8911a8d8440bd28db5

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/skhynixSmartTest_AMT.c

================================================================================ 
Commit: d89f49351fecba155357a9569ce34d2fccd8dea1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:05 2025 -0700 
-------------------------------------------------------------------------------- 
Max value allowed for tWR and tRTP in MR6, and tCL in MR0 need to be increased in MRC for higher DDR speeds

[Issue Description]
The values programmed for tWR and tRTP in DRAM MR6 and tCL in MR0 are too low for speeds higher than 6400.

[Resolution]
Append MR6 lookup table and increase the max MR0 limit in MRC to include all JEDEC defined speeds and values.
Add fatal error if nWR, nRTP, or tCL are not supported by MRC at the current DDR speed.

Package/Module:
CpRcPkg

[Impacted Platform]
GRANITE RAPIDS AP
CLEARWATER FOREST AP
GRANITE RAPIDS WORKSTATION

Hsd-es-id: 22021366731

Original commit date: Tue Jul 8 14:34:33 2025 -0700
Change-Id: Iac97edbb2030054d27dc6dd1dcaf0020441c8b08
Original commit hash: b5b664502e9e9edc8daebfc0c651322aa0bb2fec

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Memory/Ddr5MrRegs.h
CpRcPkg/Include/Memory/Ddr5MrRegs2p11.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 51b8654d1ebfeab283e9705291bc4545d8bb21ad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:30:01 2025 -0700 
-------------------------------------------------------------------------------- 
QCA training does not shift all previously trained QCS/QCA signals when a QCA signal is shifted by a clock cycle.

[Issue Description]
When a QCA signal fails to find both edges, all affected QCS signals are shifted by 64 ticks. If any previously
trained QCA signals share those QCS signals, those also must be shifted.
This was not happening in some corner cases:
- When a QCA training triggered a QCS shift, the QCA signals for rank 0 were not shifted
- When QCA training triggers a shift in QCS, the current QCA signal is retrained. But a corner case
  exists where if there are 2 QCS signals to shift, and only 1 has room to shift, the QCA retrain is not triggered.

[Resolution]
Modify QCA training code to ensure the current QCA is always retrained after any QCS shift.
Also ensure all previously trained QCA signals, including those in othe ranks, are shifted when QCS is shifted.

Package/Module:
CpRcPkg

[Impacted Platform]
GRANITE RAPIDS AP
GRANITE RAPIDS SP
GRANITE RAPIDS D
GRANITE RAPIDS WS
CLEARWATER FOREST AP

Hsd-es-id: 14025274940

Original commit date: Tue Jun 3 17:11:11 2025 -0700
Change-Id: I53064b848006c16a23b6c9f3b0c005a6ec5a73eb
Original commit hash: 23c71d71f4ccded951fb8ddaae311cbbbe2fbe10

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/QcaTraining.c

================================================================================ 
Commit: 9e1beba35aa70b6524f496f446f89ad0e693ed18 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:57 2025 -0700 
-------------------------------------------------------------------------------- 
Fix incorrect clipping of some JEDEC parameters for higher frequencies.

[Issue Description]
Some JEDEC parameters are incorrectly clipped below the maximum register value.
- Fix case where tCL values above 63 are clipped at 63
- Fix case where tCWL values above 63 are clipped at 63
- Remove WA to handle tCWL bound checking separately for native DDR5 DIMMs and MRDIMM. It is deprecated by this commit.
- Remove unused functions: GettXSDLL, GettXSOFFSET, GettMOD
- Add new register limits for registers:
  pmmnt_trp, blkwrcmd_latency, blkrdcmd_latency, blkothercmd_latency, ref_trrdl,
  trrd_s_bypass, trrd_l_bypass, trcd_wr_bypass, trcd_rd_bypass, trc_bypass, tras_bypass
- Modify BoundCheck debug message to include "Warning" when the value exceeds the register size.

[Package/Module]
ServerSiliconPkg

[Impacted Platform]
GRANITE RAPIDS WORKSTATION
CLEAR WATER FOREST AP
CLEAR WATER FOREST SP
GRANITE RAPIDS AP
GRANITE RAPIDS SP
SIERRA FOREST SP
GRANITE RAPIDS D
SIERRA FOREST AP
GRAND RIDGE

Hsd-es-id: 22021286802

Original commit date: Thu May 29 17:07:55 2025 -0700
Change-Id: I5ff7d0d03560d3f59e5b504f4f514adf87f1f40d
Original commit hash: e88706585768247c04b02a5807a44cc4728fa0a7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemoryTrainingLib.h
CpRcPkg/Include/MemCommon.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemJedec.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Common/MemBounds.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemBoundsChip.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemTimingChipSpecific.c

================================================================================ 
Commit: 4aba0ecc2665cf92e823aac04475fab9f7079f4c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:52 2025 -0700 
-------------------------------------------------------------------------------- 
DB needs to enter DWL Training mode prior to DRAM

[Issue Description]
Buffer Write Delay Training failure due to DWL Training mode for DB and DRAM is violating Spec

[Resolution]
MDQS to be driven differentially low before WL,
This means DWL init has to happen before DRAM WL init.

Package/Module: ServerMemoryPkg/Core/Library/BaseDdr5CoreLib

[Impacted Platform]
GRANITE RAPIDS AP, GRANITE RAPIDS SP

Hsd-es-id: 14025229431

Original commit date: Wed May 28 12:22:28 2025 -0600
Change-Id: Id0eed5c45ae6274a4452938551c28d368f5eb353
Original commit hash: fe7e370edc1b496ad1ce387fcb3be455ea2d5f87

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c

================================================================================ 
Commit: a6cfb6f763b0c4e7ccbbd0bd4c2bf100aa1d3b9f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:48 2025 -0700 
-------------------------------------------------------------------------------- 
Porting DB Control Words Access Fix

[Issue Description]
Issue in DB Control Words Access may cause training failure

[Resolution]
Porting DB Control Words Access Fix
1. ExitDbDqPassThroguhMode should use DbControlWordWrite instead to keep cache coherency and switch page to access paged regsiters
2. The ExitDbDqPassThroughMode should be move out of rank loop. It should be DIMM level.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 15017871767

Original commit date: Wed Apr 30 18:26:58 2025 +0800
Change-Id: Ia323471cbbb1dfa94d85c77da5626037d8a227fb
Original commit hash: c0780c45f2ce0be94296d22eaf7dc46b3d952a8e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDbAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemRcdAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/QcaTraining.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c

================================================================================ 
Commit: 8fc33a9d38945bcc6863e392024f37758927c800 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:44 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.49

Hsd-es-id: N/A"
Original commit date: Mon Sep 1 02:38:36 2025 -0700
Original commit hash: d6fde308aa7cc6fd351c921733a62d52994cb84d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9ff8562cd5d1e55ac318e16a8a27554475108595 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:40 2025 -0700 
-------------------------------------------------------------------------------- 
[GNR] Change IEH mode back to "Enable" mode.

[Feature Description]
In RCR 16026791988, IEH mode needs to be enabled by default,
developer just changed the default value and missed the related RAS
support for it. Need bios team to change IEH mode to Bypass mode
a short-term WA. Now it needs to change IEH mode back to "Enable" mode.

Package/Module: GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15018316383

Original commit date: Mon Sep 1 14:00:22 2025 +0800
Change-Id: I3d4535b5420b8fd2ee5ab9338bec99e7ba201dae
Original commit hash: c758f9202d2ceb79256c8ec300ce7ba4353765b8

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc

================================================================================ 
Commit: f34bf92cf3562586454535f34da07753bb88b32b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:37 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.48

Hsd-es-id: N/A"
Original commit date: Fri Aug 29 08:21:27 2025 -0700
Original commit hash: fd7c7c976ba164524b93360f7aa623dd8157f028

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a575d4c8adcea16b427c755b024c7b0e024ac56b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:27 2025 -0700 
-------------------------------------------------------------------------------- 
Fix Network Driver missing on GNRWS

[Feature Description]
The OpenSSL upgrade introduced a missing dependency in the BIOS, which prevents the tcdDxe driver from executing.
As a result, PXE boot functionality is unavailable. This issue arises because the required Hash2DxeCrypto driver was not included in the build configuration.

[Package/Module]
GnrwsRpPkg

[Impacted Platform]
GNR WS

Hsd-es-id: 15018295189

Original commit date: Tue Aug 26 09:48:22 2025 +0800
Change-Id: I5ac31f1125990cb6cdf848016cdc76431918307c
Original commit hash: a7a839f13137fc4161f3efeb72715a37614dce28

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 1b2b65e600de6145a7c5e8d21883de133f2a2db6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:21 2025 -0700 
-------------------------------------------------------------------------------- 
Fix Network Driver missing on GNR

[Feature Description]
The OpenSSL upgrade introduced a missing dependency in the BIOS, which prevents the tcdDxe driver from executing.
As a result, PXE boot functionality is unavailable. This issue arises because the required Hash2DxeCrypto driver was not included in the build configuration.

[Package/Module]
BirchStreamOpenBoardPkg
BirchStreamRpPkg

[Impacted Platform]
GRANITE RAPIDS R1S
GRANITE RAPIDS D
CLEAR WATER FOREST SP
GRANITE RAPIDS SP 8S
SIERRA FOREST SP
GRANITE RAPIDS SP
SIERRA FOREST AP
CLEAR WATER FOREST AP
GRANITE RAPIDS SP 4S
GRANITE RAPIDS AP

Hsd-es-id: 15018221613

Original commit date: Fri Aug 8 01:57:19 2025 -0400
Change-Id: I93b431329bec6a67cc49d60f5c9b7f55fc94a45a
Original commit hash: acdeff76a912d2466786fb4eb5cd7a6f77ecaab7

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgComponents.dsc
BirchStreamOpenBoardPkg/PlatformPkg.fdf

================================================================================ 
Commit: 6bec8bb543db5b2130d95493ce5d87e5d85d3667 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:17 2025 -0700 
-------------------------------------------------------------------------------- 
Fix MRDIMM rank calculation in SMBIOS tables to address incorrect Type17 data.

[Issue Description]
The rank information for MRDIMM is incorrectly reported in the SMBIOS
Type17 table, where the memory rank changes from the original 4Rank to
2Rank. This discrepancy leads to inaccurate memory information being
presented in the system firmware tables, potentially causing confusion
or misrepresentation of hardware capabilities.

[Resolution]
Revert the rank calculation logic for all SMBIOS tables and apply the
updated calculation only to the SMBIOS Type18 table. Specifically,
adjust the logic to ensure that MRDIMM rank information is correctly
divided or retained based on the table type, aligning with the intended
behavior. This change ensures accurate rank reporting across all SMBIOS
tables.

[Package/Module]
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
GRANITE RAPIDS AP

Hsd-es-id: 15018078109

Original commit date: Wed Jul 9 20:47:10 2025 -0700
Change-Id: Iea750f06c57778ec306f3279a9d03b53fb414124
Original commit hash: f820a4c6d41c5010a5f3b8cf89a1ba0cfccd2954

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/MemorySubClass/MemorySubClass.c
ServerSiliconPkg/Library/MemMapDataLib/MemMapDataLib.c

================================================================================ 
Commit: a37fac526ae5e8d6e85e777c4a92a7a25f9a09b8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:14 2025 -0700 
-------------------------------------------------------------------------------- 
PPR entries having difference in bank value between CE and UCE error.

[Issue Description]
PprVls log, whea log and Elog share the same error record. In UCE flow, if Elog reporting comes first, then bank value is mofiyed to UEFI format before Ppr log access it.

[Resolution]
Don't cahnge the bank format in shared error record. Use the UEFI format only at final report.

Package/Module:ServerRasPkg

[Impacted Platform]
GNR AP

Hsd-es-id: 22021371585

Original commit date: Wed Jul 9 22:43:29 2025 -0700
Change-Id: I4014b2c4654f60664130a68ec891862d56f6466e
Original commit hash: 857b237bb697930c250896c056a34c9ac5b699f4

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/EnhancedMcaErrorLog/EnhancedMcaErrorLog.c
ServerRasPkg/Driver/Smm/WheaErrorLogListener/WheaErrorLogListener.c

================================================================================ 
Commit: 6e5593f823e56b35620d2c11157d20139b9ef74d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:11 2025 -0700 
-------------------------------------------------------------------------------- 
Fix too many stacks have IO resources assigned after rebalance.

[Issue Description]
After rebalance resource allocation for hot plug stacks
does not check if more stacks can get IO resources.

[Resolution]
Add check to ensure that no more stacks have assigned
IO resources than maximum allowed.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GNR

Hsd-es-id: 18042479793

Original commit date: Wed Jun 4 06:39:58 2025 +0200
Change-Id: I38458fb9ef8019b770b77b4e764e90af0dfa0e0b
Original commit hash: a095d8f08198d1ddab8bb56a675c0159aadcc55f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Pci/Dxe/Library/PciAdjustResourceLib/PciAdjustForHotPlug.c
ServerPlatformPkg/Features/Pci/Dxe/Library/PciAdjustResourceLib/PciAdjustResourceLib.c
ServerPlatformPkg/Include/Library/PciAdjustResourceLib.h

================================================================================ 
Commit: f04e248f5ab30401fcd07f7c1a24a5e3d3d6f3ad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:08 2025 -0700 
-------------------------------------------------------------------------------- 
Correct bank reporting logic to align with UEFI specifications

[Issue Description]
The current implementation of bank reporting in WHEA logs and ELOG does
not align with UEFI specifications. Specifically, the Bank field is a
2-byte value where the higher byte represents the Bank Group.

[Resolution]
Update the logic for merging the Bank and Bank Group fields to ensure
compliance with UEFI specifications. Modify the calculation to correctly
represent the Bank Group in the higher byte and the Bank in the lower
byte across all impacted modules. This change ensures accurate reporting
of memory error details in WHEA logs and ELOG.

Package/Module: ServerRasPkg

[Impacted Platform]
GRANITE RAPIDS AP
GRANITE RAPIDS D
GRANITE RAPIDS WORKSTATION
GRANITE RAPIDS SP

Hsd-es-id: 14025360409

Original commit date: Fri Jun 13 16:18:01 2025 +0800
Change-Id: I23fd2a7f5b994cad6cedbfd53b7faf1d92d2bf54
Original commit hash: 5a2dec0def2a2d0d908782dbe10e2351ac8075d8

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/EnhancedMcaErrorLog/EnhancedMcaErrorLog.c
ServerRasPkg/Driver/Smm/WheaErrorLogListener/WheaErrorLogListener.c
ServerRasPkg/Library/LibraryGen3/PlatMemErrorDataLibGnrSrf/PlatMemErrorDataLib.c
ServerRasPkg/Library/SmmImcRoutingLib/ImcCe.c

================================================================================ 
Commit: 0af18cdf54a2c7163acb674f5bed0e05eff067cb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:05 2025 -0700 
-------------------------------------------------------------------------------- 
[PCI] Fixed calculating mask for acceptable BAR sizes

[Issue Description]
When max BAR size is set to 16GB only 8GB is accepted, when 32GB only 16GB is accepted.

[Resolution]
Fixed shifting size of BAR when calculating mask for acceptable sizes.

Package/Module:
ServerPlatformPkg/IncompatiblePciDeviceSupportDxe

[Impacted Platform]
ALL

Hsd-es-id: 18042493929

Original commit date: Thu May 29 12:38:52 2025 +0200
Change-Id: I177f77cf0dbbad73c276a184e61e2db9597b89e1
Original commit hash: 81e4ecfa46a5cea28b8858d2a0a4ac45ce154aed

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Pci/Dxe/IncompatiblePciDeviceSupportDxe/PciResizableBarConstraint.c

================================================================================ 
Commit: cb02b2d1a00fc33a3af421ae3111715f53af695e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:02 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.47

Hsd-es-id: N/A"
Original commit date: Fri Aug 29 04:21:26 2025 -0700
Original commit hash: f3d4536d419d1cef807ebc0117aa1347ed6028fa

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c2a8f0554140fd9298942e33dec2c97d891faebd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:29:00 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.46

Hsd-es-id: N/A"
Original commit date: Fri Aug 29 01:12:50 2025 -0700
Original commit hash: 0a898274566dff63a622b8522f7c3a1e356b7577

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9abed4d769ad7a47bdf9a5050d0944d9b59b44d1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:28:58 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.45

Hsd-es-id: N/A"
Original commit date: Mon Aug 25 21:41:16 2025 -0700
Original commit hash: 6d972137ea3b77652f797526eff5cdffdac2b9b1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 937f1f78ccef1deaa7faa70c0158253317732272 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:28:55 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.44

Hsd-es-id: N/A"
Original commit date: Wed Aug 13 18:01:10 2025 -0700
Original commit hash: 0ee391757ac074ca23a08c21b717e06b7efea684

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4b8fb206a14717b4982e5441afca4946901a7624 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Thu Sep 18 08:28:46 2025 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.43

Hsd-es-id: N/A"
Original commit date: Wed Aug 13 09:26:12 2025 -0700
Original commit hash: 73c3cc58e4d40e4563fa721cd73b74c4ae31616f

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamFspPkg/GnrwsFspPkg.fdf
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonDefine.dsc
CpRcPkg/Include/Upi/KtiSi.h
CpRcPkg/Include/Upi/KtiSiPublic.h
Features/ServerAcpiFeaturePkg/Include/PostMemory.fdf
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/PlatformPkg.fdf
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormsListPerSocketTpl.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagementSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetupForms.vfr
ServerPlatformPkg/Platform/Pei/SetupDefaultDummy/SetupDefaultValue.vfr
ServerRasPkg/Driver/Smm/McBankErrorInjection/McBankErrorInjection.c
ServerSiliconPkg/Cpu/AcpiTable/Ssdt/CcxProc.asi
ServerSiliconPkg/Iio/Include/LibraryPrivate/IioPrvSocCfg.h
ServerSiliconPkg/Include/CmiPerformance.h
ServerSiliconPkg/Include/Guid/SgxVariablesManifestGuid.h
ServerSiliconPkg/Include/Iio/IioSocCfg.h
ServerSiliconPkg/Include/RegPath.h
ServerSiliconPkg/Include/SocketConfiguration.h
ServerSiliconPkg/Library/CmsIpLib/Include/CmsIpRegisters.h
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/Include/CpgcIpVer.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/DdrioIpVer.h
ServerSiliconPkg/Mem/Library/MemMcIpLib/Include/Registers/GnrSrf/McIpVerGen3.h
ServerSiliconPkg/Mem/Library/MemRatIpLib/Include/Registers/Gen3/MemRatIpVer.h
ServerSiliconPkg/Mem/Library/MemSmeeIpLib/Include/Registers/Gen3/MemMseIpVer.h
ServerSiliconPkg/Security/Cct/Include/Guid/SecurityApi.h
