module TopModule (
  input clk,
  input reset,
  output reg [9:0] q
);

  // Module body - leave empty or add minimal initialization
  initial begin
    q <= 0; // Optional: Initialize q to a default value
  end

endmodule