# Tcl-Based ASIC Design Automation Repository  
**From Tcl Fundamentals to RTL â†’ GDSII Physical Design**

This repository provides a **structured, end-to-end learning and execution framework** for using **Tcl scripting in VLSI and ASIC design flows**.  
It starts from **basic Tcl programming concepts** and progresses to **industry-standard EDA automation** using **Synopsys Design Compiler** and **Cadence Innovus**.

The objective of this repository is to demonstrate how **Tcl serves as the backbone of modern ASIC design automation**, enabling reproducible, scalable, and tool-driven RTL-to-GDSII flows.

---

## ğŸ“‚ Repository Structure

```
.
â”œâ”€â”€ Introduction to Tcl/
â”œâ”€â”€ Tcl for Design Compiler/
â”œâ”€â”€ Tcl for Innovus/
â””â”€â”€ README.md
```

---

## 1ï¸âƒ£ Introduction to Tcl

ğŸ“ **Introduction to Tcl/**

This folder builds **core Tcl proficiency** required before applying the language to EDA tools.

### Contents
- `HelloWorldBasics.tcl` â€“ Tcl syntax, variables, and basics  
- `Array_String.tcl` â€“ Arrays, strings, and indexing  
- `List.tcl` â€“ List creation and manipulation  
- `Loops.tcl` â€“ Iterative constructs (`for`, `foreach`, `while`)  
- `Cond_Proc.tcl` â€“ Conditionals and procedures  
- `Files.tcl` â€“ File I/O and text processing  
- `README.md` â€“ Concept explanations

### Purpose
- Learn Tcl control flow and data structures  
- Understand file-driven automation  
- Prepare for EDA scripting workflows  

---

## 2ï¸âƒ£ Tcl for Synopsys Design Compiler (Synthesis)

ğŸ“ **Tcl for Design Compiler/**

This folder contains **Tcl scripts for RTL synthesis** using **Synopsys Design Compiler**, forming the **front-end of the ASIC flow**.

### Key Scripts
- `setup.tcl` â€“ Library setup, search paths, environment configuration  
- `constraints.tcl` â€“ Clock, I/O, and timing constraints  
- `run_dc.tcl` â€“ End-to-end synthesis driver  
- `README.md` â€“ Detailed synthesis flow documentation  

### Flow Summary
- RTL â†’ Gate-level netlist  
- Timing-driven synthesis  
- Generation of:
  - Synthesized netlist  
  - SDC for physical design  
  - Timing, area, power, and QoR reports  

### Concepts Demonstrated
- Constraint-driven synthesis  
- Timing optimization  
- Clean handoff to physical design  

---

## 3ï¸âƒ£ Tcl for Cadence Innovus (Physical Design)

ğŸ“ **Tcl for Innovus/**

This folder implements a **complete Cadence Innovus physical design flow**, taking a synthesized netlist through **floorplanning to final GDSII**.

### Key Scripts
- `init_innovus.tcl` â€“ Design and technology initialization  
- `mmmc.tcl` â€“ Multi-Mode Multi-Corner timing setup  
- `floorplan.tcl` â€“ Die and core definition  
- `macro_placement.tcl` â€“ SRAM macro placement and routing blockages  
- `place_opt.tcl` â€“ Placement and pre-CTS optimization  
- `cts.tcl` â€“ Clock Tree Synthesis  
- `export_gds.tcl` â€“ DEF and GDSII generation  
- `README.md` â€“ Stage-by-stage flow explanation  

### Flow Summary
- Floorplanning and macro-aware layout  
- Power-aware placement and optimization  
- Clock tree synthesis and routing  
- Post-route timing closure  
- Final GDSII generation  

---

## ğŸ” End-to-End Flow Overview

```
Tcl Fundamentals
      â†“
RTL Synthesis (Design Compiler)
      â†“
Gate-Level Netlist + SDC
      â†“
Physical Design (Innovus)
      â†“
GDSII (Silicon-Ready Layout)
```

---

## ğŸ§  Why This Repository Matters

- Demonstrates **industry-standard ASIC automation**
- Shows **tool-level Tcl expertise**
- Covers complete **RTL â†’ GDSII flow**
- Suitable for:
  - VLSI / SoC coursework  
  - Physical Design interviews  
  - ASIC CAD / EDA roles  

---

## ğŸ¯ Intended Audience

- ASIC / Physical Design Engineers  
- VLSI and Computer Engineering students  
- Researchers learning physical design automation  

---

## âš™ï¸ Tools Referenced

- Synopsys Design Compiler  
- Cadence Innovus  

---

## ğŸ“Œ Notes

- Scripts are **parameterized and reusable**
- Technology-node agnostic  
- Focused on clarity, correctness, and reproducibility  

---

ğŸ“¬ *Feel free to fork, adapt, and extend this repository for your own ASIC projects.*
