set_min_delay 30 -from [get_ports {clk0}] -through [get_pins flop_Q] -rise_through net2 -fall_through [get_ports {clk0}] -to {clk1 clk2} -rise_to xor1 -fall_to [get_clocks {core_clk}] -ignore_clock_latency -reset_path
