
---------- Begin Simulation Statistics ----------
final_tick                               2047040272500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 465990                       # Simulator instruction rate (inst/s)
host_mem_usage                               17258524                       # Number of bytes of host memory used
host_op_rate                                   559226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.41                       # Real time elapsed on the host
host_tick_rate                            14557562601                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    31876229                       # Number of instructions simulated
sim_ops                                      38254122                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.995817                       # Number of seconds simulated
sim_ticks                                995817248000                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            6                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                4                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              2                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       4                       # DTB read accesses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         2                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0              2    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                        2                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                    2                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0    -1043962020    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1           9000     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.write_accesses                      2                       # DTB write accesses
system.cpu0.dtb.write_hits                          2                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                           16                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                               12                       # DTB hits
system.cpu0.itb.inst_accesses                      16                       # ITB inst accesses
system.cpu0.itb.inst_hits                          12                       # ITB inst hits
system.cpu0.itb.inst_misses                         4                       # ITB inst misses
system.cpu0.itb.misses                              4                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkPageSizes::4K            4    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            4                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            8                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              4    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        4                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    4                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0    -1043962520    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1           9500     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     156                       # number of quiesce instructions executed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_int_register_reads                 22                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     70.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     20.00%     90.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu1.itb.accesses                            1                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         1                       # ITB inst misses
system.cpu1.itb.misses                              1                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                        1                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     684                       # number of quiesce instructions executed
system.cpu1.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              2102446048.887230                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                 21.112770                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         1                       # Class of executed instruction
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                          1                       # Number of instructions committed
system.cpu2.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.itb.accesses                            1                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                        1                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     695                       # number of quiesce instructions executed
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              2102446048.887230                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                 21.112770                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         1                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests         2342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        82483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes          819200                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages          200                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs               200                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          341504                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages           83                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                85                       # Number of DMA write transactions.
system.switch_cpus0.Branches                  1197804                       # Number of branches fetched
system.switch_cpus0.committedInsts            5303544                       # Number of instructions committed
system.switch_cpus0.committedOps              6412356                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses              2153432                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries             161                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                  2150926                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                   2506                       # DTB misses
system.switch_cpus0.dtb.perms_faults               28                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults           422                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses         1211820                       # DTB read accesses
system.switch_cpus0.dtb.read_hits             1209714                       # DTB read hits
system.switch_cpus0.dtb.read_misses              2106                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkCompletionTime::samples         2340                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 2480269.658120                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean 1582044.352870                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 975979.174150                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-524287          199      8.50%      8.50% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-1.04858e+06          187      7.99%     16.50% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          292     12.48%     28.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         1633     69.79%     98.76% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           26      1.11%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            1      0.04%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            1      0.04%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total         2340                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkPageSizes::4K         2273     97.39%     97.39% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::2M           37      1.59%     98.97% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1G           24      1.03%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total         2334                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data         2506                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total         2506                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data         2334                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total         2334                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total         4840                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkWaitTime::samples         2499                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0         2499    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total         2499                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walks             2506                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksLong         2506                       # Table walker walks initiated with long descriptors
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level1           24                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level2           37                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level3         2272                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksPending::samples    831699628                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     1.690250                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0   -574080520    -69.02%    -69.02% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::1   1405780148    169.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total    831699628                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksSquashedBefore            7                       # Table walks squashed before starting
system.switch_cpus0.dtb.write_accesses         941612                       # DTB write accesses
system.switch_cpus0.dtb.write_hits             941212                       # DTB write hits
system.switch_cpus0.dtb.write_misses              400                       # DTB write misses
system.switch_cpus0.idle_fraction            0.682380                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses              5313178                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries             129                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                  5304282                       # DTB hits
system.switch_cpus0.itb.inst_accesses         5313178                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits             5304282                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              8896                       # ITB inst misses
system.switch_cpus0.itb.misses                   8896                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkCompletionTime::samples         8854                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 2924806.754009                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean 2757455.083451                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 423664.059185                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-524287           89      1.01%      1.01% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-1.04858e+06          158      1.78%      2.79% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          169      1.91%      4.70% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         8398     94.85%     99.55% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           37      0.42%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            3      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         8854                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkPageSizes::4K         8812     99.53%     99.53% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::2M           42      0.47%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         8854                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         8896                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         8896                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         8854                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         8854                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        17750                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkWaitTime::samples         8896                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0         8896    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         8896                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walks             8896                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksLong         8896                       # Table walker walks initiated with long descriptors
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level2           42                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level3         8812                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.317620                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1991634476                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      632583298.478961                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      1367360                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      1076499                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       723272                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             341786                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1359051177.521039                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      5848863                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             5848863                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      7833920                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      4663604                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            1206988                       # Number of load instructions
system.switch_cpus0.num_mem_refs              2148241                       # number of memory refs
system.switch_cpus0.num_store_insts            941253                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses         5482                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                5482                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads         4680                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes          882                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass          981      0.02%      0.02% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          4240444     66.12%     66.14% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           19495      0.30%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             3624      0.06%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc           274      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd              10      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               8      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               8      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              8      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         1206988     18.82%     85.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         941253     14.68%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           6413093                       # Class of executed instruction
system.switch_cpus1.Branches                  2693091                       # Number of branches fetched
system.switch_cpus1.committedInsts           12118260                       # Number of instructions committed
system.switch_cpus1.committedOps             14530966                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses              4750380                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries             198                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                  4748289                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                   2091                       # DTB misses
system.switch_cpus1.dtb.perms_faults               29                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults          1593                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses         2675167                       # DTB read accesses
system.switch_cpus1.dtb.read_hits             2673307                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1860                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkCompletionTime::samples         1988                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 2290720.321932                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 1323193.646870                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 1079935.098075                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-262143          202     10.16%     10.16% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-1.04858e+06          315     15.85%     26.01% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::1.83501e+06-2.09715e+06          221     11.12%     37.12% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::2.88358e+06-3.14573e+06         1216     61.17%     98.29% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::3.93216e+06-4.1943e+06           34      1.71%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total         1988                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkPageSizes::4K         1944     98.03%     98.03% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::2M           24      1.21%     99.24% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1G           15      0.76%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total         1983                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data         2091                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total         2091                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data         1983                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total         1983                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total         4074                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkWaitTime::samples         2086                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0         2086    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total         2086                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walks             2091                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksLong         2091                       # Table walker walks initiated with long descriptors
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level1           15                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level2           24                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level3         1944                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksPending::samples    667495476                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     2.353537                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0   -903480020   -135.35%   -135.35% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::1   1570975496    235.35%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total    667495476                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksSquashedBefore            5                       # Table walks squashed before starting
system.switch_cpus1.dtb.write_accesses        2075213                       # DTB write accesses
system.switch_cpus1.dtb.write_hits            2074982                       # DTB write hits
system.switch_cpus1.dtb.write_misses              231                       # DTB write misses
system.switch_cpus1.idle_fraction            0.548335                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses             12144942                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries             192                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                 12121336                       # DTB hits
system.switch_cpus1.itb.inst_accesses        12144942                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits            12121336                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             23606                       # ITB inst misses
system.switch_cpus1.itb.misses                  23606                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkCompletionTime::samples        23572                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 2934754.433226                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 2843618.361593                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 344492.923413                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-524287          116      0.49%      0.49% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-1.04858e+06          274      1.16%      1.65% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          762      3.23%      4.89% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06        22412     95.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06            6      0.03%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        23572                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkPageSizes::4K        22931     97.28%     97.28% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::2M          641      2.72%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        23572                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        23606                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        23606                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        23572                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        23572                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        47178                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkWaitTime::samples        23606                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0        23606    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        23606                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walks            23606                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksLong        23606                       # Table walker walks initiated with long descriptors
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level2          641                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level3        22931                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.451665                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1973342527                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      891289511.960011                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads      2835511                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      2514228                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1559587                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             911491                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1082053015.039989                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     13381810                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            13381810                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     17862820                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     10707367                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            2670391                       # Number of load instructions
system.switch_cpus1.num_mem_refs              4745382                       # number of memory refs
system.switch_cpus1.num_store_insts           2074991                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses        52884                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts               52884                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads        51664                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes         1220                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3162      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          9704067     66.77%     66.79% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           67609      0.47%     67.25% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            12614      0.09%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc          1208      0.01%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         2670391     18.37%     85.72% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        2074991     14.28%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          14534042                       # Class of executed instruction
system.switch_cpus2.Branches                  3208261                       # Number of branches fetched
system.switch_cpus2.committedInsts           14454407                       # Number of instructions committed
system.switch_cpus2.committedOps             17310778                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses              5720314                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries             483                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                  5715367                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                   4947                       # DTB misses
system.switch_cpus2.dtb.perms_faults               54                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults          1760                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses         3241109                       # DTB read accesses
system.switch_cpus2.dtb.read_hits             3236624                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4485                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkCompletionTime::samples         4912                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 2748830.618893                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean 2480455.461944                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev 616504.687611                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-524287           80      1.63%      1.63% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-1.04858e+06          162      3.30%      4.93% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          750     15.27%     20.20% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         3873     78.85%     99.04% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           41      0.83%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            2      0.04%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            3      0.06%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total         4912                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkPageSizes::4K         4749     97.72%     97.72% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::2M           29      0.60%     98.31% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1G           82      1.69%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total         4860                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data         4947                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total         4947                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data         4860                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total         4860                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total         9807                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkWaitTime::samples         4895                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0         4895    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total         4895                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walks             4947                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksLong         4947                       # Table walker walks initiated with long descriptors
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level1           82                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level2           29                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level3         4749                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksPending::samples -19952036580                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.981199                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     0.135823                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0   -375126020      1.88%      1.88% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::1 -19576910560     98.12%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total -19952036580                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksSquashedBefore           52                       # Table walks squashed before starting
system.switch_cpus2.dtb.write_accesses        2479205                       # DTB write accesses
system.switch_cpus2.dtb.write_hits            2478743                       # DTB write hits
system.switch_cpus2.dtb.write_misses              462                       # DTB write misses
system.switch_cpus2.idle_fraction            0.374272                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses             14488315                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries             448                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                 14457719                       # DTB hits
system.switch_cpus2.itb.inst_accesses        14488315                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits            14457719                       # ITB inst hits
system.switch_cpus2.itb.inst_misses             30596                       # ITB inst misses
system.switch_cpus2.itb.misses                  30596                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkCompletionTime::samples        30583                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 2970929.176340                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean 2943328.165692                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 223739.949537                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-524287           38      0.12%      0.12% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::524288-1.04858e+06           91      0.30%      0.42% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          789      2.58%      3.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06        29622     96.86%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           38      0.12%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::6.29146e+06-6.81574e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total        30583                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkPageSizes::4K        29870     97.67%     97.67% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::2M          713      2.33%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total        30583                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst        30596                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total        30596                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst        30583                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total        30583                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        61179                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkWaitTime::samples        30596                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0        30596    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total        30596                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walks            30596                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksLong        30596                       # Table walker walks initiated with long descriptors
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level2          713                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level3        29870                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.625728                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1989439849                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1244848022.120635                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads      3356227                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      2978904                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1868493                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1078889                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      744591826.879365                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     15959837                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            15959837                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     21233103                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     12750322                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3232177                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5710915                       # number of memory refs
system.switch_cpus2.num_store_insts           2478738                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses        57968                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts               57968                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads        56516                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes         1468                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         3713      0.02%      0.02% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         11491592     66.37%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           89416      0.52%     66.91% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            17195      0.10%     67.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     67.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     67.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     67.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc          1259      0.01%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3232177     18.67%     85.68% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2478738     14.32%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          17314090                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       607037                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          112                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       877669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1675                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2086019                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1787                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5436                       # Transaction distribution
system.membus.trans_dist::ReadResp              55640                       # Transaction distribution
system.membus.trans_dist::WriteReq               3797                       # Transaction distribution
system.membus.trans_dist::WriteResp              3797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44531                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27404                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8944                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             75                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23523                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         50204                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32510                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        36729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        36729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        11154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       221643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       240109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 276838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        22308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6245888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6272426                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7432106                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9069                       # Total snoops (count)
system.membus.snoopTraffic                     150848                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            124489                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.018941                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.136319                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  122131     98.11%     98.11% # Request fanout histogram
system.membus.snoop_fanout::1                    2358      1.89%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              124489                       # Request fanout histogram
system.membus.reqLayer7.occupancy           366350115                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6502500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             8755500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          412932000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1207147                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide          18373                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18373                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide         18373                       # number of overall misses
system.iocache.overall_misses::total            18373                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide   2381952312                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2381952312                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide   2381952312                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2381952312                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide        18373                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18373                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide        18373                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18373                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 129644.168726                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129644.168726                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 129644.168726                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129644.168726                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3079                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs   109.964286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18120                       # number of writebacks
system.iocache.writebacks::total                18120                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide        18373                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18373                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide        18373                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18373                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide   1461948014                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1461948014                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide   1461948014                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1461948014                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 79570.457410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 79570.457410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 79570.457410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 79570.457410                       # average overall mshr miss latency
system.iocache.replacements                     18356                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           237                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              237                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide    264280331                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    264280331                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          237                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            237                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 1115106.881857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 1115106.881857                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          237                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide    252430331                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total    252430331                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 1065106.881857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 1065106.881857                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide        18136                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18136                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide   2117671981                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2117671981                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide        18136                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18136                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 116766.209804                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116766.209804                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide        18136                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18136                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide   1209517683                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1209517683                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 66691.535234                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66691.535234                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse               12.635225                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18373                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18373                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1260636709000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide    12.635225                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.789702                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.789702                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               165357                       # Number of tag accesses
system.iocache.tags.data_accesses              165357                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions         1390                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          695                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 536268490.658993                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 4716210068.011193                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          616     88.63%     88.63% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           78     11.22%     99.86% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.14%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value 108823741000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          695                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 622548222492                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 372706601008                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF    562424500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          313                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          156                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 4355933240.929487                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 8481301239.831835                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows            9      5.77%      5.77% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          147     94.23%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value  49220326500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          156                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 310582714915                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 679525585585                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF   5708947500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1368                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          684                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 798306377.258772                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 7743680847.964042                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          361     52.78%     52.78% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          321     46.93%     99.71% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::5e+10-1e+11            1      0.15%     99.85% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.15%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value 184861640500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          684                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 449213260955                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 546041562045                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF    562425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             221425                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1183971                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3797                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       124657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       826689                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           13062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          111858                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12991                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            95                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49206                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        828225                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       134324                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq        20672                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        20077                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        20077                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       394644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       264366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        52536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        13245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       874574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       160660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       139279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        10769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1213913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       214881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       181760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        27793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3548420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     16827200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      7482224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       207048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        46760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     37304128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4162020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       552808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        36616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     51782656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5907158                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       725456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       106456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              125140530                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           89029                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3103136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1344986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.475130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.715154                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 882157     65.59%     65.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 286637     21.31%     86.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 176170     13.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1344986                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2096706562                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         607266384                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy         14486499                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         91087475                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           6195493                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          70182983                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         123919984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         197580472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           7394000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26645493                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          71916479                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           428338                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         437589400                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         103049467                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  995817238000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.switch_cpus2.inst     14052911                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14052911                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     14052911                       # number of overall hits
system.cpu2.icache.overall_hits::total       14052911                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       404808                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        404809                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       404808                       # number of overall misses
system.cpu2.icache.overall_misses::total       404809                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 413389102500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 413389102500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 413389102500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 413389102500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     14457719                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14457720                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     14457719                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14457720                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.027999                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.028000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.027999                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.028000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 1021197.956809                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1021195.434143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 1021197.956809                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1021195.434143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       404297                       # number of writebacks
system.cpu2.icache.writebacks::total           404297                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       404808                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       404808                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       404808                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       404808                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 412984294500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 412984294500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 412984294500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 412984294500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.027999                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.027999                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.027999                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.027999                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 1020197.956809                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1020197.956809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 1020197.956809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1020197.956809                       # average overall mshr miss latency
system.cpu2.icache.replacements                404297                       # number of replacements
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     14052911                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14052911                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       404808                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       404809                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 413389102500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 413389102500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     14457719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14457720                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.027999                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.028000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 1021197.956809                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1021195.434143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       404808                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       404808                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 412984294500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 412984294500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.027999                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.027999                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 1020197.956809                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1020197.956809                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          248.329832                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14457720                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           404809                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            35.714917                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.002364                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   248.327468                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000005                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.485015                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.485019                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29320249                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29320249                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.switch_cpus2.data      5524108                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5524108                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data      5555382                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5555382                       # number of overall hits
system.cpu2.dcache.demand_misses::.switch_cpus2.data        70310                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70310                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        74119                       # number of overall misses
system.cpu2.dcache.overall_misses::total        74119                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  75632974000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  75632974000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  75632974000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  75632974000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.switch_cpus2.data      5594418                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5594418                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data      5629501                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5629501                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.012568                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012568                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.013166                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013166                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 1075707.210923                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 1075707.210923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 1020426.260473                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 1020426.260473                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        33758                       # number of writebacks
system.cpu2.dcache.writebacks::total            33758                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data            5                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data            5                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        70305                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70305                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        74114                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74114                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         3975                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3975                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  75558867500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  75558867500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  77913511000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  77913511000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data   4609684500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   4609684500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.012567                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012567                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013165                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013165                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 1074729.642273                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 1074729.642273                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 1051265.766252                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 1051265.766252                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 1159669.056604                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 1159669.056604                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                 60995                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data      3112786                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3112786                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        47683                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        47683                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  47378373000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  47378373000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data      3160469                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3160469                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.015087                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015087                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 993611.412873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 993611.412873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data            4                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        47679                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47679                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2243                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2243                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  47326931500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  47326931500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data   4609684500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total   4609684500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.015086                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015086                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 992615.858135                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 992615.858135                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 2055142.443156                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2055142.443156                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2410319                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2410319                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16195                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16195                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16816067000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16816067000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2426514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2426514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006674                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006674                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 1038349.305341                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 1038349.305341                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16194                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16194                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         1732                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1732                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16799834000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16799834000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006674                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006674                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 1037411.016426                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 1037411.016426                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data          248                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          248                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          514                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          514                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data          762                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          762                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.674541                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.674541                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          514                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          514                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data    758999000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    758999000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.674541                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.674541                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 1476651.750973                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 1476651.750973                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.switch_cpus2.data        31026                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        31026                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.switch_cpus2.data         3295                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total         3295                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.switch_cpus2.data        34321                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        34321                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.switch_cpus2.data     0.096005                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.096005                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.switch_cpus2.data         3295                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total         3295                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus2.data   1595644500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total   1595644500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus2.data     0.096005                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.096005                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus2.data 484262.367223                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 484262.367223                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.switch_cpus2.data         1003                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         1003                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.switch_cpus2.data         6432                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         6432                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.switch_cpus2.data  11438534000                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total  11438534000                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.switch_cpus2.data         7435                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         7435                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.switch_cpus2.data     0.865098                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.865098                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.switch_cpus2.data 1778379.042289                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 1778379.042289                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_misses::.switch_cpus2.data         6432                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total         6432                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus2.data  11432102000                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total  11432102000                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus2.data     0.865098                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.865098                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus2.data 1777379.042289                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 1777379.042289                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        35337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        35337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         3492                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3492                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data   1880803000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1880803000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data        38829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        38829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.089933                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.089933                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 538603.379152                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 538603.379152                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data         3216                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3216                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          276                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          276                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    295517500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    295517500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.007108                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007108                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 1070715.579710                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 1070715.579710                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data        38745                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        38745                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data           38                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     17171000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17171000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data        38783                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38783                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.000980                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000980                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 451868.421053                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 451868.421053                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data           38                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           38                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     17133000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17133000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.000980                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000980                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data 450868.421053                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 450868.421053                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.switch_cpus2.data    105214500                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total    105214500                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.switch_cpus2.data         4224                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total         4224                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus2.data     99107569                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total     99107569                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 23462.966146                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total 23462.966146                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          444.561612                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5708650                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            68926                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            82.822883                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     1051246490500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   444.561612                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.434142                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.434142                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          713                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          592                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.696289                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11491600                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11491600                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  995817238000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           11                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      5172568                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         5172579                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           11                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      5172568                       # number of overall hits
system.cpu0.icache.overall_hits::total        5172579                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       131714                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131719                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       131714                       # number of overall misses
system.cpu0.icache.overall_misses::total       131719                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 138131084000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 138131084000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 138131084000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 138131084000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           16                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5304282                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5304298                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           16                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5304282                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5304298                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.312500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.024832                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.024833                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.312500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.024832                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.024833                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 1048719.832364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1048680.023383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 1048719.832364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1048680.023383                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       131207                       # number of writebacks
system.cpu0.icache.writebacks::total           131207                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       131714                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       131714                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       131714                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       131714                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 137999370000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 137999370000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 137999370000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 137999370000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.024832                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.024832                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.024832                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.024832                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 1047719.832364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1047719.832364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 1047719.832364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1047719.832364                       # average overall mshr miss latency
system.cpu0.icache.replacements                131207                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           11                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      5172568                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        5172579                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       131714                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131719                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 138131084000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 138131084000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5304282                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5304298                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.312500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.024832                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.024833                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 1048719.832364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1048680.023383                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       131714                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       131714                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 137999370000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 137999370000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.024832                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.024832                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 1047719.832364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1047719.832364                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          248.647271                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5304298                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           131719                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            40.269802                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1051223025000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.007201                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   248.640070                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000014                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.485625                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.485639                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10740315                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10740315                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data      1993653                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1993657                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data      2012133                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2012137                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        88157                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         88159                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        90108                       # number of overall misses
system.cpu0.dcache.overall_misses::total        90110                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 131980645500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 131980645500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 131980645500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 131980645500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data      2081810                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2081816                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data      2102241                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2102247                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.042346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042347                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.042863                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042864                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 1497109.083794                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 1497075.119954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 1464693.983886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 1464661.474864                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        42297                       # number of writebacks
system.cpu0.dcache.writebacks::total            42297                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        88157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        88157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        90108                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        90108                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         2789                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         2789                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 131892488500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 131892488500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 133308008000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 133308008000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data   3460516000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3460516000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.042346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042346                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.042863                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042863                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 1496109.083794                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 1496109.083794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 1479424.779154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 1479424.779154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 1240773.036931                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 1240773.036931                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                 79720                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data      1115681                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1115683                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data        50584                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        50586                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  71185805000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  71185805000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data      1166265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.043373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043374                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 1407279.080342                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 1407223.441268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        50584                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        50584                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         1636                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1636                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  71135221000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  71135221000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data   3460516000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   3460516000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.043373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043372                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 1406279.080342                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 1406279.080342                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 2115229.828851                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2115229.828851                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       873046                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        873048                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        27818                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        27818                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  44785455000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  44785455000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       900864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       900866                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.030879                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030879                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 1609945.179380                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 1609945.179380                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        27818                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27818                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         1153                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         1153                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  44757637000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44757637000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.030879                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030879                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 1608945.179380                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 1608945.179380                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          143                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          143                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          263                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          263                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          406                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          406                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.647783                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.647783                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          263                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          263                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data    370388500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    370388500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.647783                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.647783                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 1408321.292776                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 1408321.292776                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.switch_cpus0.data        18337                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total        18337                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.switch_cpus0.data         1688                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total         1688                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.switch_cpus0.data        20025                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total        20025                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.switch_cpus0.data     0.084295                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.084295                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.switch_cpus0.data         1688                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total         1688                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus0.data   1045131000                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total   1045131000                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus0.data     0.084295                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.084295                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus0.data 619153.436019                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 619153.436019                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.switch_cpus0.data         4926                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total         4926                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.switch_cpus0.data         9755                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total         9755                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.switch_cpus0.data  16009385500                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total  16009385500                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.switch_cpus0.data        14681                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total        14681                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.switch_cpus0.data     0.664464                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.664464                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.switch_cpus0.data 1641146.642747                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 1641146.642747                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_misses::.switch_cpus0.data         9755                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total         9755                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus0.data  15999630500                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  15999630500                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus0.data     0.664464                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.664464                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus0.data 1640146.642747                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 1640146.642747                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        19719                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19719                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         1663                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1663                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data   1148003500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1148003500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        21382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.077776                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077776                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 690320.805773                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 690320.805773                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         1555                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1555                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          108                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    113841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    113841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.005051                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005051                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 1054087.962963                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 1054087.962963                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        21326                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        21326                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           24                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      7111500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7111500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        21350                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        21350                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.001124                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001124                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 296312.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 296312.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           24                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      7087500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7087500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.001124                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001124                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 295312.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 295312.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_miss_latency::.switch_cpus0.data     87984000                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_miss_latency::total     87984000                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus0.data          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_mshr_misses::.switch_cpus0.data         3136                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_misses::total         3136                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus0.data     83377050                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::total     83377050                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 26587.069515                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::total 26587.069515                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          460.896238                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2147001                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            85998                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.965709                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1051223025500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.014614                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   460.881624                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.450080                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.450094                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          736                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4382228                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4382228                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  995817238000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.switch_cpus1.inst     11829640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11829640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     11829640                       # number of overall hits
system.cpu1.icache.overall_hits::total       11829640                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       291696                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        291697                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       291696                       # number of overall misses
system.cpu1.icache.overall_misses::total       291697                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 297398148500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 297398148500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 297398148500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 297398148500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     12121336                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12121337                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     12121336                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12121337                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.024065                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.024065                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.024065                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.024065                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 1019548.257432                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1019544.762202                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 1019548.257432                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1019544.762202                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       291185                       # number of writebacks
system.cpu1.icache.writebacks::total           291185                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       291696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       291696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       291696                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       291696                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 297106452500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 297106452500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 297106452500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 297106452500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.024065                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.024065                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.024065                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.024065                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 1018548.257432                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1018548.257432                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 1018548.257432                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1018548.257432                       # average overall mshr miss latency
system.cpu1.icache.replacements                291185                       # number of replacements
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     11829640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11829640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       291696                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       291697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 297398148500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 297398148500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     12121336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12121337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.024065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.024065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 1019548.257432                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1019544.762202                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       291696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       291696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 297106452500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 297106452500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.024065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.024065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 1018548.257432                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1018548.257432                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          247.669333                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12121337                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           291697                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            41.554548                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.005295                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   247.664037                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000010                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.483719                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.483729                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24534371                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24534371                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data      4588433                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4588433                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data      4615336                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4615336                       # number of overall hits
system.cpu1.dcache.demand_misses::.switch_cpus1.data        49044                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         49044                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        51608                       # number of overall misses
system.cpu1.dcache.overall_misses::total        51608                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  55511718000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  55511718000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  55511718000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  55511718000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.switch_cpus1.data      4637477                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4637477                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data      4666944                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4666944                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.010576                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010576                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.011058                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011058                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 1131875.825789                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 1131875.825789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 1075641.722214                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 1075641.722214                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        22191                       # number of writebacks
system.cpu1.dcache.writebacks::total            22191                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        49044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        51608                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51608                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         2469                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2469                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55462674000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55462674000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  56802674500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  56802674500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data   3164166000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   3164166000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.010576                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010576                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.011058                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011058                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 1130875.825789                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 1130875.825789                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 1100656.380794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 1100656.380794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 1281557.715674                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 1281557.715674                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                 41667                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data      2575177                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2575177                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        34318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        34318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  36419091000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  36419091000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data      2609495                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2609495                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.013151                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013151                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 1061224.168075                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 1061224.168075                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        34318                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34318                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data         1557                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total         1557                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  36384773000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  36384773000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data   3164166000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total   3164166000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 1060224.168075                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 1060224.168075                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 2032219.653179                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2032219.653179                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      2012933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2012933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        10836                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10836                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  12325041000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12325041000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      2023769                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2023769                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005354                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005354                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 1137416.112957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 1137416.112957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        10836                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10836                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          912                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          912                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  12314205000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12314205000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005354                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005354                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 1136416.112957                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 1136416.112957                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           81                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           81                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          198                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          198                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          279                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          279                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.709677                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.709677                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          198                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          198                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    310397500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    310397500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.709677                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.709677                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 1567664.141414                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 1567664.141414                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.switch_cpus1.data        26822                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total        26822                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.switch_cpus1.data         2366                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         2366                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.switch_cpus1.data        29188                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total        29188                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.switch_cpus1.data     0.081061                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.081061                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.switch_cpus1.data         2366                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total         2366                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus1.data   1029603000                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total   1029603000                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus1.data     0.081061                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.081061                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus1.data 435166.103128                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 435166.103128                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.switch_cpus1.data          323                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total          323                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.switch_cpus1.data         3890                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         3890                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.switch_cpus1.data   6767586000                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total   6767586000                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.switch_cpus1.data         4213                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         4213                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.switch_cpus1.data     0.923333                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.923333                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.switch_cpus1.data 1739739.331620                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 1739739.331620                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_misses::.switch_cpus1.data         3890                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total         3890                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus1.data   6763696000                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total   6763696000                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus1.data     0.923333                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.923333                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus1.data 1738739.331620                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 1738739.331620                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        30316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         2472                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2472                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data   1172712500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1172712500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        32788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.075393                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075393                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 474398.260518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 474398.260518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data         2327                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2327                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    153624500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    153624500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.004422                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004422                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 1059479.310345                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 1059479.310345                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        32712                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        32712                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           33                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     20185500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20185500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        32745                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        32745                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.001008                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001008                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 611681.818182                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 611681.818182                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           33                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     20152500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20152500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.001008                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001008                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 610681.818182                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 610681.818182                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.switch_cpus1.data    284378500                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total    284378500                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.switch_cpus1.data        13312                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total        13312                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus1.data    292858548                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total    292858548                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 21999.590445                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total 21999.590445                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          407.214860                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4734967                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            47688                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            99.290534                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1051246497500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   407.214860                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.397671                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.397671                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          806                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9539266                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9539266                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.dtb.walker             2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       126285                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data        27618                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.dtb.walker         5802                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.itb.walker        25830                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       287805                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data        30340                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.dtb.walker         4540                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.itb.walker        69090                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       398599                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        45409                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.dtb.walker        13252                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.itb.walker        90627                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1125209                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            6                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker            3                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       126285                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data        27618                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.dtb.walker         5802                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.itb.walker        25830                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       287805                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data        30340                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.dtb.walker         4540                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.itb.walker        69090                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       398599                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        45409                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.dtb.walker        13252                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.itb.walker        90627                       # number of overall hits
system.l2.overall_hits::total                 1125209                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         5428                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        42324                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.itb.walker           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         3886                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         7950                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.itb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         6207                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data         8641                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.dtb.walker           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.itb.walker           52                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74685                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                5                       # number of overall misses
system.l2.overall_misses::.cpu0.data                2                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker            6                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                1                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         5428                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        42324                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.itb.walker           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         3886                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         7950                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.itb.walker            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         6207                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data         8641                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.dtb.walker           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.itb.walker           52                       # number of overall misses
system.l2.overall_misses::total                 74685                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst  11202587500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  87533297000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.dtb.walker     76600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.itb.walker     81062000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   8018402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  16400616000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.dtb.walker     76408000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.itb.walker     16750500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  12804091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  17826240499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.dtb.walker    114035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.itb.walker    107869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     154257959999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst  11202587500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  87533297000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.dtb.walker     76600500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.itb.walker     81062000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   8018402000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  16400616000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.dtb.walker     76408000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.itb.walker     16750500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  12804091000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  17826240499                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.dtb.walker    114035500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.itb.walker    107869500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    154257959999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst               5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       131713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        69942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.dtb.walker         5839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.itb.walker        25869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       291691                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data        38290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.dtb.walker         4577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.itb.walker        69098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       404806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        54050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.dtb.walker        13307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.itb.walker        90679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1199894                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst              5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       131713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        69942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.dtb.walker         5839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.itb.walker        25869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       291691                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data        38290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.dtb.walker         4577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.itb.walker        69098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       404806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        54050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.dtb.walker        13307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.itb.walker        90679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1199894                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.041211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.605130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.dtb.walker     0.006337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.itb.walker     0.001508                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.013322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.207626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.dtb.walker     0.008084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.itb.walker     0.000116                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.015333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.159870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.dtb.walker     0.004133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.itb.walker     0.000573                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062243                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.041211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.605130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.dtb.walker     0.006337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.itb.walker     0.001508                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.013322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.207626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.dtb.walker     0.008084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.itb.walker     0.000116                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.015333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.159870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.dtb.walker     0.004133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.itb.walker     0.000573                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062243                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 2063851.787030                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 2068171.652018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.dtb.walker 2070283.783784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.itb.walker 2078512.820513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 2063407.617087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 2062970.566038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.dtb.walker 2065081.081081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.itb.walker 2093812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 2062846.946995                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 2062983.508737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.dtb.walker 2073372.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.itb.walker 2074413.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 2065447.680244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 2063851.787030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 2068171.652018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.dtb.walker 2070283.783784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.itb.walker 2078512.820513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 2063407.617087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 2062970.566038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.dtb.walker 2065081.081081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.itb.walker 2093812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 2062846.946995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 2062983.508737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.dtb.walker 2073372.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.itb.walker 2074413.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 2065447.680244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26411                       # number of writebacks
system.l2.writebacks::total                     26411                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.itb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 232                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.itb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                232                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst         5409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        42321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.itb.walker           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         3813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         7932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         6120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data         8626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.itb.walker           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         5409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        42321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.itb.walker           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         3813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         7932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         6120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data         8626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.itb.walker           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74432                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         2789                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         2469                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         3975                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9233                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   5756617000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  45207113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.dtb.walker     39600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.itb.walker     39714500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   4055592000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data   8430844500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.dtb.walker     33037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.itb.walker      3204500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst   6508350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   9169738500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.dtb.walker     57972500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.itb.walker     52673000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79354458000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   5756617000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  45207113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.dtb.walker     39600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.itb.walker     39714500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   4055592000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data   8430844500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.dtb.walker     33037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.itb.walker      3204500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst   6508350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   9169738500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.dtb.walker     57972500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.itb.walker     52673000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  79354458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data   1820350500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data   1603259500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data   2361034500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   5784644500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.041067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.605087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.001430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.013072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.207156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.000043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.015118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.159593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.itb.walker     0.000540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.041067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.605087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.001430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.013072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.207156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.000043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.015118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.159593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.itb.walker     0.000540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062032                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 1064266.407839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 1068195.777510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070283.783784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker 1073364.864865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 1063622.344611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 1062890.128593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065725.806452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker 1068166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 1063455.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 1063034.836541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1073564.814815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1074959.183673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 1066133.625322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 1064266.407839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 1068195.777510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070283.783784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker 1073364.864865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 1063622.344611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 1062890.128593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065725.806452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker 1068166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 1063455.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 1063034.836541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1073564.814815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1074959.183673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 1066133.625322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 652689.315167                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 649355.812070                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 593970.943396                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 626518.412217                       # average overall mshr uncacheable latency
system.l2.replacements                          54133                       # number of replacements
system.l2.ReadReq_hits::.cpu0.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.itb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.dtb.walker         5802                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.itb.walker        25830                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.dtb.walker         4540                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.itb.walker        69090                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.dtb.walker        13252                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.itb.walker        90627                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  209152                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu0.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.itb.walker           39                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.itb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.dtb.walker           55                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.itb.walker           52                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   241                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.switch_cpus0.dtb.walker     76600500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus0.itb.walker     81062000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.dtb.walker     76408000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.itb.walker     16750500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.dtb.walker    114035500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.itb.walker    107869500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       472726000                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.cpu0.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.dtb.walker         5839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.itb.walker        25869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.dtb.walker         4577                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.itb.walker        69098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.dtb.walker        13307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.itb.walker        90679                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              209393                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.itb.walker            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.dtb.walker     0.006337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.itb.walker     0.001508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.dtb.walker     0.008084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.itb.walker     0.000116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.dtb.walker     0.004133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.itb.walker     0.000573                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001151                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.dtb.walker 2070283.783784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.itb.walker 2078512.820513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.dtb.walker 2065081.081081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.itb.walker 2093812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.dtb.walker 2073372.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.itb.walker 2074413.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 1961518.672199                       # average ReadReq miss latency
system.l2.ReadReq_mshr_hits::.switch_cpus0.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.itb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus2.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus0.itb.walker           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.itb.walker           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         1636                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data         1557                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2243                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5436                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.dtb.walker     39600500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.itb.walker     39714500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.dtb.walker     33037500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.itb.walker      3204500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.dtb.walker     57972500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.itb.walker     52673000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    226202500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data   1820350500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data   1603259500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data   2361034500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   5784644500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.001430                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.000043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.itb.walker     0.000540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070283.783784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker 1073364.864865                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065725.806452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker 1068166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1073564.814815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1074959.183673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 1072049.763033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 1112683.679707                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 1029710.661529                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 1052623.495319                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 1064136.221486                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         1153                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          912                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         1732                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3797                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        98246                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            98246                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        98246                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        98246                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       436291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           436291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       436291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       436291                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks          13062                       # number of WriteClean hits
system.l2.WriteClean_hits::total                13062                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks        13062                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            13062                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          301                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           301                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1263                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         1864                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         2072                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5199                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          582                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1396                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data    542465000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data   1058840500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data    811725500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   2413031000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         1585                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         2446                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         2564                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6595                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.203155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.237939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.191888                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.211676                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 1684673.913043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 1819313.573883                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 1649848.577236                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 1728532.234957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          322                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          582                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          492                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1396                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data    324947000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data    587355000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data    496578500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1408880500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.203155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.237939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.191888                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.211676                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 1009152.173913                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 1009201.030928                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 1009305.894309                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 1009226.719198                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data      4018000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data     14063500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data      6027500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     24109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.538462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.214286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data      2009000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data 2009071.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 2009166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 2009083.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      2018000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      7063500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data      3027500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.538462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.214286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data      1009000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 1009071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 1009166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 1009083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         6676                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         4222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         7911                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18809                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        17967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         2941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         3578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24486                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  37155497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   6058361000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   7372950499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50586808999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        24643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         7163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        11489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.729091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.410582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.311428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 2067985.612512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 2059966.337980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 2060634.572107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 2065948.256106                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        17967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         2941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         3578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  19188497500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   3117361000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3794950000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26100808500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.729091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.410582                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.311428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.565562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 1067985.612512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 1059966.337980                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 1060634.432644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 1065948.235727                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu2.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       126285                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       287805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       398599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             812690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         5428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         3886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         6207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst  11202587500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   8018402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  12804091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  32025080500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       131713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       291691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       404806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         828217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.041211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.013322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.015333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 2063851.787030                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 2063407.617087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 2062846.946995                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 2062541.411734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           179                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         5409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         3813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         6120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   5756617000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   4055592000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst   6508350000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16320559000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.041067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.013072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.015118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 1064266.407839                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 1063622.344611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 1063455.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 1063783.013949                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data        20942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data        26118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        37498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             84558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.data        24357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         5009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         5063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           34431                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  50377799500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  10342255000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  10453290000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71173344500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        45299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data        31127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        42561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        118989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.537694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.160921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.118959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.289363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 2068308.884510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 2064734.477940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 2064643.492001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 2067129.752258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           36                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data        24354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         4991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         5048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        34393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  26018616000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   5313483500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5374788500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36706888000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.537628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.160343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.118606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.289044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 1068350.825326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 1064613.003406                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 1064736.232171                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 1067277.876312                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus0.data         3222                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus1.data          867                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus2.data         1325                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5414                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus0.data         6352                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus1.data         2932                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus2.data         5026                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14310                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus0.data    998628500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus1.data    377631000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus2.data    894098500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total   2270358000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus0.data         9574                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus1.data         3799                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus2.data         6351                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19724                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus0.data     0.663464                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus1.data     0.771782                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus2.data     0.791371                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.725512                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus0.data 157214.814232                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus1.data 128796.384720                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus2.data 177894.647831                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 158655.345912                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.switch_cpus0.data         6352                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus1.data         2932                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus2.data         5026                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14310                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus0.data   6408553000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus1.data   2958273000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus2.data   5070569000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  14437395000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus0.data     0.663464                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus1.data     0.771782                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus2.data     0.791371                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.725512                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus0.data 1008903.180101                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus1.data 1008960.777626                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus2.data 1008867.688022                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 1008902.515723                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29508.416852                       # Cycle average of tags in use
system.l2.tags.total_refs                     1819667                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.527467                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1051223025000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4699.678038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.707201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.068021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker     0.614912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker     1.326228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst  2337.592697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 13183.323460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.dtb.walker    25.442895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.itb.walker    31.821808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst  1892.581964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  2859.496374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.dtb.walker    15.354728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.itb.walker     2.999171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  2111.823128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  2298.823211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.dtb.walker    24.303174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.itb.walker    17.459843                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.143423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.071338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.402323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.dtb.walker     0.000776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.itb.walker     0.000971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.057757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.087265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.dtb.walker     0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.064448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.070155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.dtb.walker     0.000742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.itb.walker     0.000533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.900525                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           134                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30939                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004089                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.987976                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14761785                       # Number of tag accesses
system.l2.tags.data_accesses                 14761785                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       346176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data      2536832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.dtb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.itb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       244032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       487680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.dtb.walker         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       391680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       534336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.dtb.walker         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.itb.walker         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4555584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       346176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       244032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       391680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        982272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2849984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2849984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         5409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        39638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.dtb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.itb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         3813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         7620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.dtb.walker           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         6120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data         8349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.dtb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.itb.walker           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44531                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44531                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst              321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data              129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker          257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker          386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst               64                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker          193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       347630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      2547488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.dtb.walker         2378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.itb.walker         2378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       245057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data       489728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.dtb.walker         1992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.itb.walker          193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       393325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       536580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.dtb.walker         3471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.itb.walker         3149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4574719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst          321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst           64                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       347630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       245057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       393325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           986398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2861955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2861955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2861955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst             321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data             129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker          257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker          386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst              64                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker          193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       347630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      2547488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.dtb.walker         2378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.itb.walker         2378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       245057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data       489728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.dtb.walker         1992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.itb.walker          193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       393325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       536580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.dtb.walker         3471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.itb.walker         3149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7436674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      5409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     39441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.dtb.walker::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.itb.walker::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      3813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      7620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.dtb.walker::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      6120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples      8345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.dtb.walker::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.itb.walker::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.516201794500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1777                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1777                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              429359                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71160                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44531                       # Number of write requests accepted
system.mem_ctrls.readBursts                     71160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2007                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1249603250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  354795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2580084500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17610.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36360.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    23058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33830                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71160                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   70737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        58580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.151451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.439362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   154.467959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33997     58.04%     58.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20574     35.12%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1575      2.69%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          520      0.89%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          304      0.52%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          219      0.37%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          122      0.21%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          169      0.29%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1100      1.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        58580                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.922341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.824795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1774     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1777                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      25.047833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.973240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.561875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1401     78.84%     78.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            31      1.74%     80.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            17      0.96%     81.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.23%     81.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           102      5.74%     87.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            16      0.90%     88.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             9      0.51%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             8      0.45%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.34%     89.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.28%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.06%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            12      0.68%     90.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            80      4.50%     95.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            27      1.52%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            21      1.18%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            17      0.96%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.39%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.06%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.11%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.11%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            3      0.17%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.11%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1777                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4541376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2848640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4554240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2849984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  995812129000                       # Total gap between requests
system.mem_ctrls.avgGap                    8607515.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       346176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data      2524224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.dtb.walker         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.itb.walker         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       244032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       487680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.dtb.walker         1984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.itb.walker          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       391680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       534080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.dtb.walker         3456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.itb.walker         3136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2848640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 347630.050288102648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 2534826.550825116690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.dtb.walker 2377.946359892734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.itb.walker 2377.946359892734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 245057.012710026873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 489728.412496827892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.dtb.walker 1992.333436666885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.itb.walker 192.806461612924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 393325.181690365716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 536323.307386617991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.dtb.walker 3470.516309032639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.itb.walker 3149.172206344431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2860605.202130421530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         5409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        39638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.dtb.walker           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.itb.walker           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         3813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         7620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.dtb.walker           31                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.itb.walker            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         6120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data         8349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.dtb.walker           54                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.itb.walker           49                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44531                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    179946250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data   1526116500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.dtb.walker      1445750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.itb.walker      1568000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    124362750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data    259984000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.dtb.walker      1070500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.itb.walker       111250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    198608750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    282432500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.dtb.walker      2289500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.itb.walker      2148750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23428521784750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     33267.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     38501.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.dtb.walker     39074.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.itb.walker     42378.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     32615.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     34118.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.dtb.walker     34532.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.itb.walker     37083.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32452.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     33828.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.dtb.walker     42398.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.itb.walker     43852.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 526117127.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            206560200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            109785555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           250342680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          116421660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78608768160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53004924150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     337756540320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       470053342725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.027718                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 877532142499                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33252440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85032655501                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            211708140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            112525545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           256304580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          115920540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78608768160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54253220730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     336704953920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       470263401615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        472.238659                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 874783832500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33252440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  87780965500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2047040272500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2059                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2059                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19970                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19970                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side        36746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total        36746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         3886                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      1166184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      1166184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1170414                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               307000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18802000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5478000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             6195500                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy            94711312                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
