#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 26 21:38:21 2020
# Process ID: 9372
# Current directory: C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13080 C:\Users\Rahul\Google Drive\UCSC\year 2\Winter Quarter\CSE 100\Lab 7\project_1\project_1.xpr
# Log file: C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/vivado.log
# Journal file: C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source simReusable.tcl
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run all
relaunch_sim
relaunch_sim
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 10000 ns
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top simTop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source simTop.tcl
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 999 ns
run 999 ns
run 999 ns
run 999 ns
relaunch_sim
run 999 ns
run 999 ns
relaunch_sim
run 999 ns
relaunch_sim
run 999 ns
run 999 ns
relaunch_sim
run 999 ns
relaunch_sim
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
relaunch_sim
run 999 ns
restart
run 999 ns
run 999 ns
run 999 ns
run 999 ns
restart
run 999 ns
run 999 ns
relaunch_sim
run 999 ns
run 999 ns
run 999 ns
relaunch_sim
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run 999 ns
run 999 ns
relaunch_sim
relaunch_sim
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 999 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run all
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property is_enabled false [get_files  {{C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sim_1/new/simvga.v}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sim_1/new/simvga.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sim_1/new/simvga.v}}
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
