0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/sathw/desktop/vlsi/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/sathw/desktop/vlsi/project_2/project_2.srcs/sim_1/new/Full_adder_tb.v,1674659900,verilog,,,,Full_adder_tb,,,,,,,,
C:/Users/sathw/desktop/vlsi/project_2/project_2.srcs/sources_1/new/Full_adder.v,1674659426,verilog,,C:/Users/sathw/desktop/vlsi/project_2/project_2.srcs/sim_1/new/Full_adder_tb.v,,Full_adder,,,,,,,,
