/* Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE115F29) Path("/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/") File("HELLO_FPGA2.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
