$date
	Sun Nov 16 13:14:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 1 ! cout $end
$var wire 8 " product [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ multiplicand [7:0] $end
$var reg 4 % multiplier [3:0] $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 ! cout $end
$var wire 8 ' multiplicand [7:0] $end
$var wire 4 ( multiplier [3:0] $end
$var wire 1 & rst $end
$var wire 3 ) to_cmp1 [2:0] $end
$var wire 3 * to_cmp0 [2:0] $end
$var wire 1 + shift_direction $end
$var wire 3 , shift_amount [2:0] $end
$var wire 8 - product [7:0] $end
$var wire 1 . out_enable $end
$var wire 1 / muxsel $end
$var wire 1 0 load $end
$var wire 3 1 Tshift_amount [2:0] $end
$var wire 1 2 Cout $end
$var wire 4 3 ALUop [3:0] $end
$scope module CU1 $end
$var wire 1 # clk $end
$var wire 1 & rst $end
$var wire 3 4 cmp1 [2:0] $end
$var wire 3 5 cmp0 [2:0] $end
$var parameter 2 6 S0 $end
$var parameter 2 7 S1 $end
$var parameter 2 8 S2 $end
$var reg 4 9 ALUop [3:0] $end
$var reg 2 : NS [1:0] $end
$var reg 2 ; PS [1:0] $end
$var reg 3 < Tshift_amount [2:0] $end
$var reg 1 0 load $end
$var reg 1 / muxsel $end
$var reg 1 . out_enable $end
$var reg 3 = shift_amount [2:0] $end
$var reg 1 + shift_direction $end
$upscope $end
$scope module DP1 $end
$var wire 4 > ALUop [3:0] $end
$var wire 3 ? Tshift_amount [2:0] $end
$var wire 1 # clk $end
$var wire 1 0 load $end
$var wire 8 @ multiplicand [7:0] $end
$var wire 4 A multiplier [3:0] $end
$var wire 1 / muxsel $end
$var wire 1 . out_enable $end
$var wire 1 & rst $end
$var wire 3 B shift_amount [2:0] $end
$var wire 1 + shift_direction $end
$var wire 8 C to_ALU_A [7:0] $end
$var wire 8 D to_A [7:0] $end
$var wire 8 E product [7:0] $end
$var wire 8 F fromP [7:0] $end
$var wire 8 G fromALU [7:0] $end
$var wire 3 H cmp1 [2:0] $end
$var wire 3 I cmp0 [2:0] $end
$var wire 1 2 Cout $end
$scope module Tshift $end
$var wire 3 J shamt [2:0] $end
$var wire 1 + shdir $end
$var wire 8 K outp [7:0] $end
$var wire 8 L data [7:0] $end
$upscope $end
$scope module alu1 $end
$var wire 4 M S [3:0] $end
$var wire 8 N Y [7:0] $end
$var wire 3 O shift_amount [2:0] $end
$var wire 1 + shift_direction $end
$var wire 8 P fromM [7:0] $end
$var wire 8 Q fromLU [7:0] $end
$var wire 8 R fromAU [7:0] $end
$var wire 8 S X [7:0] $end
$var wire 8 T Outp [7:0] $end
$var wire 1 2 Cout $end
$scope module AU $end
$var wire 8 U A [7:0] $end
$var wire 3 V S [2:0] $end
$var wire 8 W Outp [7:0] $end
$var wire 1 2 Cout $end
$var wire 8 X B [7:0] $end
$scope module add_sub $end
$var wire 3 Y S [2:0] $end
$var wire 8 Z Y [7:0] $end
$var wire 8 [ to_A [7:0] $end
$var wire 7 \ c [6:0] $end
$var wire 8 ] X [7:0] $end
$var wire 8 ^ G [7:0] $end
$var wire 1 2 Cout $end
$scope module fulladder0 $end
$var wire 1 _ A $end
$var wire 1 ` B $end
$var wire 1 a CI $end
$var wire 1 b S $end
$var wire 1 c CO $end
$upscope $end
$scope module fulladder1 $end
$var wire 1 d A $end
$var wire 1 e B $end
$var wire 1 f CI $end
$var wire 1 g S $end
$var wire 1 h CO $end
$upscope $end
$scope module fulladder2 $end
$var wire 1 i A $end
$var wire 1 j B $end
$var wire 1 k CI $end
$var wire 1 l S $end
$var wire 1 m CO $end
$upscope $end
$scope module fulladder3 $end
$var wire 1 n A $end
$var wire 1 o B $end
$var wire 1 p CI $end
$var wire 1 q S $end
$var wire 1 r CO $end
$upscope $end
$scope module fulladder4 $end
$var wire 1 s A $end
$var wire 1 t B $end
$var wire 1 u CI $end
$var wire 1 v S $end
$var wire 1 w CO $end
$upscope $end
$scope module fulladder5 $end
$var wire 1 x A $end
$var wire 1 y B $end
$var wire 1 z CI $end
$var wire 1 { S $end
$var wire 1 | CO $end
$upscope $end
$scope module fulladder6 $end
$var wire 1 } A $end
$var wire 1 ~ B $end
$var wire 1 !" CI $end
$var wire 1 "" S $end
$var wire 1 #" CO $end
$upscope $end
$scope module fulladder7 $end
$var wire 1 $" A $end
$var wire 1 %" B $end
$var wire 1 &" CI $end
$var wire 1 '" S $end
$var wire 1 2 CO $end
$upscope $end
$upscope $end
$upscope $end
$scope module LU $end
$var wire 2 (" S [1:0] $end
$var wire 8 )" Y [7:0] $end
$var wire 8 *" X [7:0] $end
$var wire 8 +" Q [7:0] $end
$scope module l0 $end
$var wire 2 ," S [1:0] $end
$var wire 1 -" X $end
$var wire 1 ." Y $end
$var wire 1 /" Q $end
$upscope $end
$scope module l1 $end
$var wire 2 0" S [1:0] $end
$var wire 1 1" X $end
$var wire 1 2" Y $end
$var wire 1 3" Q $end
$upscope $end
$scope module l2 $end
$var wire 2 4" S [1:0] $end
$var wire 1 5" X $end
$var wire 1 6" Y $end
$var wire 1 7" Q $end
$upscope $end
$scope module l3 $end
$var wire 2 8" S [1:0] $end
$var wire 1 9" X $end
$var wire 1 :" Y $end
$var wire 1 ;" Q $end
$upscope $end
$scope module l4 $end
$var wire 2 <" S [1:0] $end
$var wire 1 =" X $end
$var wire 1 >" Y $end
$var wire 1 ?" Q $end
$upscope $end
$scope module l5 $end
$var wire 2 @" S [1:0] $end
$var wire 1 A" X $end
$var wire 1 B" Y $end
$var wire 1 C" Q $end
$upscope $end
$scope module l6 $end
$var wire 2 D" S [1:0] $end
$var wire 1 E" X $end
$var wire 1 F" Y $end
$var wire 1 G" Q $end
$upscope $end
$scope module l7 $end
$var wire 2 H" S [1:0] $end
$var wire 1 I" X $end
$var wire 1 J" Y $end
$var wire 1 K" Q $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 8 L" A [7:0] $end
$var wire 8 M" B [7:0] $end
$var wire 1 N" sel $end
$var wire 8 O" outp [7:0] $end
$upscope $end
$scope module shift $end
$var wire 8 P" data [7:0] $end
$var wire 3 Q" shamt [2:0] $end
$var wire 1 + shdir $end
$var wire 8 R" outp [7:0] $end
$upscope $end
$upscope $end
$scope module compare0 $end
$var wire 3 S" X [2:0] $end
$var wire 3 T" Y [2:0] $end
$upscope $end
$scope module compare1 $end
$var wire 3 U" X [2:0] $end
$var wire 3 V" Y [2:0] $end
$upscope $end
$scope module mux $end
$var wire 8 W" A [7:0] $end
$var wire 8 X" B [7:0] $end
$var wire 1 / sel $end
$var wire 8 Y" outp [7:0] $end
$upscope $end
$scope module regP $end
$var wire 8 Z" D [7:0] $end
$var wire 1 # clk $end
$var wire 1 0 load $end
$var wire 1 & rst $end
$var parameter 32 [" N $end
$var reg 8 \" Q [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ["
b10 8
b1 7
b0 6
$end
#0
$dumpvars
b0 \"
bx Z"
bx Y"
b0 X"
bx W"
bx V"
bx U"
bx T"
bx0 S"
bx R"
bx Q"
bx P"
bx O"
xN"
bx M"
bx L"
xK"
xJ"
0I"
bx H"
xG"
xF"
0E"
bx D"
xC"
xB"
0A"
bx @"
x?"
x>"
0="
bx <"
x;"
x:"
09"
bx 8"
x7"
x6"
05"
bx 4"
x3"
x2"
01"
bx 0"
x/"
x."
0-"
bx ,"
bx +"
b0 *"
bx )"
bx ("
x'"
x&"
0%"
x$"
x#"
x""
x!"
0~
x}
x|
x{
xz
0y
xx
xw
xv
xu
0t
xs
xr
xq
xp
0o
xn
xm
xl
xk
0j
xi
xh
xg
xf
0e
xd
xc
xb
xa
0`
x_
bx ^
b0 ]
bx \
bx [
bx Z
bx Y
b0 X
bx W
bx V
bx U
bx T
b0 S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
b0 J
bx I
bx H
bx G
b0 F
bz E
bx D
bx C
bx B
bx A
bx @
b0 ?
bx >
bx =
b0 <
b0 ;
b1 :
bx 9
bx 5
bx 4
bx 3
x2
b0 1
10
x/
0.
bz -
bx ,
0+
bx *
bx )
bx (
bx '
0&
bx %
bx $
0#
bz "
z!
$end
#2000
0'"
02
0&"
0""
0#"
0!"
0{
0|
0z
0v
0w
0u
0q
0r
0p
1l
0m
0k
1g
0h
0$"
0}
0x
0s
0n
0d
b110 P
b110 O"
b110 P"
1f
1K"
1G"
1C"
1?"
1;"
13"
b110 R
b110 W
b110 ^
b110 L"
0b
b1 \
1c
1i
1_
b101 [
1J"
1F"
1B"
1>"
1:"
12"
1a
0/"
b11111010 Q
b11111010 +"
b11111010 M"
07"
b1100 G
b1100 T
b1100 R"
b1100 Z"
b101 V
b101 Y
b1 ("
b1 ,"
b1 0"
b1 4"
b1 8"
b1 <"
b1 @"
b1 D"
b1 H"
0N"
b1 ,
b1 =
b1 B
b1 O
b1 Q"
b101 3
b101 9
b101 >
b101 M
0/
b11 *
b11 5
b11 I
b11 T"
b10 )
b10 4
b10 H
b10 V"
06"
0."
b11111010 C
b11111010 K
b11111010 N
b11111010 U
b11111010 Z
b11111010 )"
b100 S"
b11 U"
b11111010 D
b11111010 L
b11111010 Y"
b110 %
b110 (
b110 A
b11111010 $
b11111010 '
b11111010 @
b11111010 W"
1&
#5000
0{
0z
0C"
03"
1'"
1""
0w
1$"
1}
1s
0i
0_
0g
b11010000 [
0f
0b
0c
1;"
0B"
0:"
02"
0a
b11010000 C
b11010000 K
b11010000 N
b11010000 U
b11010000 Z
b11010000 )"
b10 V
b10 Y
b10 ("
b10 ,"
b10 0"
b10 4"
b10 8"
b10 <"
b10 @"
b10 D"
b10 H"
b10 :
b11 1
b11 <
b11 ?
b11 J
b10 3
b10 9
b10 >
b10 M
b0 ,
b0 =
b0 B
b0 O
b0 Q"
1v
0u
b11011100 Q
b11011100 +"
b11011100 M"
17"
b11011100 G
b11011100 T
b11011100 R"
b11011100 Z"
0r
b11011100 P
b11011100 O"
b11011100 P"
0p
1q
b11011100 R
b11011100 W
b11011100 ^
b11011100 L"
1l
b0 \
0m
15"
19"
1o
1j
b1100 F
b1100 S
b1100 X
b1100 ]
b1100 *"
b1100 \"
b1 ;
1#
#10000
0#
#15000
0$"
0}
0s
b0 [
1B"
1:"
12"
07"
1;"
b11111010 C
b11111010 K
b11111010 N
b11111010 U
b11111010 Z
b11111010 )"
b0 V
b0 Y
b0 ("
b0 ,"
b0 0"
b0 4"
b0 8"
b0 <"
b0 @"
b0 D"
b0 H"
b11011100 "
b11011100 -
b11011100 E
b0 1
b0 <
b0 ?
b0 J
b0 3
b0 9
b0 >
b0 M
1.
00
1?"
1G"
b11011000 Q
b11011000 +"
b11011000 M"
1K"
b11011100 G
b11011100 T
b11011100 R"
b11011100 Z"
0{
0&"
b11011100 P
b11011100 O"
b11011100 P"
0z
1'"
02
1""
0#"
b11011100 R
b11011100 W
b11011100 ^
b11011100 L"
1v
b0 \
0w
1="
1E"
1I"
1%"
1~
1t
b10 ;
b11011100 F
b11011100 S
b11011100 X
b11011100 ]
b11011100 *"
b11011100 \"
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#52000
