Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 15 00:33:48 2023
| Host         : Jiawei_Li running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   796 |
|    Minimum number of control sets                        |   796 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2231 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   796 |
| >= 0 to < 4        |    35 |
| >= 4 to < 6        |   120 |
| >= 6 to < 8        |   185 |
| >= 8 to < 10       |    61 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |   104 |
| >= 14 to < 16      |    29 |
| >= 16              |   232 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             984 |          363 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1266 |          588 |
| Yes          | No                    | No                     |            6811 |         2131 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3836 |         1054 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                Enable Signal                                                                                                               |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state17                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr6_out_V_last_V_U/U_fifo_w1_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr4_out_V_last_V_U/U_fifo_w1_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                        |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr5_out_V_last_V_U/U_fifo_w1_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/sel00                                                                                                                                                                                             |                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_dest_V_l_25_reg_118440                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                            |                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/we05650_out                                                                                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm163_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/i_0_reg_13930                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/current_input_channe_19_reg_6920                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/current_filter_reg_34690                                                                                                                                                                          |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/buffer_col21_0_reg_1609[6]_i_1_n_2                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/j_0_reg_6370                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state21                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm141_out                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state19                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/j_0_reg_79160                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/img_channel_0_id_V_U/conrr_layer7_img_bLp_ram_U/ap_CS_fsm_reg[16]_1                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/j_0_reg_14220                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_NS_fsm114_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_NS_fsm117_out                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state5                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state30                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/img_channel_0_id_V_U/conrr_layer7_img_bLp_ram_U/ap_CS_fsm_reg[16]_0                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/img_channel_0_id_V_U/conrr_layer7_img_bLp_ram_U/ap_CS_fsm_reg[16]                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state5                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/stream_in_V_keep_V_0_load_B                                                                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/stream_in_V_keep_V_0_load_A                                                                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/ap_NS_fsm1174_out                                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state3                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state20                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm175_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/i_0_reg_14110                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/current_input_channe_7_reg_20030                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm158_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm176_out                                                                                                                                                                                  |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/current_filter_reg_42250                                                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/filter_line_0_reg_19250                                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state43                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm167_out                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/stream_out_V_keep_V_1_load_A                                                                                                                                                                    |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/stream_out_V_keep_V_1_load_B                                                                                                                                                                    |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state41                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm1                                                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/current_filter_0_reg_19910                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/subfilter_layer_V_U/decorr_layer8_subbVr_ram_U/ram_reg_0_15_0_0_i_1__0_n_2                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/subfilter_layer_V_U/decorr_layer8_subbVr_ram_U/ram_reg_0_15_0_0__0_i_1__0_n_2                                                                                                                    |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm171_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state26                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/subfilter_layer_V_U/decorr_layer8_subbVr_ram_U/ram_reg_0_63_0_0_i_1__18_n_2                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm150_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/current_input_channe_13_reg_1522                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm161_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/current_input_channe_7_reg_2003                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state27                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/current_filter_reg_35130                                                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/current_input_channe_13_reg_15220                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/filter_line_0_reg_14450                                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state88                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1618_out                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_CS_fsm_state33                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state5                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1                                                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/current_filter_0_reg_79950                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr7_out_V_keep_V_U/U_fifo_w4_d2_A_ram/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1610_out                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/current_input_channe_16_reg_8006                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state3                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/j2_0_reg_15540                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1621_out                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1634_out                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state86                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm1                                                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/current_filter_0_reg_15110                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/current_filter_reg_167380                                                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/current_input_channe_16_reg_80060                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state22                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm156_out                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1631_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1633_out                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/i_0_reg_7905[3]_i_1_n_2                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/j_0_reg_14040                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_NS_fsm1                                                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/current_filter_0_reg_681[3]_i_1_n_2                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/current_input_channe_10_reg_15040                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_NS_fsm[8]                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state5                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state3                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/index_input_element1_1_reg_6250                                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state3                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm135_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/current_input_channe_10_reg_1504                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_NS_fsm134_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/i_0_reg_6260                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/filter_line_0_reg_14270                                                                                                                                                                           |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm145_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm164_out                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm1                                                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/current_filter_0_reg_14930                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state20                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state11                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_NS_fsm15_out                                                                                                                                                                                   | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/current_input_channe_4_reg_658                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_enable_reg_pp8_iter00                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/index_input_element1_reg_670[6]_i_1_n_2                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/weights_layer1_V_0_U/conrr_layer1_weigcud_rom_U/E[0]                                                                                                                                              |                                                                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state43                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/ap_CS_fsm_state2                                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/subfilter_element_0_s_reg_16210                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_NS_fsm116_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/i_0_reg_5920                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg_0                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[21]_i_1_n_0                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/current_input_channe_4_reg_6580                                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/filter_line_0_reg_15440                                                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state88                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state3                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/subfilter_layer_V_U/conrr_layer1_subfeOg_ram_U/ram_reg_0_15_0_0__0_i_1_n_2                                                                                                                        |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/subfilter_layer_V_U/conrr_layer1_subfeOg_ram_U/ram_reg_0_15_0_0_i_1__4_n_2                                                                                                                        |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/p_0_in_0                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm163_out                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm186_out                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state5                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm[52]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm[48]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_NS_fsm1                                                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/current_filter_0_reg_16200                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_enable_reg_pp8_iter00                                                                                                                                                                          |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/FSRCNN_scalar_parameters_s_axi_U/waddr                                                                                                                                                                            |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/p_0_in_0                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_NS_fsm1                                                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_NS_fsm115_out                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state22                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state7                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/current_filter_reg_32840                                                                                                                                                                          |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/p_0_in_0                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/p_0_in_0                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state21                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state17                                                                                                                                                                                |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state8                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_NS_fsm135_out                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state5_2                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_NS_fsm119_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/current_input_channe_19_reg_692                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm155_out                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm184_out                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state13                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/j_0_reg_6030                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/p_15_in                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state13                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm143_out                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/current_line_0_reg_1498[6]_i_1_n_2                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state7                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state1453_in                                                                                                                                                                           | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/index_input_element2_2_reg_15880                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/p_24_in                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/p_26_in                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state1652_in                                                                                                                                                                           | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/index_input_element2_3_reg_15990                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state2                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_8_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm196_out                                                                                                                                | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_8_reg_1869                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state18                                                                                                                                                                                |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                        |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/buffer_col19_0_reg_1587[6]_i_1_n_2                                                                                                                                                                | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_CS_fsm_state20                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/internal_empty_n_reg                                                                                                                             | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/index_input_element2_reg_1566                                                                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_NS_fsm1176_out                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_NS_fsm1202_out                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/internal_empty_n_reg_0                                                                                                                           | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/img_channel_data_V_a_7_reg_3714[6]_i_1_n_2                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_CS_fsm_state1778_in                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/buffer_col17_0_reg_1563[6]_i_1_n_2                                                                                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/y_0_reg_1575[7]_i_1_n_2                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_CS_fsm_state2                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/y_0_reg_15750                                                                                                                                                            |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/img_channel_0_data_s_U/conrr_layer2_img_vdy_ram_U/ap_CS_fsm_reg[11]                                                                                                                               |                                                                                                                                                                                                                                            |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/k_x_0_reg_1050                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/ap_NS_fsm11_out                                                                                                                                                          | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/j2_0_reg_1554                                                                                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/ap_CS_fsm_state74                                                                                                                                                        |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/grp_CORRELATE_fu_739_correlate_img_V_we0                                                                                                                                     | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/FSRCNN_mac_muladdqcK_U32/FSRCNN_mac_muladdqcK_DSP48_2_U/SR[0]                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state17                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/index_input_element2_reg_15000                                                                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/k_x_0_reg_1050                                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_NS_fsm125_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/current_line_0_reg_614_0                                                                                                                                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state18                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state2                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state19                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/SR[0]                                                                                                                                                                        |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state21                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/index_input_element1_10_reg_659[6]_i_2_n_2                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/index_input_element1_10_reg_659[6]_i_1_n_2                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/buffer_col14_0_reg_1530[6]_i_2_n_2                                                                                                                                                                | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/buffer_col14_0_reg_1530[6]_i_1_n_2                                                                                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr7_out_V_id_V_U/conrr_layer7_U0_corr7_out_V_valid_V_write                                                                                                                                                      | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state15                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/buffer_col20_0_reg_1598[6]_i_1_n_2                                                                                                                                                                | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/add_ln321_272_reg_3163[12]_i_1_n_2                                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/out_layer_valid_V_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/grp_CORRELATE_fu_704_correlate_img_V_we0                                                                                                                                     | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/FSRCNN_mac_muladdqcK_U32/FSRCNN_mac_muladdqcK_DSP48_2_U/SR[0]                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr6_out_V_valid_V_U/conrr_layer6_U0_corr6_out_V_valid_V_write                                                                                                                                                   | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state51                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr5_out_V_last_V_U/E[0]                                                                                                                                                                                         | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm175_out                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state29                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/SR[0]                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm157_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm178_out                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/out_layer_data_V_U/conrr_layer2_out_rcU_ram_U/E[0]                                                                                                                                                | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/j_0_reg_6370                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr5_out_V_last_V_U/ap_NS_fsm1127_out                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm187_out                                                                                                                                                                                  |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr5_out_V_dest_V_U/conrr_layer5_U0_corr5_out_V_valid_V_write                                                                                                                                                    | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state28                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr4_out_V_user_V_U/ap_NS_fsm179_out                                                                                                                                                                             | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm161_out                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/zext_ln321_357_reg_3231_reg0                                                                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr3_out_V_dest_V_U/conrr_layer3_U0_corr3_out_V_valid_V_write                                                                                                                                                    | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state96                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr3_out_V_data_V_U/E[0]                                                                                                                                                                                         | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm173_out                                                                                                                                                                                  |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr3_out_V_data_V_U/internal_empty_n_reg_0                                                                                                                                                                       | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm163_out                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr2_out_V_valid_V_U/E[0]                                                                                                                                                                                        | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1624_out                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr2_out_V_user_V_U/shiftReg_ce                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state20                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/sel                                                                                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/clear                                                                                                                                                                                             |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/index_input_element1_reg_636[6]_i_2_n_2                                                                                                                                                           | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/index_input_element1_reg_636[6]_i_1_n_2                                                                                                                                                           |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state2                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state14                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/SR[0]                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state10                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_NS_fsm19_out                                                                                                                                                                                   | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/current_line_0_reg_580                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state11                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state9                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state8                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state16                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state13                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_7_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm198_out                                                                                                                                | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_7_reg_1858                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state45                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state2                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state81                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/index_input_element1_9_reg_79730                                                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state83                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/index_input_element2_reg_79840                                                                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state85                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state94                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state95                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/SR[0]                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr1_out_V_last_V_U/conrr_layer1_U0_corr1_out_V_valid_V_write                                                                                                                                                    | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/SR[0]                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state97                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm169_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm1114_out                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_6_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm1100_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_6_reg_1847                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state28                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state46                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm164_out                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/current_line_0_reg_7893[6]_i_2_n_2                                                                                                                                                                | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1636_out                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_5_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm1102_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_5_reg_1836                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_3_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm1106_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_3_reg_1814                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_2_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm1108_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_2_reg_1803                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state8                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/index_input_element_s_reg_1456[6]_i_1_n_2                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_1_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm1110_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_1_reg_1792                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_11_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm190_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_11_reg_1902                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_4_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm1104_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_4_reg_1825                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_10_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm192_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_10_reg_1891                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_0_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm1112_out                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_0_reg_1781                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/p_23_in                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/p_25_in                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state48                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state50                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/SR[0]                                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state8                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/index_input_element_s_reg_14380                                                                                                                                                                   |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state7                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state26                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state29                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state27                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/SR[0]                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm143_out                                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm166_out                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/E[0]                                                                                                                                              | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm149_out                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state38                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/index_input_element2_reg_19800                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/out_layer_data_V_4_U/conrr_layer7_out_bFp_ram_U/E[0]                                                                                                                                              | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/j_0_reg_6030                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state29                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state36                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/index_input_element1_3_reg_19690                                                                                                                                                                  |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state2                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state2                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/index_input_element1_reg_79510                                                                                                                                                                    | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1628_out                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/index_input_element1_7_reg_14890                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm161_out                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/index_input_element_33_reg_166320                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/index_input_element_34_reg_166900                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state30                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/index_input_element_s_reg_1936[6]_i_1_n_2                                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state18                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state16                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/index_input_element2_reg_14820                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state14                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/index_input_element1_5_reg_14710                                                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state24                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm138_out                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state23                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/out_layer_data_V_6_U/conrr_layer2_out_rcU_ram_U/E[0]                                                                                                                                              | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/j_0_reg_14220                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/out_layer_data_V_6_U/conrr_layer2_out_rcU_ram_U/ap_CS_fsm_reg[29][0]                                                                                                                              | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state30                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/index_input_element_13_reg_41190                                                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/index_input_element_14_reg_41770                                                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/out_layer_data_V_5_U/conrr_layer2_out_rcU_ram_U/E[0]                                                                                                                                              | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/j_0_reg_14040                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/p_40_in                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/out_layer_data_V_7_U/conrr_layer2_out_rcU_ram_U/E[0]                                                                                                                                              | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/j_0_reg_79160                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state7                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state31                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state52                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state40                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_9_U/conrr_layer6_out_bgk_ram_U/ap_NS_fsm194_out                                                                                                                                | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/j_0_9_reg_1880                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state19                                                                                                                                                                                | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/subfilter_element_0_s_reg_16210                                                                                                                                                                  |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state21                                                                                                                                                                                |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state854_in                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/index_input_element_s_reg_15550                                                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state22                                                                                                                                                                                | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm159_out                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state2                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr6_out_V_keep_V_U/U_fifo_w4_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state34                                                                                                                                                                                |                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state32                                                                                                                                                                                | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm145_out                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state36                                                                                                                                                                                |                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/add_ln321_271_reg_3149[7]_i_1_n_2                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr8_out_V_last_V_U/ap_NS_fsm1104_out                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm141_out                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state30                                                                                                                                                                                | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm151_out                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/out_layer_data_V_5_0_U/conrr_layer2_out_rcU_ram_U/E[0]                                                                                                                                           | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/j_0_0_reg_15210                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr8_out_V_keep_V_U/U_fifo_w4_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state31                                                                                                                                                                                |                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state28                                                                                                                                                                                | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm147_out                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr1_out_V_keep_V_U/U_fifo_w4_d2_A_ram/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm141_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/FSRCNN_scalar_parameters_s_axi_U/p_0_in5_out                                                                                                                                                                      | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/SR[0]                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/FSRCNN_scalar_parameters_s_axi_U/p_0_in1_out                                                                                                                                                                      | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/SR[0]                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/zext_ln1116_5_reg_443[8]_i_1_n_2                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/stream_in_V_data_V_0_load_A                                                                                                                                                                       |                                                                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state19                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/stream_in_V_data_V_0_load_B                                                                                                                                                                       |                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr8_out_V_last_V_U/ap_NS_fsm1102_out                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/index_input_element3_reg_17450                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr5_out_V_keep_V_U/U_fifo_w4_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_wdata[22][0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr4_out_V_keep_V_U/U_fifo_w4_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state27                                                                                                                                                                                |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr3_out_V_keep_V_U/U_fifo_w4_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/FSRCNN_scalar_parameters_s_axi_U/rdata[7]_i_1_n_2                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/FSRCNN_scalar_parameters_s_axi_U/p_0_in3_out                                                                                                                                                                      | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/SR[0]                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_CS_fsm_state26                                                                                                                                                                                | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/output_col34_0_0_reg_16770                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/add_ln203_5_reg_40150                                                                                                                                                                            |                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/FSRCNN_fcmp_32ns_b6t_U183/stream_out_V_data_V_1_state_reg[1]                                                                                                                                    | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/SR[0]                                                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm[45]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/add_ln203_41_reg_36220                                                                                                                                                                            |                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm156_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm[23]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm141_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            |                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm167_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/add_ln203_50_reg_168470                                                                                                                                                                           |                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo      |                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                              |                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1618_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/icmp_ln954_reg_9800                                                                                                                                                                             |                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm[28]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/out_layer_data_V_5_0_4_reg_40840                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                  |                                                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/out_layer_data_V_5_0_6_reg_41150                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm[26]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/icmp_ln104_reg_2834                                                                                                                                                                               |                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/and_ln1148_1_reg_42370                                                                                                                                                                           |                                                                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm[29]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_NS_fsm[15]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_NS_fsm[18]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state12                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/out_layer_user_V_3_0_U/decorr_layer8_outbTr_ram_U/E[0]                                                                                                                                           |                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm[25]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/ap_CS_fsm_state17                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/out_layer_data_V_4_U/conrr_layer7_out_bFp_ram_U/SR[0]                                                                                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/sel00                                                                                                                                                                                             | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/correlate_img_U/conrr_layer1_corrfYi_ram_U/ap_CS_fsm_reg[25][0]                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm[93]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm[90]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/p_649_in                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/add_ln321_272_reg_3163[12]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/add_ln321_176_reg_11591_reg0                                                                                                                                                                      |                                                                                                                                                                                                                                            |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_8_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_8_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_8_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_9_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_9_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_9_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm[35]_i_1__0_n_2                                                                                                                                                                          |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state53                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state53                                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/select_ln6_reg_4495                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state54                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state49                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/out_layer_data_V_4_a_1_reg_12690                                                                                                                                                                  |                                                                                                                                                                                                                                            |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/out_layer_data_V_4_a_2_reg_12970                                                                                                                                                                  |                                                                                                                                                                                                                                            |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/ap_CS_fsm_state70                                                                                                                                                        |                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/add_ln203_53_reg_12890                                                                                                                                                                            |                                                                                                                                                                                                                                            |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/p_0_in                                                                                                                                                                       |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/ap_NS_fsm1                                                                                                                                                                   | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/p_087_0_reg_92                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/add_ln203_52_reg_13030                                                                                                                                                                            |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm[7]                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/sel00                                                                                                                                                                                             | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/correlate_img_U/conrr_layer1_corrfYi_ram_U/SR[0]                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/p_0_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/zext_ln37_reg_415[6]_i_1_n_2                                                                                                                                              |                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/p_0_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                               |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                             |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                               |                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                   |                                                                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm[78]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/add_ln321_246_reg_164560                                                                                                                                                                          |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm[80]_i_1_n_2                                                                                                                                                                             |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/index_input_element2_reg_79840                                                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/p_0_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/index_input_element2_reg_19800                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm[37]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm[29]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/add_ln321_104_reg_34170                                                                                                                                                                           |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/index_input_element2_reg_15000                                                                                                                                                                    |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm[15]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/p_0_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/ap_NS_fsm1                                                                                                                                                                   | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/p_087_0_reg_92                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/p_0_in                                                                                                                                                                       |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/index_input_element2_reg_14820                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm[15]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm[7]                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm[13]                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/p_0_in                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_0_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_0_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_0_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_10_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_10_ce0                                                                                                                      |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_10_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                         |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_11_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                         |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_11_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_11_ce0                                                                                                                      |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[0]                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_1_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_1_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_1_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_2_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_2_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_2_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_3_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_3_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_3_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_4_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_4_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_4_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_5_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_5_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_5_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_6_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_6_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_6_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_7_U/conrr_layer6_out_bgk_ram_U/out_layer_data_V_4_7_ce0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/out_layer_data_V_4_7_U/conrr_layer6_out_bgk_ram_U/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                         |                                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_CS_fsm_state26                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm164_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm151_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm138_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/index_input_element1_5_reg_14710                                                                                                                                                                  |                                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm176_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1634_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm164_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm161_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/index_input_element1_3_reg_19690                                                                                                                                                                  |                                                                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/add_ln321_273_reg_3182[12]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/add_ln321_269_reg_30580                                                                                                                                                                           |                                                                                                                                                                                                                                            |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/index_input_element1_9_reg_79730                                                                                                                                                                  |                                                                                                                                                                                                                                            |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/ap_CS_fsm_state2                                                                                                                                                          |                                                                                                                                                                                                                                            |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                 |                                                                                                                                                                                                                                            |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/ap_CS_fsm_state2                                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/ap_CS_fsm_state2                                                                                                                                                             |                                                                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[21]_i_1_n_0                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/output_col34_0_0_reg_16770                                                                                                                                                                       |                                                                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/ap_CS_fsm_state2                                                                                                                                                          |                                                                                                                                                                                                                                            |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/ap_CS_fsm_state2                                                                                                                                                          |                                                                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/ap_CS_fsm_state2                                                                                                                                                             |                                                                                                                                                                                                                                            |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/ap_CS_fsm_state2                                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/add_ln321_9_reg_36460                                                                                                                                                                            |                                                                                                                                                                                                                                            |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/index_input_element2_15_reg_80510                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1616_out                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1624_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm163_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm175_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/index_input_element2_12_reg_15670                                                                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm155_out                                                                                                                                                                                  |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                       |                                                                                                                                                                                                                                            |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/i_0_reg_2900                                                                                                                                                                                    | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/i_0_reg_290                                                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm149_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/add_ln321_23_reg_38650                                                                                                                                                                           |                                                                                                                                                                                                                                            |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/add_ln321_28_reg_39230                                                                                                                                                                           |                                                                                                                                                                                                                                            |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm186_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/buffer_col_0_reg_1519[6]_i_2_n_2                                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/buffer_col_0_reg_1519[6]_i_1_n_2                                                                                                                                                                  |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                             |                                                                                                                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/add_ln339_reg_10180                                                                                                                                                                             |                                                                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/select_ln574_reg_3585[6]_i_1_n_2                                                                                                                                                                  |                                                                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/add_ln203_46_reg_168270                                                                                                                                                                           |                                                                                                                                                                                                                                            |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf |                                                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/ap_CS_fsm_state71                                                                                                                                                        | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/i_0_reg_1520                                                                                                                                                             |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/Q[1]                                                                                                                                                                                             |                                                                                                                                                                                                                                            |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm159_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/grp_CORRELATE_1_fu_1571_correlate_img_V_we0                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/ap_NS_fsm1                                                                                                                                                                |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/grp_CORRELATE_1_fu_2070_correlate_img_V_we0                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/ap_NS_fsm1                                                                                                                                                                |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/k_x_0_reg_161[1]_i_2__0_n_2                                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/index_filter_0_reg_150                                                                                                                                                    |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_NS_fsm1195_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/grp_CORRELATE_1_fu_1600_correlate_img_V_we0                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/ap_NS_fsm1                                                                                                                                                                |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/k_x_0_reg_161[1]_i_2__1_n_2                                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/index_filter_0_reg_150                                                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/k_x_0_reg_161[1]_i_2__2_n_2                                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/index_filter_0_reg_150                                                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/k_x_0_reg_161[1]_i_2_n_2                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/index_filter_0_reg_150                                                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/grp_CORRELATE_1_fu_8084_correlate_img_V_we0                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/ap_NS_fsm1                                                                                                                                                                |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/FSRCNN_mac_muladdqcK_U32/FSRCNN_mac_muladdqcK_DSP48_2_U/ap_CS_fsm_reg[5]                                                                                                     |                                                                                                                                                                                                                                            |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/FSRCNN_mac_muladdqcK_U32/FSRCNN_mac_muladdqcK_DSP48_2_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                            |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/add_ln321_265_reg_28560                                                                                                                                                                           |                                                                                                                                                                                                                                            |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/grp_CORRELATE_2_fu_1655_correlate_img_V_we0                                                                                                                               | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/ap_NS_fsm1                                                                                                                                                                |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/zext_ln72_reg_3398[7]_i_1_n_2                                                                                                                                            |                                                                                                                                                                                                                                            |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/k_x_0_reg_163[2]_i_2_n_2                                                                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/index_filter_0_reg_152                                                                                                                                                    |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/index_input_element_s_reg_1456[6]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                            |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/index_input_element_s_reg_14380                                                                                                                                                                   |                                                                                                                                                                                                                                            |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                    |                                                                                                                                                                                                                                            |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/index_input_element_s_reg_1936[6]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                            |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                    |                                                                                                                                                                                                                                            |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                 |                                                                                                                                                                                                                                            |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr7_out_V_data_V_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                            |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[21]_i_1_n_0                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/FSRCNN_mac_muladdCeG_U58/FSRCNN_mac_muladdCeG_DSP48_3_U/p_Val2_s_reg_172                                                                                                  |                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_CS_fsm_state32                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_CS_fsm_state98                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/ap_CS_fsm_state22                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/FSRCNN_mac_muladdCeG_U58/FSRCNN_mac_muladdCeG_DSP48_3_U/p_Val2_s_reg_172                                                                                                  |                                                                                                                                                                                                                                            |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_CS_fsm_state30                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/FSRCNN_mac_muladdCeG_U58/FSRCNN_mac_muladdCeG_DSP48_3_U/p_Val2_s_reg_172                                                                                                  |                                                                                                                                                                                                                                            |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/FSRCNN_mac_muladdCeG_U58/FSRCNN_mac_muladdCeG_DSP48_3_U/p_Val2_s_reg_172                                                                                                  |                                                                                                                                                                                                                                            |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/index_input_element2_2_reg_15880                                                                                                                                                                 |                                                                                                                                                                                                                                            |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/FSRCNN_mac_muladdbkb_U1/FSRCNN_mac_muladdbkb_DSP48_0_U/p_Val2_s_reg_174                                                                                                   |                                                                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/add_ln339_reg_10180                                                                                                                                                                             | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/FSRCNN_fcmp_32ns_b6t_U184/FSRCNN_ap_fcmp_0_no_dsp_32_u/icmp_ln1219_reg_896_pp0_iter8_reg_reg[0]                                                                                                 |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/ap_NS_fsm1628_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr3_out_V_data_V_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr5_out_V_data_V_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                            |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/m_4_reg_9850                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/ap_NS_fsm173_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/ap_NS_fsm161_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr6_out_V_data_V_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/ap_NS_fsm187_out                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr8_out_V_data_V_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr4_out_V_data_V_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                            |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr1_out_V_last_V_U/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/FSRCNN_mac_muladdCeG_U58/FSRCNN_mac_muladdCeG_DSP48_3_U/p_Val2_s_reg_172                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/k_y_0_reg_193[31]_i_1__1_n_2                                                                                                                                              |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/FSRCNN_mac_muladdCeG_U58/FSRCNN_mac_muladdCeG_DSP48_3_U/p_Val2_s_reg_172                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/k_y_0_reg_193[31]_i_1__0_n_2                                                                                                                                              |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/FSRCNN_mac_muladdqcK_U32/FSRCNN_mac_muladdqcK_DSP48_2_U/E[0]                                                                                                                 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/k_y_0_reg_130[31]_i_1__0_n_2                                                                                                                                                 |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/FSRCNN_mac_muladdCeG_U58/FSRCNN_mac_muladdCeG_DSP48_3_U/p_Val2_s_reg_172                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/k_y_0_reg_193[31]_i_1__2_n_2                                                                                                                                              |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/FSRCNN_mac_muladdCeG_U58/FSRCNN_mac_muladdCeG_DSP48_3_U/p_Val2_s_reg_172                                                                                                  | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/k_y_0_reg_193[31]_i_1_n_2                                                                                                                                                 |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/index_input_element2_3_reg_15990                                                                                                                                                                 |                                                                                                                                                                                                                                            |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                      |                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/FSRCNN_mac_muladdbkb_U1/FSRCNN_mac_muladdbkb_DSP48_0_U/p_Val2_s_reg_174                                                                                                   | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/k_y_0_reg_195[31]_i_1_n_2                                                                                                                                                 |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/FSRCNN_mac_muladdqcK_U32/FSRCNN_mac_muladdqcK_DSP48_2_U/ap_CS_fsm_reg[5]                                                                                                     | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/k_y_0_reg_130[31]_i_1_n_2                                                                                                                                                    |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                   |                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/y_0_reg_1575[7]_i_1_n_2                                                                                                                                                  | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/y_0_reg_1575[31]_i_1_n_2                                                                                                                                                 |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/index_input_element_s_reg_15550                                                                                                                                                                  |                                                                                                                                                                                                                                            |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/l_reg_9590                                                                                                                                                                                      |                                                                                                                                                                                                                                            |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/icmp_ln935_reg_9360                                                                                                                                                                             |                                                                                                                                                                                                                                            |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/corr2_out_V_user_V_U/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                            |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer2_U0/grp_CORRELATE_fu_739/k_y_3_reg_2430                                                                                                                                                               |                                                                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                     |                                                                                                                                                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer7_U0/grp_CORRELATE_fu_704/k_y_3_reg_2430                                                                                                                                                               |                                                                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                 |                                                                                                                                                                                                                                            |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           |                                                                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       |                                                                                                                                                                                                                                            |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/reg_81490                                                                                                                                                                                         |                                                                                                                                                                                                                                            |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/stream_out_V_data_V_1_load_A                                                                                                                                                                    |                                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/stream_out_V_data_V_1_load_B                                                                                                                                                                    |                                                                                                                                                                                                                                            |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/data_util_reg_9950                                                                                                                                                                              | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/data_util_reg_995                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/data_util_1_reg_10020                                                                                                                                                                           | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/FSRCNN_fcmp_32ns_b6t_U183/FSRCNN_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                         |                                                                                                                                                                                                                                            |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/ap_NS_fsm1186_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/mul_ln1265_reg_3411_reg_i_1_n_2                                                                                                                                          |                                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                         |                                                                                                                                                                                                                                            |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/ap_NS_fsm179_out                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_76_reg_151440                                                                                                                                                                |                                                                                                                                                                                                                                            |               14 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_56_reg_137440                                                                                                                                                                |                                                                                                                                                                                                                                            |               17 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_70_reg_147240                                                                                                                                                                |                                                                                                                                                                                                                                            |               14 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_38_reg_124840                                                                                                                                                                |                                                                                                                                                                                                                                            |               16 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_68_reg_145840                                                                                                                                                                |                                                                                                                                                                                                                                            |               15 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_34_reg_122040                                                                                                                                                                |                                                                                                                                                                                                                                            |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                            |                                                                                                                                                                                                                                            |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_80_reg_154240                                                                                                                                                                |                                                                                                                                                                                                                                            |               18 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_78_reg_152840                                                                                                                                                                |                                                                                                                                                                                                                                            |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_88_reg_159840                                                                                                                                                                |                                                                                                                                                                                                                                            |               16 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_64_reg_143040                                                                                                                                                                |                                                                                                                                                                                                                                            |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_36_reg_123440                                                                                                                                                                |                                                                                                                                                                                                                                            |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_60_reg_140240                                                                                                                                                                |                                                                                                                                                                                                                                            |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_52_reg_134640                                                                                                                                                                |                                                                                                                                                                                                                                            |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_42_reg_127640                                                                                                                                                                |                                                                                                                                                                                                                                            |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_58_reg_138840                                                                                                                                                                |                                                                                                                                                                                                                                            |               14 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_62_reg_141640                                                                                                                                                                |                                                                                                                                                                                                                                            |               20 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_90_reg_161240                                                                                                                                                                |                                                                                                                                                                                                                                            |               17 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_48_reg_131840                                                                                                                                                                |                                                                                                                                                                                                                                            |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_46_reg_130440                                                                                                                                                                |                                                                                                                                                                                                                                            |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_72_reg_148640                                                                                                                                                                |                                                                                                                                                                                                                                            |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_40_reg_126240                                                                                                                                                                |                                                                                                                                                                                                                                            |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_44_reg_129040                                                                                                                                                                |                                                                                                                                                                                                                                            |               15 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_32_reg_120640                                                                                                                                                                |                                                                                                                                                                                                                                            |               17 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_82_reg_155640                                                                                                                                                                |                                                                                                                                                                                                                                            |               14 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_74_reg_150040                                                                                                                                                                |                                                                                                                                                                                                                                            |               16 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_keep_V_l_62_reg_14449[3]_i_1_n_2                                                                                                                                                      |                                                                                                                                                                                                                                            |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_keep_V_l_80_reg_15709[3]_i_1_n_2                                                                                                                                                      |                                                                                                                                                                                                                                            |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_50_reg_133240                                                                                                                                                                |                                                                                                                                                                                                                                            |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_keep_V_l_26_reg_11929[3]_i_1_n_2                                                                                                                                                      |                                                                                                                                                                                                                                            |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_54_reg_136040                                                                                                                                                                |                                                                                                                                                                                                                                            |               16 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                   |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/img_channel_data_V_l_86_reg_158440                                                                                                                                                                |                                                                                                                                                                                                                                            |               14 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                            |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                            |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                            |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/add_ln41_reg_4690                                                                                                                                                         |                                                                                                                                                                                                                                            |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer5_U0/grp_CORRELATE_1_fu_1571/add_ln41_reg_4690                                                                                                                                                         |                                                                                                                                                                                                                                            |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer4_U0/grp_CORRELATE_1_fu_1600/add_ln41_reg_4690                                                                                                                                                         |                                                                                                                                                                                                                                            |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                  |                                                                                                                                                                                                                                            |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer6_U0/grp_CORRELATE_1_fu_2070/add_ln41_reg_4690                                                                                                                                                         |                                                                                                                                                                                                                                            |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/add_ln41_reg_4710                                                                                                                                                         |                                                                                                                                                                                                                                            |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                            |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               14 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                            |                5 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/conrr_layer1_U0/zext_ln321_345_reg_3014[12]_i_1_n_2                                                                                                                                                               |                                                                                                                                                                                                                                            |               13 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                      |                                                                                                                                                                                                                                            |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                       |                                                                                                                                                                                                                                            |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                            |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                            |                9 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                            |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                            |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                            |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                       |                                                                                                                                                                                                                                            |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/img_channel_data_V_a_7_reg_3714[6]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                                                            |               15 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                      |                                                                                                                                                                                                                                            |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                            |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                            |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                            |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                8 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/expanded_channel_V_a_139_reg_34240                                                                                                                                       |                                                                                                                                                                                                                                            |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                 |                                                                                                                                                                                                                                            |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                          |                                                                                                                                                                                                                                            |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                                                                                                                                                                                                                                            |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                               |                                                                                                                                                                                                                                            |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                   |                                                                                                                                                                                                                                            |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                 |                                                                                                                                                                                                                                            |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                            |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                            |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                            |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                            |                7 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                                                            |               13 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                            |               14 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               25 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               10 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               15 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                                                                            |               20 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               23 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                                                                            |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/FSRCNN_fcmp_32ns_b6t_U183/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                            |               16 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                            |                9 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                            |               11 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                            |               13 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                            |               11 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               17 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               13 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               15 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                       |               15 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               16 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               17 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               15 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                            |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                            |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |               14 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FSRCNN_0/inst/Loop_1_proc378_U0/FSRCNN_fcmp_32ns_b6t_U183/stream_out_V_data_V_1_state_reg[1]                                                                                                                                    |                                                                                                                                                                                                                                            |               41 |            119 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            | design_1_i/FSRCNN_0/inst/decorr_layer8_U0/grp_DECORRELATE_fu_1767/SR[0]                                                                                                                                                                    |              334 |            633 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                            |              365 |            986 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


