

================================================================
== Vitis HLS Report for 'ClefiaF1Xor_3'
================================================================
* Date:           Tue Dec  6 19:11:03 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    407|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    239|    -|
|Register         |        -|    -|     159|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     159|    646|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln121_24_fu_337_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln121_25_fu_347_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln121_fu_326_p2        |         +|   0|  0|  15|           8|           1|
    |select_ln131_10_fu_793_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_11_fu_835_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_1_fu_433_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_2_fu_475_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_3_fu_633_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_4_fu_675_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_5_fu_717_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_6_fu_759_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_7_fu_509_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_8_fu_551_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_9_fu_593_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_391_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_301_p2              |       xor|   0|  0|   8|           8|           8|
    |grp_fu_307_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_32_fu_900_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_33_fu_928_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_34_fu_949_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_35_fu_970_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_36_fu_879_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_37_fu_884_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_38_fu_889_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_39_fu_894_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_40_fu_907_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_41_fu_913_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_42_fu_918_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_43_fu_923_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_44_fu_935_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_45_fu_940_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_46_fu_944_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_47_fu_956_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_48_fu_961_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_49_fu_965_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_10_fu_787_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_11_fu_829_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_1_fu_427_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_2_fu_469_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_3_fu_627_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_4_fu_669_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_5_fu_711_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_6_fu_753_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_7_fu_503_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_8_fu_545_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_9_fu_587_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_385_p2        |       xor|   0|  0|   8|           8|           4|
    |xor_ln180_fu_613_p2        |       xor|   0|  0|   8|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 407|         301|         319|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    4|         20|
    |dst_address1             |  25|          5|    4|         20|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |rk_address0              |  14|          3|    8|         24|
    |rk_address1              |  14|          3|    8|         24|
    |src_address0             |  25|          5|    4|         20|
    |src_address1             |  25|          5|    4|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 239|         49|   67|        249|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |or_ln134_4_reg_1136               |  8|   0|    8|          0|
    |or_ln134_7_reg_1141               |  8|   0|    8|          0|
    |or_ln134_9_reg_1146               |  8|   0|    8|          0|
    |or_ln_reg_1131                    |  8|   0|    8|          0|
    |reg_313                           |  8|   0|    8|          0|
    |reg_317                           |  8|   0|    8|          0|
    |rk_offset_read_reg_977            |  8|   0|    8|          0|
    |tmp_12_reg_1058                   |  1|   0|    1|          0|
    |tmp_20_reg_1106                   |  1|   0|    1|          0|
    |tmp_26_reg_1068                   |  1|   0|    1|          0|
    |tmp_30_reg_1116                   |  1|   0|    1|          0|
    |trunc_ln134_11_reg_1111           |  7|   0|    7|          0|
    |trunc_ln134_2_reg_1053            |  7|   0|    7|          0|
    |trunc_ln134_6_reg_1101            |  7|   0|    7|          0|
    |trunc_ln134_9_reg_1063            |  7|   0|    7|          0|
    |x_assign_1_reg_1095               |  8|   0|    8|          0|
    |x_assign_s_reg_1089               |  8|   0|    8|          0|
    |xor_ln180_reg_1073                |  8|   0|    8|          0|
    |xor_ln180_reg_1073_pp0_iter1_reg  |  8|   0|    8|          0|
    |z_1_reg_1038                      |  8|   0|    8|          0|
    |z_2_reg_1079                      |  8|   0|    8|          0|
    |z_3_reg_1084                      |  8|   0|    8|          0|
    |z_reg_1033                        |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |159|   0|  159|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|dst_address0  |  out|    4|   ap_memory|            dst|         array|
|dst_ce0       |  out|    1|   ap_memory|            dst|         array|
|dst_we0       |  out|    1|   ap_memory|            dst|         array|
|dst_d0        |  out|    8|   ap_memory|            dst|         array|
|dst_address1  |  out|    4|   ap_memory|            dst|         array|
|dst_ce1       |  out|    1|   ap_memory|            dst|         array|
|dst_we1       |  out|    1|   ap_memory|            dst|         array|
|dst_d1        |  out|    8|   ap_memory|            dst|         array|
|src_address0  |  out|    4|   ap_memory|            src|         array|
|src_ce0       |  out|    1|   ap_memory|            src|         array|
|src_q0        |   in|    8|   ap_memory|            src|         array|
|src_address1  |  out|    4|   ap_memory|            src|         array|
|src_ce1       |  out|    1|   ap_memory|            src|         array|
|src_q1        |   in|    8|   ap_memory|            src|         array|
|rk_address0   |  out|    8|   ap_memory|             rk|         array|
|rk_ce0        |  out|    1|   ap_memory|             rk|         array|
|rk_q0         |   in|    8|   ap_memory|             rk|         array|
|rk_address1   |  out|    8|   ap_memory|             rk|         array|
|rk_ce1        |  out|    1|   ap_memory|             rk|         array|
|rk_q1         |   in|    8|   ap_memory|             rk|         array|
|rk_offset     |   in|    8|     ap_none|      rk_offset|        scalar|
+--------------+-----+-----+------------+---------------+--------------+

