<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2321' ll='2327'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2339' c='_ZNK4llvm18TargetLoweringBase21isLegalAddressingModeERKNS_10DataLayoutERKNS0_8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2350' c='_ZNK4llvm18TargetLoweringBase20getScalingFactorCostERKNS_10DataLayoutERKNS0_8AddrModeEPNS_4TypeEj'/>
<size>32</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2314'>/// This represents an addressing mode of:
  ///    BaseGV + BaseOffs + BaseReg + Scale*ScaleReg
  /// If BaseGV is null,  there is no BaseGV.
  /// If BaseOffs is zero, there is no base offset.
  /// If HasBaseReg is false, there is no base register.
  /// If Scale is zero, there is no ScaleReg.  Scale of 1 indicates a reg with
  /// no scale.</doc>
<mbr r='llvm::TargetLoweringBase::AddrMode::BaseGV' o='0' t='llvm::GlobalValue *'/>
<mbr r='llvm::TargetLoweringBase::AddrMode::BaseOffs' o='64' t='int64_t'/>
<mbr r='llvm::TargetLoweringBase::AddrMode::HasBaseReg' o='128' t='bool'/>
<mbr r='llvm::TargetLoweringBase::AddrMode::Scale' o='192' t='int64_t'/>
<fun r='_ZN4llvm18TargetLoweringBase8AddrModeC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/BasicTTIImpl.h' l='251' c='_ZN4llvm16BasicTTIImplBase21isLegalAddressingModeEPNS_4TypeEPNS_11GlobalValueElbljPNS_11InstructionE'/>
<use f='llvm/llvm/include/llvm/CodeGen/BasicTTIImpl.h' l='285' c='_ZN4llvm16BasicTTIImplBase20getScalingFactorCostEPNS_4TypeEPNS_11GlobalValueElblj'/>
<size>32</size>
<ovr f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='2325' c='(anonymousnamespace)::ExtAddrMode'/>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='2325'/>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='5714' c='_ZN12_GLOBAL__N_114CodeGenPrepare20splitLargeGEPOffsetsEv'/>
<size>32</size>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='1035' c='_ZN12_GLOBAL__N_111DAGCombiner42reassociationCanBreakAddressingModePatternEjRKN4llvm5SDLocENS1_7SDValueES5_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='2073' c='_ZL23canFoldInAddressingModePN4llvm6SDNodeES1_RNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<size>32</size>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1904' c='_ZNK4llvm18TargetLoweringBase21isLegalAddressingModeERKNS_10DataLayoutERKNS0_8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='580' c='_ZNK4llvm21AArch64TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='589' c='_ZNK4llvm21AArch64TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11468' c='_ZNK4llvm21AArch64TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11526' c='_ZNK4llvm21AArch64TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='199' c='_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='200' c='_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='262' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='263' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.cpp' l='238' c='_ZN12_GLOBAL__N_114AMDGPUPerfHint5visitERKN4llvm8FunctionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1205' c='_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1218' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1241' c='_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1277' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8705' c='_ZNK4llvm16SITargetLowering20performSHLPtrCombineEPNS_6SDNodeEjNS_3EVTERNS_14TargetLowering15DAGCombinerInfoE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1882' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_E1717430'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1907' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_E1717430'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='422' c='_ZNK4llvm17ARMTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='430' c='_ZNK4llvm17ARMTargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='433' c='_ZNK4llvm17ARMTargetLowering29isLegalT2ScaledAddressingModeERKNS_18TargetLoweringBase8AddrModeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='437' c='_ZNK4llvm17ARMTargetLowering29isLegalT1ScaledAddressingModeERKNS_18TargetLoweringBase8AddrModeENS_3EVTE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16853' c='_ZNK4llvm17ARMTargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17011' c='_ZNK4llvm17ARMTargetLowering29isLegalT2ScaledAddressingModeERKNS_18TargetLoweringBase8AddrModeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17049' c='_ZNK4llvm17ARMTargetLowering29isLegalT1ScaledAddressingModeERKNS_18TargetLoweringBase8AddrModeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17067' c='_ZNK4llvm17ARMTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.h' l='96' c='_ZNK4llvm17AVRTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='804' c='_ZNK4llvm17AVRTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='296' c='_ZNK4llvm21HexagonTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3308' c='_ZNK4llvm21HexagonTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='652' c='_ZNK4llvm18MipsTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4260' c='_ZNK4llvm18MipsTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.h' l='459' c='_ZNK4llvm19NVPTXTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4196' c='_ZNK4llvm19NVPTXTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='896' c='_ZNK4llvm17PPCTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15209' c='_ZNK4llvm17PPCTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='129' c='_ZNK4llvm19RISCVTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='522' c='_ZNK4llvm19RISCVTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='435' c='_ZNK4llvm21SystemZTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='960' c='_ZNK4llvm21SystemZTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.h' l='66' c='_ZNK4llvm25WebAssemblyTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='607' c='_ZNK4llvm25WebAssemblyTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1146' c='_ZNK4llvm17X86TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1169' c='_ZNK4llvm17X86TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31346' c='_ZNK4llvm17X86TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51569' c='_ZNK4llvm17X86TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.h' l='123' c='_ZNK4llvm19XCoreTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1883' c='_ZNK4llvm19XCoreTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<size>32</size>
