# Comparing `tmp/microprobe_target_riscv-0.5.20231026142401-py2.py3-none-any.whl.zip` & `tmp/microprobe_target_riscv-0.5.20240521183246-py2.py3-none-any.whl.zip`

## zipinfo {}

```diff
@@ -1,92 +1,92 @@
-Zip file size: 98506 bytes, number of entries: 90
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/doc/__init__.py
--rw-r--r--  2.0 unx       18 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/doc/examples.rst
--rw-r--r--  2.0 unx      173 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/doc/examples_riscv.rst
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/env/__init__.py
--rw-r--r--  2.0 unx    14456 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/env/riscv_eprocessor_sim.py
--rw-r--r--  2.0 unx     3660 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/env/riscv_linux_gcc.py
--rw-r--r--  2.0 unx    10005 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/env/riscv_riscy_sim.py
--rw-r--r--  2.0 unx     9977 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/env/riscv_sargantana_sim.py
--rw-r--r--  2.0 unx     8530 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/env/riscv_spike_sim.py
--rw-r--r--  2.0 unx     3115 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/env/riscv_test_p.py
--rw-r--r--  2.0 unx      505 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/Makefile.in
--rw-r--r--  2.0 unx      160 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/Makefrag
--rw-r--r--  2.0 unx     6417 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/README.md
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/__init__.py
--rw-r--r--  2.0 unx      594 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/configure.ac
--rw-r--r--  2.0 unx    12372 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/riscv_branch.py
--rw-r--r--  2.0 unx     6128 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/riscv_ipc.py
--rw-r--r--  2.0 unx     5999 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/riscv_ipc_c.py
--rw-r--r--  2.0 unx     8986 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/riscv_ipc_seq.py
--rw-r--r--  2.0 unx      694 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/riscv_ipc/Makefile
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/examples/riscv_ipc/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/__init__.py
--rw-r--r--  2.0 unx      635 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/comparator.py
--rw-r--r--  2.0 unx      635 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/generator.py
--rw-r--r--  2.0 unx     1130 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/getcontext.S
--rw-r--r--  2.0 unx    13980 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction.py
--rw-r--r--  2.0 unx    68454 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction.yaml
--rw-r--r--  2.0 unx      891 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_field.py
--rw-r--r--  2.0 unx     8157 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_field.yaml
--rw-r--r--  2.0 unx      896 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_format.py
--rw-r--r--  2.0 unx     8483 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_format.yaml
--rw-r--r--  2.0 unx    26634 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/isa.py
--rw-r--r--  2.0 unx     1288 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/isa.yaml
--rw-r--r--  2.0 unx      635 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/operand.py
--rw-r--r--  2.0 unx    10013 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/operand.yaml
--rw-r--r--  2.0 unx      862 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/register.py
--rw-r--r--  2.0 unx      950 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/register.yaml
--rw-r--r--  2.0 unx      884 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/register_type.py
--rw-r--r--  2.0 unx      846 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/register_type.yaml
--rw-r--r--  2.0 unx     1130 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/setcontext.S
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/__init__.py
--rw-r--r--  2.0 unx      944 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch.yaml
--rw-r--r--  2.0 unx      859 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch_conditional.yaml
--rw-r--r--  2.0 unx      906 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch_relative.yaml
--rw-r--r--  2.0 unx      704 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/decimal.yaml
--rw-r--r--  2.0 unx      835 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/disable_asm.yaml
--rw-r--r--  2.0 unx     1891 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/memory.yaml
--rw-r--r--  2.0 unx      768 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/memory_with_update.yaml
--rw-r--r--  2.0 unx      688 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/priviledged.yaml
--rw-r--r--  2.0 unx      800 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/switching.yaml
--rw-r--r--  2.0 unx      689 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-common/instruction_props/unsupported.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-v2_2/__init__.py
--rw-r--r--  2.0 unx      581 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-v2_2/instruction.yaml
--rw-r--r--  2.0 unx      686 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/isa/riscv-v2_2/isa.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/policies/__init__.py
--rw-r--r--  2.0 unx     5081 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/policies/epi.py
--rw-r--r--  2.0 unx     5798 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/policies/seq.py
--rw-r--r--  2.0 unx     7078 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/policies/seqtune.py
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/templates/__init__.py
--rw-r--r--  2.0 unx     9159 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/templates/riscv.ldscript
--rw-r--r--  2.0 unx       13 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_eprocessor_sim.ldscript
--rw-r--r--  2.0 unx     9159 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_linux_gcc.ldscript
--rw-r--r--  2.0 unx       13 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_riscy_sim.ldscript
--rw-r--r--  2.0 unx       13 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_sargantana_sim.ldscript
--rw-r--r--  2.0 unx      111 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim.ldscript
--rw-r--r--  2.0 unx      202 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim_routines.s
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/__init__.py
--rw-r--r--  2.0 unx      857 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element.py
--rw-r--r--  2.0 unx      666 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element.yaml
--rw-r--r--  2.0 unx      880 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element_type.py
--rw-r--r--  2.0 unx      968 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element_type.yaml
--rw-r--r--  2.0 unx      834 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/microarchitecture.py
--rw-r--r--  2.0 unx      969 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/microarchitecture.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/__init__.py
--rw-r--r--  2.0 unx     1090 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_hierarchy.yaml
--rw-r--r--  2.0 unx      730 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_level.yaml
--rw-r--r--  2.0 unx      718 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/data_cache.yaml
--rw-r--r--  2.0 unx      732 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/instruction_cache.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-generic/__init__.py
--rw-r--r--  2.0 unx      671 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/uarch/riscv-generic/microarchitecture.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/wrappers/__init__.py
--rw-r--r--  2.0 unx     3035 b- defN 23-Oct-26 18:24 microprobe/definitions/riscv/wrappers/riscv-tests.py
--rw-rw-r--  2.0 unx    11356 b- defN 23-Oct-26 18:24 microprobe_target_riscv-0.5.20231026142401.dist-info/LICENSE
--rw-r--r--  2.0 unx     1616 b- defN 23-Oct-26 18:24 microprobe_target_riscv-0.5.20231026142401.dist-info/METADATA
--rw-r--r--  2.0 unx      110 b- defN 23-Oct-26 18:24 microprobe_target_riscv-0.5.20231026142401.dist-info/WHEEL
--rw-r--r--  2.0 unx       11 b- defN 23-Oct-26 18:24 microprobe_target_riscv-0.5.20231026142401.dist-info/top_level.txt
--rw-rw-r--  2.0 unx    10600 b- defN 23-Oct-26 18:24 microprobe_target_riscv-0.5.20231026142401.dist-info/RECORD
-90 files, 321113 bytes uncompressed, 80420 bytes compressed:  75.0%
+Zip file size: 98674 bytes, number of entries: 90
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/doc/__init__.py
+-rw-r--r--  2.0 unx       18 b- defN 24-May-21 22:32 microprobe/definitions/riscv/doc/examples.rst
+-rw-r--r--  2.0 unx      173 b- defN 24-May-21 22:32 microprobe/definitions/riscv/doc/examples_riscv.rst
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/env/__init__.py
+-rw-r--r--  2.0 unx    14456 b- defN 24-May-21 22:32 microprobe/definitions/riscv/env/riscv_eprocessor_sim.py
+-rw-r--r--  2.0 unx     3660 b- defN 24-May-21 22:32 microprobe/definitions/riscv/env/riscv_linux_gcc.py
+-rw-r--r--  2.0 unx    10005 b- defN 24-May-21 22:32 microprobe/definitions/riscv/env/riscv_riscy_sim.py
+-rw-r--r--  2.0 unx     9977 b- defN 24-May-21 22:32 microprobe/definitions/riscv/env/riscv_sargantana_sim.py
+-rw-r--r--  2.0 unx     8530 b- defN 24-May-21 22:32 microprobe/definitions/riscv/env/riscv_spike_sim.py
+-rw-r--r--  2.0 unx     3115 b- defN 24-May-21 22:32 microprobe/definitions/riscv/env/riscv_test_p.py
+-rw-r--r--  2.0 unx      505 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/Makefile.in
+-rw-r--r--  2.0 unx      160 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/Makefrag
+-rw-r--r--  2.0 unx     6417 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/README.md
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/__init__.py
+-rw-r--r--  2.0 unx      594 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/configure.ac
+-rw-r--r--  2.0 unx    12384 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/riscv_branch.py
+-rw-r--r--  2.0 unx     6140 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/riscv_ipc.py
+-rw-r--r--  2.0 unx     6011 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/riscv_ipc_c.py
+-rw-r--r--  2.0 unx     9088 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/riscv_ipc_seq.py
+-rw-r--r--  2.0 unx      694 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/riscv_ipc/Makefile
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/examples/riscv_ipc/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/__init__.py
+-rw-r--r--  2.0 unx      635 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/comparator.py
+-rw-r--r--  2.0 unx      635 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/generator.py
+-rw-r--r--  2.0 unx     1130 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/getcontext.S
+-rw-r--r--  2.0 unx    13980 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction.py
+-rw-r--r--  2.0 unx    68552 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction.yaml
+-rw-r--r--  2.0 unx      891 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_field.py
+-rw-r--r--  2.0 unx     8157 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_field.yaml
+-rw-r--r--  2.0 unx      896 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_format.py
+-rw-r--r--  2.0 unx     8483 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_format.yaml
+-rw-r--r--  2.0 unx    26634 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/isa.py
+-rw-r--r--  2.0 unx     1288 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/isa.yaml
+-rw-r--r--  2.0 unx      635 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/operand.py
+-rw-r--r--  2.0 unx    10013 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/operand.yaml
+-rw-r--r--  2.0 unx      862 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/register.py
+-rw-r--r--  2.0 unx      950 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/register.yaml
+-rw-r--r--  2.0 unx      884 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/register_type.py
+-rw-r--r--  2.0 unx      846 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/register_type.yaml
+-rw-r--r--  2.0 unx     1130 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/setcontext.S
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/__init__.py
+-rw-r--r--  2.0 unx      944 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch.yaml
+-rw-r--r--  2.0 unx      859 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch_conditional.yaml
+-rw-r--r--  2.0 unx      906 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch_relative.yaml
+-rw-r--r--  2.0 unx      704 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/decimal.yaml
+-rw-r--r--  2.0 unx      835 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/disable_asm.yaml
+-rw-r--r--  2.0 unx     1891 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/memory.yaml
+-rw-r--r--  2.0 unx      768 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/memory_with_update.yaml
+-rw-r--r--  2.0 unx      688 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/priviledged.yaml
+-rw-r--r--  2.0 unx      800 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/switching.yaml
+-rw-r--r--  2.0 unx      689 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-common/instruction_props/unsupported.yaml
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-v2_2/__init__.py
+-rw-r--r--  2.0 unx      581 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-v2_2/instruction.yaml
+-rw-r--r--  2.0 unx      686 b- defN 24-May-21 22:32 microprobe/definitions/riscv/isa/riscv-v2_2/isa.yaml
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/policies/__init__.py
+-rw-r--r--  2.0 unx     5171 b- defN 24-May-21 22:32 microprobe/definitions/riscv/policies/epi.py
+-rw-r--r--  2.0 unx     5904 b- defN 24-May-21 22:32 microprobe/definitions/riscv/policies/seq.py
+-rw-r--r--  2.0 unx     7160 b- defN 24-May-21 22:32 microprobe/definitions/riscv/policies/seqtune.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/templates/__init__.py
+-rw-r--r--  2.0 unx     9159 b- defN 24-May-21 22:32 microprobe/definitions/riscv/templates/riscv.ldscript
+-rw-r--r--  2.0 unx       13 b- defN 24-May-21 22:32 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_eprocessor_sim.ldscript
+-rw-r--r--  2.0 unx     9159 b- defN 24-May-21 22:32 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_linux_gcc.ldscript
+-rw-r--r--  2.0 unx       13 b- defN 24-May-21 22:32 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_riscy_sim.ldscript
+-rw-r--r--  2.0 unx       13 b- defN 24-May-21 22:32 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_sargantana_sim.ldscript
+-rw-r--r--  2.0 unx      111 b- defN 24-May-21 22:32 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim.ldscript
+-rw-r--r--  2.0 unx      202 b- defN 24-May-21 22:32 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim_routines.s
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/__init__.py
+-rw-r--r--  2.0 unx      857 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element.py
+-rw-r--r--  2.0 unx      666 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element.yaml
+-rw-r--r--  2.0 unx      880 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element_type.py
+-rw-r--r--  2.0 unx      968 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element_type.yaml
+-rw-r--r--  2.0 unx      834 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/microarchitecture.py
+-rw-r--r--  2.0 unx      969 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/microarchitecture.yaml
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/__init__.py
+-rw-r--r--  2.0 unx     1090 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_hierarchy.yaml
+-rw-r--r--  2.0 unx      730 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_level.yaml
+-rw-r--r--  2.0 unx      718 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/data_cache.yaml
+-rw-r--r--  2.0 unx      732 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/instruction_cache.yaml
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-generic/__init__.py
+-rw-r--r--  2.0 unx      671 b- defN 24-May-21 22:32 microprobe/definitions/riscv/uarch/riscv-generic/microarchitecture.yaml
+-rw-r--r--  2.0 unx        0 b- defN 24-May-21 22:32 microprobe/definitions/riscv/wrappers/__init__.py
+-rw-r--r--  2.0 unx     3035 b- defN 24-May-21 22:32 microprobe/definitions/riscv/wrappers/riscv-tests.py
+-rw-rw-r--  2.0 unx    11356 b- defN 24-May-21 22:32 microprobe_target_riscv-0.5.20240521183246.dist-info/LICENSE
+-rw-r--r--  2.0 unx     1616 b- defN 24-May-21 22:32 microprobe_target_riscv-0.5.20240521183246.dist-info/METADATA
+-rw-r--r--  2.0 unx      110 b- defN 24-May-21 22:32 microprobe_target_riscv-0.5.20240521183246.dist-info/WHEEL
+-rw-r--r--  2.0 unx       11 b- defN 24-May-21 22:32 microprobe_target_riscv-0.5.20240521183246.dist-info/top_level.txt
+-rw-rw-r--  2.0 unx    10600 b- defN 24-May-21 22:32 microprobe_target_riscv-0.5.20240521183246.dist-info/RECORD
+90 files, 321627 bytes uncompressed, 80588 bytes compressed:  74.9%
```

## zipnote {}

```diff
@@ -249,23 +249,23 @@
 
 Filename: microprobe/definitions/riscv/wrappers/__init__.py
 Comment: 
 
 Filename: microprobe/definitions/riscv/wrappers/riscv-tests.py
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20231026142401.dist-info/LICENSE
+Filename: microprobe_target_riscv-0.5.20240521183246.dist-info/LICENSE
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20231026142401.dist-info/METADATA
+Filename: microprobe_target_riscv-0.5.20240521183246.dist-info/METADATA
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20231026142401.dist-info/WHEEL
+Filename: microprobe_target_riscv-0.5.20240521183246.dist-info/WHEEL
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20231026142401.dist-info/top_level.txt
+Filename: microprobe_target_riscv-0.5.20240521183246.dist-info/top_level.txt
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20231026142401.dist-info/RECORD
+Filename: microprobe_target_riscv-0.5.20240521183246.dist-info/RECORD
 Comment: 
 
 Zip file comment:
```

## microprobe/definitions/riscv/examples/riscv_branch.py

```diff
@@ -311,15 +311,15 @@
         synth.add_pass(p)
 
         # Model memory operations to ensure correctness
         p = memory.GenericMemoryStreamsPass([[0, 1024, 1, 32, 1, 0, (1, 0)]])
         synth.add_pass(p)
 
         # Model dependency distance (no dependencies)
-        p = register.DefaultRegisterAllocationPass(dd=0)
+        p = register.DefaultRegisterAllocationPass(self._rand, dd=0)
         synth.add_pass(p)
 
         # Set target of branches (regarless of taken not taken,
         # branch to next instruction)
         p = address.UpdateInstructionAddressesPass()
         synth.add_pass(p)
```

## microprobe/definitions/riscv/examples/riscv_ipc.py

```diff
@@ -143,15 +143,15 @@
                         [instr], self._rand
                     ),
                     initialization.ReserveRegistersPass(reserved_registers),
                     branch.BranchNextPass(),
                     memory.GenericMemoryStreamsPass(
                         [[1, 4*1024*1024, 1, 128, 1, 0, (1, 0)]]
                     ),
-                    register.DefaultRegisterAllocationPass(dd=d)
+                    register.DefaultRegisterAllocationPass(self._rand, dd=d)
                 ]
 
                 for p in passes:
                     synth.add_pass(p)
 
                 microbenchmark = instr.name + '_' + str(d)
                 print("Generating %s ..." % microbenchmark)
```

## microprobe/definitions/riscv/examples/riscv_ipc_c.py

```diff
@@ -141,15 +141,15 @@
                         [instr], self._rand
                     ),
                     initialization.ReserveRegistersPass(reserved_registers),
                     branch.BranchNextPass(),
                     memory.GenericMemoryStreamsPass(
                         [[0, 1024, 1, 32, 1, 0, (1, 0)]]
                     ),
-                    register.DefaultRegisterAllocationPass(dd=d)
+                    register.DefaultRegisterAllocationPass(self._rand, dd=d)
                 ]
 
                 for p in passes:
                     synth.add_pass(p)
 
                 microbenchmark = instr.name + '_' + str(d)
                 print("Generating %s ..." % microbenchmark)
```

## microprobe/definitions/riscv/examples/riscv_ipc_seq.py

```diff
@@ -120,14 +120,16 @@
 
     def __init__(self):
         self.args = self._parse_options()
         self.target = import_definition(
             str.format("{}-{}-{}",
                        self.args.isa, self.args.uarch, self.args.env)
         )
+        self._rand = random.Random()
+        self._rand.seed(64)  # My favorite number ;)
 
     def emit(self):
         # Do not touch pointer registers
         reserved_registers = ["X0", "X1", "X2", "X3", "X4", "X8"]
 
         instructions_not_found = [
             i for i in self.args.instructions
@@ -199,15 +201,15 @@
                     structure.SimpleBuildingBlockPass(self.args.loop_size),
                     instruction.SetInstructionTypeBySequencePass(vi_seq),
                     initialization.ReserveRegistersPass(reserved_registers),
                     branch.BranchNextPass(),
                     memory.GenericMemoryStreamsPass(
                         [[0, 1024, 1, 32, 1, 0, (1, 0)]]
                     ),
-                    register.DefaultRegisterAllocationPass(dd=d)
+                    register.DefaultRegisterAllocationPass(self._rand, dd=d)
                 ]
 
                 for p in passes:
                     synth.add_pass(p)
 
                 if (not self.args.microbenchmark_name):
                     for instr in vi_seq:
```

## microprobe/definitions/riscv/isa/riscv-common/instruction.yaml

```diff
@@ -1767,14 +1767,17 @@
     MEM1 : [['cd_imm3', 'crs1'], [8], 8, 'I']
 - Name: "C.LW_V0"
   Mnemonic: "C.LW"
   Opcode: "0"
   Format: "cl_w"
   Operands:
     funct3: ['2', 'funct3', '?']
+    crs1: ['crega', 'crs1', 'I'] 
+  MemoryOperands:
+    MEM1 : [['cw_imm3', 'crs1'], [8], 8, 'I']
 - Name: "C.LD_V0"
   Mnemonic: "C.LD"
   Opcode: "0"
   Format: "cl_d"
   Operands:
     funct3: ['3', 'funct3', '?']
     crs1: ['crega', 'crs1', 'I']
```

## microprobe/definitions/riscv/policies/epi.py

```diff
@@ -13,14 +13,17 @@
 # limitations under the License.
 """
 docstring
 """
 # Futures
 from __future__ import absolute_import
 
+# Built-in
+import random
+
 # Own modules
 import microprobe.code
 import microprobe.passes.address
 import microprobe.passes.branch
 import microprobe.passes.float
 import microprobe.passes.instruction
 import microprobe.passes.memory
@@ -86,14 +89,17 @@
     #    if operand.type.vector:
     #        vector = True
 
     synthesizer = microprobe.code.Synthesizer(
         target, wrapper, value=0b01010101
     )
 
+    rand = random.Random()
+    rand.seed(13)
+
     # synthesizer.add_pass(
     #     microprobe.passes.initialization.InitializeRegistersPass(
     #         value=RNDINT()
     #    )
     # )
 
     # if vector and floating:
@@ -153,14 +159,15 @@
 
     if kwargs['dependency_distance'] < 1:
         synthesizer.add_pass(
             microprobe.passes.register.NoHazardsAllocationPass())
 
     synthesizer.add_pass(
         microprobe.passes.register.DefaultRegisterAllocationPass(
+            rand,
             dd=kwargs['dependency_distance']
         )
     )
 
     synthesizer.add_pass(
         microprobe.passes.address.UpdateInstructionAddressesPass()
     )
```

## microprobe/definitions/riscv/policies/seq.py

```diff
@@ -13,14 +13,17 @@
 # limitations under the License.
 """
 docstring
 """
 # Futures
 from __future__ import absolute_import
 
+# Built-in
+import random
+
 # Own modules
 import microprobe.code
 import microprobe.passes.address
 import microprobe.passes.branch
 import microprobe.passes.decimal
 import microprobe.passes.float
 import microprobe.passes.initialization
@@ -91,14 +94,17 @@
             if operand.type.vector:
                 vector = True
 
     synthesizer = microprobe.code.Synthesizer(
         target, wrapper, value=0b01010101
     )
 
+    rand = random.Random()
+    rand.seed(13)
+
     synthesizer.add_pass(
         microprobe.passes.initialization.InitializeRegistersPass(
             value=RNDINT()
         )
     )
 
     if vector and floating:
@@ -168,24 +174,26 @@
         microprobe.passes.decimal.InitializeMemoryDecimalPass(
             value=1
         )
     )
 
     synthesizer.add_pass(
         microprobe.passes.switch.SwitchingInstructions(
+          rand,
           strict=kwargs['force_switch']
         )
     )
 
     if kwargs['dependency_distance'] < 1:
         synthesizer.add_pass(
             microprobe.passes.register.NoHazardsAllocationPass())
 
     synthesizer.add_pass(
         microprobe.passes.register.DefaultRegisterAllocationPass(
+            rand,
             dd=kwargs['dependency_distance']
         )
     )
 
     synthesizer.add_pass(
         microprobe.passes.address.UpdateInstructionAddressesPass()
     )
```

## microprobe/definitions/riscv/policies/seqtune.py

```diff
@@ -15,14 +15,15 @@
 docstring
 """
 # Futures
 from __future__ import absolute_import
 
 # Built-in
 import warnings
+import random
 
 # Own modules
 import microprobe.code
 import microprobe.passes.address
 import microprobe.passes.branch
 import microprobe.passes.decimal
 import microprobe.passes.float
@@ -100,14 +101,17 @@
             if operand.type.vector:
                 vector = True
 
     synthesizer = microprobe.code.Synthesizer(
         target, wrapper, value=0b01010101
     )
 
+    rand = random.Random()
+    rand.seed(13)
+
     synthesizer.add_pass(
         microprobe.passes.initialization.InitializeRegistersPass(
             value=RNDINT()
         )
     )
 
     if vector and floating:
@@ -205,23 +209,24 @@
         )
     )
 
     synthesizer.add_pass(microprobe.passes.branch.BranchNextPass())
 
     if kwargs["data_switch"]:
         synthesizer.add_pass(
-            microprobe.passes.switch.SwitchingInstructions()
+            microprobe.passes.switch.SwitchingInstructions(rand)
         )
 
     if kwargs['dependency_distance'] < 1:
         synthesizer.add_pass(
             microprobe.passes.register.NoHazardsAllocationPass())
 
     synthesizer.add_pass(
         microprobe.passes.register.DefaultRegisterAllocationPass(
+            rand,
             dd=kwargs['dependency_distance']
         )
     )
 
     synthesizer.add_pass(
         microprobe.passes.address.UpdateInstructionAddressesPass()
     )
```

## Comparing `microprobe_target_riscv-0.5.20231026142401.dist-info/LICENSE` & `microprobe_target_riscv-0.5.20240521183246.dist-info/LICENSE`

 * *Files identical despite different names*

## Comparing `microprobe_target_riscv-0.5.20231026142401.dist-info/METADATA` & `microprobe_target_riscv-0.5.20240521183246.dist-info/METADATA`

 * *Files 5% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
-Name: microprobe-target-riscv
-Version: 0.5.20231026142401
+Name: microprobe_target_riscv
+Version: 0.5.20240521183246
 Summary: Microprobe: Microbenchmark generation framework: Target definitions for RISCV
 Home-page: https://github.com/IBM/microprobe
 Author: Ramon Bertran
 Author-email: rbertra@us.ibm.com
 Maintainer: Ramon Bertran
 Maintainer-email: rbertra@us.ibm.com
 License: Apache Version 2.0
```

## Comparing `microprobe_target_riscv-0.5.20231026142401.dist-info/RECORD` & `microprobe_target_riscv-0.5.20240521183246.dist-info/RECORD`

 * *Files 3% similar despite different names*

```diff
@@ -10,27 +10,27 @@
 microprobe/definitions/riscv/env/riscv_spike_sim.py,sha256=HlAoSSk0rZNbC3uaL_guNXvtBnVzqYY6FxjdwIlrRFw,8530
 microprobe/definitions/riscv/env/riscv_test_p.py,sha256=nWpvsxOJCR8ocKim3J5GhocLFgjhpHcQDdjwk3AOD8I,3115
 microprobe/definitions/riscv/examples/Makefile.in,sha256=vuLJXsRx_4FKeKWH6lnEQoEAAxwFaB4pA5_Q9vXDo98,505
 microprobe/definitions/riscv/examples/Makefrag,sha256=7h_StI9OvTD4TPI0x-5MIwRhVKMX7l_5vCoR_jfWPaw,160
 microprobe/definitions/riscv/examples/README.md,sha256=K4VaRsRBU4Z-O5Zw37SyRUYksySfc07bjK8zSl0y3xw,6417
 microprobe/definitions/riscv/examples/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/examples/configure.ac,sha256=smrWeSF3Dno9QWZ5mN7lzHBiRQwy62yurCk7U4n9oZQ,594
-microprobe/definitions/riscv/examples/riscv_branch.py,sha256=xEjx-MkWeX4jFbtJNauER1Y9QSWtBxfnW2di36tH5Hg,12372
-microprobe/definitions/riscv/examples/riscv_ipc.py,sha256=f7HacWxIwTkKBLEyDxB48ozc1w_MT0ZJFsEcb7f2k7k,6128
-microprobe/definitions/riscv/examples/riscv_ipc_c.py,sha256=x6QSIFXtAY23JiCyX1ODfnBsdG36Z00NdM2e2OKgbm0,5999
-microprobe/definitions/riscv/examples/riscv_ipc_seq.py,sha256=Lrn-Y5B7yX386ckrAs122xcxfmGlSLAjKdkFB61QeLA,8986
+microprobe/definitions/riscv/examples/riscv_branch.py,sha256=nW2h-3FWEG9TWW0aMEReGJyk97rjtOOj02GvYztcZUc,12384
+microprobe/definitions/riscv/examples/riscv_ipc.py,sha256=3Dgl4iR7jqFk07keTnHGORW12Dmnbq40qBGvVb_M45A,6140
+microprobe/definitions/riscv/examples/riscv_ipc_c.py,sha256=_e1tf2RtdnTFJLrOXVKizhns7Wv2UsafHEMPNc1bLzI,6011
+microprobe/definitions/riscv/examples/riscv_ipc_seq.py,sha256=votiQKgJwv63ODjtNFc1bkUTWeNyxwbAK-9zI3HRmVE,9088
 microprobe/definitions/riscv/examples/riscv_ipc/Makefile,sha256=Wb8whLGfgx3Yld2Q-Jmowxc0e8QuQCb-3DHQ4hKmPDg,694
 microprobe/definitions/riscv/examples/riscv_ipc/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/isa/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/isa/riscv-common/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/isa/riscv-common/comparator.py,sha256=rN2HdBFgUxnYHA_nnAcrLTGyESCTOywpYR7HzM4jZHo,635
 microprobe/definitions/riscv/isa/riscv-common/generator.py,sha256=rN2HdBFgUxnYHA_nnAcrLTGyESCTOywpYR7HzM4jZHo,635
 microprobe/definitions/riscv/isa/riscv-common/getcontext.S,sha256=Lb_k02VhqZrUBWIluZpaDfH4Om29b2DZc9ck7V4Lsmk,1130
 microprobe/definitions/riscv/isa/riscv-common/instruction.py,sha256=-I0SiZLYfiAiFS7c_birwEUwT2jG7xO9z9ISpE9niG8,13980
-microprobe/definitions/riscv/isa/riscv-common/instruction.yaml,sha256=g1iNwdBd-7DQrFB1eKLd5tt1CXAo2YGgOwf1yFg4Nr0,68454
+microprobe/definitions/riscv/isa/riscv-common/instruction.yaml,sha256=L3BVeTFEZsyUCHtmdU1Tk2085W1n_28qpAQT5ccWMq4,68552
 microprobe/definitions/riscv/isa/riscv-common/instruction_field.py,sha256=ZT9Kk8iSEKCghH9vR6MAvLWY3EHeKfeW0QG-huAkjDE,891
 microprobe/definitions/riscv/isa/riscv-common/instruction_field.yaml,sha256=weCwyR89KPjwIddTYkrvE8lubWxR1jDcCDAUpS3VAnY,8157
 microprobe/definitions/riscv/isa/riscv-common/instruction_format.py,sha256=xmfHF44j7kYvemaICgbDiJBj2UgR49eZblihYNDleqE,896
 microprobe/definitions/riscv/isa/riscv-common/instruction_format.yaml,sha256=bDloAPLCE1yc0inEMaQYDZJo5UazNBhtQO9Rsr0z_sA,8483
 microprobe/definitions/riscv/isa/riscv-common/isa.py,sha256=8GN6J8rZL1_8CGDrCg1tcoA_wWuXJgwPjhr3AToxrio,26634
 microprobe/definitions/riscv/isa/riscv-common/isa.yaml,sha256=_zwwl4E2wljd8N8lE1vTOujWLF65ljli9hxBwWZ4X1s,1288
 microprobe/definitions/riscv/isa/riscv-common/operand.py,sha256=rN2HdBFgUxnYHA_nnAcrLTGyESCTOywpYR7HzM4jZHo,635
@@ -51,17 +51,17 @@
 microprobe/definitions/riscv/isa/riscv-common/instruction_props/priviledged.yaml,sha256=w-rSnNB5ysLVZ0Q_6fTclaM1uGPFD22LTakVEki0uLI,688
 microprobe/definitions/riscv/isa/riscv-common/instruction_props/switching.yaml,sha256=NBOTLEu2DbhoTdSka_O--lfoogTZyfx39N_lAZZfqkc,800
 microprobe/definitions/riscv/isa/riscv-common/instruction_props/unsupported.yaml,sha256=pFGnV8MKCpfaGOm0MG1mHE0nei50h54E1z7a1uBXIWo,689
 microprobe/definitions/riscv/isa/riscv-v2_2/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/isa/riscv-v2_2/instruction.yaml,sha256=npVcCijMVK-SpRQINhfZp877oWzSjQ_DrdvHWU0mkkk,581
 microprobe/definitions/riscv/isa/riscv-v2_2/isa.yaml,sha256=t6ud9tTcuS1ZGpDvRNNBuqLRQ2GxKyYPDQz2VHuKyDI,686
 microprobe/definitions/riscv/policies/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
-microprobe/definitions/riscv/policies/epi.py,sha256=b_z_J_lmgGJwrUy3KptNZh0ziQbQOyZlZEjhsPleIok,5081
-microprobe/definitions/riscv/policies/seq.py,sha256=tTeydjxT48xYUMXDse7wxKcCyNxtJ1DAi-FLc6TXpaQ,5798
-microprobe/definitions/riscv/policies/seqtune.py,sha256=36gbNi02s0tb8yM_jtl0SUGz4CZBYBls1iiBBRCZW-E,7078
+microprobe/definitions/riscv/policies/epi.py,sha256=lnYlApwhdqhNppmGVBfQcN0oIE-t3pF5tTj5TTCozYs,5171
+microprobe/definitions/riscv/policies/seq.py,sha256=d-5Hcbc3uqXevJgyIabFiuZpoOVp-bgNVlSqFesccQY,5904
+microprobe/definitions/riscv/policies/seqtune.py,sha256=IhEc9Jo29aOuk33w5kh7De4FhX2YZD3Ks2YYqpHfrxs,7160
 microprobe/definitions/riscv/templates/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/templates/riscv.ldscript,sha256=L9LkjOT9Nmhme7kBkzUlKzDd1nDDpViwXXmwMuGLIr4,9159
 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_eprocessor_sim.ldscript,sha256=qhI39IgSWrcOQjxeFkdin7FltkvgZBMe2XaWDdHXH6s,13
 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_linux_gcc.ldscript,sha256=L9LkjOT9Nmhme7kBkzUlKzDd1nDDpViwXXmwMuGLIr4,9159
 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_riscy_sim.ldscript,sha256=qhI39IgSWrcOQjxeFkdin7FltkvgZBMe2XaWDdHXH6s,13
 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_sargantana_sim.ldscript,sha256=qhI39IgSWrcOQjxeFkdin7FltkvgZBMe2XaWDdHXH6s,13
 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim.ldscript,sha256=dX6hax-P8-ubrD4e8hDMTOf2yAMW-Mogkr8cG2Ul_ks,111
@@ -79,12 +79,12 @@
 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_level.yaml,sha256=AYgTIXISRbkdHqSePxSlH1CvFIBbIMwYtZAQrK4LSHw,730
 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/data_cache.yaml,sha256=s3Ut8xcJw-zMnwMj_QwLdxC1-IlbfCnO8q2FnnL_Yzw,718
 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/instruction_cache.yaml,sha256=6lnk2vpMqXbh1S7qgzG1WBJrw8xeNDSf5bgEWpPF-EI,732
 microprobe/definitions/riscv/uarch/riscv-generic/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/uarch/riscv-generic/microarchitecture.yaml,sha256=XgB96x7t9alMAh2KtBjfkE7prCQpZH3NPxVmRdOG8hg,671
 microprobe/definitions/riscv/wrappers/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/wrappers/riscv-tests.py,sha256=Yl7uzIvjxJZqYi4qcnSjbRvrw5EFeSp5zGGclM3Omss,3035
-microprobe_target_riscv-0.5.20231026142401.dist-info/LICENSE,sha256=QwcOLU5TJoTeUhuIXzhdCEEDDvorGiC6-3YTOl4TecE,11356
-microprobe_target_riscv-0.5.20231026142401.dist-info/METADATA,sha256=waAU7cv1i-vX25KizQRstuz1X8q8hrxXhpVEoJzwsjA,1616
-microprobe_target_riscv-0.5.20231026142401.dist-info/WHEEL,sha256=iYlv5fX357PQyRT2o6tw1bN-YcKFFHKqB_LwHO5wP-g,110
-microprobe_target_riscv-0.5.20231026142401.dist-info/top_level.txt,sha256=sqL1S5Li8qj775XsE8O3G5TdfrxkmzJK6lip8ZbPyaM,11
-microprobe_target_riscv-0.5.20231026142401.dist-info/RECORD,,
+microprobe_target_riscv-0.5.20240521183246.dist-info/LICENSE,sha256=QwcOLU5TJoTeUhuIXzhdCEEDDvorGiC6-3YTOl4TecE,11356
+microprobe_target_riscv-0.5.20240521183246.dist-info/METADATA,sha256=85vGPvdix6m5BvpbIPRO-LdHVlsjH8qEiA5U8bqXW1U,1616
+microprobe_target_riscv-0.5.20240521183246.dist-info/WHEEL,sha256=DZajD4pwLWue70CAfc7YaxT1wLUciNBvN_TTcvXpltE,110
+microprobe_target_riscv-0.5.20240521183246.dist-info/top_level.txt,sha256=sqL1S5Li8qj775XsE8O3G5TdfrxkmzJK6lip8ZbPyaM,11
+microprobe_target_riscv-0.5.20240521183246.dist-info/RECORD,,
```

