#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Aug 24 09:42:06 2023
# Process ID: 25356
# Current directory: C:/v23.1/FEB_test/FEB_test.runs/impl_1
# Command line: vivado.exe -log FEB.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FEB.tcl -notrace
# Log file: C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB.vdi
# Journal file: C:/v23.1/FEB_test/FEB_test.runs/impl_1\vivado.jou
# Running On: CD-135239, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34287 MB
#-----------------------------------------------------------
source FEB.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.461 ; gain = 197.809
Command: link_design -top FEB -part xc7s50fgga484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50fgga484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.dcp' for cell 'HF_PLL'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.dcp' for cell 'PLL'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DPRAM_1Kx16/DPRAM_1Kx16.dcp' for cell 'AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].AFEBuff'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DP_Pipeline/AFE_DP_Pipeline.dcp' for cell 'AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo.dcp' for cell 'DACControl/CmdFifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_Ram/DAC_Ram.dcp' for cell 'DACControl/ShadowRam'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController.dcp' for cell 'DDR/DDR_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'DDR/buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/DDR_ila_0.dcp' for cell 'DDR/ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.dcp' for cell 'uC_to_LVDSTX/FMTx_Buff'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.dcp' for cell 'uControllerRegister/AFE_DEBUG'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.594 . Memory (MB): peak = 2166.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. HF_PLL/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HF_PLL/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: DDR/buttons UUID: df538658-7a53-540d-854f-04a510bf157b 
INFO: [Chipscope 16-324] Core: DDR/ila UUID: cbf13a52-8f0d-5762-b485-05ca6bb2f421 
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc] for cell 'PLL/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2818.375 ; gain = 485.754
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc] for cell 'PLL/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'uC_ILA'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'uC_ILA'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'DDR/ila/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'DDR/ila/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'DDR/ila/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'DDR/ila/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'DDR/buttons'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'DDR/buttons'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/constraints/DDR3LController.xdc] for cell 'DDR/DDR_Controller'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/constraints/DDR3LController.xdc] for cell 'DDR/DDR_Controller'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo.xdc] for cell 'DACControl/CmdFifo/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo.xdc] for cell 'DACControl/CmdFifo/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'Trigger_ila'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/Trigger_ila/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'Trigger_ila'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/Trigger_ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE_board.xdc] for cell 'HF_PLL/inst'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE_board.xdc] for cell 'HF_PLL/inst'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc] for cell 'HF_PLL/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc:57]
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc] for cell 'HF_PLL/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'EVB_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/EVB_ila0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'EVB_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/EVB_ila0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.xdc] for cell 'uControllerRegister/AFE_DEBUG/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.xdc] for cell 'uControllerRegister/AFE_DEBUG/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'SCFIFO_32x256'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_32x256/SCFIFO_32x256.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila2'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila2/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila2'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila2/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila3'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila3/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila3'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila3/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DAC_ila_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DAC_ila_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DAC_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DAC_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_ila_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_ila_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
Finished Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'BD_VXO_P'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BD_VXO_P'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BD_VXO_N'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BD_CpldRst'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BD_CpldRst'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'SysClk'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:31]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc]
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2847.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1425 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1236 instances
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 114 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

24 Infos, 12 Warnings, 35 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2847.777 ; gain = 1177.793
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2847.777 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21efa7f81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.105 ; gain = 43.328

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 2651967e1f83aa64.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3288.523 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 22a5f75c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3288.523 ; gain = 20.949

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 90 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: f55beb93

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.523 ; gain = 20.949
INFO: [Opt 31-389] Phase Retarget created 77 cells and removed 249 cells
INFO: [Opt 31-1021] In phase Retarget, 109 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 15ec002ff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.523 ; gain = 20.949
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 128 cells
INFO: [Opt 31-1021] In phase Constant propagation, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1d9c7d995

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 3288.523 ; gain = 20.949
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 3687 cells
INFO: [Opt 31-1021] In phase Sweep, 1743 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: f8051b5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3288.523 ; gain = 20.949
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1b55d0ef5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3288.523 ; gain = 20.949
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 161f1a509

Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3288.523 ; gain = 20.949
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              77  |             249  |                                            109  |
|  Constant propagation         |              37  |             128  |                                             92  |
|  Sweep                        |               1  |            3687  |                                           1743  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            104  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3288.523 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 193317a93

Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3288.523 ; gain = 20.949

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 3 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 15aa7cf10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3467.480 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15aa7cf10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3467.480 ; gain = 178.957

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15aa7cf10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3467.480 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3467.480 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f3cbaee3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 12 Warnings, 35 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 3467.480 ; gain = 619.703
INFO: [runtcl-4] Executing : report_drc -file FEB_drc_opted.rpt -pb FEB_drc_opted.pb -rpx FEB_drc_opted.rpx
Command: report_drc -file FEB_drc_opted.rpt -pb FEB_drc_opted.pb -rpx FEB_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: faef3b86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3467.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 145dab33a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18b3dca0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18b3dca0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18b3dca0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b07874fa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 181162388

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f7795293

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11fb1cec7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 225 LUTNM shape to break, 1126 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 223, total 225, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 720 nets or LUTs. Breaked 225 LUTs, combined 495 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3467.480 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          225  |            495  |                   720  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           12  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          237  |            495  |                   726  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d3178dea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 26d8e50f0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 2 Global Placement | Checksum: 26d8e50f0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 272df9241

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d3e15371

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e989a10b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b90bbe04

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e659546c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16403e0a5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e9f538d1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1acaf97ab

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1954231a3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1954231a3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dffb1fac

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.892 | TNS=-4310.368 |
Phase 1 Physical Synthesis Initialization | Checksum: 1332c5d5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [Place 46-33] Processed net AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1332c5d5c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: dffb1fac

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.403. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 145959649

Time (s): cpu = 00:02:14 ; elapsed = 00:01:43 . Memory (MB): peak = 3467.480 ; gain = 0.000

Time (s): cpu = 00:02:14 ; elapsed = 00:01:43 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 145959649

Time (s): cpu = 00:02:14 ; elapsed = 00:01:44 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 145959649

Time (s): cpu = 00:02:14 ; elapsed = 00:01:44 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 145959649

Time (s): cpu = 00:02:14 ; elapsed = 00:01:44 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 145959649

Time (s): cpu = 00:02:15 ; elapsed = 00:01:44 . Memory (MB): peak = 3467.480 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3467.480 ; gain = 0.000

Time (s): cpu = 00:02:15 ; elapsed = 00:01:44 . Memory (MB): peak = 3467.480 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 123505ef1

Time (s): cpu = 00:02:15 ; elapsed = 00:01:44 . Memory (MB): peak = 3467.480 ; gain = 0.000
Ending Placer Task | Checksum: dc80431e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:44 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 12 Warnings, 35 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:18 ; elapsed = 00:01:46 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file FEB_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FEB_utilization_placed.rpt -pb FEB_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FEB_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3467.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3477.289 ; gain = 9.809
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3477.289 ; gain = 9.809
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3509.215 ; gain = 31.926
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 7.00s |  WALL: 4.30s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3509.320 ; gain = 0.105

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.609 | TNS=-4142.962 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e799ff96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3524.438 ; gain = 15.117
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.609 | TNS=-4142.962 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e799ff96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3524.438 ; gain = 15.117

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.609 | TNS=-4142.962 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[87].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[87]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[87]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.595 | TNS=-4142.462 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[43].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[43]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.472 | TNS=-4142.161 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[87]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[405].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M_i_41
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[405]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.467 | TNS=-4142.015 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[20].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.422 | TNS=-4141.838 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[71]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[389].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M_i_57
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[389]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.413 | TNS=-4141.580 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[64]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.390 | TNS=-4141.256 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[94]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[412].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M_i_34
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[412]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.362 | TNS=-4141.141 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.359 | TNS=-4141.115 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.355 | TNS=-4140.599 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[67].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[67]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.353 | TNS=-4140.430 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[41].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[41]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.352 | TNS=-4140.269 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[22].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.349 | TNS=-4140.212 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[59].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[59]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[59]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.338 | TNS=-4140.145 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 2 pins.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[356]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.336 | TNS=-4139.655 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[163].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M_i_15
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[163]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4139.764 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net DDR/DDR3_wrt_data[41] was not replicated.
INFO: [Physopt 32-702] Processed net DDR/DDR3_wrt_data[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4137.027 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWBitCount[3]_i_2_n_0.  Re-placed instance OneWire/OneWBitCount[3]_i_2
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4136.972 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4136.162 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4135.944 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_3_comp_2.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4134.521 |
INFO: [Physopt 32-601] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Net driver OneWire/OneWWrtByte[6]_i_2 was replaced.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4134.463 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4134.454 |
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte[7]_i_7_n_0.  Re-placed instance OneWire/OneWWrtByte[7]_i_7
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4134.350 |
INFO: [Physopt 32-571] Net OneWire/TempCtrl0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4130.748 |
INFO: [Physopt 32-571] Net OneWire/OneWWrtByte[6]_i_2_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte[6]_i_2_n_0.  Re-placed instance OneWire/OneWWrtByte[6]_i_2
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4130.061 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4130.003 |
INFO: [Physopt 32-702] Processed net OneWire/OneWRdReq. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWRdReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWRdReq_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWRdReq_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4129.653 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[3]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4129.430 |
INFO: [Physopt 32-571] Net OneWire/OneWWrtByte[6]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4126.576 |
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdTmp_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdTmp__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdTmp[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWrRdTmp[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4126.324 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[3]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4126.140 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4125.771 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4125.401 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtReq. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtReq_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtReq0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4125.130 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[6]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4124.449 |
INFO: [Physopt 32-571] Net OneWire/TempCtrl0 was not replicated.
INFO: [Physopt 32-81] Processed net OneWire/TempCtrl0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4134.963 |
INFO: [Physopt 32-663] Processed net DDR/FSM_onehot_DDR_FSM_state_reg_n_0_[0].  Re-placed instance DDR/FSM_onehot_DDR_FSM_state_reg[0]
INFO: [Physopt 32-735] Processed net DDR/FSM_onehot_DDR_FSM_state_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4134.632 |
INFO: [Physopt 32-702] Processed net DDR/FSM_onehot_DDR_FSM_state_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/FSM_onehot_DDR_FSM_state[1]_i_2_n_0.  Re-placed instance DDR/FSM_onehot_DDR_FSM_state[1]_i_2
INFO: [Physopt 32-735] Processed net DDR/FSM_onehot_DDR_FSM_state[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4134.470 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR3_wrt_data[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWRstReq_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4131.130 |
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte[6]_i_2_n_0.  Re-placed instance OneWire/OneWWrtByte[6]_i_2
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4129.969 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4112.525 |
INFO: [Physopt 32-702] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/p_2_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net WRDL_reg_n_0_[1].  Re-placed instance WRDL_reg[1]
INFO: [Physopt 32-735] Processed net WRDL_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4110.663 |
INFO: [Physopt 32-663] Processed net WRDL_reg_n_0_[0].  Re-placed instance WRDL_reg[0]
INFO: [Physopt 32-735] Processed net WRDL_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4106.547 |
INFO: [Physopt 32-702] Processed net WRDL_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4106.547 |
Phase 3 Critical Path Optimization | Checksum: 6c89dea7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3530.145 ; gain = 20.824

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4106.547 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net DDR/DDR3_wrt_data[41] was not replicated.
INFO: [Physopt 32-702] Processed net DDR/DDR3_wrt_data[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[2]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4106.397 |
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdROM__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdROM[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWrRdROM[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4106.272 |
INFO: [Physopt 32-702] Processed net OneWire/OneWRstReq_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl0_repN_5 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWRstReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWRstReq_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4105.710 |
INFO: [Physopt 32-571] Net OneWire/OneWWrtByte[6]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[2]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[2]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4105.177 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte[6]_i_2_n_0.  Re-placed instance OneWire/OneWWrtByte[6]_i_2
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4105.611 |
INFO: [Physopt 32-702] Processed net OneWire/OneWRdReq. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWRdReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWRdReq_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4105.063 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4104.497 |
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdROM__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdROM[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4104.054 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl[3]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4102.872 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtReq. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtReq_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4102.290 |
INFO: [Physopt 32-702] Processed net OneWire/p_4_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl[3]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/TempCtrl0. Critical path length was reduced through logic transformation on cell OneWire/TempCtrl[3]_i_1_comp_5.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4100.879 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[0].  Re-placed instance OneWire/OneWireCmdReg_reg[0]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4100.769 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[1].  Re-placed instance OneWire/OneWireCmdReg_reg[1]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4100.659 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[2].  Re-placed instance OneWire/OneWireCmdReg_reg[2]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4100.549 |
INFO: [Physopt 32-702] Processed net OneWire/OneWireCmdReg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl[3]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte1. Critical path length was reduced through logic transformation on cell OneWire/OneWireCmdReg[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4098.494 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4097.995 |
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdTmp_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdTmp__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdTmp[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4097.430 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4096.956 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/TempCtrl0_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl[3]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/TempCtrl0_repN_5. Critical path length was reduced through logic transformation on cell OneWire/TempCtrl[3]_i_1_replica_comp_5.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4095.907 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[4]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4095.543 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[5]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4095.206 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[6]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4094.789 |
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4094.701 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4093.797 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4093.481 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl[3]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_3_comp_3.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4093.242 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net WRDL_reg_n_0_[0].  Re-placed instance WRDL_reg[0]
INFO: [Physopt 32-735] Processed net WRDL_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4091.427 |
INFO: [Physopt 32-571] Net OneWire/TempCtrl[3]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4090.477 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[1]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4090.208 |
INFO: [Physopt 32-663] Processed net WRDL_reg_n_0_[1].  Re-placed instance WRDL_reg[1]
INFO: [Physopt 32-735] Processed net WRDL_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4090.167 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net WRDL_reg_n_0_[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net WRDL_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4089.827 |
INFO: [Physopt 32-702] Processed net WRDL_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR3_wrt_data[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net WRDL_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-4089.827 |
Phase 4 Critical Path Optimization | Checksum: 6c89dea7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3530.145 ; gain = 20.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3530.145 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.334 | TNS=-4089.827 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.275  |         53.135  |            2  |              0  |                    74  |           0  |           2  |  00:00:10  |
|  Total          |          0.275  |         53.135  |            2  |              0  |                    74  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3530.145 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 17e1170ba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3530.145 ; gain = 20.824
INFO: [Common 17-83] Releasing license: Implementation
431 Infos, 12 Warnings, 35 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3530.145 ; gain = 52.855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3538.320 ; gain = 8.176
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3538.320 ; gain = 8.176
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: adf98872 ConstDB: 0 ShapeSum: ccd5c3a8 RouteDB: 0
Post Restoration Checksum: NetGraph: b6191426 | NumContArr: 61dfc6a6 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 131033079

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3599.156 ; gain = 53.121

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 131033079

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3599.156 ; gain = 53.121

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 131033079

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3599.156 ; gain = 53.121
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f6258ca7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 3627.918 ; gain = 81.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.267 | TNS=-4002.883| WHS=-1.388 | THS=-915.191|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 22cab1a2d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 3665.895 ; gain = 119.859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.267 | TNS=-4001.352| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 21fae6c99

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 3677.984 ; gain = 131.949

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26613
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26613
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20c01339c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 3677.984 ; gain = 131.949

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20c01339c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 3677.984 ; gain = 131.949
Phase 3 Initial Routing | Checksum: 10842b6d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3721.977 ; gain = 175.941
INFO: [Route 35-580] Design has 66 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=======================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                   |
+====================+===================+=======================================+
| SysClk_PLL_0       | SysClk_PLL_0      | DDR/FSM_onehot_DDR_FSM_state_reg[0]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | DDR/FSM_onehot_DDR_FSM_state_reg[3]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | DDR/FSM_onehot_DDR_FSM_state_reg[4]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | DDR/FSM_onehot_DDR_FSM_state_reg[1]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | DDR/FSM_onehot_DDR_FSM_state_reg[6]/D |
+--------------------+-------------------+---------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1407
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.414 | TNS=-4133.017| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11afc3f49

Time (s): cpu = 00:04:10 ; elapsed = 00:03:32 . Memory (MB): peak = 3902.711 ; gain = 356.676

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.414 | TNS=-4135.845| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: b64bd206

Time (s): cpu = 00:04:11 ; elapsed = 00:03:33 . Memory (MB): peak = 3902.711 ; gain = 356.676
Phase 4 Rip-up And Reroute | Checksum: b64bd206

Time (s): cpu = 00:04:11 ; elapsed = 00:03:33 . Memory (MB): peak = 3902.711 ; gain = 356.676

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d3d68557

Time (s): cpu = 00:04:14 ; elapsed = 00:03:34 . Memory (MB): peak = 3902.711 ; gain = 356.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.414 | TNS=-4130.840| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 181b4d2d8

Time (s): cpu = 00:04:16 ; elapsed = 00:03:35 . Memory (MB): peak = 3902.711 ; gain = 356.676

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 181b4d2d8

Time (s): cpu = 00:04:16 ; elapsed = 00:03:35 . Memory (MB): peak = 3902.711 ; gain = 356.676
Phase 5 Delay and Skew Optimization | Checksum: 181b4d2d8

Time (s): cpu = 00:04:16 ; elapsed = 00:03:35 . Memory (MB): peak = 3902.711 ; gain = 356.676

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10de9bc72

Time (s): cpu = 00:04:18 ; elapsed = 00:03:37 . Memory (MB): peak = 3902.711 ; gain = 356.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.414 | TNS=-4129.970| WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1938a2b9c

Time (s): cpu = 00:04:18 ; elapsed = 00:03:37 . Memory (MB): peak = 3902.711 ; gain = 356.676
Phase 6 Post Hold Fix | Checksum: 1938a2b9c

Time (s): cpu = 00:04:19 ; elapsed = 00:03:37 . Memory (MB): peak = 3902.711 ; gain = 356.676

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.0005 %
  Global Horizontal Routing Utilization  = 9.92335 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1447fb1e0

Time (s): cpu = 00:04:19 ; elapsed = 00:03:37 . Memory (MB): peak = 3902.711 ; gain = 356.676

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1447fb1e0

Time (s): cpu = 00:04:19 ; elapsed = 00:03:37 . Memory (MB): peak = 3902.711 ; gain = 356.676

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 180064139

Time (s): cpu = 00:04:21 ; elapsed = 00:03:39 . Memory (MB): peak = 3902.711 ; gain = 356.676

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.414 | TNS=-4129.970| WHS=0.047  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 180064139

Time (s): cpu = 00:04:23 ; elapsed = 00:03:40 . Memory (MB): peak = 3902.711 ; gain = 356.676
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: fcea87cb

Time (s): cpu = 00:04:23 ; elapsed = 00:03:41 . Memory (MB): peak = 3902.711 ; gain = 356.676

Time (s): cpu = 00:04:23 ; elapsed = 00:03:41 . Memory (MB): peak = 3902.711 ; gain = 356.676

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
451 Infos, 13 Warnings, 35 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:28 ; elapsed = 00:03:43 . Memory (MB): peak = 3902.711 ; gain = 364.391
INFO: [runtcl-4] Executing : report_drc -file FEB_drc_routed.rpt -pb FEB_drc_routed.pb -rpx FEB_drc_routed.rpx
Command: report_drc -file FEB_drc_routed.rpt -pb FEB_drc_routed.pb -rpx FEB_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FEB_methodology_drc_routed.rpt -pb FEB_methodology_drc_routed.pb -rpx FEB_methodology_drc_routed.rpx
Command: report_methodology -file FEB_methodology_drc_routed.rpt -pb FEB_methodology_drc_routed.pb -rpx FEB_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3902.711 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file FEB_power_routed.rpt -pb FEB_power_summary_routed.pb -rpx FEB_power_routed.rpx
Command: report_power -file FEB_power_routed.rpt -pb FEB_power_summary_routed.pb -rpx FEB_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
461 Infos, 13 Warnings, 35 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3902.711 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file FEB_route_status.rpt -pb FEB_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file FEB_timing_summary_routed.rpt -pb FEB_timing_summary_routed.pb -rpx FEB_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file FEB_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FEB_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FEB_bus_skew_routed.rpt -pb FEB_bus_skew_routed.pb -rpx FEB_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3902.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3902.711 ; gain = 0.000
Command: write_bitstream -force FEB.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A1)+(A2*(~A1)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A1)+(A2*(~A1)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/pll_clk3_out on the DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (DACControl/ODFifoWrReq_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (DACControl/ODFifoRdReq_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (DACControl/ODFifoWrReq_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (DACControl/ODFifoWrReq_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (DACControl/ODFifoWrReq_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN (net: uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2[0]) which is driven by a register (uC_to_LVDSTX/FMTxBuff_wreq_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN (net: uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_14) which is driven by a register (uC_to_LVDSTX/FMTx/Tx_Out_reg[Done]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0] (net: uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2[0]) which is driven by a register (uC_to_LVDSTX/FMTxBuff_wreq_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN (net: uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_15) which is driven by a register (uControllerRegister/AFE_DBG_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 60 net(s) have no routable loads. The problem bus(es) and/or net(s) are uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly, DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]... and (the first 15 of 46 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./FEB.bit...
Writing bitstream ./FEB.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 4384.105 ; gain = 481.395
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 09:50:50 2023...
