// Seed: 2908473176
module module_0 #(
    parameter id_7 = 32'd97
) (
    output tri id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wire id_5
);
  wire [1 : 1] _id_7;
  wire [-1  +  id_7 : -1 'b0] id_8, id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd0,
    parameter id_7 = 32'd40
) (
    output logic id_0,
    input tri1 id_1,
    input tri void _id_2,
    input uwire id_3,
    input tri0 id_4[id_2 : id_7],
    input wire id_5,
    output tri1 id_6,
    input wor _id_7
);
  always_latch if (1) id_0 <= id_3;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_1,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
