|Register_v1
clk => r7[0].CLK
clk => r7[1].CLK
clk => r7[2].CLK
clk => r7[3].CLK
clk => r7[4].CLK
clk => r7[5].CLK
clk => r7[6].CLK
clk => r7[7].CLK
clk => r6[0].CLK
clk => r6[1].CLK
clk => r6[2].CLK
clk => r6[3].CLK
clk => r6[4].CLK
clk => r6[5].CLK
clk => r6[6].CLK
clk => r6[7].CLK
clk => r5[0].CLK
clk => r5[1].CLK
clk => r5[2].CLK
clk => r5[3].CLK
clk => r5[4].CLK
clk => r5[5].CLK
clk => r5[6].CLK
clk => r5[7].CLK
clk => r4[0].CLK
clk => r4[1].CLK
clk => r4[2].CLK
clk => r4[3].CLK
clk => r4[4].CLK
clk => r4[5].CLK
clk => r4[6].CLK
clk => r4[7].CLK
clk => r3[0].CLK
clk => r3[1].CLK
clk => r3[2].CLK
clk => r3[3].CLK
clk => r3[4].CLK
clk => r3[5].CLK
clk => r3[6].CLK
clk => r3[7].CLK
clk => r2[0].CLK
clk => r2[1].CLK
clk => r2[2].CLK
clk => r2[3].CLK
clk => r2[4].CLK
clk => r2[5].CLK
clk => r2[6].CLK
clk => r2[7].CLK
clk => r1[0].CLK
clk => r1[1].CLK
clk => r1[2].CLK
clk => r1[3].CLK
clk => r1[4].CLK
clk => r1[5].CLK
clk => r1[6].CLK
clk => r1[7].CLK
clk => r0[0].CLK
clk => r0[1].CLK
clk => r0[2].CLK
clk => r0[3].CLK
clk => r0[4].CLK
clk => r0[5].CLK
clk => r0[6].CLK
clk => r0[7].CLK
regWrite => process_0.IN0
regMem => process_0.IN1
rd[0] => Mux1.IN4
rd[0] => Mux2.IN4
rd[0] => Mux3.IN4
rd[0] => Mux4.IN4
rd[0] => Mux5.IN4
rd[0] => Mux6.IN4
rd[0] => Mux7.IN4
rd[0] => Mux8.IN4
rd[0] => Mux9.IN4
rd[0] => Mux10.IN4
rd[0] => Mux11.IN4
rd[0] => Mux12.IN4
rd[0] => Mux13.IN4
rd[0] => Mux14.IN4
rd[0] => Mux15.IN4
rd[0] => Mux16.IN4
rd[0] => Mux17.IN4
rd[0] => Mux18.IN4
rd[0] => Mux19.IN4
rd[0] => Mux20.IN4
rd[0] => Mux21.IN4
rd[0] => Mux22.IN4
rd[0] => Mux23.IN4
rd[0] => Mux24.IN4
rd[0] => Mux25.IN4
rd[0] => Mux26.IN4
rd[0] => Mux27.IN4
rd[0] => Mux28.IN4
rd[0] => Mux29.IN4
rd[0] => Mux30.IN4
rd[0] => Mux31.IN4
rd[0] => Mux32.IN4
rd[0] => Mux33.IN4
rd[0] => Mux34.IN4
rd[0] => Mux35.IN4
rd[0] => Mux36.IN4
rd[0] => Mux37.IN4
rd[0] => Mux38.IN4
rd[0] => Mux39.IN4
rd[0] => Mux40.IN4
rd[0] => Mux41.IN4
rd[0] => Mux42.IN4
rd[0] => Mux43.IN4
rd[0] => Mux44.IN4
rd[0] => Mux45.IN4
rd[0] => Mux46.IN4
rd[0] => Mux47.IN4
rd[0] => Mux48.IN4
rd[0] => Mux49.IN4
rd[0] => Mux50.IN4
rd[0] => Mux51.IN4
rd[0] => Mux52.IN4
rd[0] => Mux53.IN4
rd[0] => Mux54.IN4
rd[0] => Mux55.IN4
rd[0] => Mux56.IN4
rd[0] => Mux57.IN4
rd[0] => Mux58.IN4
rd[0] => Mux59.IN4
rd[0] => Mux60.IN4
rd[0] => Mux61.IN4
rd[0] => Mux62.IN4
rd[0] => Mux63.IN4
rd[0] => Mux64.IN4
rd[1] => Mux1.IN3
rd[1] => Mux2.IN3
rd[1] => Mux3.IN3
rd[1] => Mux4.IN3
rd[1] => Mux5.IN3
rd[1] => Mux6.IN3
rd[1] => Mux7.IN3
rd[1] => Mux8.IN3
rd[1] => Mux9.IN3
rd[1] => Mux10.IN3
rd[1] => Mux11.IN3
rd[1] => Mux12.IN3
rd[1] => Mux13.IN3
rd[1] => Mux14.IN3
rd[1] => Mux15.IN3
rd[1] => Mux16.IN3
rd[1] => Mux17.IN3
rd[1] => Mux18.IN3
rd[1] => Mux19.IN3
rd[1] => Mux20.IN3
rd[1] => Mux21.IN3
rd[1] => Mux22.IN3
rd[1] => Mux23.IN3
rd[1] => Mux24.IN3
rd[1] => Mux25.IN3
rd[1] => Mux26.IN3
rd[1] => Mux27.IN3
rd[1] => Mux28.IN3
rd[1] => Mux29.IN3
rd[1] => Mux30.IN3
rd[1] => Mux31.IN3
rd[1] => Mux32.IN3
rd[1] => Mux33.IN3
rd[1] => Mux34.IN3
rd[1] => Mux35.IN3
rd[1] => Mux36.IN3
rd[1] => Mux37.IN3
rd[1] => Mux38.IN3
rd[1] => Mux39.IN3
rd[1] => Mux40.IN3
rd[1] => Mux41.IN3
rd[1] => Mux42.IN3
rd[1] => Mux43.IN3
rd[1] => Mux44.IN3
rd[1] => Mux45.IN3
rd[1] => Mux46.IN3
rd[1] => Mux47.IN3
rd[1] => Mux48.IN3
rd[1] => Mux49.IN3
rd[1] => Mux50.IN3
rd[1] => Mux51.IN3
rd[1] => Mux52.IN3
rd[1] => Mux53.IN3
rd[1] => Mux54.IN3
rd[1] => Mux55.IN3
rd[1] => Mux56.IN3
rd[1] => Mux57.IN3
rd[1] => Mux58.IN3
rd[1] => Mux59.IN3
rd[1] => Mux60.IN3
rd[1] => Mux61.IN3
rd[1] => Mux62.IN3
rd[1] => Mux63.IN3
rd[1] => Mux64.IN3
rd[2] => Mux1.IN2
rd[2] => Mux2.IN2
rd[2] => Mux3.IN2
rd[2] => Mux4.IN2
rd[2] => Mux5.IN2
rd[2] => Mux6.IN2
rd[2] => Mux7.IN2
rd[2] => Mux8.IN2
rd[2] => Mux9.IN2
rd[2] => Mux10.IN2
rd[2] => Mux11.IN2
rd[2] => Mux12.IN2
rd[2] => Mux13.IN2
rd[2] => Mux14.IN2
rd[2] => Mux15.IN2
rd[2] => Mux16.IN2
rd[2] => Mux17.IN2
rd[2] => Mux18.IN2
rd[2] => Mux19.IN2
rd[2] => Mux20.IN2
rd[2] => Mux21.IN2
rd[2] => Mux22.IN2
rd[2] => Mux23.IN2
rd[2] => Mux24.IN2
rd[2] => Mux25.IN2
rd[2] => Mux26.IN2
rd[2] => Mux27.IN2
rd[2] => Mux28.IN2
rd[2] => Mux29.IN2
rd[2] => Mux30.IN2
rd[2] => Mux31.IN2
rd[2] => Mux32.IN2
rd[2] => Mux33.IN2
rd[2] => Mux34.IN2
rd[2] => Mux35.IN2
rd[2] => Mux36.IN2
rd[2] => Mux37.IN2
rd[2] => Mux38.IN2
rd[2] => Mux39.IN2
rd[2] => Mux40.IN2
rd[2] => Mux41.IN2
rd[2] => Mux42.IN2
rd[2] => Mux43.IN2
rd[2] => Mux44.IN2
rd[2] => Mux45.IN2
rd[2] => Mux46.IN2
rd[2] => Mux47.IN2
rd[2] => Mux48.IN2
rd[2] => Mux49.IN2
rd[2] => Mux50.IN2
rd[2] => Mux51.IN2
rd[2] => Mux52.IN2
rd[2] => Mux53.IN2
rd[2] => Mux54.IN2
rd[2] => Mux55.IN2
rd[2] => Mux56.IN2
rd[2] => Mux57.IN2
rd[2] => Mux58.IN2
rd[2] => Mux59.IN2
rd[2] => Mux60.IN2
rd[2] => Mux61.IN2
rd[2] => Mux62.IN2
rd[2] => Mux63.IN2
rd[2] => Mux64.IN2
rd[3] => Mux1.IN1
rd[3] => Mux2.IN1
rd[3] => Mux3.IN1
rd[3] => Mux4.IN1
rd[3] => Mux5.IN1
rd[3] => Mux6.IN1
rd[3] => Mux7.IN1
rd[3] => Mux8.IN1
rd[3] => Mux9.IN1
rd[3] => Mux10.IN1
rd[3] => Mux11.IN1
rd[3] => Mux12.IN1
rd[3] => Mux13.IN1
rd[3] => Mux14.IN1
rd[3] => Mux15.IN1
rd[3] => Mux16.IN1
rd[3] => Mux17.IN1
rd[3] => Mux18.IN1
rd[3] => Mux19.IN1
rd[3] => Mux20.IN1
rd[3] => Mux21.IN1
rd[3] => Mux22.IN1
rd[3] => Mux23.IN1
rd[3] => Mux24.IN1
rd[3] => Mux25.IN1
rd[3] => Mux26.IN1
rd[3] => Mux27.IN1
rd[3] => Mux28.IN1
rd[3] => Mux29.IN1
rd[3] => Mux30.IN1
rd[3] => Mux31.IN1
rd[3] => Mux32.IN1
rd[3] => Mux33.IN1
rd[3] => Mux34.IN1
rd[3] => Mux35.IN1
rd[3] => Mux36.IN1
rd[3] => Mux37.IN1
rd[3] => Mux38.IN1
rd[3] => Mux39.IN1
rd[3] => Mux40.IN1
rd[3] => Mux41.IN1
rd[3] => Mux42.IN1
rd[3] => Mux43.IN1
rd[3] => Mux44.IN1
rd[3] => Mux45.IN1
rd[3] => Mux46.IN1
rd[3] => Mux47.IN1
rd[3] => Mux48.IN1
rd[3] => Mux49.IN1
rd[3] => Mux50.IN1
rd[3] => Mux51.IN1
rd[3] => Mux52.IN1
rd[3] => Mux53.IN1
rd[3] => Mux54.IN1
rd[3] => Mux55.IN1
rd[3] => Mux56.IN1
rd[3] => Mux57.IN1
rd[3] => Mux58.IN1
rd[3] => Mux59.IN1
rd[3] => Mux60.IN1
rd[3] => Mux61.IN1
rd[3] => Mux62.IN1
rd[3] => Mux63.IN1
rd[3] => Mux64.IN1
rs[0] => Mux66.IN11
rs[0] => Mux65.IN11
rs[0] => Mux0.IN11
rs[0] => Mux76.IN11
rs[0] => Mux77.IN11
rs[0] => Mux78.IN11
rs[0] => Mux79.IN11
rs[0] => Mux80.IN11
rs[0] => Mux81.IN19
rs[1] => Mux66.IN10
rs[1] => Mux65.IN10
rs[1] => Mux0.IN10
rs[1] => Mux76.IN10
rs[1] => Mux77.IN10
rs[1] => Mux78.IN10
rs[1] => Mux79.IN10
rs[1] => Mux80.IN10
rs[1] => Mux81.IN18
rs[2] => Mux66.IN9
rs[2] => Mux65.IN9
rs[2] => Mux0.IN9
rs[2] => Mux76.IN9
rs[2] => Mux77.IN9
rs[2] => Mux78.IN9
rs[2] => Mux79.IN9
rs[2] => Mux80.IN9
rs[2] => Mux81.IN17
rs[3] => Mux66.IN8
rs[3] => Mux65.IN8
rs[3] => Mux0.IN8
rs[3] => Mux76.IN8
rs[3] => Mux77.IN8
rs[3] => Mux78.IN8
rs[3] => Mux79.IN8
rs[3] => Mux80.IN8
rs[3] => Mux81.IN16
rt[0] => Mux75.IN11
rt[0] => Mux74.IN11
rt[0] => Mux73.IN11
rt[0] => Mux72.IN11
rt[0] => Mux71.IN11
rt[0] => Mux70.IN11
rt[0] => Mux69.IN11
rt[0] => Mux68.IN11
rt[0] => Mux67.IN19
rt[1] => Mux75.IN10
rt[1] => Mux74.IN10
rt[1] => Mux73.IN10
rt[1] => Mux72.IN10
rt[1] => Mux71.IN10
rt[1] => Mux70.IN10
rt[1] => Mux69.IN10
rt[1] => Mux68.IN10
rt[1] => Mux67.IN18
rt[2] => Mux75.IN9
rt[2] => Mux74.IN9
rt[2] => Mux73.IN9
rt[2] => Mux72.IN9
rt[2] => Mux71.IN9
rt[2] => Mux70.IN9
rt[2] => Mux69.IN9
rt[2] => Mux68.IN9
rt[2] => Mux67.IN17
rt[3] => Mux75.IN8
rt[3] => Mux74.IN8
rt[3] => Mux73.IN8
rt[3] => Mux72.IN8
rt[3] => Mux71.IN8
rt[3] => Mux70.IN8
rt[3] => Mux69.IN8
rt[3] => Mux68.IN8
rt[3] => Mux67.IN16
Register_alu[0] <= Register_alu[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_alu[1] <= Register_alu[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_alu[2] <= Register_alu[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_alu[3] <= Register_alu[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_alu[4] <= Register_alu[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_alu[5] <= Register_alu[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_alu[6] <= Register_alu[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_alu[7] <= Register_alu[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_mux[0] <= Register_mux[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_mux[1] <= Register_mux[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_mux[2] <= Register_mux[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_mux[3] <= Register_mux[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_mux[4] <= Register_mux[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_mux[5] <= Register_mux[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_mux[6] <= Register_mux[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Register_mux[7] <= Register_mux[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


