
audioAndImagePackets.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007610  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080077cc  080077cc  000087cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007840  08007840  0000901c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007840  08007840  00008840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007848  08007848  0000901c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007848  08007848  00008848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800784c  0800784c  0000884c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20040000  08007850  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000302a0  2004001c  0800786c  0000901c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200702bc  0800786c  000092bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000901c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017eba  00000000  00000000  0000904c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e25  00000000  00000000  00020f06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001478  00000000  00000000  00023d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000100f  00000000  00000000  000251a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b45c  00000000  00000000  000261b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000180ff  00000000  00000000  00051613  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010bf96  00000000  00000000  00069712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001756a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056c4  00000000  00000000  001756ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0017adb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004001c 	.word	0x2004001c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080077b4 	.word	0x080077b4

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040020 	.word	0x20040020
 80001f8:	080077b4 	.word	0x080077b4

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b096      	sub	sp, #88	@ 0x58
 800052c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052e:	f001 fe40 	bl	80021b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000532:	f000 fa71 	bl	8000a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000536:	f000 fc51 	bl	8000ddc <MX_GPIO_Init>
  MX_DMA_Init();
 800053a:	f000 fc1d 	bl	8000d78 <MX_DMA_Init>
  MX_SPI1_Init();
 800053e:	f000 fb3d 	bl	8000bbc <MX_SPI1_Init>
  MX_TIM1_Init();
 8000542:	f000 fb79 	bl	8000c38 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 8000546:	f000 faeb 	bl	8000b20 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 800054a:	f000 fab5 	bl	8000ab8 <MX_DAC1_Init>
  MX_TIM2_Init();
 800054e:	f000 fbc5 	bl	8000cdc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  tft_init();
 8000552:	f001 fc74 	bl	8001e3e <tft_init>
  tft_fill_rect(0, 0, 480, 320, 0xAAAA);
 8000556:	f64a 23aa 	movw	r3, #43690	@ 0xaaaa
 800055a:	9300      	str	r3, [sp, #0]
 800055c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000560:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000564:	2100      	movs	r1, #0
 8000566:	2000      	movs	r0, #0
 8000568:	f001 fc84 	bl	8001e74 <tft_fill_rect>
  // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON

  uart_start_header_rx();
 800056c:	f000 fe7c 	bl	8001268 <uart_start_header_rx>

  /* Start TIM2 (48 kHz trigger) */
  HAL_TIM_Base_Start(&htim2);
 8000570:	48a4      	ldr	r0, [pc, #656]	@ (8000804 <main+0x2dc>)
 8000572:	f005 f85b 	bl	800562c <HAL_TIM_Base_Start>

  /* Init DAC circular buffer to mid-scale (silence) */
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8000576:	2300      	movs	r3, #0
 8000578:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800057a:	e008      	b.n	800058e <main+0x66>
      dac_buf[i] = 2048; // mid-scale for 12-bit
 800057c:	4aa2      	ldr	r2, [pc, #648]	@ (8000808 <main+0x2e0>)
 800057e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000580:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000584:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8000588:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800058a:	3301      	adds	r3, #1
 800058c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800058e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000590:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 8000594:	4293      	cmp	r3, r2
 8000596:	d9f1      	bls.n	800057c <main+0x54>

  /* Do NOT start DAC DMA here.
   * We'll start it after we've "primed" the buffer with at least
   * two good audio packets of a new stream.
   */
  dac_running       = 0;
 8000598:	4b9c      	ldr	r3, [pc, #624]	@ (800080c <main+0x2e4>)
 800059a:	2200      	movs	r2, #0
 800059c:	701a      	strb	r2, [r3, #0]
  audio_prime_count = 0;
 800059e:	4b9c      	ldr	r3, [pc, #624]	@ (8000810 <main+0x2e8>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	701a      	strb	r2, [r3, #0]
  audio_stream_active = 0;
 80005a4:	4b9b      	ldr	r3, [pc, #620]	@ (8000814 <main+0x2ec>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	701a      	strb	r2, [r3, #0]


  while (1)
  {

	  if (ctrl_pkt_ready) {
 80005aa:	4b9b      	ldr	r3, [pc, #620]	@ (8000818 <main+0x2f0>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d048      	beq.n	8000646 <main+0x11e>
	          ctrl_pkt_ready = 0;
 80005b4:	4b98      	ldr	r3, [pc, #608]	@ (8000818 <main+0x2f0>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	701a      	strb	r2, [r3, #0]
	          uint8_t cmd = ctrl_buf[0];
 80005ba:	4b98      	ldr	r3, [pc, #608]	@ (800081c <main+0x2f4>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	76fb      	strb	r3, [r7, #27]

	          if (cmd == CTRL_CMD_AUDIO_STOP) {
 80005c0:	7efb      	ldrb	r3, [r7, #27]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	f040 8213 	bne.w	80009ee <main+0x4c6>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c8:	b672      	cpsid	i
}
 80005ca:	bf00      	nop
	              __disable_irq();
	              audio_stream_active = 0;
 80005cc:	4b91      	ldr	r3, [pc, #580]	@ (8000814 <main+0x2ec>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	701a      	strb	r2, [r3, #0]

	              // Drop any pending audio packet in-flight
	              audio_pkt_ready = 0;
 80005d2:	4b93      	ldr	r3, [pc, #588]	@ (8000820 <main+0x2f8>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	701a      	strb	r2, [r3, #0]
	              audio_pkt_len   = 0;
 80005d8:	4b92      	ldr	r3, [pc, #584]	@ (8000824 <main+0x2fc>)
 80005da:	2200      	movs	r2, #0
 80005dc:	801a      	strh	r2, [r3, #0]

	              // Release both halves so future streams start clean
	              half0_free = 1;
 80005de:	4b92      	ldr	r3, [pc, #584]	@ (8000828 <main+0x300>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
	              half1_free = 1;
 80005e4:	4b91      	ldr	r3, [pc, #580]	@ (800082c <main+0x304>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]

	              // Reset priming state
	              audio_prime_count = 0;
 80005ea:	4b89      	ldr	r3, [pc, #548]	@ (8000810 <main+0x2e8>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80005f0:	b662      	cpsie	i
}
 80005f2:	bf00      	nop

	              __enable_irq();

	              // Stop DAC DMA if it was running
	              if (dac_running) {
 80005f4:	4b85      	ldr	r3, [pc, #532]	@ (800080c <main+0x2e4>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d006      	beq.n	800060c <main+0xe4>
	                  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80005fe:	2100      	movs	r1, #0
 8000600:	488b      	ldr	r0, [pc, #556]	@ (8000830 <main+0x308>)
 8000602:	f002 f86f 	bl	80026e4 <HAL_DAC_Stop_DMA>
	                  dac_running = 0;
 8000606:	4b81      	ldr	r3, [pc, #516]	@ (800080c <main+0x2e4>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
	              }

	              // Fill DAC buffer with silence
	              for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800060c:	2300      	movs	r3, #0
 800060e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000610:	e008      	b.n	8000624 <main+0xfc>
	                  dac_buf[i] = 2048;
 8000612:	4a7d      	ldr	r2, [pc, #500]	@ (8000808 <main+0x2e0>)
 8000614:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000616:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800061a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	              for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800061e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000620:	3301      	adds	r3, #1
 8000622:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000624:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000626:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 800062a:	4293      	cmp	r3, r2
 800062c:	d9f1      	bls.n	8000612 <main+0xea>
	              }

	              uint8_t ack = UART_ACK_OK; // 'S'
 800062e:	2353      	movs	r3, #83	@ 0x53
 8000630:	76bb      	strb	r3, [r7, #26]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000632:	f107 011a 	add.w	r1, r7, #26
 8000636:	230a      	movs	r3, #10
 8000638:	2201      	movs	r2, #1
 800063a:	487e      	ldr	r0, [pc, #504]	@ (8000834 <main+0x30c>)
 800063c:	f005 fb40 	bl	8005cc0 <HAL_UART_Transmit>

	              // Re-arm header RX
	              uart_start_header_rx();
 8000640:	f000 fe12 	bl	8001268 <uart_start_header_rx>
	          }

	          // Skip directly to next loop iteration so we don't process audio
	          // in the same pass after a STOP.
	          continue;
 8000644:	e1d3      	b.n	80009ee <main+0x4c6>
	      }


	  // 1) Handle image packets
	  if (image_pkt_ready) {
 8000646:	4b7c      	ldr	r3, [pc, #496]	@ (8000838 <main+0x310>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	b2db      	uxtb	r3, r3
 800064c:	2b00      	cmp	r3, #0
 800064e:	d070      	beq.n	8000732 <main+0x20a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000650:	b672      	cpsid	i
}
 8000652:	bf00      	nop
	      uint16_t payload_len;
	      uint8_t  hdr_bytes[CRC_HEADER_LEN];

	      __disable_irq();
	      payload_len      = image_pkt_len;   // bytes of image payload
 8000654:	4b79      	ldr	r3, [pc, #484]	@ (800083c <main+0x314>)
 8000656:	881b      	ldrh	r3, [r3, #0]
 8000658:	873b      	strh	r3, [r7, #56]	@ 0x38
	      image_pkt_ready  = 0;
 800065a:	4b77      	ldr	r3, [pc, #476]	@ (8000838 <main+0x310>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]

	      // Snapshot the header fields for this packet into hdr_bytes[0..6]
	      hdr_bytes[0] = g_uart_rx.header.version;
 8000660:	4b77      	ldr	r3, [pc, #476]	@ (8000840 <main+0x318>)
 8000662:	7a9b      	ldrb	r3, [r3, #10]
 8000664:	743b      	strb	r3, [r7, #16]
	      hdr_bytes[1] = g_uart_rx.header.data_type;
 8000666:	4b76      	ldr	r3, [pc, #472]	@ (8000840 <main+0x318>)
 8000668:	7adb      	ldrb	r3, [r3, #11]
 800066a:	747b      	strb	r3, [r7, #17]
	      hdr_bytes[2] = g_uart_rx.header.flags;
 800066c:	4b74      	ldr	r3, [pc, #464]	@ (8000840 <main+0x318>)
 800066e:	7b1b      	ldrb	r3, [r3, #12]
 8000670:	74bb      	strb	r3, [r7, #18]
	      hdr_bytes[3] = (uint8_t)(g_uart_rx.header.seq >> 8);
 8000672:	4b73      	ldr	r3, [pc, #460]	@ (8000840 <main+0x318>)
 8000674:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8000678:	b29b      	uxth	r3, r3
 800067a:	0a1b      	lsrs	r3, r3, #8
 800067c:	b29b      	uxth	r3, r3
 800067e:	b2db      	uxtb	r3, r3
 8000680:	74fb      	strb	r3, [r7, #19]
	      hdr_bytes[4] = (uint8_t)(g_uart_rx.header.seq & 0xFF);
 8000682:	4b6f      	ldr	r3, [pc, #444]	@ (8000840 <main+0x318>)
 8000684:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8000688:	b29b      	uxth	r3, r3
 800068a:	b2db      	uxtb	r3, r3
 800068c:	753b      	strb	r3, [r7, #20]
	      hdr_bytes[5] = (uint8_t)(g_uart_rx.header.len >> 8);
 800068e:	4b6c      	ldr	r3, [pc, #432]	@ (8000840 <main+0x318>)
 8000690:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8000694:	b29b      	uxth	r3, r3
 8000696:	0a1b      	lsrs	r3, r3, #8
 8000698:	b29b      	uxth	r3, r3
 800069a:	b2db      	uxtb	r3, r3
 800069c:	757b      	strb	r3, [r7, #21]
	      hdr_bytes[6] = (uint8_t)(g_uart_rx.header.len & 0xFF);
 800069e:	4b68      	ldr	r3, [pc, #416]	@ (8000840 <main+0x318>)
 80006a0:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsie i" : : : "memory");
 80006aa:	b662      	cpsie	i
}
 80006ac:	bf00      	nop
	      __enable_irq();

	      if (payload_len <= sizeof(image_pkt_buf)) {
 80006ae:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80006b0:	f64f 72f6 	movw	r2, #65526	@ 0xfff6
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d833      	bhi.n	8000720 <main+0x1f8>

	          uint16_t recv_crc =
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 80006b8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80006ba:	4a62      	ldr	r2, [pc, #392]	@ (8000844 <main+0x31c>)
 80006bc:	5cd3      	ldrb	r3, [r2, r3]
 80006be:	b21b      	sxth	r3, r3
 80006c0:	021b      	lsls	r3, r3, #8
 80006c2:	b21a      	sxth	r2, r3
	               (uint16_t)image_pkt_buf[payload_len + 1];
 80006c4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80006c6:	3301      	adds	r3, #1
 80006c8:	495e      	ldr	r1, [pc, #376]	@ (8000844 <main+0x31c>)
 80006ca:	5ccb      	ldrb	r3, [r1, r3]
 80006cc:	b21b      	sxth	r3, r3
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 80006ce:	4313      	orrs	r3, r2
 80006d0:	b21b      	sxth	r3, r3
	          uint16_t recv_crc =
 80006d2:	86fb      	strh	r3, [r7, #54]	@ 0x36

	          // Use the *snapshotted* header bytes, not prefix_buf
	          uint16_t calc_crc = crc16_ccitt(hdr_bytes, image_pkt_buf, payload_len);
 80006d4:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80006d6:	f107 0310 	add.w	r3, r7, #16
 80006da:	495a      	ldr	r1, [pc, #360]	@ (8000844 <main+0x31c>)
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 ff77 	bl	80015d0 <crc16_ccitt>
 80006e2:	4603      	mov	r3, r0
 80006e4:	86bb      	strh	r3, [r7, #52]	@ 0x34

	          if (calc_crc != recv_crc) {
 80006e6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80006e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d009      	beq.n	8000702 <main+0x1da>
	              uint8_t nack = UART_ACK_ERR;
 80006ee:	2345      	movs	r3, #69	@ 0x45
 80006f0:	73fb      	strb	r3, [r7, #15]
	              HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80006f2:	f107 010f 	add.w	r1, r7, #15
 80006f6:	230a      	movs	r3, #10
 80006f8:	2201      	movs	r2, #1
 80006fa:	484e      	ldr	r0, [pc, #312]	@ (8000834 <main+0x30c>)
 80006fc:	f005 fae0 	bl	8005cc0 <HAL_UART_Transmit>
 8000700:	e017      	b.n	8000732 <main+0x20a>
	          } else {
	              parse_and_apply_image_packet(image_pkt_buf, payload_len);
 8000702:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000704:	4619      	mov	r1, r3
 8000706:	484f      	ldr	r0, [pc, #316]	@ (8000844 <main+0x31c>)
 8000708:	f000 ffcd 	bl	80016a6 <parse_and_apply_image_packet>

	              uint8_t ack = UART_ACK_OK;
 800070c:	2353      	movs	r3, #83	@ 0x53
 800070e:	73bb      	strb	r3, [r7, #14]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000710:	f107 010e 	add.w	r1, r7, #14
 8000714:	230a      	movs	r3, #10
 8000716:	2201      	movs	r2, #1
 8000718:	4846      	ldr	r0, [pc, #280]	@ (8000834 <main+0x30c>)
 800071a:	f005 fad1 	bl	8005cc0 <HAL_UART_Transmit>
 800071e:	e008      	b.n	8000732 <main+0x20a>
	          }
	      } else {
	          uint8_t nack = UART_ACK_ERR;
 8000720:	2345      	movs	r3, #69	@ 0x45
 8000722:	737b      	strb	r3, [r7, #13]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8000724:	f107 010d 	add.w	r1, r7, #13
 8000728:	230a      	movs	r3, #10
 800072a:	2201      	movs	r2, #1
 800072c:	4841      	ldr	r0, [pc, #260]	@ (8000834 <main+0x30c>)
 800072e:	f005 fac7 	bl	8005cc0 <HAL_UART_Transmit>



		  // 2) Handle audio packets (fill halves of dac_buf, DAC runs continuously)
      // 2) Handle audio packets (convert in-place in dac_buf, DAC runs continuously)
	  if (audio_pkt_ready) {
 8000732:	4b3b      	ldr	r3, [pc, #236]	@ (8000820 <main+0x2f8>)
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	b2db      	uxtb	r3, r3
 8000738:	2b00      	cmp	r3, #0
 800073a:	f43f af36 	beq.w	80005aa <main+0x82>
	      uint8_t  idx;
	      uint16_t payload_len;
	      uint8_t  hdr_bytes[CRC_HEADER_LEN];
	      uint8_t  send_manual_A = 0;  // whether to send 'A' after ACK (priming)
 800073e:	2300      	movs	r3, #0
 8000740:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  __ASM volatile ("cpsid i" : : : "memory");
 8000744:	b672      	cpsid	i
}
 8000746:	bf00      	nop

	      __disable_irq();
	      idx             = audio_write_idx;   // 0 or 1
 8000748:	4b3f      	ldr	r3, [pc, #252]	@ (8000848 <main+0x320>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	      payload_len     = audio_pkt_len;     // bytes of audio payload
 8000750:	4b34      	ldr	r3, [pc, #208]	@ (8000824 <main+0x2fc>)
 8000752:	881b      	ldrh	r3, [r3, #0]
 8000754:	863b      	strh	r3, [r7, #48]	@ 0x30
	      audio_pkt_ready = 0;
 8000756:	4b32      	ldr	r3, [pc, #200]	@ (8000820 <main+0x2f8>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]

	      // Snapshot header into hdr_bytes
	      hdr_bytes[0] = g_uart_rx.header.version;
 800075c:	4b38      	ldr	r3, [pc, #224]	@ (8000840 <main+0x318>)
 800075e:	7a9b      	ldrb	r3, [r3, #10]
 8000760:	713b      	strb	r3, [r7, #4]
	      hdr_bytes[1] = g_uart_rx.header.data_type;
 8000762:	4b37      	ldr	r3, [pc, #220]	@ (8000840 <main+0x318>)
 8000764:	7adb      	ldrb	r3, [r3, #11]
 8000766:	717b      	strb	r3, [r7, #5]
	      hdr_bytes[2] = g_uart_rx.header.flags;
 8000768:	4b35      	ldr	r3, [pc, #212]	@ (8000840 <main+0x318>)
 800076a:	7b1b      	ldrb	r3, [r3, #12]
 800076c:	71bb      	strb	r3, [r7, #6]
	      hdr_bytes[3] = (uint8_t)(g_uart_rx.header.seq >> 8);
 800076e:	4b34      	ldr	r3, [pc, #208]	@ (8000840 <main+0x318>)
 8000770:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8000774:	b29b      	uxth	r3, r3
 8000776:	0a1b      	lsrs	r3, r3, #8
 8000778:	b29b      	uxth	r3, r3
 800077a:	b2db      	uxtb	r3, r3
 800077c:	71fb      	strb	r3, [r7, #7]
	      hdr_bytes[4] = (uint8_t)(g_uart_rx.header.seq & 0xFF);
 800077e:	4b30      	ldr	r3, [pc, #192]	@ (8000840 <main+0x318>)
 8000780:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8000784:	b29b      	uxth	r3, r3
 8000786:	b2db      	uxtb	r3, r3
 8000788:	723b      	strb	r3, [r7, #8]
	      hdr_bytes[5] = (uint8_t)(g_uart_rx.header.len >> 8);
 800078a:	4b2d      	ldr	r3, [pc, #180]	@ (8000840 <main+0x318>)
 800078c:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8000790:	b29b      	uxth	r3, r3
 8000792:	0a1b      	lsrs	r3, r3, #8
 8000794:	b29b      	uxth	r3, r3
 8000796:	b2db      	uxtb	r3, r3
 8000798:	727b      	strb	r3, [r7, #9]
	      hdr_bytes[6] = (uint8_t)(g_uart_rx.header.len & 0xFF);
 800079a:	4b29      	ldr	r3, [pc, #164]	@ (8000840 <main+0x318>)
 800079c:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	72bb      	strb	r3, [r7, #10]
  __ASM volatile ("cpsie i" : : : "memory");
 80007a6:	b662      	cpsie	i
}
 80007a8:	bf00      	nop
	      __enable_irq();

	      // Sanity-check payload length vs max audio payload
	      if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 80007aa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80007ac:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 80007b0:	4293      	cmp	r3, r2
 80007b2:	d915      	bls.n	80007e0 <main+0x2b8>
	          // free the reserved half so we don't leak it
	          if (idx == 0) half0_free = 1;
 80007b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d103      	bne.n	80007c4 <main+0x29c>
 80007bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <main+0x300>)
 80007be:	2201      	movs	r2, #1
 80007c0:	701a      	strb	r2, [r3, #0]
 80007c2:	e002      	b.n	80007ca <main+0x2a2>
	          else          half1_free = 1;
 80007c4:	4b19      	ldr	r3, [pc, #100]	@ (800082c <main+0x304>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	701a      	strb	r2, [r3, #0]

	          uint8_t nack = UART_ACK_ERR;
 80007ca:	2345      	movs	r3, #69	@ 0x45
 80007cc:	70bb      	strb	r3, [r7, #2]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80007ce:	1cb9      	adds	r1, r7, #2
 80007d0:	230a      	movs	r3, #10
 80007d2:	2201      	movs	r2, #1
 80007d4:	4817      	ldr	r0, [pc, #92]	@ (8000834 <main+0x30c>)
 80007d6:	f005 fa73 	bl	8005cc0 <HAL_UART_Transmit>

	          // Now ready to receive the next header
	          uart_start_header_rx();
 80007da:	f000 fd45 	bl	8001268 <uart_start_header_rx>
	          continue;
 80007de:	e107      	b.n	80009f0 <main+0x4c8>
	      }

	      // CRC from separate buffer (big-endian: [hi][lo])
	      uint16_t recv_crc =
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80007e0:	4b1a      	ldr	r3, [pc, #104]	@ (800084c <main+0x324>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	021b      	lsls	r3, r3, #8
 80007e8:	b21a      	sxth	r2, r3
	           (uint16_t)audio_crc_buf[1];
 80007ea:	4b18      	ldr	r3, [pc, #96]	@ (800084c <main+0x324>)
 80007ec:	785b      	ldrb	r3, [r3, #1]
 80007ee:	b21b      	sxth	r3, r3
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80007f0:	4313      	orrs	r3, r2
 80007f2:	b21b      	sxth	r3, r3
	      uint16_t recv_crc =
 80007f4:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	      // Payload lives in selected half of dac_buf
	      uint8_t *payload_bytes = (uint8_t *)(
 80007f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d128      	bne.n	8000850 <main+0x328>
 80007fe:	4b02      	ldr	r3, [pc, #8]	@ (8000808 <main+0x2e0>)
 8000800:	e027      	b.n	8000852 <main+0x32a>
 8000802:	bf00      	nop
 8000804:	20040250 	.word	0x20040250
 8000808:	200402b4 	.word	0x200402b4
 800080c:	2007029f 	.word	0x2007029f
 8000810:	200702a0 	.word	0x200702a0
 8000814:	2007029e 	.word	0x2007029e
 8000818:	200702a4 	.word	0x200702a4
 800081c:	200702a8 	.word	0x200702a8
 8000820:	2007029a 	.word	0x2007029a
 8000824:	2007029c 	.word	0x2007029c
 8000828:	20040008 	.word	0x20040008
 800082c:	20040009 	.word	0x20040009
 8000830:	20040038 	.word	0x20040038
 8000834:	200400ac 	.word	0x200400ac
 8000838:	20070296 	.word	0x20070296
 800083c:	20070298 	.word	0x20070298
 8000840:	2004029c 	.word	0x2004029c
 8000844:	2006029c 	.word	0x2006029c
 8000848:	2007029b 	.word	0x2007029b
 800084c:	20070294 	.word	0x20070294
 8000850:	4b68      	ldr	r3, [pc, #416]	@ (80009f4 <main+0x4cc>)
 8000852:	62bb      	str	r3, [r7, #40]	@ 0x28
	          ? &dac_buf[0]
	          : &dac_buf[DAC_HALF_SAMPLES]
	      );

	      // Use snapshotted header, not prefix_buf
	      uint16_t calc_crc = crc16_ccitt(hdr_bytes,
 8000854:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800085a:	4618      	mov	r0, r3
 800085c:	f000 feb8 	bl	80015d0 <crc16_ccitt>
 8000860:	4603      	mov	r3, r0
 8000862:	84fb      	strh	r3, [r7, #38]	@ 0x26
	                                      payload_bytes,
	                                      payload_len);

	      if (calc_crc != recv_crc) {
 8000864:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000866:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000868:	429a      	cmp	r2, r3
 800086a:	d015      	beq.n	8000898 <main+0x370>
	          // free the half so we can reuse it
	          if (idx == 0) half0_free = 1;
 800086c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000870:	2b00      	cmp	r3, #0
 8000872:	d103      	bne.n	800087c <main+0x354>
 8000874:	4b60      	ldr	r3, [pc, #384]	@ (80009f8 <main+0x4d0>)
 8000876:	2201      	movs	r2, #1
 8000878:	701a      	strb	r2, [r3, #0]
 800087a:	e002      	b.n	8000882 <main+0x35a>
	          else          half1_free = 1;
 800087c:	4b5f      	ldr	r3, [pc, #380]	@ (80009fc <main+0x4d4>)
 800087e:	2201      	movs	r2, #1
 8000880:	701a      	strb	r2, [r3, #0]

	          uint8_t nack = UART_ACK_ERR;
 8000882:	2345      	movs	r3, #69	@ 0x45
 8000884:	707b      	strb	r3, [r7, #1]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8000886:	1c79      	adds	r1, r7, #1
 8000888:	230a      	movs	r3, #10
 800088a:	2201      	movs	r2, #1
 800088c:	485c      	ldr	r0, [pc, #368]	@ (8000a00 <main+0x4d8>)
 800088e:	f005 fa17 	bl	8005cc0 <HAL_UART_Transmit>

	          // Re-arm header RX
	          uart_start_header_rx();
 8000892:	f000 fce9 	bl	8001268 <uart_start_header_rx>
	          continue;
 8000896:	e0ab      	b.n	80009f0 <main+0x4c8>
	      }

	      // Good packet. Convert in-place in chosen half of dac_buf.
	      uint16_t num_samples = payload_len / 2;  // 2 bytes/sample
 8000898:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800089a:	085b      	lsrs	r3, r3, #1
 800089c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	      if (num_samples > DAC_HALF_SAMPLES) {
 80008a0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008a4:	f647 72fa 	movw	r2, #32762	@ 0x7ffa
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d903      	bls.n	80008b4 <main+0x38c>
	          num_samples = DAC_HALF_SAMPLES;
 80008ac:	f647 73fa 	movw	r3, #32762	@ 0x7ffa
 80008b0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	      }

	      int16_t  *src = (int16_t *)payload_bytes;  // signed PCM
 80008b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008b6:	623b      	str	r3, [r7, #32]
	      uint16_t *dst = (uint16_t *)payload_bytes; // same locations for DAC
 80008b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008ba:	61fb      	str	r3, [r7, #28]

	      for (uint16_t i = 0; i < num_samples; ++i) {
 80008bc:	2300      	movs	r3, #0
 80008be:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80008c2:	e025      	b.n	8000910 <main+0x3e8>
	          int32_t s = src[i];      // -32768..32767
 80008c4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	6a3a      	ldr	r2, [r7, #32]
 80008cc:	4413      	add	r3, r2
 80008ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	          s += 32768;              // 0..65535
 80008d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008d6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80008da:	63fb      	str	r3, [r7, #60]	@ 0x3c
	          if (s < 0)      s = 0;
 80008dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008de:	2b00      	cmp	r3, #0
 80008e0:	da01      	bge.n	80008e6 <main+0x3be>
 80008e2:	2300      	movs	r3, #0
 80008e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	          if (s > 65535)  s = 65535;
 80008e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80008ec:	db02      	blt.n	80008f4 <main+0x3cc>
 80008ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	          dst[i] = (uint16_t)(s >> 4);   // 12-bit right aligned
 80008f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008f6:	1119      	asrs	r1, r3, #4
 80008f8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	69fa      	ldr	r2, [r7, #28]
 8000900:	4413      	add	r3, r2
 8000902:	b28a      	uxth	r2, r1
 8000904:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = 0; i < num_samples; ++i) {
 8000906:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800090a:	3301      	adds	r3, #1
 800090c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8000910:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8000914:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000918:	429a      	cmp	r2, r3
 800091a:	d3d3      	bcc.n	80008c4 <main+0x39c>
	      }

	      // Pad rest of half with mid-scale if packet smaller than half
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 800091c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000920:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8000922:	e009      	b.n	8000938 <main+0x410>
	          dst[i] = 2048;
 8000924:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	69fa      	ldr	r2, [r7, #28]
 800092a:	4413      	add	r3, r2
 800092c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000930:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 8000932:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000934:	3301      	adds	r3, #1
 8000936:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8000938:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800093a:	f647 72f9 	movw	r2, #32761	@ 0x7ff9
 800093e:	4293      	cmp	r3, r2
 8000940:	d9f0      	bls.n	8000924 <main+0x3fc>
	      }

	      // ---- Priming / DAC-start logic ----
	      // If DAC is not running yet, we are in "priming" mode.
	      if (!dac_running) {
 8000942:	4b30      	ldr	r3, [pc, #192]	@ (8000a04 <main+0x4dc>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	b2db      	uxtb	r3, r3
 8000948:	2b00      	cmp	r3, #0
 800094a:	d129      	bne.n	80009a0 <main+0x478>
	          audio_prime_count++;
 800094c:	4b2e      	ldr	r3, [pc, #184]	@ (8000a08 <main+0x4e0>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	b2db      	uxtb	r3, r3
 8000952:	3301      	adds	r3, #1
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4b2c      	ldr	r3, [pc, #176]	@ (8000a08 <main+0x4e0>)
 8000958:	701a      	strb	r2, [r3, #0]

	          if (audio_prime_count == 1) {
 800095a:	4b2b      	ldr	r3, [pc, #172]	@ (8000a08 <main+0x4e0>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	b2db      	uxtb	r3, r3
 8000960:	2b01      	cmp	r3, #1
 8000962:	d103      	bne.n	800096c <main+0x444>
	              // First good packet of this stream:
	              // we want the PC to send the 2nd packet immediately,
	              // even though the DAC isn't running yet.
	              send_manual_A = 1;
 8000964:	2301      	movs	r3, #1
 8000966:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800096a:	e021      	b.n	80009b0 <main+0x488>
	          }
	          else if (audio_prime_count == 2) {
 800096c:	4b26      	ldr	r3, [pc, #152]	@ (8000a08 <main+0x4e0>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	2b02      	cmp	r3, #2
 8000974:	d11c      	bne.n	80009b0 <main+0x488>
	              // Second good packet: we now have two halves filled,
	              // so it's safe to start DAC DMA over the full buffer.
	              if (HAL_DAC_Start_DMA(&hdac1,
 8000976:	2300      	movs	r3, #0
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 800097e:	4a23      	ldr	r2, [pc, #140]	@ (8000a0c <main+0x4e4>)
 8000980:	2100      	movs	r1, #0
 8000982:	4823      	ldr	r0, [pc, #140]	@ (8000a10 <main+0x4e8>)
 8000984:	f001 fde2 	bl	800254c <HAL_DAC_Start_DMA>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <main+0x46a>
	                                    DAC_CHANNEL_1,
	                                    (uint32_t *)dac_buf,
	                                    DAC_BUF_SAMPLES,
	                                    DAC_ALIGN_12B_R) != HAL_OK) {
	                  Error_Handler();
 800098e:	f000 fe19 	bl	80015c4 <Error_Handler>
	              }
	              dac_running         = 1;
 8000992:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <main+0x4dc>)
 8000994:	2201      	movs	r2, #1
 8000996:	701a      	strb	r2, [r3, #0]
	              audio_stream_active = 1;
 8000998:	4b1e      	ldr	r3, [pc, #120]	@ (8000a14 <main+0x4ec>)
 800099a:	2201      	movs	r2, #1
 800099c:	701a      	strb	r2, [r3, #0]
 800099e:	e007      	b.n	80009b0 <main+0x488>
	          }
	      } else {
	          // Already running: just keep stream_active unless this is LAST
	          if (!(hdr_bytes[2] & PKT_FLAG_LAST)) {
 80009a0:	79bb      	ldrb	r3, [r7, #6]
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d102      	bne.n	80009b0 <main+0x488>
	              audio_stream_active = 1;
 80009aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a14 <main+0x4ec>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	701a      	strb	r2, [r3, #0]
	          }
	      }

	      // If this packet is marked LAST, stop requesting future audio.
	      if (hdr_bytes[2] & PKT_FLAG_LAST) {
 80009b0:	79bb      	ldrb	r3, [r7, #6]
 80009b2:	f003 0301 	and.w	r3, r3, #1
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d002      	beq.n	80009c0 <main+0x498>
	          audio_stream_active = 0;
 80009ba:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <main+0x4ec>)
 80009bc:	2200      	movs	r2, #0
 80009be:	701a      	strb	r2, [r3, #0]
	      }

	      // Tell PC this packet was accepted and written into that half
	      uint8_t ack = UART_ACK_OK;
 80009c0:	2353      	movs	r3, #83	@ 0x53
 80009c2:	70fb      	strb	r3, [r7, #3]
	      HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 80009c4:	1cf9      	adds	r1, r7, #3
 80009c6:	230a      	movs	r3, #10
 80009c8:	2201      	movs	r2, #1
 80009ca:	480d      	ldr	r0, [pc, #52]	@ (8000a00 <main+0x4d8>)
 80009cc:	f005 f978 	bl	8005cc0 <HAL_UART_Transmit>

	      // If we are in priming and just finished the first packet,
	      // trigger the PC to send the next chunk immediately.
	      if (send_manual_A) {
 80009d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d007      	beq.n	80009e8 <main+0x4c0>
	          uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 80009d8:	2341      	movs	r3, #65	@ 0x41
 80009da:	703b      	strb	r3, [r7, #0]
	          HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 80009dc:	4639      	mov	r1, r7
 80009de:	230a      	movs	r3, #10
 80009e0:	2201      	movs	r2, #1
 80009e2:	4807      	ldr	r0, [pc, #28]	@ (8000a00 <main+0x4d8>)
 80009e4:	f005 f96c 	bl	8005cc0 <HAL_UART_Transmit>
	      }

	      // NOW re-arm UART to receive the next header
	      uart_start_header_rx();
 80009e8:	f000 fc3e 	bl	8001268 <uart_start_header_rx>
 80009ec:	e5dd      	b.n	80005aa <main+0x82>
	          continue;
 80009ee:	bf00      	nop
	  if (ctrl_pkt_ready) {
 80009f0:	e5db      	b.n	80005aa <main+0x82>
 80009f2:	bf00      	nop
 80009f4:	200502a8 	.word	0x200502a8
 80009f8:	20040008 	.word	0x20040008
 80009fc:	20040009 	.word	0x20040009
 8000a00:	200400ac 	.word	0x200400ac
 8000a04:	2007029f 	.word	0x2007029f
 8000a08:	200702a0 	.word	0x200702a0
 8000a0c:	200402b4 	.word	0x200402b4
 8000a10:	20040038 	.word	0x20040038
 8000a14:	2007029e 	.word	0x2007029e

08000a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b096      	sub	sp, #88	@ 0x58
 8000a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	2244      	movs	r2, #68	@ 0x44
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f006 fe98 	bl	800775c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2c:	463b      	mov	r3, r7
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
 8000a38:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f002 fd7c 	bl	8003538 <HAL_PWREx_ControlVoltageScaling>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000a46:	f000 fdbd 	bl	80015c4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a54:	2340      	movs	r3, #64	@ 0x40
 8000a56:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a60:	2301      	movs	r3, #1
 8000a62:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 8000a64:	230f      	movs	r3, #15
 8000a66:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a70:	2302      	movs	r3, #2
 8000a72:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f002 fe11 	bl	80036a0 <HAL_RCC_OscConfig>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000a84:	f000 fd9e 	bl	80015c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a88:	230f      	movs	r3, #15
 8000a8a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a90:	2300      	movs	r3, #0
 8000a92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a94:	2300      	movs	r3, #0
 8000a96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	2105      	movs	r1, #5
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f003 fa17 	bl	8003ed4 <HAL_RCC_ClockConfig>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000aac:	f000 fd8a 	bl	80015c4 <Error_Handler>
  }
}
 8000ab0:	bf00      	nop
 8000ab2:	3758      	adds	r7, #88	@ 0x58
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08a      	sub	sp, #40	@ 0x28
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000abe:	463b      	mov	r3, r7
 8000ac0:	2228      	movs	r2, #40	@ 0x28
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f006 fe49 	bl	800775c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000aca:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <MX_DAC1_Init+0x60>)
 8000acc:	4a13      	ldr	r2, [pc, #76]	@ (8000b1c <MX_DAC1_Init+0x64>)
 8000ace:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000ad0:	4811      	ldr	r0, [pc, #68]	@ (8000b18 <MX_DAC1_Init+0x60>)
 8000ad2:	f001 fd18 	bl	8002506 <HAL_DAC_Init>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000adc:	f000 fd72 	bl	80015c4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000ae4:	230a      	movs	r3, #10
 8000ae6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000ae8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000aec:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000af6:	2300      	movs	r3, #0
 8000af8:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000afa:	463b      	mov	r3, r7
 8000afc:	2200      	movs	r2, #0
 8000afe:	4619      	mov	r1, r3
 8000b00:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <MX_DAC1_Init+0x60>)
 8000b02:	f001 fe3f 	bl	8002784 <HAL_DAC_ConfigChannel>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000b0c:	f000 fd5a 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000b10:	bf00      	nop
 8000b12:	3728      	adds	r7, #40	@ 0x28
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20040038 	.word	0x20040038
 8000b1c:	40007400 	.word	0x40007400

08000b20 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000b24:	4b22      	ldr	r3, [pc, #136]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b26:	4a23      	ldr	r2, [pc, #140]	@ (8000bb4 <MX_LPUART1_UART_Init+0x94>)
 8000b28:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 1500000;
 8000b2a:	4b21      	ldr	r3, [pc, #132]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b2c:	4a22      	ldr	r2, [pc, #136]	@ (8000bb8 <MX_LPUART1_UART_Init+0x98>)
 8000b2e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b30:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000b36:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000b42:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b44:	220c      	movs	r2, #12
 8000b46:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b48:	4b19      	ldr	r3, [pc, #100]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b54:	4b16      	ldr	r3, [pc, #88]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000b60:	4b13      	ldr	r3, [pc, #76]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000b66:	4812      	ldr	r0, [pc, #72]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b68:	f005 f85a 	bl	8005c20 <HAL_UART_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8000b72:	f000 fd27 	bl	80015c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b76:	2100      	movs	r1, #0
 8000b78:	480d      	ldr	r0, [pc, #52]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b7a:	f006 fd25 	bl	80075c8 <HAL_UARTEx_SetTxFifoThreshold>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8000b84:	f000 fd1e 	bl	80015c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4809      	ldr	r0, [pc, #36]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b8c:	f006 fd5a 	bl	8007644 <HAL_UARTEx_SetRxFifoThreshold>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8000b96:	f000 fd15 	bl	80015c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000b9a:	4805      	ldr	r0, [pc, #20]	@ (8000bb0 <MX_LPUART1_UART_Init+0x90>)
 8000b9c:	f006 fcdb 	bl	8007556 <HAL_UARTEx_DisableFifoMode>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8000ba6:	f000 fd0d 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	200400ac 	.word	0x200400ac
 8000bb4:	40008000 	.word	0x40008000
 8000bb8:	0016e360 	.word	0x0016e360

08000bbc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bc2:	4a1c      	ldr	r2, [pc, #112]	@ (8000c34 <MX_SPI1_Init+0x78>)
 8000bc4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bc8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bcc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bce:	4b18      	ldr	r3, [pc, #96]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bd4:	4b16      	ldr	r3, [pc, #88]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bd6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000bda:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bdc:	4b14      	ldr	r3, [pc, #80]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000be2:	4b13      	ldr	r3, [pc, #76]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000be8:	4b11      	ldr	r3, [pc, #68]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bf2:	2220      	movs	r2, #32
 8000bf4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c02:	4b0b      	ldr	r3, [pc, #44]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c08:	4b09      	ldr	r3, [pc, #36]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000c0a:	2207      	movs	r2, #7
 8000c0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c0e:	4b08      	ldr	r3, [pc, #32]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c14:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000c16:	2208      	movs	r2, #8
 8000c18:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c1a:	4805      	ldr	r0, [pc, #20]	@ (8000c30 <MX_SPI1_Init+0x74>)
 8000c1c:	f004 f930 	bl	8004e80 <HAL_SPI_Init>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c26:	f000 fccd 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200401a0 	.word	0x200401a0
 8000c34:	40013000 	.word	0x40013000

08000c38 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c3e:	f107 0310 	add.w	r3, r7, #16
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]
 8000c48:	609a      	str	r2, [r3, #8]
 8000c4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c56:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c58:	4a1f      	ldr	r2, [pc, #124]	@ (8000cd8 <MX_TIM1_Init+0xa0>)
 8000c5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8000c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c5e:	2277      	movs	r2, #119	@ 0x77
 8000c60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c62:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 8000c68:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c6a:	2231      	movs	r2, #49	@ 0x31
 8000c6c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c6e:	4b19      	ldr	r3, [pc, #100]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c74:	4b17      	ldr	r3, [pc, #92]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c7a:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c7c:	2280      	movs	r2, #128	@ 0x80
 8000c7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c80:	4814      	ldr	r0, [pc, #80]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c82:	f004 fc7b 	bl	800557c <HAL_TIM_Base_Init>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000c8c:	f000 fc9a 	bl	80015c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c94:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c96:	f107 0310 	add.w	r3, r7, #16
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	480d      	ldr	r0, [pc, #52]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000c9e:	f004 fd2d 	bl	80056fc <HAL_TIM_ConfigClockSource>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000ca8:	f000 fc8c 	bl	80015c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cac:	2300      	movs	r3, #0
 8000cae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cb8:	1d3b      	adds	r3, r7, #4
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4805      	ldr	r0, [pc, #20]	@ (8000cd4 <MX_TIM1_Init+0x9c>)
 8000cbe:	f004 ff27 	bl	8005b10 <HAL_TIMEx_MasterConfigSynchronization>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000cc8:	f000 fc7c 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ccc:	bf00      	nop
 8000cce:	3720      	adds	r7, #32
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20040204 	.word	0x20040204
 8000cd8:	40012c00 	.word	0x40012c00

08000cdc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b088      	sub	sp, #32
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ce2:	f107 0310 	add.w	r3, r7, #16
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000cfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d00:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000d02:	4b1c      	ldr	r3, [pc, #112]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d08:	4b1a      	ldr	r3, [pc, #104]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3749;
 8000d0e:	4b19      	ldr	r3, [pc, #100]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000d10:	f640 62a5 	movw	r2, #3749	@ 0xea5
 8000d14:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d16:	4b17      	ldr	r3, [pc, #92]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d1c:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d22:	4814      	ldr	r0, [pc, #80]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000d24:	f004 fc2a 	bl	800557c <HAL_TIM_Base_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000d2e:	f000 fc49 	bl	80015c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d38:	f107 0310 	add.w	r3, r7, #16
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	480d      	ldr	r0, [pc, #52]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000d40:	f004 fcdc 	bl	80056fc <HAL_TIM_ConfigClockSource>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000d4a:	f000 fc3b 	bl	80015c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d4e:	2320      	movs	r3, #32
 8000d50:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d52:	2300      	movs	r3, #0
 8000d54:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4806      	ldr	r0, [pc, #24]	@ (8000d74 <MX_TIM2_Init+0x98>)
 8000d5c:	f004 fed8 	bl	8005b10 <HAL_TIMEx_MasterConfigSynchronization>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000d66:	f000 fc2d 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d6a:	bf00      	nop
 8000d6c:	3720      	adds	r7, #32
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20040250 	.word	0x20040250

08000d78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d7e:	4b16      	ldr	r3, [pc, #88]	@ (8000dd8 <MX_DMA_Init+0x60>)
 8000d80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d82:	4a15      	ldr	r2, [pc, #84]	@ (8000dd8 <MX_DMA_Init+0x60>)
 8000d84:	f043 0304 	orr.w	r3, r3, #4
 8000d88:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d8a:	4b13      	ldr	r3, [pc, #76]	@ (8000dd8 <MX_DMA_Init+0x60>)
 8000d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d8e:	f003 0304 	and.w	r3, r3, #4
 8000d92:	607b      	str	r3, [r7, #4]
 8000d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d96:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <MX_DMA_Init+0x60>)
 8000d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd8 <MX_DMA_Init+0x60>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6493      	str	r3, [r2, #72]	@ 0x48
 8000da2:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <MX_DMA_Init+0x60>)
 8000da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2100      	movs	r1, #0
 8000db2:	200b      	movs	r0, #11
 8000db4:	f001 fb71 	bl	800249a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000db8:	200b      	movs	r0, #11
 8000dba:	f001 fb8a 	bl	80024d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	200c      	movs	r0, #12
 8000dc4:	f001 fb69 	bl	800249a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000dc8:	200c      	movs	r0, #12
 8000dca:	f001 fb82 	bl	80024d2 <HAL_NVIC_EnableIRQ>

}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40021000 	.word	0x40021000

08000ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08e      	sub	sp, #56	@ 0x38
 8000de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000df2:	4bb3      	ldr	r3, [pc, #716]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df6:	4ab2      	ldr	r2, [pc, #712]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000df8:	f043 0310 	orr.w	r3, r3, #16
 8000dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dfe:	4bb0      	ldr	r3, [pc, #704]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e02:	f003 0310 	and.w	r3, r3, #16
 8000e06:	623b      	str	r3, [r7, #32]
 8000e08:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0a:	4bad      	ldr	r3, [pc, #692]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	4aac      	ldr	r2, [pc, #688]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e10:	f043 0304 	orr.w	r3, r3, #4
 8000e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e16:	4baa      	ldr	r3, [pc, #680]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1a:	f003 0304 	and.w	r3, r3, #4
 8000e1e:	61fb      	str	r3, [r7, #28]
 8000e20:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e22:	4ba7      	ldr	r3, [pc, #668]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e26:	4aa6      	ldr	r2, [pc, #664]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e28:	f043 0320 	orr.w	r3, r3, #32
 8000e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e2e:	4ba4      	ldr	r3, [pc, #656]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e32:	f003 0320 	and.w	r3, r3, #32
 8000e36:	61bb      	str	r3, [r7, #24]
 8000e38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e3a:	4ba1      	ldr	r3, [pc, #644]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3e:	4aa0      	ldr	r2, [pc, #640]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e46:	4b9e      	ldr	r3, [pc, #632]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e4e:	617b      	str	r3, [r7, #20]
 8000e50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e52:	4b9b      	ldr	r3, [pc, #620]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e56:	4a9a      	ldr	r2, [pc, #616]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e58:	f043 0301 	orr.w	r3, r3, #1
 8000e5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e5e:	4b98      	ldr	r3, [pc, #608]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	613b      	str	r3, [r7, #16]
 8000e68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6a:	4b95      	ldr	r3, [pc, #596]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6e:	4a94      	ldr	r2, [pc, #592]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e70:	f043 0302 	orr.w	r3, r3, #2
 8000e74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e76:	4b92      	ldr	r3, [pc, #584]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e82:	4b8f      	ldr	r3, [pc, #572]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e86:	4a8e      	ldr	r2, [pc, #568]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e88:	f043 0308 	orr.w	r3, r3, #8
 8000e8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e8e:	4b8c      	ldr	r3, [pc, #560]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e92:	f003 0308 	and.w	r3, r3, #8
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e9a:	4b89      	ldr	r3, [pc, #548]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9e:	4a88      	ldr	r2, [pc, #544]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000ea0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ea4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ea6:	4b86      	ldr	r3, [pc, #536]	@ (80010c0 <MX_GPIO_Init+0x2e4>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000eb2:	f002 fbe5 	bl	8003680 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8000ebc:	4881      	ldr	r0, [pc, #516]	@ (80010c4 <MX_GPIO_Init+0x2e8>)
 8000ebe:	f002 fb03 	bl	80034c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ec2:	230c      	movs	r3, #12
 8000ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ed2:	230d      	movs	r3, #13
 8000ed4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ed6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eda:	4619      	mov	r1, r3
 8000edc:	487a      	ldr	r0, [pc, #488]	@ (80010c8 <MX_GPIO_Init+0x2ec>)
 8000ede:	f002 f961 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000ee2:	2307      	movs	r3, #7
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee6:	2312      	movs	r3, #18
 8000ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ef2:	2304      	movs	r3, #4
 8000ef4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000efa:	4619      	mov	r1, r3
 8000efc:	4873      	ldr	r0, [pc, #460]	@ (80010cc <MX_GPIO_Init+0x2f0>)
 8000efe:	f002 f951 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f02:	2380      	movs	r3, #128	@ 0x80
 8000f04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000f12:	230d      	movs	r3, #13
 8000f14:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	486b      	ldr	r0, [pc, #428]	@ (80010cc <MX_GPIO_Init+0x2f0>)
 8000f1e:	f002 f941 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f22:	233f      	movs	r3, #63	@ 0x3f
 8000f24:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f26:	230b      	movs	r3, #11
 8000f28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f32:	4619      	mov	r1, r3
 8000f34:	4863      	ldr	r0, [pc, #396]	@ (80010c4 <MX_GPIO_Init+0x2e8>)
 8000f36:	f002 f935 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000f3a:	230a      	movs	r3, #10
 8000f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f3e:	230b      	movs	r3, #11
 8000f40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f50:	f002 f928 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f54:	2301      	movs	r3, #1
 8000f56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f64:	2302      	movs	r3, #2
 8000f66:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4858      	ldr	r0, [pc, #352]	@ (80010d0 <MX_GPIO_Init+0x2f4>)
 8000f70:	f002 f918 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f74:	2302      	movs	r3, #2
 8000f76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f78:	230b      	movs	r3, #11
 8000f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f84:	4619      	mov	r1, r3
 8000f86:	4852      	ldr	r0, [pc, #328]	@ (80010d0 <MX_GPIO_Init+0x2f4>)
 8000f88:	f002 f90c 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000f8c:	2344      	movs	r3, #68	@ 0x44
 8000f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f90:	2303      	movs	r3, #3
 8000f92:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	484c      	ldr	r0, [pc, #304]	@ (80010d0 <MX_GPIO_Init+0x2f4>)
 8000fa0:	f002 f900 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000fa4:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000faa:	2302      	movs	r3, #2
 8000fac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000fb6:	230d      	movs	r3, #13
 8000fb8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4843      	ldr	r0, [pc, #268]	@ (80010d0 <MX_GPIO_Init+0x2f4>)
 8000fc2:	f002 f8ef 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000fc6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000fd8:	230e      	movs	r3, #14
 8000fda:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	483b      	ldr	r0, [pc, #236]	@ (80010d0 <MX_GPIO_Init+0x2f4>)
 8000fe4:	f002 f8de 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fe8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ffe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001002:	4619      	mov	r1, r3
 8001004:	4833      	ldr	r0, [pc, #204]	@ (80010d4 <MX_GPIO_Init+0x2f8>)
 8001006:	f002 f8cd 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800100a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001010:	2302      	movs	r3, #2
 8001012:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001018:	2300      	movs	r3, #0
 800101a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800101c:	2302      	movs	r3, #2
 800101e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001020:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001024:	4619      	mov	r1, r3
 8001026:	482b      	ldr	r0, [pc, #172]	@ (80010d4 <MX_GPIO_Init+0x2f8>)
 8001028:	f002 f8bc 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 800102c:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001032:	2301      	movs	r3, #1
 8001034:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	2300      	movs	r3, #0
 800103c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800103e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001042:	4619      	mov	r1, r3
 8001044:	481f      	ldr	r0, [pc, #124]	@ (80010c4 <MX_GPIO_Init+0x2e8>)
 8001046:	f002 f8ad 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800104a:	2380      	movs	r3, #128	@ 0x80
 800104c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	2300      	movs	r3, #0
 8001058:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800105a:	2302      	movs	r3, #2
 800105c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001062:	4619      	mov	r1, r3
 8001064:	4817      	ldr	r0, [pc, #92]	@ (80010c4 <MX_GPIO_Init+0x2e8>)
 8001066:	f002 f89d 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800106a:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800107c:	230a      	movs	r3, #10
 800107e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001080:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001084:	4619      	mov	r1, r3
 8001086:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800108a:	f002 f88b 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800108e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001092:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001094:	2300      	movs	r3, #0
 8001096:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a0:	4619      	mov	r1, r3
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f002 f87d 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80010aa:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80010ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b0:	2302      	movs	r3, #2
 80010b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b8:	2303      	movs	r3, #3
 80010ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80010bc:	e00c      	b.n	80010d8 <MX_GPIO_Init+0x2fc>
 80010be:	bf00      	nop
 80010c0:	40021000 	.word	0x40021000
 80010c4:	48000800 	.word	0x48000800
 80010c8:	48001000 	.word	0x48001000
 80010cc:	48001400 	.word	0x48001400
 80010d0:	48000400 	.word	0x48000400
 80010d4:	48000c00 	.word	0x48000c00
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80010d8:	230c      	movs	r3, #12
 80010da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e0:	4619      	mov	r1, r3
 80010e2:	483c      	ldr	r0, [pc, #240]	@ (80011d4 <MX_GPIO_Init+0x3f8>)
 80010e4:	f002 f85e 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010e8:	2301      	movs	r3, #1
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ec:	2302      	movs	r3, #2
 80010ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f4:	2303      	movs	r3, #3
 80010f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80010f8:	2309      	movs	r3, #9
 80010fa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001100:	4619      	mov	r1, r3
 8001102:	4835      	ldr	r0, [pc, #212]	@ (80011d8 <MX_GPIO_Init+0x3fc>)
 8001104:	f002 f84e 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001108:	2304      	movs	r3, #4
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110c:	2302      	movs	r3, #2
 800110e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001114:	2303      	movs	r3, #3
 8001116:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001118:	230c      	movs	r3, #12
 800111a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800111c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001120:	4619      	mov	r1, r3
 8001122:	482d      	ldr	r0, [pc, #180]	@ (80011d8 <MX_GPIO_Init+0x3fc>)
 8001124:	f002 f83e 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8001128:	2368      	movs	r3, #104	@ 0x68
 800112a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001138:	2307      	movs	r3, #7
 800113a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800113c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001140:	4619      	mov	r1, r3
 8001142:	4825      	ldr	r0, [pc, #148]	@ (80011d8 <MX_GPIO_Init+0x3fc>)
 8001144:	f002 f82e 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001148:	2338      	movs	r3, #56	@ 0x38
 800114a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114c:	2302      	movs	r3, #2
 800114e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001154:	2303      	movs	r3, #3
 8001156:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001158:	2306      	movs	r3, #6
 800115a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800115c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001160:	4619      	mov	r1, r3
 8001162:	481e      	ldr	r0, [pc, #120]	@ (80011dc <MX_GPIO_Init+0x400>)
 8001164:	f002 f81e 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001168:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800116e:	2312      	movs	r3, #18
 8001170:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001176:	2303      	movs	r3, #3
 8001178:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800117a:	2304      	movs	r3, #4
 800117c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001182:	4619      	mov	r1, r3
 8001184:	4815      	ldr	r0, [pc, #84]	@ (80011dc <MX_GPIO_Init+0x400>)
 8001186:	f002 f80d 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800118a:	2301      	movs	r3, #1
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118e:	2302      	movs	r3, #2
 8001190:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001196:	2300      	movs	r3, #0
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800119a:	2302      	movs	r3, #2
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800119e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a2:	4619      	mov	r1, r3
 80011a4:	480e      	ldr	r0, [pc, #56]	@ (80011e0 <MX_GPIO_Init+0x404>)
 80011a6:	f001 fffd 	bl	80031a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PD8 PD9 (USART3 TX/RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80011aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b0:	2302      	movs	r3, #2
 80011b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b8:	2303      	movs	r3, #3
 80011ba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011bc:	2307      	movs	r3, #7
 80011be:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c4:	4619      	mov	r1, r3
 80011c6:	4804      	ldr	r0, [pc, #16]	@ (80011d8 <MX_GPIO_Init+0x3fc>)
 80011c8:	f001 ffec 	bl	80031a4 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 80011cc:	bf00      	nop
 80011ce:	3738      	adds	r7, #56	@ 0x38
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	48000800 	.word	0x48000800
 80011d8:	48000c00 	.word	0x48000c00
 80011dc:	48000400 	.word	0x48000400
 80011e0:	48001000 	.word	0x48001000

080011e4 <protocol_soft_reset>:
/* USER CODE BEGIN 4 */



	static void protocol_soft_reset(void)
	{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011e8:	b672      	cpsid	i
}
 80011ea:	bf00      	nop
		__disable_irq();
		HAL_UART_AbortReceive(&hlpuart1);
 80011ec:	4814      	ldr	r0, [pc, #80]	@ (8001240 <protocol_soft_reset+0x5c>)
 80011ee:	f004 fe41 	bl	8005e74 <HAL_UART_AbortReceive>
		g_uart_rx.state       = RX_STATE_WAIT_PREFIX;
 80011f2:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <protocol_soft_reset+0x60>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
		g_uart_rx.payload_len = 0;
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <protocol_soft_reset+0x60>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	825a      	strh	r2, [r3, #18]
		g_uart_rx.payload_dst = NULL;
 80011fe:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <protocol_soft_reset+0x60>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]

		image_pkt_ready = 0;
 8001204:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <protocol_soft_reset+0x64>)
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
		image_pkt_len   = 0;
 800120a:	4b10      	ldr	r3, [pc, #64]	@ (800124c <protocol_soft_reset+0x68>)
 800120c:	2200      	movs	r2, #0
 800120e:	801a      	strh	r2, [r3, #0]
		audio_pkt_ready = 0;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <protocol_soft_reset+0x6c>)
 8001212:	2200      	movs	r2, #0
 8001214:	701a      	strb	r2, [r3, #0]
		audio_pkt_len   = 0;
 8001216:	4b0f      	ldr	r3, [pc, #60]	@ (8001254 <protocol_soft_reset+0x70>)
 8001218:	2200      	movs	r2, #0
 800121a:	801a      	strh	r2, [r3, #0]

		half0_free = 1;
 800121c:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <protocol_soft_reset+0x74>)
 800121e:	2201      	movs	r2, #1
 8001220:	701a      	strb	r2, [r3, #0]
		half1_free = 1;
 8001222:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <protocol_soft_reset+0x78>)
 8001224:	2201      	movs	r2, #1
 8001226:	701a      	strb	r2, [r3, #0]
		audio_stream_active = 0;
 8001228:	4b0d      	ldr	r3, [pc, #52]	@ (8001260 <protocol_soft_reset+0x7c>)
 800122a:	2200      	movs	r2, #0
 800122c:	701a      	strb	r2, [r3, #0]
		audio_prime_count   = 0;  // NEW: reset priming
 800122e:	4b0d      	ldr	r3, [pc, #52]	@ (8001264 <protocol_soft_reset+0x80>)
 8001230:	2200      	movs	r2, #0
 8001232:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001234:	b662      	cpsie	i
}
 8001236:	bf00      	nop
		__enable_irq();

		uart_start_header_rx();
 8001238:	f000 f816 	bl	8001268 <uart_start_header_rx>
	}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200400ac 	.word	0x200400ac
 8001244:	2004029c 	.word	0x2004029c
 8001248:	20070296 	.word	0x20070296
 800124c:	20070298 	.word	0x20070298
 8001250:	2007029a 	.word	0x2007029a
 8001254:	2007029c 	.word	0x2007029c
 8001258:	20040008 	.word	0x20040008
 800125c:	20040009 	.word	0x20040009
 8001260:	2007029e 	.word	0x2007029e
 8001264:	200702a0 	.word	0x200702a0

08001268 <uart_start_header_rx>:




	static void uart_start_header_rx(void)
	{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
		g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <uart_start_header_rx+0x18>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_DMA(&hlpuart1,
 8001272:	2209      	movs	r2, #9
 8001274:	4903      	ldr	r1, [pc, #12]	@ (8001284 <uart_start_header_rx+0x1c>)
 8001276:	4804      	ldr	r0, [pc, #16]	@ (8001288 <uart_start_header_rx+0x20>)
 8001278:	f004 fdb0 	bl	8005ddc <HAL_UART_Receive_DMA>
							g_uart_rx.prefix_buf,
							PKT_PREFIX_SIZE);   // 9 bytes: sync + header


	}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}
 8001280:	2004029c 	.word	0x2004029c
 8001284:	2004029d 	.word	0x2004029d
 8001288:	200400ac 	.word	0x200400ac

0800128c <HAL_UART_RxCpltCallback>:


	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
	    if (huart->Instance != LPUART1)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a87      	ldr	r2, [pc, #540]	@ (80014b8 <HAL_UART_RxCpltCallback+0x22c>)
 800129a:	4293      	cmp	r3, r2
 800129c:	f040 8108 	bne.w	80014b0 <HAL_UART_RxCpltCallback+0x224>
	        return;

	    if (g_uart_rx.state == RX_STATE_WAIT_PREFIX) {
 80012a0:	4b86      	ldr	r3, [pc, #536]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	f040 80c3 	bne.w	8001430 <HAL_UART_RxCpltCallback+0x1a4>
	        // We just received sync + header (9 bytes)
	        uint8_t *buf = g_uart_rx.prefix_buf;
 80012aa:	4b85      	ldr	r3, [pc, #532]	@ (80014c0 <HAL_UART_RxCpltCallback+0x234>)
 80012ac:	60fb      	str	r3, [r7, #12]

	        // 1) Check sync bytes
	        if (buf[0] != 0xA5 || buf[1] != 0x5A) {
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2ba5      	cmp	r3, #165	@ 0xa5
 80012b4:	d104      	bne.n	80012c0 <HAL_UART_RxCpltCallback+0x34>
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	3301      	adds	r3, #1
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b5a      	cmp	r3, #90	@ 0x5a
 80012be:	d002      	beq.n	80012c6 <HAL_UART_RxCpltCallback+0x3a>
	            uart_start_header_rx();
 80012c0:	f7ff ffd2 	bl	8001268 <uart_start_header_rx>
	            return;
 80012c4:	e0f5      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	        }

	        // 2) Extract payload length
	        uint16_t payload_len = ((uint16_t)buf[7] << 8) | buf[8];
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	3307      	adds	r3, #7
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	3308      	adds	r3, #8
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	b21b      	sxth	r3, r3
 80012da:	4313      	orrs	r3, r2
 80012dc:	b21b      	sxth	r3, r3
 80012de:	817b      	strh	r3, [r7, #10]

	        // 3) Parse header fields
	        g_uart_rx.header.version   = buf[2];
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	789a      	ldrb	r2, [r3, #2]
 80012e4:	4b75      	ldr	r3, [pc, #468]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80012e6:	729a      	strb	r2, [r3, #10]
	        g_uart_rx.header.data_type = buf[3];
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	78da      	ldrb	r2, [r3, #3]
 80012ec:	4b73      	ldr	r3, [pc, #460]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80012ee:	72da      	strb	r2, [r3, #11]
	        g_uart_rx.header.flags     = buf[4];
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	791a      	ldrb	r2, [r3, #4]
 80012f4:	4b71      	ldr	r3, [pc, #452]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80012f6:	731a      	strb	r2, [r3, #12]
	        g_uart_rx.header.seq       = ((uint16_t)buf[5] << 8) | buf[6];
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	3305      	adds	r3, #5
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	b21b      	sxth	r3, r3
 8001300:	021b      	lsls	r3, r3, #8
 8001302:	b21a      	sxth	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	3306      	adds	r3, #6
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b21b      	sxth	r3, r3
 800130c:	4313      	orrs	r3, r2
 800130e:	b21b      	sxth	r3, r3
 8001310:	b29a      	uxth	r2, r3
 8001312:	4b6a      	ldr	r3, [pc, #424]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001314:	f8a3 200d 	strh.w	r2, [r3, #13]
	        g_uart_rx.header.len       = payload_len;
 8001318:	4b68      	ldr	r3, [pc, #416]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 800131a:	897a      	ldrh	r2, [r7, #10]
 800131c:	f8a3 200f 	strh.w	r2, [r3, #15]
	        g_uart_rx.payload_len      = payload_len;
 8001320:	4a66      	ldr	r2, [pc, #408]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001322:	897b      	ldrh	r3, [r7, #10]
 8001324:	8253      	strh	r3, [r2, #18]

	        // 4) Choose destination buffer based on packet type
	        switch (g_uart_rx.header.data_type) {
 8001326:	4b65      	ldr	r3, [pc, #404]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001328:	7adb      	ldrb	r3, [r3, #11]
 800132a:	2b03      	cmp	r3, #3
 800132c:	d03f      	beq.n	80013ae <HAL_UART_RxCpltCallback+0x122>
 800132e:	2b03      	cmp	r3, #3
 8001330:	dc47      	bgt.n	80013c2 <HAL_UART_RxCpltCallback+0x136>
 8001332:	2b01      	cmp	r3, #1
 8001334:	d002      	beq.n	800133c <HAL_UART_RxCpltCallback+0xb0>
 8001336:	2b02      	cmp	r3, #2
 8001338:	d00e      	beq.n	8001358 <HAL_UART_RxCpltCallback+0xcc>
 800133a:	e042      	b.n	80013c2 <HAL_UART_RxCpltCallback+0x136>
	        case PKT_DATA_IMAGE:
	            if (payload_len + PKT_CRC_SIZE > sizeof(image_pkt_buf)) {
 800133c:	897b      	ldrh	r3, [r7, #10]
 800133e:	3302      	adds	r3, #2
 8001340:	461a      	mov	r2, r3
 8001342:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 8001346:	429a      	cmp	r2, r3
 8001348:	d902      	bls.n	8001350 <HAL_UART_RxCpltCallback+0xc4>
	                uart_start_header_rx();
 800134a:	f7ff ff8d 	bl	8001268 <uart_start_header_rx>
	                return;
 800134e:	e0b0      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	            }
	            g_uart_rx.payload_dst = image_pkt_buf;
 8001350:	4b5a      	ldr	r3, [pc, #360]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001352:	4a5c      	ldr	r2, [pc, #368]	@ (80014c4 <HAL_UART_RxCpltCallback+0x238>)
 8001354:	615a      	str	r2, [r3, #20]
	            break;
 8001356:	e037      	b.n	80013c8 <HAL_UART_RxCpltCallback+0x13c>

	        case PKT_DATA_AUDIO:
	            // Sanity-check payload length in BYTES (just payload, *not* CRC)
	            if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 8001358:	897b      	ldrh	r3, [r7, #10]
 800135a:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800135e:	4293      	cmp	r3, r2
 8001360:	d902      	bls.n	8001368 <HAL_UART_RxCpltCallback+0xdc>
	                uart_start_header_rx();
 8001362:	f7ff ff81 	bl	8001268 <uart_start_header_rx>
	                return;
 8001366:	e0a4      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	            }

	            // Choose a free half of dac_buf as DMA destination for the *payload*
	            if (half0_free) {
 8001368:	4b57      	ldr	r3, [pc, #348]	@ (80014c8 <HAL_UART_RxCpltCallback+0x23c>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00a      	beq.n	8001388 <HAL_UART_RxCpltCallback+0xfc>
	                g_uart_rx.payload_dst = audio_pkt_buf0; // first half of dac_buf
 8001372:	4b56      	ldr	r3, [pc, #344]	@ (80014cc <HAL_UART_RxCpltCallback+0x240>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a51      	ldr	r2, [pc, #324]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001378:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 0;
 800137a:	4b55      	ldr	r3, [pc, #340]	@ (80014d0 <HAL_UART_RxCpltCallback+0x244>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
	                half0_free = 0;  // now reserved
 8001380:	4b51      	ldr	r3, [pc, #324]	@ (80014c8 <HAL_UART_RxCpltCallback+0x23c>)
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
	            } else {
	                // No free half; can't accept this packet safely
	                uart_start_header_rx();
	                return;
	            }
	            break;
 8001386:	e01f      	b.n	80013c8 <HAL_UART_RxCpltCallback+0x13c>
	            } else if (half1_free) {
 8001388:	4b52      	ldr	r3, [pc, #328]	@ (80014d4 <HAL_UART_RxCpltCallback+0x248>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d00a      	beq.n	80013a8 <HAL_UART_RxCpltCallback+0x11c>
	                g_uart_rx.payload_dst = audio_pkt_buf1; // second half of dac_buf
 8001392:	4b51      	ldr	r3, [pc, #324]	@ (80014d8 <HAL_UART_RxCpltCallback+0x24c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a49      	ldr	r2, [pc, #292]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001398:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 1;
 800139a:	4b4d      	ldr	r3, [pc, #308]	@ (80014d0 <HAL_UART_RxCpltCallback+0x244>)
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
	                half1_free = 0;  // now reserved
 80013a0:	4b4c      	ldr	r3, [pc, #304]	@ (80014d4 <HAL_UART_RxCpltCallback+0x248>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
	            break;
 80013a6:	e00f      	b.n	80013c8 <HAL_UART_RxCpltCallback+0x13c>
	                uart_start_header_rx();
 80013a8:	f7ff ff5e 	bl	8001268 <uart_start_header_rx>
	                return;
 80013ac:	e081      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>

	        case PKT_DATA_CMD:
	            if (payload_len > sizeof(ctrl_buf)) {
 80013ae:	897b      	ldrh	r3, [r7, #10]
 80013b0:	2b10      	cmp	r3, #16
 80013b2:	d902      	bls.n	80013ba <HAL_UART_RxCpltCallback+0x12e>
	                uart_start_header_rx();
 80013b4:	f7ff ff58 	bl	8001268 <uart_start_header_rx>
	                return;
 80013b8:	e07b      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	            }
	            g_uart_rx.payload_dst = ctrl_buf;
 80013ba:	4b40      	ldr	r3, [pc, #256]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80013bc:	4a47      	ldr	r2, [pc, #284]	@ (80014dc <HAL_UART_RxCpltCallback+0x250>)
 80013be:	615a      	str	r2, [r3, #20]
	            break;
 80013c0:	e002      	b.n	80013c8 <HAL_UART_RxCpltCallback+0x13c>



	        default:
	            // Unknown type -> ignore this frame
	            uart_start_header_rx();
 80013c2:	f7ff ff51 	bl	8001268 <uart_start_header_rx>
	            return;
 80013c6:	e074      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	        }

	        // 5) Set state and start DMA for payload + CRC
	        g_uart_rx.state = RX_STATE_WAIT_PAYLOAD;
 80013c8:	4b3c      	ldr	r3, [pc, #240]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	701a      	strb	r2, [r3, #0]

	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 80013ce:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80013d0:	7adb      	ldrb	r3, [r3, #11]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d109      	bne.n	80013ea <HAL_UART_RxCpltCallback+0x15e>
	            // Image: payload + CRC in one shot
	            HAL_UART_Receive_DMA(&hlpuart1,
 80013d6:	4b39      	ldr	r3, [pc, #228]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80013d8:	6959      	ldr	r1, [r3, #20]
 80013da:	897b      	ldrh	r3, [r7, #10]
 80013dc:	3302      	adds	r3, #2
 80013de:	b29b      	uxth	r3, r3
 80013e0:	461a      	mov	r2, r3
 80013e2:	483f      	ldr	r0, [pc, #252]	@ (80014e0 <HAL_UART_RxCpltCallback+0x254>)
 80013e4:	f004 fcfa 	bl	8005ddc <HAL_UART_Receive_DMA>
 80013e8:	e018      	b.n	800141c <HAL_UART_RxCpltCallback+0x190>
	                                 g_uart_rx.payload_dst,
	                                 payload_len + PKT_CRC_SIZE);
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 80013ea:	4b34      	ldr	r3, [pc, #208]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80013ec:	7adb      	ldrb	r3, [r3, #11]
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d107      	bne.n	8001402 <HAL_UART_RxCpltCallback+0x176>
	            // Audio: ONLY the payload goes into dac_buf; CRC comes next in a tiny transfer
	            HAL_UART_Receive_DMA(&hlpuart1,
 80013f2:	4b32      	ldr	r3, [pc, #200]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	897a      	ldrh	r2, [r7, #10]
 80013f8:	4619      	mov	r1, r3
 80013fa:	4839      	ldr	r0, [pc, #228]	@ (80014e0 <HAL_UART_RxCpltCallback+0x254>)
 80013fc:	f004 fcee 	bl	8005ddc <HAL_UART_Receive_DMA>
 8001400:	e00c      	b.n	800141c <HAL_UART_RxCpltCallback+0x190>
	                                 g_uart_rx.payload_dst,
	                                 payload_len);
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_CMD) {
 8001402:	4b2e      	ldr	r3, [pc, #184]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001404:	7adb      	ldrb	r3, [r3, #11]
 8001406:	2b03      	cmp	r3, #3
 8001408:	d108      	bne.n	800141c <HAL_UART_RxCpltCallback+0x190>
	            // Control: simplest is payload+CRC in one shot like image
	            HAL_UART_Receive_DMA(&hlpuart1,
 800140a:	4b2c      	ldr	r3, [pc, #176]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 800140c:	6959      	ldr	r1, [r3, #20]
 800140e:	897b      	ldrh	r3, [r7, #10]
 8001410:	3302      	adds	r3, #2
 8001412:	b29b      	uxth	r3, r3
 8001414:	461a      	mov	r2, r3
 8001416:	4832      	ldr	r0, [pc, #200]	@ (80014e0 <HAL_UART_RxCpltCallback+0x254>)
 8001418:	f004 fce0 	bl	8005ddc <HAL_UART_Receive_DMA>
	                                 payload_len + PKT_CRC_SIZE);
	        }


	        // 6) Tell PC "header OK, I'm ready for payload"
	        uint8_t ack_hdr = UART_ACK_HEADER;  // 'H'
 800141c:	2348      	movs	r3, #72	@ 0x48
 800141e:	727b      	strb	r3, [r7, #9]
	        HAL_UART_Transmit(&hlpuart1, &ack_hdr, 1, 10);
 8001420:	f107 0109 	add.w	r1, r7, #9
 8001424:	230a      	movs	r3, #10
 8001426:	2201      	movs	r2, #1
 8001428:	482d      	ldr	r0, [pc, #180]	@ (80014e0 <HAL_UART_RxCpltCallback+0x254>)
 800142a:	f004 fc49 	bl	8005cc0 <HAL_UART_Transmit>
 800142e:	e040      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_PAYLOAD) {
 8001430:	4b22      	ldr	r3, [pc, #136]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d128      	bne.n	800148a <HAL_UART_RxCpltCallback+0x1fe>
	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 8001438:	4b20      	ldr	r3, [pc, #128]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 800143a:	7adb      	ldrb	r3, [r3, #11]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d109      	bne.n	8001454 <HAL_UART_RxCpltCallback+0x1c8>
	            // IMAGE: we already DMA'd payload+CRC into image_pkt_buf
	            image_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 8001440:	4b1e      	ldr	r3, [pc, #120]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001442:	8a5a      	ldrh	r2, [r3, #18]
 8001444:	4b27      	ldr	r3, [pc, #156]	@ (80014e4 <HAL_UART_RxCpltCallback+0x258>)
 8001446:	801a      	strh	r2, [r3, #0]
	            image_pkt_ready = 1;
 8001448:	4b27      	ldr	r3, [pc, #156]	@ (80014e8 <HAL_UART_RxCpltCallback+0x25c>)
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]

	            // Back to waiting for next header
	            uart_start_header_rx();
 800144e:	f7ff ff0b 	bl	8001268 <uart_start_header_rx>
 8001452:	e02e      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8001454:	4b19      	ldr	r3, [pc, #100]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001456:	7adb      	ldrb	r3, [r3, #11]
 8001458:	2b02      	cmp	r3, #2
 800145a:	d108      	bne.n	800146e <HAL_UART_RxCpltCallback+0x1e2>
	            // AUDIO: we have JUST the payload in dac_buf now.
	            // Next, we need to grab the 2 CRC bytes.

	            g_uart_rx.state = RX_STATE_WAIT_CRC;
 800145c:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 800145e:	2202      	movs	r2, #2
 8001460:	701a      	strb	r2, [r3, #0]

	            // Start a tiny 2-byte DMA into audio_crc_buf
	            HAL_UART_Receive_DMA(&hlpuart1,
 8001462:	2202      	movs	r2, #2
 8001464:	4921      	ldr	r1, [pc, #132]	@ (80014ec <HAL_UART_RxCpltCallback+0x260>)
 8001466:	481e      	ldr	r0, [pc, #120]	@ (80014e0 <HAL_UART_RxCpltCallback+0x254>)
 8001468:	f004 fcb8 	bl	8005ddc <HAL_UART_Receive_DMA>
 800146c:	e021      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	                                 audio_crc_buf,
	                                 PKT_CRC_SIZE);
	            // Do NOT call uart_start_header_rx() yet; we still need CRC.
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_CMD) {
 800146e:	4b13      	ldr	r3, [pc, #76]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001470:	7adb      	ldrb	r3, [r3, #11]
 8001472:	2b03      	cmp	r3, #3
 8001474:	d11d      	bne.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	            // CTRL: payload + CRC already in ctrl_buf
	            ctrl_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 8001476:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001478:	8a5a      	ldrh	r2, [r3, #18]
 800147a:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <HAL_UART_RxCpltCallback+0x264>)
 800147c:	801a      	strh	r2, [r3, #0]
	            ctrl_pkt_ready = 1;
 800147e:	4b1d      	ldr	r3, [pc, #116]	@ (80014f4 <HAL_UART_RxCpltCallback+0x268>)
 8001480:	2201      	movs	r2, #1
 8001482:	701a      	strb	r2, [r3, #0]

	            // Go back to waiting for next header
	            uart_start_header_rx();
 8001484:	f7ff fef0 	bl	8001268 <uart_start_header_rx>
 8001488:	e013      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	        }

	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_CRC) {
 800148a:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d10f      	bne.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	        // We just finished receiving the 2 CRC bytes for an audio packet
	        if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8001492:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 8001494:	7adb      	ldrb	r3, [r3, #11]
 8001496:	2b02      	cmp	r3, #2
 8001498:	d106      	bne.n	80014a8 <HAL_UART_RxCpltCallback+0x21c>
	            audio_pkt_len   = g_uart_rx.payload_len;  // just payload length
 800149a:	4b08      	ldr	r3, [pc, #32]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 800149c:	8a5a      	ldrh	r2, [r3, #18]
 800149e:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <HAL_UART_RxCpltCallback+0x26c>)
 80014a0:	801a      	strh	r2, [r3, #0]
	            audio_pkt_ready = 1;
 80014a2:	4b16      	ldr	r3, [pc, #88]	@ (80014fc <HAL_UART_RxCpltCallback+0x270>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	701a      	strb	r2, [r3, #0]

	        // Do NOT start the next header RX here.
	        // Just mark that we're logically back in WAIT_PREFIX;
	        // the main loop will call uart_start_header_rx() once it
	        // has validated this packet and sent 'S' or 'E'.
	        g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 80014a8:	4b04      	ldr	r3, [pc, #16]	@ (80014bc <HAL_UART_RxCpltCallback+0x230>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]
 80014ae:	e000      	b.n	80014b2 <HAL_UART_RxCpltCallback+0x226>
	        return;
 80014b0:	bf00      	nop
	    }



	}
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40008000 	.word	0x40008000
 80014bc:	2004029c 	.word	0x2004029c
 80014c0:	2004029d 	.word	0x2004029d
 80014c4:	2006029c 	.word	0x2006029c
 80014c8:	20040008 	.word	0x20040008
 80014cc:	20040000 	.word	0x20040000
 80014d0:	2007029b 	.word	0x2007029b
 80014d4:	20040009 	.word	0x20040009
 80014d8:	20040004 	.word	0x20040004
 80014dc:	200702a8 	.word	0x200702a8
 80014e0:	200400ac 	.word	0x200400ac
 80014e4:	20070298 	.word	0x20070298
 80014e8:	20070296 	.word	0x20070296
 80014ec:	20070294 	.word	0x20070294
 80014f0:	200702a2 	.word	0x200702a2
 80014f4:	200702a4 	.word	0x200702a4
 80014f8:	2007029c 	.word	0x2007029c
 80014fc:	2007029a 	.word	0x2007029a

08001500 <HAL_DAC_ConvHalfCpltCallbackCh1>:

	void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a0c      	ldr	r2, [pc, #48]	@ (8001540 <HAL_DAC_ConvHalfCpltCallbackCh1+0x40>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d111      	bne.n	8001536 <HAL_DAC_ConvHalfCpltCallbackCh1+0x36>

	    half0_free = 1;
 8001512:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <HAL_DAC_ConvHalfCpltCallbackCh1+0x44>)
 8001514:	2201      	movs	r2, #1
 8001516:	701a      	strb	r2, [r3, #0]

	    if (audio_stream_active) {
 8001518:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <HAL_DAC_ConvHalfCpltCallbackCh1+0x48>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d00a      	beq.n	8001538 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>
	        uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8001522:	2341      	movs	r3, #65	@ 0x41
 8001524:	73fb      	strb	r3, [r7, #15]
	        HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8001526:	f107 010f 	add.w	r1, r7, #15
 800152a:	230a      	movs	r3, #10
 800152c:	2201      	movs	r2, #1
 800152e:	4807      	ldr	r0, [pc, #28]	@ (800154c <HAL_DAC_ConvHalfCpltCallbackCh1+0x4c>)
 8001530:	f004 fbc6 	bl	8005cc0 <HAL_UART_Transmit>
 8001534:	e000      	b.n	8001538 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>
	    if (hdac->Instance != DAC1) return;
 8001536:	bf00      	nop
	    }
	}
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40007400 	.word	0x40007400
 8001544:	20040008 	.word	0x20040008
 8001548:	2007029e 	.word	0x2007029e
 800154c:	200400ac 	.word	0x200400ac

08001550 <HAL_DAC_ConvCpltCallbackCh1>:

	void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a0c      	ldr	r2, [pc, #48]	@ (8001590 <HAL_DAC_ConvCpltCallbackCh1+0x40>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d111      	bne.n	8001586 <HAL_DAC_ConvCpltCallbackCh1+0x36>

	    half1_free = 1;
 8001562:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <HAL_DAC_ConvCpltCallbackCh1+0x44>)
 8001564:	2201      	movs	r2, #1
 8001566:	701a      	strb	r2, [r3, #0]

	    if (audio_stream_active) {
 8001568:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <HAL_DAC_ConvCpltCallbackCh1+0x48>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b00      	cmp	r3, #0
 8001570:	d00a      	beq.n	8001588 <HAL_DAC_ConvCpltCallbackCh1+0x38>
	        uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8001572:	2341      	movs	r3, #65	@ 0x41
 8001574:	73fb      	strb	r3, [r7, #15]
	        HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8001576:	f107 010f 	add.w	r1, r7, #15
 800157a:	230a      	movs	r3, #10
 800157c:	2201      	movs	r2, #1
 800157e:	4807      	ldr	r0, [pc, #28]	@ (800159c <HAL_DAC_ConvCpltCallbackCh1+0x4c>)
 8001580:	f004 fb9e 	bl	8005cc0 <HAL_UART_Transmit>
 8001584:	e000      	b.n	8001588 <HAL_DAC_ConvCpltCallbackCh1+0x38>
	    if (hdac->Instance != DAC1) return;
 8001586:	bf00      	nop
	    }
	}
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40007400 	.word	0x40007400
 8001594:	20040009 	.word	0x20040009
 8001598:	2007029e 	.word	0x2007029e
 800159c:	200400ac 	.word	0x200400ac

080015a0 <HAL_UART_ErrorCallback>:



	void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
	{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	    if (huart->Instance == LPUART1) {
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a04      	ldr	r2, [pc, #16]	@ (80015c0 <HAL_UART_ErrorCallback+0x20>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d101      	bne.n	80015b6 <HAL_UART_ErrorCallback+0x16>
	        // Log something if you have a debug LED/UART
	        protocol_soft_reset();
 80015b2:	f7ff fe17 	bl	80011e4 <protocol_soft_reset>
	    }
	}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40008000 	.word	0x40008000

080015c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015c8:	b672      	cpsid	i
}
 80015ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <Error_Handler+0x8>

080015d0 <crc16_ccitt>:
#include <string.h>


// Need to calculate the remainder using the poly 0x1021
uint16_t crc16_ccitt(const uint8_t *header, const uint8_t *data, uint32_t len)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b08b      	sub	sp, #44	@ 0x2c
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
    uint16_t remainder = CRC_INIT;
 80015dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015e0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // 1) Feed the 7 header bytes: [version, type, flags, seq_hi, seq_lo, len_hi, len_lo]
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
 80015e6:	e026      	b.n	8001636 <crc16_ccitt+0x66>
        remainder ^= (uint16_t)(header[i] << 8);
 80015e8:	68fa      	ldr	r2, [r7, #12]
 80015ea:	6a3b      	ldr	r3, [r7, #32]
 80015ec:	4413      	add	r3, r2
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	021b      	lsls	r3, r3, #8
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80015f6:	4053      	eors	r3, r2
 80015f8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
 80015fe:	e014      	b.n	800162a <crc16_ccitt+0x5a>
            if (remainder & 0x8000) {
 8001600:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001604:	2b00      	cmp	r3, #0
 8001606:	da0a      	bge.n	800161e <crc16_ccitt+0x4e>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 8001608:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	b21b      	sxth	r3, r3
 8001610:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b21b      	sxth	r3, r3
 800161a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800161c:	e002      	b.n	8001624 <crc16_ccitt+0x54>
            } else {
                remainder = (uint16_t)(remainder << 1);
 800161e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	3301      	adds	r3, #1
 8001628:	61fb      	str	r3, [r7, #28]
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	2b07      	cmp	r3, #7
 800162e:	dde7      	ble.n	8001600 <crc16_ccitt+0x30>
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 8001630:	6a3b      	ldr	r3, [r7, #32]
 8001632:	3301      	adds	r3, #1
 8001634:	623b      	str	r3, [r7, #32]
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	2b06      	cmp	r3, #6
 800163a:	d9d5      	bls.n	80015e8 <crc16_ccitt+0x18>
            }
        }
    }

    // 2) Then feed the payload bytes
    for (uint32_t i = 0; i < len; i++) {
 800163c:	2300      	movs	r3, #0
 800163e:	61bb      	str	r3, [r7, #24]
 8001640:	e026      	b.n	8001690 <crc16_ccitt+0xc0>
        remainder ^= (uint16_t)(data[i] << 8);
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	4413      	add	r3, r2
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	b29a      	uxth	r2, r3
 800164e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001650:	4053      	eors	r3, r2
 8001652:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
 8001658:	e014      	b.n	8001684 <crc16_ccitt+0xb4>
            if (remainder & 0x8000) {
 800165a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800165e:	2b00      	cmp	r3, #0
 8001660:	da0a      	bge.n	8001678 <crc16_ccitt+0xa8>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 8001662:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	b21b      	sxth	r3, r3
 800166a:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800166e:	f083 0301 	eor.w	r3, r3, #1
 8001672:	b21b      	sxth	r3, r3
 8001674:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001676:	e002      	b.n	800167e <crc16_ccitt+0xae>
            } else {
                remainder = (uint16_t)(remainder << 1);
 8001678:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	2b07      	cmp	r3, #7
 8001688:	dde7      	ble.n	800165a <crc16_ccitt+0x8a>
    for (uint32_t i = 0; i < len; i++) {
 800168a:	69bb      	ldr	r3, [r7, #24]
 800168c:	3301      	adds	r3, #1
 800168e:	61bb      	str	r3, [r7, #24]
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	429a      	cmp	r2, r3
 8001696:	d3d4      	bcc.n	8001642 <crc16_ccitt+0x72>
            }
        }
    }

    return remainder;
 8001698:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800169a:	4618      	mov	r0, r3
 800169c:	372c      	adds	r7, #44	@ 0x2c
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <parse_and_apply_image_packet>:
}


// Returns bytes consumed on success, 0 on error
uint32_t parse_and_apply_image_packet(const uint8_t* data, uint16_t data_len)
{
 80016a6:	b590      	push	{r4, r7, lr}
 80016a8:	b08b      	sub	sp, #44	@ 0x2c
 80016aa:	af02      	add	r7, sp, #8
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	460b      	mov	r3, r1
 80016b0:	807b      	strh	r3, [r7, #2]
    if (data_len < 8u) {
 80016b2:	887b      	ldrh	r3, [r7, #2]
 80016b4:	2b07      	cmp	r3, #7
 80016b6:	d801      	bhi.n	80016bc <parse_and_apply_image_packet+0x16>
        return 0; // not even header
 80016b8:	2300      	movs	r3, #0
 80016ba:	e04e      	b.n	800175a <parse_and_apply_image_packet+0xb4>
    }

    uint16_t x = (uint16_t)((data[0] << 8) | data[1]);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	b21b      	sxth	r3, r3
 80016c2:	021b      	lsls	r3, r3, #8
 80016c4:	b21a      	sxth	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	3301      	adds	r3, #1
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	b21b      	sxth	r3, r3
 80016ce:	4313      	orrs	r3, r2
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	83fb      	strh	r3, [r7, #30]
    uint16_t y = (uint16_t)((data[2] << 8) | data[3]);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3302      	adds	r3, #2
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	b21b      	sxth	r3, r3
 80016dc:	021b      	lsls	r3, r3, #8
 80016de:	b21a      	sxth	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3303      	adds	r3, #3
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	b21b      	sxth	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	83bb      	strh	r3, [r7, #28]
    uint16_t w = (uint16_t)((data[4] << 8) | data[5]);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3304      	adds	r3, #4
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	b21b      	sxth	r3, r3
 80016f6:	021b      	lsls	r3, r3, #8
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3305      	adds	r3, #5
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	b21b      	sxth	r3, r3
 8001702:	4313      	orrs	r3, r2
 8001704:	b21b      	sxth	r3, r3
 8001706:	837b      	strh	r3, [r7, #26]
    uint16_t h = (uint16_t)((data[6] << 8) | data[7]);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3306      	adds	r3, #6
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	b21b      	sxth	r3, r3
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b21a      	sxth	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3307      	adds	r3, #7
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	b21b      	sxth	r3, r3
 800171c:	4313      	orrs	r3, r2
 800171e:	b21b      	sxth	r3, r3
 8001720:	833b      	strh	r3, [r7, #24]

    uint32_t payload_size = (uint32_t)w * (uint32_t)h * 2u;
 8001722:	8b7b      	ldrh	r3, [r7, #26]
 8001724:	8b3a      	ldrh	r2, [r7, #24]
 8001726:	fb02 f303 	mul.w	r3, r2, r3
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	617b      	str	r3, [r7, #20]
    uint32_t total_size = 8u + payload_size;
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	3308      	adds	r3, #8
 8001732:	613b      	str	r3, [r7, #16]

    if (total_size > data_len) {
 8001734:	887b      	ldrh	r3, [r7, #2]
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	429a      	cmp	r2, r3
 800173a:	d901      	bls.n	8001740 <parse_and_apply_image_packet+0x9a>
        return 0; // incomplete packet
 800173c:	2300      	movs	r3, #0
 800173e:	e00c      	b.n	800175a <parse_and_apply_image_packet+0xb4>
    }

    const uint8_t* data_stream = &data[8];
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3308      	adds	r3, #8
 8001744:	60fb      	str	r3, [r7, #12]

    // Depending on tft_blit signature you might want:
    // (const uint16_t*) cast if it's RGB565:
    // tft_blit565(x, y, w, h, (const uint16_t*)data_stream);
    tft_blit565(x, y, w, h, data_stream);
 8001746:	8bf8      	ldrh	r0, [r7, #30]
 8001748:	8bb9      	ldrh	r1, [r7, #28]
 800174a:	8b7a      	ldrh	r2, [r7, #26]
 800174c:	8b3c      	ldrh	r4, [r7, #24]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	9300      	str	r3, [sp, #0]
 8001752:	4623      	mov	r3, r4
 8001754:	f000 fc54 	bl	8002000 <tft_blit565>

    return total_size;
 8001758:	693b      	ldr	r3, [r7, #16]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3724      	adds	r7, #36	@ 0x24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd90      	pop	{r4, r7, pc}
	...

08001764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	4b0f      	ldr	r3, [pc, #60]	@ (80017a8 <HAL_MspInit+0x44>)
 800176c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800176e:	4a0e      	ldr	r2, [pc, #56]	@ (80017a8 <HAL_MspInit+0x44>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6613      	str	r3, [r2, #96]	@ 0x60
 8001776:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <HAL_MspInit+0x44>)
 8001778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001782:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <HAL_MspInit+0x44>)
 8001784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001786:	4a08      	ldr	r2, [pc, #32]	@ (80017a8 <HAL_MspInit+0x44>)
 8001788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800178c:	6593      	str	r3, [r2, #88]	@ 0x58
 800178e:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <HAL_MspInit+0x44>)
 8001790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000

080017ac <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08a      	sub	sp, #40	@ 0x28
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a2b      	ldr	r2, [pc, #172]	@ (8001878 <HAL_DAC_MspInit+0xcc>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d14f      	bne.n	800186e <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80017ce:	4b2b      	ldr	r3, [pc, #172]	@ (800187c <HAL_DAC_MspInit+0xd0>)
 80017d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d2:	4a2a      	ldr	r2, [pc, #168]	@ (800187c <HAL_DAC_MspInit+0xd0>)
 80017d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80017d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017da:	4b28      	ldr	r3, [pc, #160]	@ (800187c <HAL_DAC_MspInit+0xd0>)
 80017dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80017e2:	613b      	str	r3, [r7, #16]
 80017e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e6:	4b25      	ldr	r3, [pc, #148]	@ (800187c <HAL_DAC_MspInit+0xd0>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	4a24      	ldr	r2, [pc, #144]	@ (800187c <HAL_DAC_MspInit+0xd0>)
 80017ec:	f043 0301 	orr.w	r3, r3, #1
 80017f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f2:	4b22      	ldr	r3, [pc, #136]	@ (800187c <HAL_DAC_MspInit+0xd0>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017fe:	2310      	movs	r3, #16
 8001800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001802:	2303      	movs	r3, #3
 8001804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 0314 	add.w	r3, r7, #20
 800180e:	4619      	mov	r1, r3
 8001810:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001814:	f001 fcc6 	bl	80031a4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001818:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 800181a:	4a1a      	ldr	r2, [pc, #104]	@ (8001884 <HAL_DAC_MspInit+0xd8>)
 800181c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800181e:	4b18      	ldr	r3, [pc, #96]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 8001820:	2206      	movs	r2, #6
 8001822:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001824:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 8001826:	2210      	movs	r2, #16
 8001828:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800182a:	4b15      	ldr	r3, [pc, #84]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 800182c:	2200      	movs	r2, #0
 800182e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001830:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 8001832:	2280      	movs	r2, #128	@ 0x80
 8001834:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001836:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 8001838:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800183c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800183e:	4b10      	ldr	r3, [pc, #64]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 8001840:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001844:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001846:	4b0e      	ldr	r3, [pc, #56]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 8001848:	2220      	movs	r2, #32
 800184a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800184c:	4b0c      	ldr	r3, [pc, #48]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 800184e:	2200      	movs	r2, #0
 8001850:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001852:	480b      	ldr	r0, [pc, #44]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 8001854:	f001 f96c 	bl	8002b30 <HAL_DMA_Init>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800185e:	f7ff feb1 	bl	80015c4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a06      	ldr	r2, [pc, #24]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	4a05      	ldr	r2, [pc, #20]	@ (8001880 <HAL_DAC_MspInit+0xd4>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800186e:	bf00      	nop
 8001870:	3728      	adds	r7, #40	@ 0x28
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40007400 	.word	0x40007400
 800187c:	40021000 	.word	0x40021000
 8001880:	2004004c 	.word	0x2004004c
 8001884:	40020008 	.word	0x40020008

08001888 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b0ae      	sub	sp, #184	@ 0xb8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a0:	f107 0310 	add.w	r3, r7, #16
 80018a4:	2294      	movs	r2, #148	@ 0x94
 80018a6:	2100      	movs	r1, #0
 80018a8:	4618      	mov	r0, r3
 80018aa:	f005 ff57 	bl	800775c <memset>
  if(huart->Instance==LPUART1)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a3c      	ldr	r2, [pc, #240]	@ (80019a4 <HAL_UART_MspInit+0x11c>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d170      	bne.n	800199a <HAL_UART_MspInit+0x112>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80018b8:	2320      	movs	r3, #32
 80018ba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 80018bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018c0:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018c2:	f107 0310 	add.w	r3, r7, #16
 80018c6:	4618      	mov	r0, r3
 80018c8:	f002 fdc2 	bl	8004450 <HAL_RCCEx_PeriphCLKConfig>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80018d2:	f7ff fe77 	bl	80015c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80018d6:	4b34      	ldr	r3, [pc, #208]	@ (80019a8 <HAL_UART_MspInit+0x120>)
 80018d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018da:	4a33      	ldr	r2, [pc, #204]	@ (80019a8 <HAL_UART_MspInit+0x120>)
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80018e2:	4b31      	ldr	r3, [pc, #196]	@ (80019a8 <HAL_UART_MspInit+0x120>)
 80018e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80018ee:	4b2e      	ldr	r3, [pc, #184]	@ (80019a8 <HAL_UART_MspInit+0x120>)
 80018f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f2:	4a2d      	ldr	r2, [pc, #180]	@ (80019a8 <HAL_UART_MspInit+0x120>)
 80018f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018fa:	4b2b      	ldr	r3, [pc, #172]	@ (80019a8 <HAL_UART_MspInit+0x120>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001906:	f001 febb 	bl	8003680 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800190a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800190e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001912:	2302      	movs	r3, #2
 8001914:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191e:	2303      	movs	r3, #3
 8001920:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001924:	2308      	movs	r3, #8
 8001926:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800192a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800192e:	4619      	mov	r1, r3
 8001930:	481e      	ldr	r0, [pc, #120]	@ (80019ac <HAL_UART_MspInit+0x124>)
 8001932:	f001 fc37 	bl	80031a4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8001936:	4b1e      	ldr	r3, [pc, #120]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 8001938:	4a1e      	ldr	r2, [pc, #120]	@ (80019b4 <HAL_UART_MspInit+0x12c>)
 800193a:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800193c:	4b1c      	ldr	r3, [pc, #112]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 800193e:	2222      	movs	r2, #34	@ 0x22
 8001940:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001942:	4b1b      	ldr	r3, [pc, #108]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001948:	4b19      	ldr	r3, [pc, #100]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800194e:	4b18      	ldr	r3, [pc, #96]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 8001950:	2280      	movs	r2, #128	@ 0x80
 8001952:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001954:	4b16      	ldr	r3, [pc, #88]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 8001956:	2200      	movs	r2, #0
 8001958:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800195a:	4b15      	ldr	r3, [pc, #84]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 800195c:	2200      	movs	r2, #0
 800195e:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8001960:	4b13      	ldr	r3, [pc, #76]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 8001962:	2200      	movs	r2, #0
 8001964:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001966:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 8001968:	2200      	movs	r2, #0
 800196a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800196c:	4810      	ldr	r0, [pc, #64]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 800196e:	f001 f8df 	bl	8002b30 <HAL_DMA_Init>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8001978:	f7ff fe24 	bl	80015c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a0c      	ldr	r2, [pc, #48]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 8001980:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001984:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <HAL_UART_MspInit+0x128>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	2046      	movs	r0, #70	@ 0x46
 8001990:	f000 fd83 	bl	800249a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001994:	2046      	movs	r0, #70	@ 0x46
 8001996:	f000 fd9c 	bl	80024d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800199a:	bf00      	nop
 800199c:	37b8      	adds	r7, #184	@ 0xb8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40008000 	.word	0x40008000
 80019a8:	40021000 	.word	0x40021000
 80019ac:	48001800 	.word	0x48001800
 80019b0:	20040140 	.word	0x20040140
 80019b4:	4002001c 	.word	0x4002001c

080019b8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	@ 0x28
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a17      	ldr	r2, [pc, #92]	@ (8001a34 <HAL_SPI_MspInit+0x7c>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d128      	bne.n	8001a2c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019da:	4b17      	ldr	r3, [pc, #92]	@ (8001a38 <HAL_SPI_MspInit+0x80>)
 80019dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019de:	4a16      	ldr	r2, [pc, #88]	@ (8001a38 <HAL_SPI_MspInit+0x80>)
 80019e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80019e6:	4b14      	ldr	r3, [pc, #80]	@ (8001a38 <HAL_SPI_MspInit+0x80>)
 80019e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019ee:	613b      	str	r3, [r7, #16]
 80019f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f2:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <HAL_SPI_MspInit+0x80>)
 80019f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f6:	4a10      	ldr	r2, [pc, #64]	@ (8001a38 <HAL_SPI_MspInit+0x80>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <HAL_SPI_MspInit+0x80>)
 8001a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a0a:	23e0      	movs	r3, #224	@ 0xe0
 8001a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a16:	2303      	movs	r3, #3
 8001a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a1a:	2305      	movs	r3, #5
 8001a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a28:	f001 fbbc 	bl	80031a4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a2c:	bf00      	nop
 8001a2e:	3728      	adds	r7, #40	@ 0x28
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40013000 	.word	0x40013000
 8001a38:	40021000 	.word	0x40021000

08001a3c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08c      	sub	sp, #48	@ 0x30
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 031c 	add.w	r3, r7, #28
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a46      	ldr	r2, [pc, #280]	@ (8001b74 <HAL_TIM_Base_MspInit+0x138>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d13a      	bne.n	8001ad4 <HAL_TIM_Base_MspInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a5e:	4b46      	ldr	r3, [pc, #280]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a62:	4a45      	ldr	r2, [pc, #276]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001a64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a68:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a6a:	4b43      	ldr	r3, [pc, #268]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a72:	61bb      	str	r3, [r7, #24]
 8001a74:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a76:	4b40      	ldr	r3, [pc, #256]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7a:	4a3f      	ldr	r2, [pc, #252]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001a7c:	f043 0310 	orr.w	r3, r3, #16
 8001a80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a82:	4b3d      	ldr	r3, [pc, #244]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a86:	f003 0310 	and.w	r3, r3, #16
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	697b      	ldr	r3, [r7, #20]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8001a8e:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 8001a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa4:	f107 031c 	add.w	r3, r7, #28
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4834      	ldr	r0, [pc, #208]	@ (8001b7c <HAL_TIM_Base_MspInit+0x140>)
 8001aac:	f001 fb7a 	bl	80031a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001ab0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ac6:	f107 031c 	add.w	r3, r7, #28
 8001aca:	4619      	mov	r1, r3
 8001acc:	482b      	ldr	r0, [pc, #172]	@ (8001b7c <HAL_TIM_Base_MspInit+0x140>)
 8001ace:	f001 fb69 	bl	80031a4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ad2:	e04a      	b.n	8001b6a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001adc:	d145      	bne.n	8001b6a <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ade:	4b26      	ldr	r3, [pc, #152]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae2:	4a25      	ldr	r2, [pc, #148]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aea:	4b23      	ldr	r3, [pc, #140]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af6:	4b20      	ldr	r3, [pc, #128]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001afa:	4a1f      	ldr	r2, [pc, #124]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b02:	4b1d      	ldr	r3, [pc, #116]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b12:	4a19      	ldr	r2, [pc, #100]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001b14:	f043 0302 	orr.w	r3, r3, #2
 8001b18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b1a:	4b17      	ldr	r3, [pc, #92]	@ (8001b78 <HAL_TIM_Base_MspInit+0x13c>)
 8001b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b26:	2301      	movs	r3, #1
 8001b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b32:	2300      	movs	r3, #0
 8001b34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b36:	2301      	movs	r3, #1
 8001b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3a:	f107 031c 	add.w	r3, r7, #28
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b44:	f001 fb2e 	bl	80031a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b56:	2300      	movs	r3, #0
 8001b58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 031c 	add.w	r3, r7, #28
 8001b62:	4619      	mov	r1, r3
 8001b64:	4806      	ldr	r0, [pc, #24]	@ (8001b80 <HAL_TIM_Base_MspInit+0x144>)
 8001b66:	f001 fb1d 	bl	80031a4 <HAL_GPIO_Init>
}
 8001b6a:	bf00      	nop
 8001b6c:	3730      	adds	r7, #48	@ 0x30
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40012c00 	.word	0x40012c00
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	48001000 	.word	0x48001000
 8001b80:	48000400 	.word	0x48000400

08001b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <NMI_Handler+0x4>

08001b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <HardFault_Handler+0x4>

08001b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <MemManage_Handler+0x4>

08001b9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <BusFault_Handler+0x4>

08001ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <UsageFault_Handler+0x4>

08001bac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bda:	f000 fb3f 	bl	800225c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001be8:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <DMA1_Channel1_IRQHandler+0x10>)
 8001bea:	f001 f97f 	bl	8002eec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	2004004c 	.word	0x2004004c

08001bf8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001bfc:	4802      	ldr	r0, [pc, #8]	@ (8001c08 <DMA1_Channel2_IRQHandler+0x10>)
 8001bfe:	f001 f975 	bl	8002eec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20040140 	.word	0x20040140

08001c0c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001c10:	4802      	ldr	r0, [pc, #8]	@ (8001c1c <LPUART1_IRQHandler+0x10>)
 8001c12:	f004 f9e7 	bl	8005fe4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	200400ac 	.word	0x200400ac

08001c20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c24:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <SystemInit+0x20>)
 8001c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c2a:	4a05      	ldr	r2, [pc, #20]	@ (8001c40 <SystemInit+0x20>)
 8001c2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <tft_select>:
// HAL handles provided by main.c (CubeMX)
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim1;

// -------- small inline helpers OK in header --------
static inline void tft_select(void)   { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET); }
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c4e:	4802      	ldr	r0, [pc, #8]	@ (8001c58 <tft_select+0x14>)
 8001c50:	f001 fc3a 	bl	80034c8 <HAL_GPIO_WritePin>
 8001c54:	bf00      	nop
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	48000800 	.word	0x48000800

08001c5c <tft_deselect>:
static inline void tft_deselect(void) { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);   }
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	2201      	movs	r2, #1
 8001c62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c66:	4802      	ldr	r0, [pc, #8]	@ (8001c70 <tft_deselect+0x14>)
 8001c68:	f001 fc2e 	bl	80034c8 <HAL_GPIO_WritePin>
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	48000800 	.word	0x48000800

08001c74 <tft_dc_cmd>:

static inline void tft_dc_cmd(void)   { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); }
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c7e:	4802      	ldr	r0, [pc, #8]	@ (8001c88 <tft_dc_cmd+0x14>)
 8001c80:	f001 fc22 	bl	80034c8 <HAL_GPIO_WritePin>
 8001c84:	bf00      	nop
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	48000800 	.word	0x48000800

08001c8c <tft_dc_data>:
static inline void tft_dc_data(void)  { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);   }
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	2201      	movs	r2, #1
 8001c92:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c96:	4802      	ldr	r0, [pc, #8]	@ (8001ca0 <tft_dc_data+0x14>)
 8001c98:	f001 fc16 	bl	80034c8 <HAL_GPIO_WritePin>
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	48000800 	.word	0x48000800

08001ca4 <tft_hw_reset>:
static void tft_hw_reset(void);
static int  in_bounds(int x, int y);

// --- private helpers ---
static void tft_hw_reset(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TFT_RST_GPIO_Port, TFT_RST_Pin, GPIO_PIN_RESET);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	2140      	movs	r1, #64	@ 0x40
 8001cac:	4807      	ldr	r0, [pc, #28]	@ (8001ccc <tft_hw_reset+0x28>)
 8001cae:	f001 fc0b 	bl	80034c8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001cb2:	200a      	movs	r0, #10
 8001cb4:	f000 faf2 	bl	800229c <HAL_Delay>
    HAL_GPIO_WritePin(TFT_RST_GPIO_Port, TFT_RST_Pin, GPIO_PIN_SET);
 8001cb8:	2201      	movs	r2, #1
 8001cba:	2140      	movs	r1, #64	@ 0x40
 8001cbc:	4803      	ldr	r0, [pc, #12]	@ (8001ccc <tft_hw_reset+0x28>)
 8001cbe:	f001 fc03 	bl	80034c8 <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8001cc2:	2078      	movs	r0, #120	@ 0x78
 8001cc4:	f000 faea 	bl	800229c <HAL_Delay>
}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	48000800 	.word	0x48000800

08001cd0 <tft_write_cmd>:
    return (x >= 0) && (y >= 0) && (x < (int)tft_width) && (y < (int)tft_height);
}

// --- low-level write helpers (internal) ---
static inline void tft_write_cmd(uint8_t cmd)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
    tft_dc_cmd();
 8001cda:	f7ff ffcb 	bl	8001c74 <tft_dc_cmd>
    tft_select();
 8001cde:	f7ff ffb1 	bl	8001c44 <tft_select>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001ce2:	1df9      	adds	r1, r7, #7
 8001ce4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ce8:	2201      	movs	r2, #1
 8001cea:	4804      	ldr	r0, [pc, #16]	@ (8001cfc <tft_write_cmd+0x2c>)
 8001cec:	f003 f96b 	bl	8004fc6 <HAL_SPI_Transmit>
    tft_deselect();
 8001cf0:	f7ff ffb4 	bl	8001c5c <tft_deselect>
}
 8001cf4:	bf00      	nop
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	200401a0 	.word	0x200401a0

08001d00 <tft_write_data>:

static inline void tft_write_data(const uint8_t *buf, size_t n)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
    tft_dc_data();
 8001d0a:	f7ff ffbf 	bl	8001c8c <tft_dc_data>
    tft_select();
 8001d0e:	f7ff ff99 	bl	8001c44 <tft_select>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	4804      	ldr	r0, [pc, #16]	@ (8001d30 <tft_write_data+0x30>)
 8001d1e:	f003 f952 	bl	8004fc6 <HAL_SPI_Transmit>
    tft_deselect();
 8001d22:	f7ff ff9b 	bl	8001c5c <tft_deselect>
}
 8001d26:	bf00      	nop
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200401a0 	.word	0x200401a0

08001d34 <tft_write_data8>:

static inline void tft_write_data8(uint8_t v) { tft_write_data(&v, 1); }
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
 8001d3e:	1dfb      	adds	r3, r7, #7
 8001d40:	2101      	movs	r1, #1
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff ffdc 	bl	8001d00 <tft_write_data>
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <tft_set_rotation>:

// --- API impl ---
void tft_set_rotation(uint8_t r)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	71fb      	strb	r3, [r7, #7]
    static const uint8_t madctl_tbl[4] = {
        0x48, 0x28, 0x88, 0xE8
    };
    r &= 3;
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	f003 0303 	and.w	r3, r3, #3
 8001d60:	71fb      	strb	r3, [r7, #7]
    tft_write_cmd(0x36);
 8001d62:	2036      	movs	r0, #54	@ 0x36
 8001d64:	f7ff ffb4 	bl	8001cd0 <tft_write_cmd>
    tft_write_data8(madctl_tbl[r]);
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	4a0f      	ldr	r2, [pc, #60]	@ (8001da8 <tft_set_rotation+0x58>)
 8001d6c:	5cd3      	ldrb	r3, [r2, r3]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff ffe0 	bl	8001d34 <tft_write_data8>

    if (r & 1) { tft_width = 480; tft_height = 320; }
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d008      	beq.n	8001d90 <tft_set_rotation+0x40>
 8001d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dac <tft_set_rotation+0x5c>)
 8001d80:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001d84:	801a      	strh	r2, [r3, #0]
 8001d86:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <tft_set_rotation+0x60>)
 8001d88:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001d8c:	801a      	strh	r2, [r3, #0]
    else       { tft_width = 320; tft_height = 480; }
}
 8001d8e:	e007      	b.n	8001da0 <tft_set_rotation+0x50>
    else       { tft_width = 320; tft_height = 480; }
 8001d90:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <tft_set_rotation+0x5c>)
 8001d92:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001d96:	801a      	strh	r2, [r3, #0]
 8001d98:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <tft_set_rotation+0x60>)
 8001d9a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001d9e:	801a      	strh	r2, [r3, #0]
}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	08007814 	.word	0x08007814
 8001dac:	20040010 	.word	0x20040010
 8001db0:	20040012 	.word	0x20040012

08001db4 <tft_set_addr_window>:

void tft_set_addr_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001db4:	b590      	push	{r4, r7, lr}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4604      	mov	r4, r0
 8001dbc:	4608      	mov	r0, r1
 8001dbe:	4611      	mov	r1, r2
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4623      	mov	r3, r4
 8001dc4:	80fb      	strh	r3, [r7, #6]
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	80bb      	strh	r3, [r7, #4]
 8001dca:	460b      	mov	r3, r1
 8001dcc:	807b      	strh	r3, [r7, #2]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	803b      	strh	r3, [r7, #0]
    uint8_t b[4];
    tft_write_cmd(0x2A);
 8001dd2:	202a      	movs	r0, #42	@ 0x2a
 8001dd4:	f7ff ff7c 	bl	8001cd0 <tft_write_cmd>
    b[0]=x0>>8; b[1]=x0&0xFF; b[2]=x1>>8; b[3]=x1&0xFF;
 8001dd8:	88fb      	ldrh	r3, [r7, #6]
 8001dda:	0a1b      	lsrs	r3, r3, #8
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	733b      	strb	r3, [r7, #12]
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	737b      	strb	r3, [r7, #13]
 8001de8:	887b      	ldrh	r3, [r7, #2]
 8001dea:	0a1b      	lsrs	r3, r3, #8
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	73bb      	strb	r3, [r7, #14]
 8001df2:	887b      	ldrh	r3, [r7, #2]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8001df8:	f107 030c 	add.w	r3, r7, #12
 8001dfc:	2104      	movs	r1, #4
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff ff7e 	bl	8001d00 <tft_write_data>

    tft_write_cmd(0x2B);
 8001e04:	202b      	movs	r0, #43	@ 0x2b
 8001e06:	f7ff ff63 	bl	8001cd0 <tft_write_cmd>
    b[0]=y0>>8; b[1]=y0&0xFF; b[2]=y1>>8; b[3]=y1&0xFF;
 8001e0a:	88bb      	ldrh	r3, [r7, #4]
 8001e0c:	0a1b      	lsrs	r3, r3, #8
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	733b      	strb	r3, [r7, #12]
 8001e14:	88bb      	ldrh	r3, [r7, #4]
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	737b      	strb	r3, [r7, #13]
 8001e1a:	883b      	ldrh	r3, [r7, #0]
 8001e1c:	0a1b      	lsrs	r3, r3, #8
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	73bb      	strb	r3, [r7, #14]
 8001e24:	883b      	ldrh	r3, [r7, #0]
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8001e2a:	f107 030c 	add.w	r3, r7, #12
 8001e2e:	2104      	movs	r1, #4
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff ff65 	bl	8001d00 <tft_write_data>
}
 8001e36:	bf00      	nop
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd90      	pop	{r4, r7, pc}

08001e3e <tft_init>:

void tft_init(void)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	af00      	add	r7, sp, #0
    tft_hw_reset();
 8001e42:	f7ff ff2f 	bl	8001ca4 <tft_hw_reset>
    tft_write_cmd(0x11);        // SLPOUT
 8001e46:	2011      	movs	r0, #17
 8001e48:	f7ff ff42 	bl	8001cd0 <tft_write_cmd>
    HAL_Delay(120);
 8001e4c:	2078      	movs	r0, #120	@ 0x78
 8001e4e:	f000 fa25 	bl	800229c <HAL_Delay>
    tft_write_cmd(0x3A);        // COLMOD
 8001e52:	203a      	movs	r0, #58	@ 0x3a
 8001e54:	f7ff ff3c 	bl	8001cd0 <tft_write_cmd>
    tft_write_data8(0x55);      // RGB565
 8001e58:	2055      	movs	r0, #85	@ 0x55
 8001e5a:	f7ff ff6b 	bl	8001d34 <tft_write_data8>
    tft_set_rotation(3);
 8001e5e:	2003      	movs	r0, #3
 8001e60:	f7ff ff76 	bl	8001d50 <tft_set_rotation>
    tft_write_cmd(0x29);        // DISPON
 8001e64:	2029      	movs	r0, #41	@ 0x29
 8001e66:	f7ff ff33 	bl	8001cd0 <tft_write_cmd>
    HAL_Delay(20);
 8001e6a:	2014      	movs	r0, #20
 8001e6c:	f000 fa16 	bl	800229c <HAL_Delay>
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <tft_fill_rect>:
    HAL_SPI_Transmit(&hspi1, two, 2, HAL_MAX_DELAY);
    tft_deselect();
}

void tft_fill_rect(int x, int y, int w, int h, uint16_t rgb565)
{
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b0ab      	sub	sp, #172	@ 0xac
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
 8001e80:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f340 80ae 	ble.w	8001fe6 <tft_fill_rect+0x172>
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	f340 80aa 	ble.w	8001fe6 <tft_fill_rect+0x172>
    if (x<0){ w+=x; x=0; } if (y<0){ h+=y; y=0; }
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	da05      	bge.n	8001ea4 <tft_fill_rect+0x30>
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	da05      	bge.n	8001eb6 <tft_fill_rect+0x42>
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	4413      	add	r3, r2
 8001eb0:	603b      	str	r3, [r7, #0]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]
    if (x+w>tft_width)  w = tft_width  - x;
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4413      	add	r3, r2
 8001ebc:	4a4d      	ldr	r2, [pc, #308]	@ (8001ff4 <tft_fill_rect+0x180>)
 8001ebe:	8812      	ldrh	r2, [r2, #0]
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	dd05      	ble.n	8001ed0 <tft_fill_rect+0x5c>
 8001ec4:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff4 <tft_fill_rect+0x180>)
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	607b      	str	r3, [r7, #4]
    if (y+h>tft_height) h = tft_height - y;
 8001ed0:	68ba      	ldr	r2, [r7, #8]
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	4a48      	ldr	r2, [pc, #288]	@ (8001ff8 <tft_fill_rect+0x184>)
 8001ed8:	8812      	ldrh	r2, [r2, #0]
 8001eda:	4293      	cmp	r3, r2
 8001edc:	dd05      	ble.n	8001eea <tft_fill_rect+0x76>
 8001ede:	4b46      	ldr	r3, [pc, #280]	@ (8001ff8 <tft_fill_rect+0x184>)
 8001ee0:	881b      	ldrh	r3, [r3, #0]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	dd7c      	ble.n	8001fea <tft_fill_rect+0x176>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	dd79      	ble.n	8001fea <tft_fill_rect+0x176>

    tft_set_addr_window((uint16_t)x,(uint16_t)y,(uint16_t)(x+w-1),(uint16_t)(y+h-1));
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	b298      	uxth	r0, r3
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	b299      	uxth	r1, r3
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	4413      	add	r3, r2
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	b29c      	uxth	r4, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	4413      	add	r3, r2
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	4622      	mov	r2, r4
 8001f20:	f7ff ff48 	bl	8001db4 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 8001f24:	f7ff fea6 	bl	8001c74 <tft_dc_cmd>
 8001f28:	f7ff fe8c 	bl	8001c44 <tft_select>
    uint8_t cmd = 0x2C;
 8001f2c:	232c      	movs	r3, #44	@ 0x2c
 8001f2e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001f32:	f107 0197 	add.w	r1, r7, #151	@ 0x97
 8001f36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	482f      	ldr	r0, [pc, #188]	@ (8001ffc <tft_fill_rect+0x188>)
 8001f3e:	f003 f842 	bl	8004fc6 <HAL_SPI_Transmit>
    tft_dc_data();
 8001f42:	f7ff fea3 	bl	8001c8c <tft_dc_data>

    uint8_t buf[128];
    uint8_t hb = (uint8_t)(rgb565>>8), lb = (uint8_t)(rgb565 & 0xFF);
 8001f46:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8001f4a:	0a1b      	lsrs	r3, r3, #8
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8001f52:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8001f56:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
    for (size_t i=0;i<sizeof(buf);i+=2){ buf[i]=hb; buf[i+1]=lb; }
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001f60:	e015      	b.n	8001f8e <tft_fill_rect+0x11a>
 8001f62:	f107 0214 	add.w	r2, r7, #20
 8001f66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f6a:	4413      	add	r3, r2
 8001f6c:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8001f70:	701a      	strb	r2, [r3, #0]
 8001f72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f76:	3301      	adds	r3, #1
 8001f78:	33a8      	adds	r3, #168	@ 0xa8
 8001f7a:	443b      	add	r3, r7
 8001f7c:	f897 209e 	ldrb.w	r2, [r7, #158]	@ 0x9e
 8001f80:	f803 2c94 	strb.w	r2, [r3, #-148]
 8001f84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f88:	3302      	adds	r3, #2
 8001f8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001f8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f92:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f94:	d9e5      	bls.n	8001f62 <tft_fill_rect+0xee>

    uint32_t px = (uint32_t)w*(uint32_t)h;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	fb02 f303 	mul.w	r3, r2, r3
 8001f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    while (px){
 8001fa2:	e019      	b.n	8001fd8 <tft_fill_rect+0x164>
        size_t chunk_px = px > (sizeof(buf)/2) ? (sizeof(buf)/2) : px;
 8001fa4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001fa8:	2b40      	cmp	r3, #64	@ 0x40
 8001faa:	bf28      	it	cs
 8001fac:	2340      	movcs	r3, #64	@ 0x40
 8001fae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        HAL_SPI_Transmit(&hspi1, buf, (uint16_t)(chunk_px*2), HAL_MAX_DELAY);
 8001fb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	f107 0114 	add.w	r1, r7, #20
 8001fc0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fc4:	480d      	ldr	r0, [pc, #52]	@ (8001ffc <tft_fill_rect+0x188>)
 8001fc6:	f002 fffe 	bl	8004fc6 <HAL_SPI_Transmit>
        px -= chunk_px;
 8001fca:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001fce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    while (px){
 8001fd8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d1e1      	bne.n	8001fa4 <tft_fill_rect+0x130>
    }
    tft_deselect();
 8001fe0:	f7ff fe3c 	bl	8001c5c <tft_deselect>
 8001fe4:	e002      	b.n	8001fec <tft_fill_rect+0x178>
    if (w<=0 || h<=0) return;
 8001fe6:	bf00      	nop
 8001fe8:	e000      	b.n	8001fec <tft_fill_rect+0x178>
    if (w<=0 || h<=0) return;
 8001fea:	bf00      	nop
}
 8001fec:	37ac      	adds	r7, #172	@ 0xac
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd90      	pop	{r4, r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20040010 	.word	0x20040010
 8001ff8:	20040012 	.word	0x20040012
 8001ffc:	200401a0 	.word	0x200401a0

08002000 <tft_blit565>:

void tft_blit565(int x, int y, int w, int h, const uint8_t *img)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b090      	sub	sp, #64	@ 0x40
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
 800200c:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	f340 8099 	ble.w	8002148 <tft_blit565+0x148>
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	f340 8095 	ble.w	8002148 <tft_blit565+0x148>

    int x0=x, y0=y, x1=x+w-1, y1=y+h-1;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4413      	add	r3, r2
 800202c:	3b01      	subs	r3, #1
 800202e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002030:	68ba      	ldr	r2, [r7, #8]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	4413      	add	r3, r2
 8002036:	3b01      	subs	r3, #1
 8002038:	633b      	str	r3, [r7, #48]	@ 0x30
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 800203a:	4b46      	ldr	r3, [pc, #280]	@ (8002154 <tft_blit565+0x154>)
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	461a      	mov	r2, r3
 8002040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002042:	4293      	cmp	r3, r2
 8002044:	f280 8082 	bge.w	800214c <tft_blit565+0x14c>
 8002048:	4b43      	ldr	r3, [pc, #268]	@ (8002158 <tft_blit565+0x158>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002050:	4293      	cmp	r3, r2
 8002052:	da7b      	bge.n	800214c <tft_blit565+0x14c>
 8002054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002056:	2b00      	cmp	r3, #0
 8002058:	db78      	blt.n	800214c <tft_blit565+0x14c>
 800205a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800205c:	2b00      	cmp	r3, #0
 800205e:	db75      	blt.n	800214c <tft_blit565+0x14c>

    int sx=0, sy=0;
 8002060:	2300      	movs	r3, #0
 8002062:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002064:	2300      	movs	r3, #0
 8002066:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (x0<0){ sx=-x0; x0=0; }
 8002068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800206a:	2b00      	cmp	r3, #0
 800206c:	da04      	bge.n	8002078 <tft_blit565+0x78>
 800206e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002070:	425b      	negs	r3, r3
 8002072:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002074:	2300      	movs	r3, #0
 8002076:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (y0<0){ sy=-y0; y0=0; }
 8002078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800207a:	2b00      	cmp	r3, #0
 800207c:	da04      	bge.n	8002088 <tft_blit565+0x88>
 800207e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002080:	425b      	negs	r3, r3
 8002082:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002084:	2300      	movs	r3, #0
 8002086:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (x1>=tft_width)  x1=tft_width-1;
 8002088:	4b32      	ldr	r3, [pc, #200]	@ (8002154 <tft_blit565+0x154>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	461a      	mov	r2, r3
 800208e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002090:	4293      	cmp	r3, r2
 8002092:	db03      	blt.n	800209c <tft_blit565+0x9c>
 8002094:	4b2f      	ldr	r3, [pc, #188]	@ (8002154 <tft_blit565+0x154>)
 8002096:	881b      	ldrh	r3, [r3, #0]
 8002098:	3b01      	subs	r3, #1
 800209a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (y1>=tft_height) y1=tft_height-1;
 800209c:	4b2e      	ldr	r3, [pc, #184]	@ (8002158 <tft_blit565+0x158>)
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020a4:	4293      	cmp	r3, r2
 80020a6:	db03      	blt.n	80020b0 <tft_blit565+0xb0>
 80020a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002158 <tft_blit565+0x158>)
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	3b01      	subs	r3, #1
 80020ae:	633b      	str	r3, [r7, #48]	@ 0x30
    int cw = x1-x0+1;
 80020b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	3301      	adds	r3, #1
 80020b8:	61fb      	str	r3, [r7, #28]
    int ch = y1-y0+1;
 80020ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	3301      	adds	r3, #1
 80020c2:	61bb      	str	r3, [r7, #24]

    tft_set_addr_window((uint16_t)x0,(uint16_t)y0,(uint16_t)x1,(uint16_t)y1);
 80020c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020c6:	b298      	uxth	r0, r3
 80020c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020ca:	b299      	uxth	r1, r3
 80020cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	f7ff fe6e 	bl	8001db4 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 80020d8:	f7ff fdcc 	bl	8001c74 <tft_dc_cmd>
 80020dc:	f7ff fdb2 	bl	8001c44 <tft_select>
    uint8_t cmd = 0x2C;
 80020e0:	232c      	movs	r3, #44	@ 0x2c
 80020e2:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80020e4:	f107 0113 	add.w	r1, r7, #19
 80020e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020ec:	2201      	movs	r2, #1
 80020ee:	481b      	ldr	r0, [pc, #108]	@ (800215c <tft_blit565+0x15c>)
 80020f0:	f002 ff69 	bl	8004fc6 <HAL_SPI_Transmit>
    tft_dc_data();
 80020f4:	f7ff fdca 	bl	8001c8c <tft_dc_data>

    const uint8_t *src = img + ((size_t)sy * w + sx) * 2;
 80020f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	fb03 f202 	mul.w	r2, r3, r2
 8002100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002102:	4413      	add	r3, r2
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002108:	4413      	add	r3, r2
 800210a:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t stride_bytes = (size_t)w * 2;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	617b      	str	r3, [r7, #20]

    for (int row=0; row<ch; ++row) {
 8002112:	2300      	movs	r3, #0
 8002114:	623b      	str	r3, [r7, #32]
 8002116:	e010      	b.n	800213a <tft_blit565+0x13a>
        HAL_SPI_Transmit(&hspi1, (uint8_t*)src, (uint16_t)(cw*2), HAL_MAX_DELAY);
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	b29b      	uxth	r3, r3
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	b29a      	uxth	r2, r3
 8002120:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002124:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002126:	480d      	ldr	r0, [pc, #52]	@ (800215c <tft_blit565+0x15c>)
 8002128:	f002 ff4d 	bl	8004fc6 <HAL_SPI_Transmit>
        src += stride_bytes;
 800212c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	4413      	add	r3, r2
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int row=0; row<ch; ++row) {
 8002134:	6a3b      	ldr	r3, [r7, #32]
 8002136:	3301      	adds	r3, #1
 8002138:	623b      	str	r3, [r7, #32]
 800213a:	6a3a      	ldr	r2, [r7, #32]
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	429a      	cmp	r2, r3
 8002140:	dbea      	blt.n	8002118 <tft_blit565+0x118>
    }
    tft_deselect();
 8002142:	f7ff fd8b 	bl	8001c5c <tft_deselect>
 8002146:	e002      	b.n	800214e <tft_blit565+0x14e>
    if (w<=0 || h<=0) return;
 8002148:	bf00      	nop
 800214a:	e000      	b.n	800214e <tft_blit565+0x14e>
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 800214c:	bf00      	nop
}
 800214e:	3740      	adds	r7, #64	@ 0x40
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20040010 	.word	0x20040010
 8002158:	20040012 	.word	0x20040012
 800215c:	200401a0 	.word	0x200401a0

08002160 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002160:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002198 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002164:	f7ff fd5c 	bl	8001c20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002168:	480c      	ldr	r0, [pc, #48]	@ (800219c <LoopForever+0x6>)
  ldr r1, =_edata
 800216a:	490d      	ldr	r1, [pc, #52]	@ (80021a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800216c:	4a0d      	ldr	r2, [pc, #52]	@ (80021a4 <LoopForever+0xe>)
  movs r3, #0
 800216e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002170:	e002      	b.n	8002178 <LoopCopyDataInit>

08002172 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002172:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002174:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002176:	3304      	adds	r3, #4

08002178 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002178:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800217a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800217c:	d3f9      	bcc.n	8002172 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800217e:	4a0a      	ldr	r2, [pc, #40]	@ (80021a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002180:	4c0a      	ldr	r4, [pc, #40]	@ (80021ac <LoopForever+0x16>)
  movs r3, #0
 8002182:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002184:	e001      	b.n	800218a <LoopFillZerobss>

08002186 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002186:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002188:	3204      	adds	r2, #4

0800218a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800218a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800218c:	d3fb      	bcc.n	8002186 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800218e:	f005 faed 	bl	800776c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002192:	f7fe f9c9 	bl	8000528 <main>

08002196 <LoopForever>:

LoopForever:
    b LoopForever
 8002196:	e7fe      	b.n	8002196 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002198:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800219c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80021a0:	2004001c 	.word	0x2004001c
  ldr r2, =_sidata
 80021a4:	08007850 	.word	0x08007850
  ldr r2, =_sbss
 80021a8:	2004001c 	.word	0x2004001c
  ldr r4, =_ebss
 80021ac:	200702bc 	.word	0x200702bc

080021b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021b0:	e7fe      	b.n	80021b0 <ADC1_IRQHandler>

080021b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021b8:	2300      	movs	r3, #0
 80021ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021bc:	2003      	movs	r0, #3
 80021be:	f000 f961 	bl	8002484 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021c2:	2000      	movs	r0, #0
 80021c4:	f000 f80e 	bl	80021e4 <HAL_InitTick>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d002      	beq.n	80021d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	71fb      	strb	r3, [r7, #7]
 80021d2:	e001      	b.n	80021d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021d4:	f7ff fac6 	bl	8001764 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021d8:	79fb      	ldrb	r3, [r7, #7]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
	...

080021e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021ec:	2300      	movs	r3, #0
 80021ee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021f0:	4b17      	ldr	r3, [pc, #92]	@ (8002250 <HAL_InitTick+0x6c>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d023      	beq.n	8002240 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021f8:	4b16      	ldr	r3, [pc, #88]	@ (8002254 <HAL_InitTick+0x70>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <HAL_InitTick+0x6c>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	4619      	mov	r1, r3
 8002202:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002206:	fbb3 f3f1 	udiv	r3, r3, r1
 800220a:	fbb2 f3f3 	udiv	r3, r2, r3
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f96d 	bl	80024ee <HAL_SYSTICK_Config>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10f      	bne.n	800223a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b0f      	cmp	r3, #15
 800221e:	d809      	bhi.n	8002234 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002220:	2200      	movs	r2, #0
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002228:	f000 f937 	bl	800249a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800222c:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <HAL_InitTick+0x74>)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6013      	str	r3, [r2, #0]
 8002232:	e007      	b.n	8002244 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	73fb      	strb	r3, [r7, #15]
 8002238:	e004      	b.n	8002244 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	73fb      	strb	r3, [r7, #15]
 800223e:	e001      	b.n	8002244 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002244:	7bfb      	ldrb	r3, [r7, #15]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20040018 	.word	0x20040018
 8002254:	2004000c 	.word	0x2004000c
 8002258:	20040014 	.word	0x20040014

0800225c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002260:	4b06      	ldr	r3, [pc, #24]	@ (800227c <HAL_IncTick+0x20>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	461a      	mov	r2, r3
 8002266:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <HAL_IncTick+0x24>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4413      	add	r3, r2
 800226c:	4a04      	ldr	r2, [pc, #16]	@ (8002280 <HAL_IncTick+0x24>)
 800226e:	6013      	str	r3, [r2, #0]
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	20040018 	.word	0x20040018
 8002280:	200702b8 	.word	0x200702b8

08002284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return uwTick;
 8002288:	4b03      	ldr	r3, [pc, #12]	@ (8002298 <HAL_GetTick+0x14>)
 800228a:	681b      	ldr	r3, [r3, #0]
}
 800228c:	4618      	mov	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	200702b8 	.word	0x200702b8

0800229c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022a4:	f7ff ffee 	bl	8002284 <HAL_GetTick>
 80022a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022b4:	d005      	beq.n	80022c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80022b6:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <HAL_Delay+0x44>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	461a      	mov	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4413      	add	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022c2:	bf00      	nop
 80022c4:	f7ff ffde 	bl	8002284 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d8f7      	bhi.n	80022c4 <HAL_Delay+0x28>
  {
  }
}
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20040018 	.word	0x20040018

080022e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002328 <__NVIC_SetPriorityGrouping+0x44>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022fa:	68ba      	ldr	r2, [r7, #8]
 80022fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002300:	4013      	ands	r3, r2
 8002302:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800230c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002310:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002314:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002316:	4a04      	ldr	r2, [pc, #16]	@ (8002328 <__NVIC_SetPriorityGrouping+0x44>)
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	60d3      	str	r3, [r2, #12]
}
 800231c:	bf00      	nop
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002330:	4b04      	ldr	r3, [pc, #16]	@ (8002344 <__NVIC_GetPriorityGrouping+0x18>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	0a1b      	lsrs	r3, r3, #8
 8002336:	f003 0307 	and.w	r3, r3, #7
}
 800233a:	4618      	mov	r0, r3
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	4603      	mov	r3, r0
 8002350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002356:	2b00      	cmp	r3, #0
 8002358:	db0b      	blt.n	8002372 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	f003 021f 	and.w	r2, r3, #31
 8002360:	4907      	ldr	r1, [pc, #28]	@ (8002380 <__NVIC_EnableIRQ+0x38>)
 8002362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002366:	095b      	lsrs	r3, r3, #5
 8002368:	2001      	movs	r0, #1
 800236a:	fa00 f202 	lsl.w	r2, r0, r2
 800236e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	e000e100 	.word	0xe000e100

08002384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	6039      	str	r1, [r7, #0]
 800238e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002394:	2b00      	cmp	r3, #0
 8002396:	db0a      	blt.n	80023ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	b2da      	uxtb	r2, r3
 800239c:	490c      	ldr	r1, [pc, #48]	@ (80023d0 <__NVIC_SetPriority+0x4c>)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	0112      	lsls	r2, r2, #4
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	440b      	add	r3, r1
 80023a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023ac:	e00a      	b.n	80023c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4908      	ldr	r1, [pc, #32]	@ (80023d4 <__NVIC_SetPriority+0x50>)
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	3b04      	subs	r3, #4
 80023bc:	0112      	lsls	r2, r2, #4
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	440b      	add	r3, r1
 80023c2:	761a      	strb	r2, [r3, #24]
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	e000e100 	.word	0xe000e100
 80023d4:	e000ed00 	.word	0xe000ed00

080023d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023d8:	b480      	push	{r7}
 80023da:	b089      	sub	sp, #36	@ 0x24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f1c3 0307 	rsb	r3, r3, #7
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	bf28      	it	cs
 80023f6:	2304      	movcs	r3, #4
 80023f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3304      	adds	r3, #4
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d902      	bls.n	8002408 <NVIC_EncodePriority+0x30>
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3b03      	subs	r3, #3
 8002406:	e000      	b.n	800240a <NVIC_EncodePriority+0x32>
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800240c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43da      	mvns	r2, r3
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	401a      	ands	r2, r3
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002420:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	fa01 f303 	lsl.w	r3, r1, r3
 800242a:	43d9      	mvns	r1, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	4313      	orrs	r3, r2
         );
}
 8002432:	4618      	mov	r0, r3
 8002434:	3724      	adds	r7, #36	@ 0x24
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
	...

08002440 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3b01      	subs	r3, #1
 800244c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002450:	d301      	bcc.n	8002456 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002452:	2301      	movs	r3, #1
 8002454:	e00f      	b.n	8002476 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002456:	4a0a      	ldr	r2, [pc, #40]	@ (8002480 <SysTick_Config+0x40>)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3b01      	subs	r3, #1
 800245c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800245e:	210f      	movs	r1, #15
 8002460:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002464:	f7ff ff8e 	bl	8002384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002468:	4b05      	ldr	r3, [pc, #20]	@ (8002480 <SysTick_Config+0x40>)
 800246a:	2200      	movs	r2, #0
 800246c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800246e:	4b04      	ldr	r3, [pc, #16]	@ (8002480 <SysTick_Config+0x40>)
 8002470:	2207      	movs	r2, #7
 8002472:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	e000e010 	.word	0xe000e010

08002484 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f7ff ff29 	bl	80022e4 <__NVIC_SetPriorityGrouping>
}
 8002492:	bf00      	nop
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b086      	sub	sp, #24
 800249e:	af00      	add	r7, sp, #0
 80024a0:	4603      	mov	r3, r0
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	607a      	str	r2, [r7, #4]
 80024a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024ac:	f7ff ff3e 	bl	800232c <__NVIC_GetPriorityGrouping>
 80024b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	68b9      	ldr	r1, [r7, #8]
 80024b6:	6978      	ldr	r0, [r7, #20]
 80024b8:	f7ff ff8e 	bl	80023d8 <NVIC_EncodePriority>
 80024bc:	4602      	mov	r2, r0
 80024be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024c2:	4611      	mov	r1, r2
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff ff5d 	bl	8002384 <__NVIC_SetPriority>
}
 80024ca:	bf00      	nop
 80024cc:	3718      	adds	r7, #24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	4603      	mov	r3, r0
 80024da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff ff31 	bl	8002348 <__NVIC_EnableIRQ>
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f7ff ffa2 	bl	8002440 <SysTick_Config>
 80024fc:	4603      	mov	r3, r0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e014      	b.n	8002542 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	791b      	ldrb	r3, [r3, #4]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d105      	bne.n	800252e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f7ff f93f 	bl	80017ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2202      	movs	r2, #2
 8002532:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2201      	movs	r2, #1
 800253e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
 8002558:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	795b      	ldrb	r3, [r3, #5]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d101      	bne.n	800256a <HAL_DAC_Start_DMA+0x1e>
 8002566:	2302      	movs	r3, #2
 8002568:	e0ab      	b.n	80026c2 <HAL_DAC_Start_DMA+0x176>
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2201      	movs	r2, #1
 800256e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2202      	movs	r2, #2
 8002574:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d12f      	bne.n	80025dc <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	4a52      	ldr	r2, [pc, #328]	@ (80026cc <HAL_DAC_Start_DMA+0x180>)
 8002582:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	4a51      	ldr	r2, [pc, #324]	@ (80026d0 <HAL_DAC_Start_DMA+0x184>)
 800258a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	4a50      	ldr	r2, [pc, #320]	@ (80026d4 <HAL_DAC_Start_DMA+0x188>)
 8002592:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80025a2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80025a4:	6a3b      	ldr	r3, [r7, #32]
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d013      	beq.n	80025d2 <HAL_DAC_Start_DMA+0x86>
 80025aa:	6a3b      	ldr	r3, [r7, #32]
 80025ac:	2b08      	cmp	r3, #8
 80025ae:	d845      	bhi.n	800263c <HAL_DAC_Start_DMA+0xf0>
 80025b0:	6a3b      	ldr	r3, [r7, #32]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_DAC_Start_DMA+0x72>
 80025b6:	6a3b      	ldr	r3, [r7, #32]
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d005      	beq.n	80025c8 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80025bc:	e03e      	b.n	800263c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	3308      	adds	r3, #8
 80025c4:	613b      	str	r3, [r7, #16]
        break;
 80025c6:	e03c      	b.n	8002642 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	330c      	adds	r3, #12
 80025ce:	613b      	str	r3, [r7, #16]
        break;
 80025d0:	e037      	b.n	8002642 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	3310      	adds	r3, #16
 80025d8:	613b      	str	r3, [r7, #16]
        break;
 80025da:	e032      	b.n	8002642 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	4a3d      	ldr	r2, [pc, #244]	@ (80026d8 <HAL_DAC_Start_DMA+0x18c>)
 80025e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	4a3c      	ldr	r2, [pc, #240]	@ (80026dc <HAL_DAC_Start_DMA+0x190>)
 80025ea:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	4a3b      	ldr	r2, [pc, #236]	@ (80026e0 <HAL_DAC_Start_DMA+0x194>)
 80025f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002602:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	2b08      	cmp	r3, #8
 8002608:	d013      	beq.n	8002632 <HAL_DAC_Start_DMA+0xe6>
 800260a:	6a3b      	ldr	r3, [r7, #32]
 800260c:	2b08      	cmp	r3, #8
 800260e:	d817      	bhi.n	8002640 <HAL_DAC_Start_DMA+0xf4>
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <HAL_DAC_Start_DMA+0xd2>
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	2b04      	cmp	r3, #4
 800261a:	d005      	beq.n	8002628 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800261c:	e010      	b.n	8002640 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	3314      	adds	r3, #20
 8002624:	613b      	str	r3, [r7, #16]
        break;
 8002626:	e00c      	b.n	8002642 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	3318      	adds	r3, #24
 800262e:	613b      	str	r3, [r7, #16]
        break;
 8002630:	e007      	b.n	8002642 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	331c      	adds	r3, #28
 8002638:	613b      	str	r3, [r7, #16]
        break;
 800263a:	e002      	b.n	8002642 <HAL_DAC_Start_DMA+0xf6>
        break;
 800263c:	bf00      	nop
 800263e:	e000      	b.n	8002642 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002640:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d111      	bne.n	800266c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002656:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6898      	ldr	r0, [r3, #8]
 800265c:	6879      	ldr	r1, [r7, #4]
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	f000 fb0d 	bl	8002c80 <HAL_DMA_Start_IT>
 8002666:	4603      	mov	r3, r0
 8002668:	75fb      	strb	r3, [r7, #23]
 800266a:	e010      	b.n	800268e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800267a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	68d8      	ldr	r0, [r3, #12]
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	f000 fafb 	bl	8002c80 <HAL_DMA_Start_IT>
 800268a:	4603      	mov	r3, r0
 800268c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2200      	movs	r2, #0
 8002692:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002694:	7dfb      	ldrb	r3, [r7, #23]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10c      	bne.n	80026b4 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6819      	ldr	r1, [r3, #0]
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	f003 0310 	and.w	r3, r3, #16
 80026a6:	2201      	movs	r2, #1
 80026a8:	409a      	lsls	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	e005      	b.n	80026c0 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	f043 0204 	orr.w	r2, r3, #4
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80026c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	08002a1d 	.word	0x08002a1d
 80026d0:	08002a3f 	.word	0x08002a3f
 80026d4:	08002a5b 	.word	0x08002a5b
 80026d8:	08002ac5 	.word	0x08002ac5
 80026dc:	08002ae7 	.word	0x08002ae7
 80026e0:	08002b03 	.word	0x08002b03

080026e4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6819      	ldr	r1, [r3, #0]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	f003 0310 	and.w	r3, r3, #16
 80026fa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43da      	mvns	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	400a      	ands	r2, r1
 800270a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6819      	ldr	r1, [r3, #0]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	f003 0310 	and.w	r3, r3, #16
 8002718:	2201      	movs	r2, #1
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43da      	mvns	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	400a      	ands	r2, r1
 8002726:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10d      	bne.n	800274a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	4618      	mov	r0, r3
 8002734:	f000 fb1f 	bl	8002d76 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002746:	601a      	str	r2, [r3, #0]
 8002748:	e00c      	b.n	8002764 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	4618      	mov	r0, r3
 8002750:	f000 fb11 	bl	8002d76 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002762:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002790:	2300      	movs	r3, #0
 8002792:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	795b      	ldrb	r3, [r3, #5]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d101      	bne.n	80027a0 <HAL_DAC_ConfigChannel+0x1c>
 800279c:	2302      	movs	r3, #2
 800279e:	e137      	b.n	8002a10 <HAL_DAC_ConfigChannel+0x28c>
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2201      	movs	r2, #1
 80027a4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2202      	movs	r2, #2
 80027aa:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	f040 8081 	bne.w	80028b8 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80027b6:	f7ff fd65 	bl	8002284 <HAL_GetTick>
 80027ba:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d140      	bne.n	8002844 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80027c2:	e018      	b.n	80027f6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80027c4:	f7ff fd5e 	bl	8002284 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d911      	bls.n	80027f6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d00a      	beq.n	80027f6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	f043 0208 	orr.w	r2, r3, #8
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2203      	movs	r2, #3
 80027f0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e10c      	b.n	8002a10 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1df      	bne.n	80027c4 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002804:	2001      	movs	r0, #1
 8002806:	f7ff fd49 	bl	800229c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68ba      	ldr	r2, [r7, #8]
 8002810:	69d2      	ldr	r2, [r2, #28]
 8002812:	641a      	str	r2, [r3, #64]	@ 0x40
 8002814:	e023      	b.n	800285e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002816:	f7ff fd35 	bl	8002284 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b01      	cmp	r3, #1
 8002822:	d90f      	bls.n	8002844 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800282a:	2b00      	cmp	r3, #0
 800282c:	da0a      	bge.n	8002844 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	f043 0208 	orr.w	r2, r3, #8
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2203      	movs	r2, #3
 800283e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e0e5      	b.n	8002a10 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800284a:	2b00      	cmp	r3, #0
 800284c:	dbe3      	blt.n	8002816 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800284e:	2001      	movs	r0, #1
 8002850:	f7ff fd24 	bl	800229c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68ba      	ldr	r2, [r7, #8]
 800285a:	69d2      	ldr	r2, [r2, #28]
 800285c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800286e:	fa01 f303 	lsl.w	r3, r1, r3
 8002872:	43db      	mvns	r3, r3
 8002874:	ea02 0103 	and.w	r1, r2, r3
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	6a1a      	ldr	r2, [r3, #32]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f003 0310 	and.w	r3, r3, #16
 8002882:	409a      	lsls	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f003 0310 	and.w	r3, r3, #16
 8002898:	21ff      	movs	r1, #255	@ 0xff
 800289a:	fa01 f303 	lsl.w	r3, r1, r3
 800289e:	43db      	mvns	r3, r3
 80028a0:	ea02 0103 	and.w	r1, r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f003 0310 	and.w	r3, r3, #16
 80028ae:	409a      	lsls	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	430a      	orrs	r2, r1
 80028b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d11d      	bne.n	80028fc <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028c6:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f003 0310 	and.w	r3, r3, #16
 80028ce:	221f      	movs	r2, #31
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69fa      	ldr	r2, [r7, #28]
 80028d8:	4013      	ands	r3, r2
 80028da:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f003 0310 	and.w	r3, r3, #16
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	69fa      	ldr	r2, [r7, #28]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	69fa      	ldr	r2, [r7, #28]
 80028fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002902:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	2207      	movs	r2, #7
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	43db      	mvns	r3, r3
 8002912:	69fa      	ldr	r2, [r7, #28]
 8002914:	4013      	ands	r3, r2
 8002916:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	431a      	orrs	r2, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	4313      	orrs	r3, r2
 8002928:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	69fa      	ldr	r2, [r7, #28]
 8002938:	4313      	orrs	r3, r2
 800293a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	69fa      	ldr	r2, [r7, #28]
 8002942:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6819      	ldr	r1, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f003 0310 	and.w	r3, r3, #16
 8002950:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	43da      	mvns	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	400a      	ands	r2, r1
 8002960:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f003 0310 	and.w	r3, r3, #16
 8002970:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43db      	mvns	r3, r3
 800297a:	69fa      	ldr	r2, [r7, #28]
 800297c:	4013      	ands	r3, r2
 800297e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f003 0310 	and.w	r3, r3, #16
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	69fa      	ldr	r2, [r7, #28]
 8002994:	4313      	orrs	r3, r2
 8002996:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029a0:	d104      	bne.n	80029ac <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029a8:	61fb      	str	r3, [r7, #28]
 80029aa:	e018      	b.n	80029de <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d104      	bne.n	80029be <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80029ba:	61fb      	str	r3, [r7, #28]
 80029bc:	e00f      	b.n	80029de <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80029be:	f001 fc4f 	bl	8004260 <HAL_RCC_GetHCLKFreq>
 80029c2:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	4a14      	ldr	r2, [pc, #80]	@ (8002a18 <HAL_DAC_ConfigChannel+0x294>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d904      	bls.n	80029d6 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029d2:	61fb      	str	r3, [r7, #28]
 80029d4:	e003      	b.n	80029de <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80029dc:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	69fa      	ldr	r2, [r7, #28]
 80029e4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6819      	ldr	r1, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f003 0310 	and.w	r3, r3, #16
 80029f2:	22c0      	movs	r2, #192	@ 0xc0
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	43da      	mvns	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	400a      	ands	r2, r1
 8002a00:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2201      	movs	r2, #1
 8002a06:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3720      	adds	r7, #32
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	04c4b400 	.word	0x04c4b400

08002a1c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a28:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f7fe fd90 	bl	8001550 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2201      	movs	r2, #1
 8002a34:	711a      	strb	r2, [r3, #4]
}
 8002a36:	bf00      	nop
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b084      	sub	sp, #16
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f7fe fd57 	bl	8001500 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002a52:	bf00      	nop
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b084      	sub	sp, #16
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a66:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	f043 0204 	orr.w	r2, r3, #4
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f7ff fe7a 	bl	800276e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	711a      	strb	r2, [r3, #4]
}
 8002a80:	bf00      	nop
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f7ff ffd8 	bl	8002a88 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2201      	movs	r2, #1
 8002adc:	711a      	strb	r2, [r3, #4]
}
 8002ade:	bf00      	nop
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b084      	sub	sp, #16
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	f7ff ffd1 	bl	8002a9c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b084      	sub	sp, #16
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	f043 0204 	orr.w	r2, r3, #4
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f7ff ffc7 	bl	8002ab0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2201      	movs	r2, #1
 8002b26:	711a      	strb	r2, [r3, #4]
}
 8002b28:	bf00      	nop
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e08d      	b.n	8002c5e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	461a      	mov	r2, r3
 8002b48:	4b47      	ldr	r3, [pc, #284]	@ (8002c68 <HAL_DMA_Init+0x138>)
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d80f      	bhi.n	8002b6e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	461a      	mov	r2, r3
 8002b54:	4b45      	ldr	r3, [pc, #276]	@ (8002c6c <HAL_DMA_Init+0x13c>)
 8002b56:	4413      	add	r3, r2
 8002b58:	4a45      	ldr	r2, [pc, #276]	@ (8002c70 <HAL_DMA_Init+0x140>)
 8002b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5e:	091b      	lsrs	r3, r3, #4
 8002b60:	009a      	lsls	r2, r3, #2
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a42      	ldr	r2, [pc, #264]	@ (8002c74 <HAL_DMA_Init+0x144>)
 8002b6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b6c:	e00e      	b.n	8002b8c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	461a      	mov	r2, r3
 8002b74:	4b40      	ldr	r3, [pc, #256]	@ (8002c78 <HAL_DMA_Init+0x148>)
 8002b76:	4413      	add	r3, r2
 8002b78:	4a3d      	ldr	r2, [pc, #244]	@ (8002c70 <HAL_DMA_Init+0x140>)
 8002b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7e:	091b      	lsrs	r3, r3, #4
 8002b80:	009a      	lsls	r2, r3, #2
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a3c      	ldr	r2, [pc, #240]	@ (8002c7c <HAL_DMA_Init+0x14c>)
 8002b8a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2202      	movs	r2, #2
 8002b90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002ba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ba6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002bb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 fa7e 	bl	80030e0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bec:	d102      	bne.n	8002bf4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685a      	ldr	r2, [r3, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bfc:	b2d2      	uxtb	r2, r2
 8002bfe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c08:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d010      	beq.n	8002c34 <HAL_DMA_Init+0x104>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	d80c      	bhi.n	8002c34 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 fa9e 	bl	800315c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c30:	605a      	str	r2, [r3, #4]
 8002c32:	e008      	b.n	8002c46 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40020407 	.word	0x40020407
 8002c6c:	bffdfff8 	.word	0xbffdfff8
 8002c70:	cccccccd 	.word	0xcccccccd
 8002c74:	40020000 	.word	0x40020000
 8002c78:	bffdfbf8 	.word	0xbffdfbf8
 8002c7c:	40020400 	.word	0x40020400

08002c80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
 8002c8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d101      	bne.n	8002ca0 <HAL_DMA_Start_IT+0x20>
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	e066      	b.n	8002d6e <HAL_DMA_Start_IT+0xee>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d155      	bne.n	8002d60 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 0201 	bic.w	r2, r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	68b9      	ldr	r1, [r7, #8]
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f000 f9c2 	bl	8003062 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d008      	beq.n	8002cf8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f042 020e 	orr.w	r2, r2, #14
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	e00f      	b.n	8002d18 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0204 	bic.w	r2, r2, #4
 8002d06:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 020a 	orr.w	r2, r2, #10
 8002d16:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d007      	beq.n	8002d36 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d34:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d007      	beq.n	8002d4e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d4c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f042 0201 	orr.w	r2, r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	e005      	b.n	8002d6c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b085      	sub	sp, #20
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d008      	beq.n	8002da0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2204      	movs	r2, #4
 8002d92:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e040      	b.n	8002e22 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 020e 	bic.w	r2, r2, #14
 8002dae:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002dbe:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0201 	bic.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd4:	f003 021c 	and.w	r2, r3, #28
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ddc:	2101      	movs	r1, #1
 8002dde:	fa01 f202 	lsl.w	r2, r1, r2
 8002de2:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002dec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00c      	beq.n	8002e10 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e04:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002e0e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002e20:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e2e:	b580      	push	{r7, lr}
 8002e30:	b084      	sub	sp, #16
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e36:	2300      	movs	r3, #0
 8002e38:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d005      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2204      	movs	r2, #4
 8002e4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	73fb      	strb	r3, [r7, #15]
 8002e50:	e047      	b.n	8002ee2 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 020e 	bic.w	r2, r2, #14
 8002e60:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 0201 	bic.w	r2, r2, #1
 8002e70:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e80:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e86:	f003 021c 	and.w	r2, r3, #28
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8e:	2101      	movs	r1, #1
 8002e90:	fa01 f202 	lsl.w	r2, r1, r2
 8002e94:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e9e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00c      	beq.n	8002ec2 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002eb6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ec0:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	4798      	blx	r3
    }
  }
  return status;
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3710      	adds	r7, #16
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f08:	f003 031c 	and.w	r3, r3, #28
 8002f0c:	2204      	movs	r2, #4
 8002f0e:	409a      	lsls	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d026      	beq.n	8002f66 <HAL_DMA_IRQHandler+0x7a>
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	f003 0304 	and.w	r3, r3, #4
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d021      	beq.n	8002f66 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0320 	and.w	r3, r3, #32
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d107      	bne.n	8002f40 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0204 	bic.w	r2, r2, #4
 8002f3e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f44:	f003 021c 	and.w	r2, r3, #28
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4c:	2104      	movs	r1, #4
 8002f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f52:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d071      	beq.n	8003040 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002f64:	e06c      	b.n	8003040 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6a:	f003 031c 	and.w	r3, r3, #28
 8002f6e:	2202      	movs	r2, #2
 8002f70:	409a      	lsls	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d02e      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0xec>
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d029      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0320 	and.w	r3, r3, #32
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10b      	bne.n	8002faa <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 020a 	bic.w	r2, r2, #10
 8002fa0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fae:	f003 021c 	and.w	r2, r3, #28
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb6:	2102      	movs	r1, #2
 8002fb8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fbc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d038      	beq.n	8003040 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002fd6:	e033      	b.n	8003040 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fdc:	f003 031c 	and.w	r3, r3, #28
 8002fe0:	2208      	movs	r2, #8
 8002fe2:	409a      	lsls	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d02a      	beq.n	8003042 <HAL_DMA_IRQHandler+0x156>
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d025      	beq.n	8003042 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 020e 	bic.w	r2, r2, #14
 8003004:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300a:	f003 021c 	and.w	r2, r3, #28
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003012:	2101      	movs	r1, #1
 8003014:	fa01 f202 	lsl.w	r2, r1, r2
 8003018:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003034:	2b00      	cmp	r3, #0
 8003036:	d004      	beq.n	8003042 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003040:	bf00      	nop
 8003042:	bf00      	nop
}
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003056:	4618      	mov	r0, r3
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003062:	b480      	push	{r7}
 8003064:	b085      	sub	sp, #20
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
 800306e:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003078:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307e:	2b00      	cmp	r3, #0
 8003080:	d004      	beq.n	800308c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800308a:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003090:	f003 021c 	and.w	r2, r3, #28
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	2101      	movs	r1, #1
 800309a:	fa01 f202 	lsl.w	r2, r1, r2
 800309e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	683a      	ldr	r2, [r7, #0]
 80030a6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	2b10      	cmp	r3, #16
 80030ae:	d108      	bne.n	80030c2 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68ba      	ldr	r2, [r7, #8]
 80030be:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80030c0:	e007      	b.n	80030d2 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68ba      	ldr	r2, [r7, #8]
 80030c8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	60da      	str	r2, [r3, #12]
}
 80030d2:	bf00      	nop
 80030d4:	3714      	adds	r7, #20
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
	...

080030e0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	461a      	mov	r2, r3
 80030ee:	4b17      	ldr	r3, [pc, #92]	@ (800314c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d80a      	bhi.n	800310a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f8:	089b      	lsrs	r3, r3, #2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003100:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	6493      	str	r3, [r2, #72]	@ 0x48
 8003108:	e007      	b.n	800311a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	089b      	lsrs	r3, r3, #2
 8003110:	009a      	lsls	r2, r3, #2
 8003112:	4b0f      	ldr	r3, [pc, #60]	@ (8003150 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003114:	4413      	add	r3, r2
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	b2db      	uxtb	r3, r3
 8003120:	3b08      	subs	r3, #8
 8003122:	4a0c      	ldr	r2, [pc, #48]	@ (8003154 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003124:	fba2 2303 	umull	r2, r3, r2, r3
 8003128:	091b      	lsrs	r3, r3, #4
 800312a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a0a      	ldr	r2, [pc, #40]	@ (8003158 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003130:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f003 031f 	and.w	r3, r3, #31
 8003138:	2201      	movs	r2, #1
 800313a:	409a      	lsls	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003140:	bf00      	nop
 8003142:	3714      	adds	r7, #20
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	40020407 	.word	0x40020407
 8003150:	4002081c 	.word	0x4002081c
 8003154:	cccccccd 	.word	0xcccccccd
 8003158:	40020880 	.word	0x40020880

0800315c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	b2db      	uxtb	r3, r3
 800316a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	4b0b      	ldr	r3, [pc, #44]	@ (800319c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003170:	4413      	add	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	461a      	mov	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a08      	ldr	r2, [pc, #32]	@ (80031a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800317e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	3b01      	subs	r3, #1
 8003184:	f003 0303 	and.w	r3, r3, #3
 8003188:	2201      	movs	r2, #1
 800318a:	409a      	lsls	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003190:	bf00      	nop
 8003192:	3714      	adds	r7, #20
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr
 800319c:	1000823f 	.word	0x1000823f
 80031a0:	40020940 	.word	0x40020940

080031a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b087      	sub	sp, #28
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031b2:	e166      	b.n	8003482 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	2101      	movs	r1, #1
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	fa01 f303 	lsl.w	r3, r1, r3
 80031c0:	4013      	ands	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 8158 	beq.w	800347c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f003 0303 	and.w	r3, r3, #3
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d005      	beq.n	80031e4 <HAL_GPIO_Init+0x40>
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f003 0303 	and.w	r3, r3, #3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d130      	bne.n	8003246 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	2203      	movs	r2, #3
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4013      	ands	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	68da      	ldr	r2, [r3, #12]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	4313      	orrs	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800321a:	2201      	movs	r2, #1
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	43db      	mvns	r3, r3
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	4013      	ands	r3, r2
 8003228:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	091b      	lsrs	r3, r3, #4
 8003230:	f003 0201 	and.w	r2, r3, #1
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	4313      	orrs	r3, r2
 800323e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f003 0303 	and.w	r3, r3, #3
 800324e:	2b03      	cmp	r3, #3
 8003250:	d017      	beq.n	8003282 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	2203      	movs	r2, #3
 800325e:	fa02 f303 	lsl.w	r3, r2, r3
 8003262:	43db      	mvns	r3, r3
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	4013      	ands	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	4313      	orrs	r3, r2
 800327a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d123      	bne.n	80032d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	08da      	lsrs	r2, r3, #3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	3208      	adds	r2, #8
 8003296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800329a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	220f      	movs	r2, #15
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43db      	mvns	r3, r3
 80032ac:	693a      	ldr	r2, [r7, #16]
 80032ae:	4013      	ands	r3, r2
 80032b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	691a      	ldr	r2, [r3, #16]
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	08da      	lsrs	r2, r3, #3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3208      	adds	r2, #8
 80032d0:	6939      	ldr	r1, [r7, #16]
 80032d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	2203      	movs	r2, #3
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	43db      	mvns	r3, r3
 80032e8:	693a      	ldr	r2, [r7, #16]
 80032ea:	4013      	ands	r3, r2
 80032ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f003 0203 	and.w	r2, r3, #3
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	4313      	orrs	r3, r2
 8003302:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 80b2 	beq.w	800347c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003318:	4b61      	ldr	r3, [pc, #388]	@ (80034a0 <HAL_GPIO_Init+0x2fc>)
 800331a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331c:	4a60      	ldr	r2, [pc, #384]	@ (80034a0 <HAL_GPIO_Init+0x2fc>)
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	6613      	str	r3, [r2, #96]	@ 0x60
 8003324:	4b5e      	ldr	r3, [pc, #376]	@ (80034a0 <HAL_GPIO_Init+0x2fc>)
 8003326:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003330:	4a5c      	ldr	r2, [pc, #368]	@ (80034a4 <HAL_GPIO_Init+0x300>)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	089b      	lsrs	r3, r3, #2
 8003336:	3302      	adds	r3, #2
 8003338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800333c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f003 0303 	and.w	r3, r3, #3
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	220f      	movs	r2, #15
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	43db      	mvns	r3, r3
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4013      	ands	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800335a:	d02b      	beq.n	80033b4 <HAL_GPIO_Init+0x210>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a52      	ldr	r2, [pc, #328]	@ (80034a8 <HAL_GPIO_Init+0x304>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d025      	beq.n	80033b0 <HAL_GPIO_Init+0x20c>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a51      	ldr	r2, [pc, #324]	@ (80034ac <HAL_GPIO_Init+0x308>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d01f      	beq.n	80033ac <HAL_GPIO_Init+0x208>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a50      	ldr	r2, [pc, #320]	@ (80034b0 <HAL_GPIO_Init+0x30c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d019      	beq.n	80033a8 <HAL_GPIO_Init+0x204>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a4f      	ldr	r2, [pc, #316]	@ (80034b4 <HAL_GPIO_Init+0x310>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d013      	beq.n	80033a4 <HAL_GPIO_Init+0x200>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a4e      	ldr	r2, [pc, #312]	@ (80034b8 <HAL_GPIO_Init+0x314>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d00d      	beq.n	80033a0 <HAL_GPIO_Init+0x1fc>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a4d      	ldr	r2, [pc, #308]	@ (80034bc <HAL_GPIO_Init+0x318>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d007      	beq.n	800339c <HAL_GPIO_Init+0x1f8>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a4c      	ldr	r2, [pc, #304]	@ (80034c0 <HAL_GPIO_Init+0x31c>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d101      	bne.n	8003398 <HAL_GPIO_Init+0x1f4>
 8003394:	2307      	movs	r3, #7
 8003396:	e00e      	b.n	80033b6 <HAL_GPIO_Init+0x212>
 8003398:	2308      	movs	r3, #8
 800339a:	e00c      	b.n	80033b6 <HAL_GPIO_Init+0x212>
 800339c:	2306      	movs	r3, #6
 800339e:	e00a      	b.n	80033b6 <HAL_GPIO_Init+0x212>
 80033a0:	2305      	movs	r3, #5
 80033a2:	e008      	b.n	80033b6 <HAL_GPIO_Init+0x212>
 80033a4:	2304      	movs	r3, #4
 80033a6:	e006      	b.n	80033b6 <HAL_GPIO_Init+0x212>
 80033a8:	2303      	movs	r3, #3
 80033aa:	e004      	b.n	80033b6 <HAL_GPIO_Init+0x212>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e002      	b.n	80033b6 <HAL_GPIO_Init+0x212>
 80033b0:	2301      	movs	r3, #1
 80033b2:	e000      	b.n	80033b6 <HAL_GPIO_Init+0x212>
 80033b4:	2300      	movs	r3, #0
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	f002 0203 	and.w	r2, r2, #3
 80033bc:	0092      	lsls	r2, r2, #2
 80033be:	4093      	lsls	r3, r2
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033c6:	4937      	ldr	r1, [pc, #220]	@ (80034a4 <HAL_GPIO_Init+0x300>)
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	089b      	lsrs	r3, r3, #2
 80033cc:	3302      	adds	r3, #2
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80033d4:	4b3b      	ldr	r3, [pc, #236]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	43db      	mvns	r3, r3
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	4013      	ands	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80033f8:	4a32      	ldr	r2, [pc, #200]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80033fe:	4b31      	ldr	r3, [pc, #196]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	43db      	mvns	r3, r3
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	4013      	ands	r3, r2
 800340c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d003      	beq.n	8003422 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4313      	orrs	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003422:	4a28      	ldr	r2, [pc, #160]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003428:	4b26      	ldr	r3, [pc, #152]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	43db      	mvns	r3, r3
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	4013      	ands	r3, r2
 8003436:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d003      	beq.n	800344c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	4313      	orrs	r3, r2
 800344a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800344c:	4a1d      	ldr	r2, [pc, #116]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003452:	4b1c      	ldr	r3, [pc, #112]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	43db      	mvns	r3, r3
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	4013      	ands	r3, r2
 8003460:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4313      	orrs	r3, r2
 8003474:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003476:	4a13      	ldr	r2, [pc, #76]	@ (80034c4 <HAL_GPIO_Init+0x320>)
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	3301      	adds	r3, #1
 8003480:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	fa22 f303 	lsr.w	r3, r2, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	f47f ae91 	bne.w	80031b4 <HAL_GPIO_Init+0x10>
  }
}
 8003492:	bf00      	nop
 8003494:	bf00      	nop
 8003496:	371c      	adds	r7, #28
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	40021000 	.word	0x40021000
 80034a4:	40010000 	.word	0x40010000
 80034a8:	48000400 	.word	0x48000400
 80034ac:	48000800 	.word	0x48000800
 80034b0:	48000c00 	.word	0x48000c00
 80034b4:	48001000 	.word	0x48001000
 80034b8:	48001400 	.word	0x48001400
 80034bc:	48001800 	.word	0x48001800
 80034c0:	48001c00 	.word	0x48001c00
 80034c4:	40010400 	.word	0x40010400

080034c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	807b      	strh	r3, [r7, #2]
 80034d4:	4613      	mov	r3, r2
 80034d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034d8:	787b      	ldrb	r3, [r7, #1]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034de:	887a      	ldrh	r2, [r7, #2]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034e4:	e002      	b.n	80034ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034e6:	887a      	ldrh	r2, [r7, #2]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80034fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003534 <HAL_PWREx_GetVoltageRange+0x3c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003508:	d102      	bne.n	8003510 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800350a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800350e:	e00b      	b.n	8003528 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003510:	4b08      	ldr	r3, [pc, #32]	@ (8003534 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800351e:	d102      	bne.n	8003526 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003520:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003524:	e000      	b.n	8003528 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003526:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003528:	4618      	mov	r0, r3
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40007000 	.word	0x40007000

08003538 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d141      	bne.n	80035ca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003546:	4b4b      	ldr	r3, [pc, #300]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800354e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003552:	d131      	bne.n	80035b8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003554:	4b47      	ldr	r3, [pc, #284]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800355a:	4a46      	ldr	r2, [pc, #280]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800355c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003560:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003564:	4b43      	ldr	r3, [pc, #268]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800356c:	4a41      	ldr	r2, [pc, #260]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800356e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003572:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003574:	4b40      	ldr	r3, [pc, #256]	@ (8003678 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2232      	movs	r2, #50	@ 0x32
 800357a:	fb02 f303 	mul.w	r3, r2, r3
 800357e:	4a3f      	ldr	r2, [pc, #252]	@ (800367c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003580:	fba2 2303 	umull	r2, r3, r2, r3
 8003584:	0c9b      	lsrs	r3, r3, #18
 8003586:	3301      	adds	r3, #1
 8003588:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800358a:	e002      	b.n	8003592 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	3b01      	subs	r3, #1
 8003590:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003592:	4b38      	ldr	r3, [pc, #224]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800359a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800359e:	d102      	bne.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f2      	bne.n	800358c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035a6:	4b33      	ldr	r3, [pc, #204]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035b2:	d158      	bne.n	8003666 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e057      	b.n	8003668 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035b8:	4b2e      	ldr	r3, [pc, #184]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035be:	4a2d      	ldr	r2, [pc, #180]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80035c8:	e04d      	b.n	8003666 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035d0:	d141      	bne.n	8003656 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80035d2:	4b28      	ldr	r3, [pc, #160]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035de:	d131      	bne.n	8003644 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035e0:	4b24      	ldr	r3, [pc, #144]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035e6:	4a23      	ldr	r2, [pc, #140]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035f0:	4b20      	ldr	r3, [pc, #128]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003600:	4b1d      	ldr	r3, [pc, #116]	@ (8003678 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2232      	movs	r2, #50	@ 0x32
 8003606:	fb02 f303 	mul.w	r3, r2, r3
 800360a:	4a1c      	ldr	r2, [pc, #112]	@ (800367c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800360c:	fba2 2303 	umull	r2, r3, r2, r3
 8003610:	0c9b      	lsrs	r3, r3, #18
 8003612:	3301      	adds	r3, #1
 8003614:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003616:	e002      	b.n	800361e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	3b01      	subs	r3, #1
 800361c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800361e:	4b15      	ldr	r3, [pc, #84]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800362a:	d102      	bne.n	8003632 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f2      	bne.n	8003618 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003632:	4b10      	ldr	r3, [pc, #64]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800363a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800363e:	d112      	bne.n	8003666 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e011      	b.n	8003668 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003644:	4b0b      	ldr	r3, [pc, #44]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800364a:	4a0a      	ldr	r2, [pc, #40]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800364c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003650:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003654:	e007      	b.n	8003666 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003656:	4b07      	ldr	r3, [pc, #28]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800365e:	4a05      	ldr	r2, [pc, #20]	@ (8003674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003660:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003664:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003666:	2300      	movs	r3, #0
}
 8003668:	4618      	mov	r0, r3
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	40007000 	.word	0x40007000
 8003678:	2004000c 	.word	0x2004000c
 800367c:	431bde83 	.word	0x431bde83

08003680 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003684:	4b05      	ldr	r3, [pc, #20]	@ (800369c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	4a04      	ldr	r2, [pc, #16]	@ (800369c <HAL_PWREx_EnableVddIO2+0x1c>)
 800368a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800368e:	6053      	str	r3, [r2, #4]
}
 8003690:	bf00      	nop
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	40007000 	.word	0x40007000

080036a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b088      	sub	sp, #32
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d102      	bne.n	80036b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	f000 bc08 	b.w	8003ec4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036b4:	4b96      	ldr	r3, [pc, #600]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 030c 	and.w	r3, r3, #12
 80036bc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036be:	4b94      	ldr	r3, [pc, #592]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0310 	and.w	r3, r3, #16
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 80e4 	beq.w	800389e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d007      	beq.n	80036ec <HAL_RCC_OscConfig+0x4c>
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	2b0c      	cmp	r3, #12
 80036e0:	f040 808b 	bne.w	80037fa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	f040 8087 	bne.w	80037fa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036ec:	4b88      	ldr	r3, [pc, #544]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_RCC_OscConfig+0x64>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e3df      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a1a      	ldr	r2, [r3, #32]
 8003708:	4b81      	ldr	r3, [pc, #516]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d004      	beq.n	800371e <HAL_RCC_OscConfig+0x7e>
 8003714:	4b7e      	ldr	r3, [pc, #504]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800371c:	e005      	b.n	800372a <HAL_RCC_OscConfig+0x8a>
 800371e:	4b7c      	ldr	r3, [pc, #496]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003720:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003724:	091b      	lsrs	r3, r3, #4
 8003726:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800372a:	4293      	cmp	r3, r2
 800372c:	d223      	bcs.n	8003776 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	4618      	mov	r0, r3
 8003734:	f000 fdcc 	bl	80042d0 <RCC_SetFlashLatencyFromMSIRange>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e3c0      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003742:	4b73      	ldr	r3, [pc, #460]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a72      	ldr	r2, [pc, #456]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003748:	f043 0308 	orr.w	r3, r3, #8
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	4b70      	ldr	r3, [pc, #448]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	496d      	ldr	r1, [pc, #436]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 800375c:	4313      	orrs	r3, r2
 800375e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003760:	4b6b      	ldr	r3, [pc, #428]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	021b      	lsls	r3, r3, #8
 800376e:	4968      	ldr	r1, [pc, #416]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003770:	4313      	orrs	r3, r2
 8003772:	604b      	str	r3, [r1, #4]
 8003774:	e025      	b.n	80037c2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003776:	4b66      	ldr	r3, [pc, #408]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a65      	ldr	r2, [pc, #404]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 800377c:	f043 0308 	orr.w	r3, r3, #8
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	4b63      	ldr	r3, [pc, #396]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	4960      	ldr	r1, [pc, #384]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003790:	4313      	orrs	r3, r2
 8003792:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003794:	4b5e      	ldr	r3, [pc, #376]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	69db      	ldr	r3, [r3, #28]
 80037a0:	021b      	lsls	r3, r3, #8
 80037a2:	495b      	ldr	r1, [pc, #364]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d109      	bne.n	80037c2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 fd8c 	bl	80042d0 <RCC_SetFlashLatencyFromMSIRange>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e380      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037c2:	f000 fcc1 	bl	8004148 <HAL_RCC_GetSysClockFreq>
 80037c6:	4602      	mov	r2, r0
 80037c8:	4b51      	ldr	r3, [pc, #324]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	091b      	lsrs	r3, r3, #4
 80037ce:	f003 030f 	and.w	r3, r3, #15
 80037d2:	4950      	ldr	r1, [pc, #320]	@ (8003914 <HAL_RCC_OscConfig+0x274>)
 80037d4:	5ccb      	ldrb	r3, [r1, r3]
 80037d6:	f003 031f 	and.w	r3, r3, #31
 80037da:	fa22 f303 	lsr.w	r3, r2, r3
 80037de:	4a4e      	ldr	r2, [pc, #312]	@ (8003918 <HAL_RCC_OscConfig+0x278>)
 80037e0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80037e2:	4b4e      	ldr	r3, [pc, #312]	@ (800391c <HAL_RCC_OscConfig+0x27c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7fe fcfc 	bl	80021e4 <HAL_InitTick>
 80037ec:	4603      	mov	r3, r0
 80037ee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80037f0:	7bfb      	ldrb	r3, [r7, #15]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d052      	beq.n	800389c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80037f6:	7bfb      	ldrb	r3, [r7, #15]
 80037f8:	e364      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d032      	beq.n	8003868 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003802:	4b43      	ldr	r3, [pc, #268]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a42      	ldr	r2, [pc, #264]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003808:	f043 0301 	orr.w	r3, r3, #1
 800380c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800380e:	f7fe fd39 	bl	8002284 <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003814:	e008      	b.n	8003828 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003816:	f7fe fd35 	bl	8002284 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e34d      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003828:	4b39      	ldr	r3, [pc, #228]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0f0      	beq.n	8003816 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003834:	4b36      	ldr	r3, [pc, #216]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a35      	ldr	r2, [pc, #212]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 800383a:	f043 0308 	orr.w	r3, r3, #8
 800383e:	6013      	str	r3, [r2, #0]
 8003840:	4b33      	ldr	r3, [pc, #204]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	4930      	ldr	r1, [pc, #192]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 800384e:	4313      	orrs	r3, r2
 8003850:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003852:	4b2f      	ldr	r3, [pc, #188]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	021b      	lsls	r3, r3, #8
 8003860:	492b      	ldr	r1, [pc, #172]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003862:	4313      	orrs	r3, r2
 8003864:	604b      	str	r3, [r1, #4]
 8003866:	e01a      	b.n	800389e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003868:	4b29      	ldr	r3, [pc, #164]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a28      	ldr	r2, [pc, #160]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 800386e:	f023 0301 	bic.w	r3, r3, #1
 8003872:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003874:	f7fe fd06 	bl	8002284 <HAL_GetTick>
 8003878:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800387a:	e008      	b.n	800388e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800387c:	f7fe fd02 	bl	8002284 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e31a      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800388e:	4b20      	ldr	r3, [pc, #128]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1f0      	bne.n	800387c <HAL_RCC_OscConfig+0x1dc>
 800389a:	e000      	b.n	800389e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800389c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d073      	beq.n	8003992 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d005      	beq.n	80038bc <HAL_RCC_OscConfig+0x21c>
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	2b0c      	cmp	r3, #12
 80038b4:	d10e      	bne.n	80038d4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	2b03      	cmp	r3, #3
 80038ba:	d10b      	bne.n	80038d4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038bc:	4b14      	ldr	r3, [pc, #80]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d063      	beq.n	8003990 <HAL_RCC_OscConfig+0x2f0>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d15f      	bne.n	8003990 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e2f7      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038dc:	d106      	bne.n	80038ec <HAL_RCC_OscConfig+0x24c>
 80038de:	4b0c      	ldr	r3, [pc, #48]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a0b      	ldr	r2, [pc, #44]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80038e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038e8:	6013      	str	r3, [r2, #0]
 80038ea:	e025      	b.n	8003938 <HAL_RCC_OscConfig+0x298>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038f4:	d114      	bne.n	8003920 <HAL_RCC_OscConfig+0x280>
 80038f6:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a05      	ldr	r2, [pc, #20]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 80038fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	4b03      	ldr	r3, [pc, #12]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a02      	ldr	r2, [pc, #8]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	e013      	b.n	8003938 <HAL_RCC_OscConfig+0x298>
 8003910:	40021000 	.word	0x40021000
 8003914:	080077cc 	.word	0x080077cc
 8003918:	2004000c 	.word	0x2004000c
 800391c:	20040014 	.word	0x20040014
 8003920:	4ba0      	ldr	r3, [pc, #640]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a9f      	ldr	r2, [pc, #636]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003926:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800392a:	6013      	str	r3, [r2, #0]
 800392c:	4b9d      	ldr	r3, [pc, #628]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a9c      	ldr	r2, [pc, #624]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003932:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d013      	beq.n	8003968 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003940:	f7fe fca0 	bl	8002284 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003948:	f7fe fc9c 	bl	8002284 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b64      	cmp	r3, #100	@ 0x64
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e2b4      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800395a:	4b92      	ldr	r3, [pc, #584]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d0f0      	beq.n	8003948 <HAL_RCC_OscConfig+0x2a8>
 8003966:	e014      	b.n	8003992 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003968:	f7fe fc8c 	bl	8002284 <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003970:	f7fe fc88 	bl	8002284 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b64      	cmp	r3, #100	@ 0x64
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e2a0      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003982:	4b88      	ldr	r3, [pc, #544]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1f0      	bne.n	8003970 <HAL_RCC_OscConfig+0x2d0>
 800398e:	e000      	b.n	8003992 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d060      	beq.n	8003a60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	2b04      	cmp	r3, #4
 80039a2:	d005      	beq.n	80039b0 <HAL_RCC_OscConfig+0x310>
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	2b0c      	cmp	r3, #12
 80039a8:	d119      	bne.n	80039de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d116      	bne.n	80039de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039b0:	4b7c      	ldr	r3, [pc, #496]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d005      	beq.n	80039c8 <HAL_RCC_OscConfig+0x328>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d101      	bne.n	80039c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e27d      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c8:	4b76      	ldr	r3, [pc, #472]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	061b      	lsls	r3, r3, #24
 80039d6:	4973      	ldr	r1, [pc, #460]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039dc:	e040      	b.n	8003a60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d023      	beq.n	8003a2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039e6:	4b6f      	ldr	r3, [pc, #444]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a6e      	ldr	r2, [pc, #440]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 80039ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f2:	f7fe fc47 	bl	8002284 <HAL_GetTick>
 80039f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039f8:	e008      	b.n	8003a0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039fa:	f7fe fc43 	bl	8002284 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d901      	bls.n	8003a0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e25b      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a0c:	4b65      	ldr	r3, [pc, #404]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0f0      	beq.n	80039fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a18:	4b62      	ldr	r3, [pc, #392]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	061b      	lsls	r3, r3, #24
 8003a26:	495f      	ldr	r1, [pc, #380]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	604b      	str	r3, [r1, #4]
 8003a2c:	e018      	b.n	8003a60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a2e:	4b5d      	ldr	r3, [pc, #372]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a5c      	ldr	r2, [pc, #368]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a3a:	f7fe fc23 	bl	8002284 <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a40:	e008      	b.n	8003a54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a42:	f7fe fc1f 	bl	8002284 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e237      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a54:	4b53      	ldr	r3, [pc, #332]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1f0      	bne.n	8003a42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0308 	and.w	r3, r3, #8
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d03c      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d01c      	beq.n	8003aae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a74:	4b4b      	ldr	r3, [pc, #300]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a7a:	4a4a      	ldr	r2, [pc, #296]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a84:	f7fe fbfe 	bl	8002284 <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a8c:	f7fe fbfa 	bl	8002284 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e212      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a9e:	4b41      	ldr	r3, [pc, #260]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d0ef      	beq.n	8003a8c <HAL_RCC_OscConfig+0x3ec>
 8003aac:	e01b      	b.n	8003ae6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aae:	4b3d      	ldr	r3, [pc, #244]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ab4:	4a3b      	ldr	r2, [pc, #236]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003ab6:	f023 0301 	bic.w	r3, r3, #1
 8003aba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abe:	f7fe fbe1 	bl	8002284 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac6:	f7fe fbdd 	bl	8002284 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e1f5      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ad8:	4b32      	ldr	r3, [pc, #200]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1ef      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0304 	and.w	r3, r3, #4
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 80a6 	beq.w	8003c40 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003af4:	2300      	movs	r3, #0
 8003af6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003af8:	4b2a      	ldr	r3, [pc, #168]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10d      	bne.n	8003b20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b04:	4b27      	ldr	r3, [pc, #156]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b08:	4a26      	ldr	r2, [pc, #152]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b10:	4b24      	ldr	r3, [pc, #144]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b18:	60bb      	str	r3, [r7, #8]
 8003b1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b20:	4b21      	ldr	r3, [pc, #132]	@ (8003ba8 <HAL_RCC_OscConfig+0x508>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d118      	bne.n	8003b5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba8 <HAL_RCC_OscConfig+0x508>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a1d      	ldr	r2, [pc, #116]	@ (8003ba8 <HAL_RCC_OscConfig+0x508>)
 8003b32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b38:	f7fe fba4 	bl	8002284 <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b40:	f7fe fba0 	bl	8002284 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e1b8      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b52:	4b15      	ldr	r3, [pc, #84]	@ (8003ba8 <HAL_RCC_OscConfig+0x508>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0f0      	beq.n	8003b40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d108      	bne.n	8003b78 <HAL_RCC_OscConfig+0x4d8>
 8003b66:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b6e:	f043 0301 	orr.w	r3, r3, #1
 8003b72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b76:	e029      	b.n	8003bcc <HAL_RCC_OscConfig+0x52c>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	2b05      	cmp	r3, #5
 8003b7e:	d115      	bne.n	8003bac <HAL_RCC_OscConfig+0x50c>
 8003b80:	4b08      	ldr	r3, [pc, #32]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b86:	4a07      	ldr	r2, [pc, #28]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b88:	f043 0304 	orr.w	r3, r3, #4
 8003b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b90:	4b04      	ldr	r3, [pc, #16]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b96:	4a03      	ldr	r2, [pc, #12]	@ (8003ba4 <HAL_RCC_OscConfig+0x504>)
 8003b98:	f043 0301 	orr.w	r3, r3, #1
 8003b9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ba0:	e014      	b.n	8003bcc <HAL_RCC_OscConfig+0x52c>
 8003ba2:	bf00      	nop
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	40007000 	.word	0x40007000
 8003bac:	4b9d      	ldr	r3, [pc, #628]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb2:	4a9c      	ldr	r2, [pc, #624]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003bb4:	f023 0301 	bic.w	r3, r3, #1
 8003bb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bbc:	4b99      	ldr	r3, [pc, #612]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc2:	4a98      	ldr	r2, [pc, #608]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003bc4:	f023 0304 	bic.w	r3, r3, #4
 8003bc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d016      	beq.n	8003c02 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd4:	f7fe fb56 	bl	8002284 <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bda:	e00a      	b.n	8003bf2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bdc:	f7fe fb52 	bl	8002284 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e168      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bf2:	4b8c      	ldr	r3, [pc, #560]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0ed      	beq.n	8003bdc <HAL_RCC_OscConfig+0x53c>
 8003c00:	e015      	b.n	8003c2e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c02:	f7fe fb3f 	bl	8002284 <HAL_GetTick>
 8003c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c08:	e00a      	b.n	8003c20 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c0a:	f7fe fb3b 	bl	8002284 <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e151      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c20:	4b80      	ldr	r3, [pc, #512]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1ed      	bne.n	8003c0a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c2e:	7ffb      	ldrb	r3, [r7, #31]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d105      	bne.n	8003c40 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c34:	4b7b      	ldr	r3, [pc, #492]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c38:	4a7a      	ldr	r2, [pc, #488]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003c3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c3e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0320 	and.w	r3, r3, #32
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d03c      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01c      	beq.n	8003c8e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c54:	4b73      	ldr	r3, [pc, #460]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c5a:	4a72      	ldr	r2, [pc, #456]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c64:	f7fe fb0e 	bl	8002284 <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c6c:	f7fe fb0a 	bl	8002284 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e122      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c7e:	4b69      	ldr	r3, [pc, #420]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003c80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0ef      	beq.n	8003c6c <HAL_RCC_OscConfig+0x5cc>
 8003c8c:	e01b      	b.n	8003cc6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c8e:	4b65      	ldr	r3, [pc, #404]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003c90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c94:	4a63      	ldr	r2, [pc, #396]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003c96:	f023 0301 	bic.w	r3, r3, #1
 8003c9a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9e:	f7fe faf1 	bl	8002284 <HAL_GetTick>
 8003ca2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ca6:	f7fe faed 	bl	8002284 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e105      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cb8:	4b5a      	ldr	r3, [pc, #360]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003cba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1ef      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 80f9 	beq.w	8003ec2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	f040 80cf 	bne.w	8003e78 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003cda:	4b52      	ldr	r3, [pc, #328]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	f003 0203 	and.w	r2, r3, #3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d12c      	bne.n	8003d48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d123      	bne.n	8003d48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d0a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d11b      	bne.n	8003d48 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d113      	bne.n	8003d48 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2a:	085b      	lsrs	r3, r3, #1
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d109      	bne.n	8003d48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	085b      	lsrs	r3, r3, #1
 8003d40:	3b01      	subs	r3, #1
 8003d42:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d071      	beq.n	8003e2c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	2b0c      	cmp	r3, #12
 8003d4c:	d068      	beq.n	8003e20 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d4e:	4b35      	ldr	r3, [pc, #212]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d105      	bne.n	8003d66 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003d5a:	4b32      	ldr	r3, [pc, #200]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e0ac      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003d6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a2d      	ldr	r2, [pc, #180]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003d70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d74:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d76:	f7fe fa85 	bl	8002284 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d7c:	e008      	b.n	8003d90 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d7e:	f7fe fa81 	bl	8002284 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d901      	bls.n	8003d90 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e099      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d90:	4b24      	ldr	r3, [pc, #144]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1f0      	bne.n	8003d7e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d9c:	4b21      	ldr	r3, [pc, #132]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003d9e:	68da      	ldr	r2, [r3, #12]
 8003da0:	4b21      	ldr	r3, [pc, #132]	@ (8003e28 <HAL_RCC_OscConfig+0x788>)
 8003da2:	4013      	ands	r3, r2
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003dac:	3a01      	subs	r2, #1
 8003dae:	0112      	lsls	r2, r2, #4
 8003db0:	4311      	orrs	r1, r2
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003db6:	0212      	lsls	r2, r2, #8
 8003db8:	4311      	orrs	r1, r2
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003dbe:	0852      	lsrs	r2, r2, #1
 8003dc0:	3a01      	subs	r2, #1
 8003dc2:	0552      	lsls	r2, r2, #21
 8003dc4:	4311      	orrs	r1, r2
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003dca:	0852      	lsrs	r2, r2, #1
 8003dcc:	3a01      	subs	r2, #1
 8003dce:	0652      	lsls	r2, r2, #25
 8003dd0:	4311      	orrs	r1, r2
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003dd6:	06d2      	lsls	r2, r2, #27
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	4912      	ldr	r1, [pc, #72]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003de0:	4b10      	ldr	r3, [pc, #64]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a0f      	ldr	r2, [pc, #60]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003de6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003dec:	4b0d      	ldr	r3, [pc, #52]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	4a0c      	ldr	r2, [pc, #48]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003df6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003df8:	f7fe fa44 	bl	8002284 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e00:	f7fe fa40 	bl	8002284 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e058      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e12:	4b04      	ldr	r3, [pc, #16]	@ (8003e24 <HAL_RCC_OscConfig+0x784>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e1e:	e050      	b.n	8003ec2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e04f      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
 8003e24:	40021000 	.word	0x40021000
 8003e28:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e2c:	4b27      	ldr	r3, [pc, #156]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d144      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e38:	4b24      	ldr	r3, [pc, #144]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a23      	ldr	r2, [pc, #140]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003e3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e44:	4b21      	ldr	r3, [pc, #132]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	4a20      	ldr	r2, [pc, #128]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003e4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e50:	f7fe fa18 	bl	8002284 <HAL_GetTick>
 8003e54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e58:	f7fe fa14 	bl	8002284 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e02c      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e6a:	4b18      	ldr	r3, [pc, #96]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d0f0      	beq.n	8003e58 <HAL_RCC_OscConfig+0x7b8>
 8003e76:	e024      	b.n	8003ec2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	2b0c      	cmp	r3, #12
 8003e7c:	d01f      	beq.n	8003ebe <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e7e:	4b13      	ldr	r3, [pc, #76]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a12      	ldr	r2, [pc, #72]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003e84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8a:	f7fe f9fb 	bl	8002284 <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e92:	f7fe f9f7 	bl	8002284 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e00f      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ea4:	4b09      	ldr	r3, [pc, #36]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f0      	bne.n	8003e92 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003eb0:	4b06      	ldr	r3, [pc, #24]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	4905      	ldr	r1, [pc, #20]	@ (8003ecc <HAL_RCC_OscConfig+0x82c>)
 8003eb6:	4b06      	ldr	r3, [pc, #24]	@ (8003ed0 <HAL_RCC_OscConfig+0x830>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	60cb      	str	r3, [r1, #12]
 8003ebc:	e001      	b.n	8003ec2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3720      	adds	r7, #32
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	feeefffc 	.word	0xfeeefffc

08003ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e11d      	b.n	8004128 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003eec:	4b90      	ldr	r3, [pc, #576]	@ (8004130 <HAL_RCC_ClockConfig+0x25c>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 030f 	and.w	r3, r3, #15
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d910      	bls.n	8003f1c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efa:	4b8d      	ldr	r3, [pc, #564]	@ (8004130 <HAL_RCC_ClockConfig+0x25c>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f023 020f 	bic.w	r2, r3, #15
 8003f02:	498b      	ldr	r1, [pc, #556]	@ (8004130 <HAL_RCC_ClockConfig+0x25c>)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f0a:	4b89      	ldr	r3, [pc, #548]	@ (8004130 <HAL_RCC_ClockConfig+0x25c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d001      	beq.n	8003f1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e105      	b.n	8004128 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d010      	beq.n	8003f4a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	4b81      	ldr	r3, [pc, #516]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d908      	bls.n	8003f4a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f38:	4b7e      	ldr	r3, [pc, #504]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	497b      	ldr	r1, [pc, #492]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d079      	beq.n	800404a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	2b03      	cmp	r3, #3
 8003f5c:	d11e      	bne.n	8003f9c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f5e:	4b75      	ldr	r3, [pc, #468]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e0dc      	b.n	8004128 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003f6e:	f000 fa09 	bl	8004384 <RCC_GetSysClockFreqFromPLLSource>
 8003f72:	4603      	mov	r3, r0
 8003f74:	4a70      	ldr	r2, [pc, #448]	@ (8004138 <HAL_RCC_ClockConfig+0x264>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d946      	bls.n	8004008 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003f7a:	4b6e      	ldr	r3, [pc, #440]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d140      	bne.n	8004008 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f86:	4b6b      	ldr	r3, [pc, #428]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f8e:	4a69      	ldr	r2, [pc, #420]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003f90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f94:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f96:	2380      	movs	r3, #128	@ 0x80
 8003f98:	617b      	str	r3, [r7, #20]
 8003f9a:	e035      	b.n	8004008 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d107      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fa4:	4b63      	ldr	r3, [pc, #396]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d115      	bne.n	8003fdc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e0b9      	b.n	8004128 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d107      	bne.n	8003fcc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fbc:	4b5d      	ldr	r3, [pc, #372]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d109      	bne.n	8003fdc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e0ad      	b.n	8004128 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fcc:	4b59      	ldr	r3, [pc, #356]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0a5      	b.n	8004128 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003fdc:	f000 f8b4 	bl	8004148 <HAL_RCC_GetSysClockFreq>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	4a55      	ldr	r2, [pc, #340]	@ (8004138 <HAL_RCC_ClockConfig+0x264>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d90f      	bls.n	8004008 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003fe8:	4b52      	ldr	r3, [pc, #328]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d109      	bne.n	8004008 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ff4:	4b4f      	ldr	r3, [pc, #316]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ffc:	4a4d      	ldr	r2, [pc, #308]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8003ffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004002:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004004:	2380      	movs	r3, #128	@ 0x80
 8004006:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004008:	4b4a      	ldr	r3, [pc, #296]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f023 0203 	bic.w	r2, r3, #3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	4947      	ldr	r1, [pc, #284]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8004016:	4313      	orrs	r3, r2
 8004018:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800401a:	f7fe f933 	bl	8002284 <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004020:	e00a      	b.n	8004038 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004022:	f7fe f92f 	bl	8002284 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004030:	4293      	cmp	r3, r2
 8004032:	d901      	bls.n	8004038 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e077      	b.n	8004128 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004038:	4b3e      	ldr	r3, [pc, #248]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f003 020c 	and.w	r2, r3, #12
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	429a      	cmp	r2, r3
 8004048:	d1eb      	bne.n	8004022 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	2b80      	cmp	r3, #128	@ 0x80
 800404e:	d105      	bne.n	800405c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004050:	4b38      	ldr	r3, [pc, #224]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	4a37      	ldr	r2, [pc, #220]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8004056:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800405a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d010      	beq.n	800408a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689a      	ldr	r2, [r3, #8]
 800406c:	4b31      	ldr	r3, [pc, #196]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004074:	429a      	cmp	r2, r3
 8004076:	d208      	bcs.n	800408a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004078:	4b2e      	ldr	r3, [pc, #184]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	492b      	ldr	r1, [pc, #172]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8004086:	4313      	orrs	r3, r2
 8004088:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800408a:	4b29      	ldr	r3, [pc, #164]	@ (8004130 <HAL_RCC_ClockConfig+0x25c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 030f 	and.w	r3, r3, #15
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d210      	bcs.n	80040ba <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004098:	4b25      	ldr	r3, [pc, #148]	@ (8004130 <HAL_RCC_ClockConfig+0x25c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f023 020f 	bic.w	r2, r3, #15
 80040a0:	4923      	ldr	r1, [pc, #140]	@ (8004130 <HAL_RCC_ClockConfig+0x25c>)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a8:	4b21      	ldr	r3, [pc, #132]	@ (8004130 <HAL_RCC_ClockConfig+0x25c>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 030f 	and.w	r3, r3, #15
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d001      	beq.n	80040ba <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e036      	b.n	8004128 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d008      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	4918      	ldr	r1, [pc, #96]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d009      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040e4:	4b13      	ldr	r3, [pc, #76]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	4910      	ldr	r1, [pc, #64]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040f8:	f000 f826 	bl	8004148 <HAL_RCC_GetSysClockFreq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004134 <HAL_RCC_ClockConfig+0x260>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	091b      	lsrs	r3, r3, #4
 8004104:	f003 030f 	and.w	r3, r3, #15
 8004108:	490c      	ldr	r1, [pc, #48]	@ (800413c <HAL_RCC_ClockConfig+0x268>)
 800410a:	5ccb      	ldrb	r3, [r1, r3]
 800410c:	f003 031f 	and.w	r3, r3, #31
 8004110:	fa22 f303 	lsr.w	r3, r2, r3
 8004114:	4a0a      	ldr	r2, [pc, #40]	@ (8004140 <HAL_RCC_ClockConfig+0x26c>)
 8004116:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004118:	4b0a      	ldr	r3, [pc, #40]	@ (8004144 <HAL_RCC_ClockConfig+0x270>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f7fe f861 	bl	80021e4 <HAL_InitTick>
 8004122:	4603      	mov	r3, r0
 8004124:	73fb      	strb	r3, [r7, #15]

  return status;
 8004126:	7bfb      	ldrb	r3, [r7, #15]
}
 8004128:	4618      	mov	r0, r3
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40022000 	.word	0x40022000
 8004134:	40021000 	.word	0x40021000
 8004138:	04c4b400 	.word	0x04c4b400
 800413c:	080077cc 	.word	0x080077cc
 8004140:	2004000c 	.word	0x2004000c
 8004144:	20040014 	.word	0x20040014

08004148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004148:	b480      	push	{r7}
 800414a:	b089      	sub	sp, #36	@ 0x24
 800414c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800414e:	2300      	movs	r3, #0
 8004150:	61fb      	str	r3, [r7, #28]
 8004152:	2300      	movs	r3, #0
 8004154:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004156:	4b3e      	ldr	r3, [pc, #248]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f003 030c 	and.w	r3, r3, #12
 800415e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004160:	4b3b      	ldr	r3, [pc, #236]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f003 0303 	and.w	r3, r3, #3
 8004168:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d005      	beq.n	800417c <HAL_RCC_GetSysClockFreq+0x34>
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	2b0c      	cmp	r3, #12
 8004174:	d121      	bne.n	80041ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d11e      	bne.n	80041ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800417c:	4b34      	ldr	r3, [pc, #208]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0308 	and.w	r3, r3, #8
 8004184:	2b00      	cmp	r3, #0
 8004186:	d107      	bne.n	8004198 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004188:	4b31      	ldr	r3, [pc, #196]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 800418a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800418e:	0a1b      	lsrs	r3, r3, #8
 8004190:	f003 030f 	and.w	r3, r3, #15
 8004194:	61fb      	str	r3, [r7, #28]
 8004196:	e005      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004198:	4b2d      	ldr	r3, [pc, #180]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	091b      	lsrs	r3, r3, #4
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80041a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004254 <HAL_RCC_GetSysClockFreq+0x10c>)
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10d      	bne.n	80041d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041b8:	e00a      	b.n	80041d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	2b04      	cmp	r3, #4
 80041be:	d102      	bne.n	80041c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041c0:	4b25      	ldr	r3, [pc, #148]	@ (8004258 <HAL_RCC_GetSysClockFreq+0x110>)
 80041c2:	61bb      	str	r3, [r7, #24]
 80041c4:	e004      	b.n	80041d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	2b08      	cmp	r3, #8
 80041ca:	d101      	bne.n	80041d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041cc:	4b23      	ldr	r3, [pc, #140]	@ (800425c <HAL_RCC_GetSysClockFreq+0x114>)
 80041ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b0c      	cmp	r3, #12
 80041d4:	d134      	bne.n	8004240 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f003 0303 	and.w	r3, r3, #3
 80041de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d003      	beq.n	80041ee <HAL_RCC_GetSysClockFreq+0xa6>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2b03      	cmp	r3, #3
 80041ea:	d003      	beq.n	80041f4 <HAL_RCC_GetSysClockFreq+0xac>
 80041ec:	e005      	b.n	80041fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80041ee:	4b1a      	ldr	r3, [pc, #104]	@ (8004258 <HAL_RCC_GetSysClockFreq+0x110>)
 80041f0:	617b      	str	r3, [r7, #20]
      break;
 80041f2:	e005      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80041f4:	4b19      	ldr	r3, [pc, #100]	@ (800425c <HAL_RCC_GetSysClockFreq+0x114>)
 80041f6:	617b      	str	r3, [r7, #20]
      break;
 80041f8:	e002      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	617b      	str	r3, [r7, #20]
      break;
 80041fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004200:	4b13      	ldr	r3, [pc, #76]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	3301      	adds	r3, #1
 800420c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800420e:	4b10      	ldr	r3, [pc, #64]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	0a1b      	lsrs	r3, r3, #8
 8004214:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	fb03 f202 	mul.w	r2, r3, r2
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	fbb2 f3f3 	udiv	r3, r2, r3
 8004224:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004226:	4b0a      	ldr	r3, [pc, #40]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x108>)
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	0e5b      	lsrs	r3, r3, #25
 800422c:	f003 0303 	and.w	r3, r3, #3
 8004230:	3301      	adds	r3, #1
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	fbb2 f3f3 	udiv	r3, r2, r3
 800423e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004240:	69bb      	ldr	r3, [r7, #24]
}
 8004242:	4618      	mov	r0, r3
 8004244:	3724      	adds	r7, #36	@ 0x24
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	40021000 	.word	0x40021000
 8004254:	080077e4 	.word	0x080077e4
 8004258:	00f42400 	.word	0x00f42400
 800425c:	007a1200 	.word	0x007a1200

08004260 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004264:	4b03      	ldr	r3, [pc, #12]	@ (8004274 <HAL_RCC_GetHCLKFreq+0x14>)
 8004266:	681b      	ldr	r3, [r3, #0]
}
 8004268:	4618      	mov	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	2004000c 	.word	0x2004000c

08004278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800427c:	f7ff fff0 	bl	8004260 <HAL_RCC_GetHCLKFreq>
 8004280:	4602      	mov	r2, r0
 8004282:	4b06      	ldr	r3, [pc, #24]	@ (800429c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	0a1b      	lsrs	r3, r3, #8
 8004288:	f003 0307 	and.w	r3, r3, #7
 800428c:	4904      	ldr	r1, [pc, #16]	@ (80042a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800428e:	5ccb      	ldrb	r3, [r1, r3]
 8004290:	f003 031f 	and.w	r3, r3, #31
 8004294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004298:	4618      	mov	r0, r3
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40021000 	.word	0x40021000
 80042a0:	080077dc 	.word	0x080077dc

080042a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042a8:	f7ff ffda 	bl	8004260 <HAL_RCC_GetHCLKFreq>
 80042ac:	4602      	mov	r2, r0
 80042ae:	4b06      	ldr	r3, [pc, #24]	@ (80042c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	0adb      	lsrs	r3, r3, #11
 80042b4:	f003 0307 	and.w	r3, r3, #7
 80042b8:	4904      	ldr	r1, [pc, #16]	@ (80042cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80042ba:	5ccb      	ldrb	r3, [r1, r3]
 80042bc:	f003 031f 	and.w	r3, r3, #31
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40021000 	.word	0x40021000
 80042cc:	080077dc 	.word	0x080077dc

080042d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80042d8:	2300      	movs	r3, #0
 80042da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80042dc:	4b27      	ldr	r3, [pc, #156]	@ (800437c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80042e8:	f7ff f906 	bl	80034f8 <HAL_PWREx_GetVoltageRange>
 80042ec:	6178      	str	r0, [r7, #20]
 80042ee:	e014      	b.n	800431a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80042f0:	4b22      	ldr	r3, [pc, #136]	@ (800437c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f4:	4a21      	ldr	r2, [pc, #132]	@ (800437c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80042fc:	4b1f      	ldr	r3, [pc, #124]	@ (800437c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004308:	f7ff f8f6 	bl	80034f8 <HAL_PWREx_GetVoltageRange>
 800430c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800430e:	4b1b      	ldr	r3, [pc, #108]	@ (800437c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004312:	4a1a      	ldr	r2, [pc, #104]	@ (800437c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004314:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004318:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004320:	d10b      	bne.n	800433a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b80      	cmp	r3, #128	@ 0x80
 8004326:	d913      	bls.n	8004350 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2ba0      	cmp	r3, #160	@ 0xa0
 800432c:	d902      	bls.n	8004334 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800432e:	2302      	movs	r3, #2
 8004330:	613b      	str	r3, [r7, #16]
 8004332:	e00d      	b.n	8004350 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004334:	2301      	movs	r3, #1
 8004336:	613b      	str	r3, [r7, #16]
 8004338:	e00a      	b.n	8004350 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2b7f      	cmp	r3, #127	@ 0x7f
 800433e:	d902      	bls.n	8004346 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004340:	2302      	movs	r3, #2
 8004342:	613b      	str	r3, [r7, #16]
 8004344:	e004      	b.n	8004350 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b70      	cmp	r3, #112	@ 0x70
 800434a:	d101      	bne.n	8004350 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800434c:	2301      	movs	r3, #1
 800434e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004350:	4b0b      	ldr	r3, [pc, #44]	@ (8004380 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f023 020f 	bic.w	r2, r3, #15
 8004358:	4909      	ldr	r1, [pc, #36]	@ (8004380 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	4313      	orrs	r3, r2
 800435e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004360:	4b07      	ldr	r3, [pc, #28]	@ (8004380 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 030f 	and.w	r3, r3, #15
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	429a      	cmp	r2, r3
 800436c:	d001      	beq.n	8004372 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e000      	b.n	8004374 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3718      	adds	r7, #24
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40021000 	.word	0x40021000
 8004380:	40022000 	.word	0x40022000

08004384 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004384:	b480      	push	{r7}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800438a:	4b2d      	ldr	r3, [pc, #180]	@ (8004440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	f003 0303 	and.w	r3, r3, #3
 8004392:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b03      	cmp	r3, #3
 8004398:	d00b      	beq.n	80043b2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2b03      	cmp	r3, #3
 800439e:	d825      	bhi.n	80043ec <RCC_GetSysClockFreqFromPLLSource+0x68>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d008      	beq.n	80043b8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d11f      	bne.n	80043ec <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80043ac:	4b25      	ldr	r3, [pc, #148]	@ (8004444 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80043ae:	613b      	str	r3, [r7, #16]
    break;
 80043b0:	e01f      	b.n	80043f2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80043b2:	4b25      	ldr	r3, [pc, #148]	@ (8004448 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80043b4:	613b      	str	r3, [r7, #16]
    break;
 80043b6:	e01c      	b.n	80043f2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043b8:	4b21      	ldr	r3, [pc, #132]	@ (8004440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0308 	and.w	r3, r3, #8
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d107      	bne.n	80043d4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043c4:	4b1e      	ldr	r3, [pc, #120]	@ (8004440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043ca:	0a1b      	lsrs	r3, r3, #8
 80043cc:	f003 030f 	and.w	r3, r3, #15
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	e005      	b.n	80043e0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	091b      	lsrs	r3, r3, #4
 80043da:	f003 030f 	and.w	r3, r3, #15
 80043de:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80043e0:	4a1a      	ldr	r2, [pc, #104]	@ (800444c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043e8:	613b      	str	r3, [r7, #16]
    break;
 80043ea:	e002      	b.n	80043f2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80043ec:	2300      	movs	r3, #0
 80043ee:	613b      	str	r3, [r7, #16]
    break;
 80043f0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043f2:	4b13      	ldr	r3, [pc, #76]	@ (8004440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	091b      	lsrs	r3, r3, #4
 80043f8:	f003 030f 	and.w	r3, r3, #15
 80043fc:	3301      	adds	r3, #1
 80043fe:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004400:	4b0f      	ldr	r3, [pc, #60]	@ (8004440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	0a1b      	lsrs	r3, r3, #8
 8004406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	fb03 f202 	mul.w	r2, r3, r2
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	fbb2 f3f3 	udiv	r3, r2, r3
 8004416:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004418:	4b09      	ldr	r3, [pc, #36]	@ (8004440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	0e5b      	lsrs	r3, r3, #25
 800441e:	f003 0303 	and.w	r3, r3, #3
 8004422:	3301      	adds	r3, #1
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004432:	683b      	ldr	r3, [r7, #0]
}
 8004434:	4618      	mov	r0, r3
 8004436:	371c      	adds	r7, #28
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	40021000 	.word	0x40021000
 8004444:	00f42400 	.word	0x00f42400
 8004448:	007a1200 	.word	0x007a1200
 800444c:	080077e4 	.word	0x080077e4

08004450 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004458:	2300      	movs	r3, #0
 800445a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800445c:	2300      	movs	r3, #0
 800445e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004468:	2b00      	cmp	r3, #0
 800446a:	d040      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004470:	2b80      	cmp	r3, #128	@ 0x80
 8004472:	d02a      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004474:	2b80      	cmp	r3, #128	@ 0x80
 8004476:	d825      	bhi.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004478:	2b60      	cmp	r3, #96	@ 0x60
 800447a:	d026      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800447c:	2b60      	cmp	r3, #96	@ 0x60
 800447e:	d821      	bhi.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004480:	2b40      	cmp	r3, #64	@ 0x40
 8004482:	d006      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004484:	2b40      	cmp	r3, #64	@ 0x40
 8004486:	d81d      	bhi.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004488:	2b00      	cmp	r3, #0
 800448a:	d009      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800448c:	2b20      	cmp	r3, #32
 800448e:	d010      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004490:	e018      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004492:	4b89      	ldr	r3, [pc, #548]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	4a88      	ldr	r2, [pc, #544]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800449c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800449e:	e015      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3304      	adds	r3, #4
 80044a4:	2100      	movs	r1, #0
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 fb02 	bl	8004ab0 <RCCEx_PLLSAI1_Config>
 80044ac:	4603      	mov	r3, r0
 80044ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044b0:	e00c      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	3320      	adds	r3, #32
 80044b6:	2100      	movs	r1, #0
 80044b8:	4618      	mov	r0, r3
 80044ba:	f000 fbed 	bl	8004c98 <RCCEx_PLLSAI2_Config>
 80044be:	4603      	mov	r3, r0
 80044c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044c2:	e003      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	74fb      	strb	r3, [r7, #19]
      break;
 80044c8:	e000      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80044ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044cc:	7cfb      	ldrb	r3, [r7, #19]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10b      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044d2:	4b79      	ldr	r3, [pc, #484]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044d8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e0:	4975      	ldr	r1, [pc, #468]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80044e8:	e001      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ea:	7cfb      	ldrb	r3, [r7, #19]
 80044ec:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d047      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004502:	d030      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004508:	d82a      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800450a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800450e:	d02a      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004510:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004514:	d824      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004516:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800451a:	d008      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800451c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004520:	d81e      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00a      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800452a:	d010      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800452c:	e018      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800452e:	4b62      	ldr	r3, [pc, #392]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	4a61      	ldr	r2, [pc, #388]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004538:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800453a:	e015      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	3304      	adds	r3, #4
 8004540:	2100      	movs	r1, #0
 8004542:	4618      	mov	r0, r3
 8004544:	f000 fab4 	bl	8004ab0 <RCCEx_PLLSAI1_Config>
 8004548:	4603      	mov	r3, r0
 800454a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800454c:	e00c      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3320      	adds	r3, #32
 8004552:	2100      	movs	r1, #0
 8004554:	4618      	mov	r0, r3
 8004556:	f000 fb9f 	bl	8004c98 <RCCEx_PLLSAI2_Config>
 800455a:	4603      	mov	r3, r0
 800455c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800455e:	e003      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	74fb      	strb	r3, [r7, #19]
      break;
 8004564:	e000      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004566:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004568:	7cfb      	ldrb	r3, [r7, #19]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10b      	bne.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800456e:	4b52      	ldr	r3, [pc, #328]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004570:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004574:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457c:	494e      	ldr	r1, [pc, #312]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800457e:	4313      	orrs	r3, r2
 8004580:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004584:	e001      	b.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004586:	7cfb      	ldrb	r3, [r7, #19]
 8004588:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 809f 	beq.w	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004598:	2300      	movs	r3, #0
 800459a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800459c:	4b46      	ldr	r3, [pc, #280]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800459e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d101      	bne.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80045a8:	2301      	movs	r3, #1
 80045aa:	e000      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80045ac:	2300      	movs	r3, #0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00d      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045b2:	4b41      	ldr	r3, [pc, #260]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b6:	4a40      	ldr	r2, [pc, #256]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80045be:	4b3e      	ldr	r3, [pc, #248]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045c6:	60bb      	str	r3, [r7, #8]
 80045c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045ca:	2301      	movs	r3, #1
 80045cc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045ce:	4b3b      	ldr	r3, [pc, #236]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a3a      	ldr	r2, [pc, #232]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80045d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045da:	f7fd fe53 	bl	8002284 <HAL_GetTick>
 80045de:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045e0:	e009      	b.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045e2:	f7fd fe4f 	bl	8002284 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d902      	bls.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	74fb      	strb	r3, [r7, #19]
        break;
 80045f4:	e005      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045f6:	4b31      	ldr	r3, [pc, #196]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d0ef      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004602:	7cfb      	ldrb	r3, [r7, #19]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d15b      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004608:	4b2b      	ldr	r3, [pc, #172]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800460a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800460e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004612:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d01f      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	429a      	cmp	r2, r3
 8004624:	d019      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004626:	4b24      	ldr	r3, [pc, #144]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004630:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004632:	4b21      	ldr	r3, [pc, #132]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004638:	4a1f      	ldr	r2, [pc, #124]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800463a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800463e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004642:	4b1d      	ldr	r3, [pc, #116]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004648:	4a1b      	ldr	r2, [pc, #108]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800464a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800464e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004652:	4a19      	ldr	r2, [pc, #100]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f003 0301 	and.w	r3, r3, #1
 8004660:	2b00      	cmp	r3, #0
 8004662:	d016      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004664:	f7fd fe0e 	bl	8002284 <HAL_GetTick>
 8004668:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800466a:	e00b      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466c:	f7fd fe0a 	bl	8002284 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800467a:	4293      	cmp	r3, r2
 800467c:	d902      	bls.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	74fb      	strb	r3, [r7, #19]
            break;
 8004682:	e006      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004684:	4b0c      	ldr	r3, [pc, #48]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0ec      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004692:	7cfb      	ldrb	r3, [r7, #19]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d10c      	bne.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004698:	4b07      	ldr	r3, [pc, #28]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800469a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a8:	4903      	ldr	r1, [pc, #12]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80046b0:	e008      	b.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046b2:	7cfb      	ldrb	r3, [r7, #19]
 80046b4:	74bb      	strb	r3, [r7, #18]
 80046b6:	e005      	b.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80046b8:	40021000 	.word	0x40021000
 80046bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c0:	7cfb      	ldrb	r3, [r7, #19]
 80046c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046c4:	7c7b      	ldrb	r3, [r7, #17]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d105      	bne.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046ca:	4ba0      	ldr	r3, [pc, #640]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ce:	4a9f      	ldr	r2, [pc, #636]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d00a      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046e2:	4b9a      	ldr	r3, [pc, #616]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e8:	f023 0203 	bic.w	r2, r3, #3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f0:	4996      	ldr	r1, [pc, #600]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0302 	and.w	r3, r3, #2
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00a      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004704:	4b91      	ldr	r3, [pc, #580]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470a:	f023 020c 	bic.w	r2, r3, #12
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004712:	498e      	ldr	r1, [pc, #568]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0304 	and.w	r3, r3, #4
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00a      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004726:	4b89      	ldr	r3, [pc, #548]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800472c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004734:	4985      	ldr	r1, [pc, #532]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004736:	4313      	orrs	r3, r2
 8004738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0308 	and.w	r3, r3, #8
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00a      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004748:	4b80      	ldr	r3, [pc, #512]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800474a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004756:	497d      	ldr	r1, [pc, #500]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004758:	4313      	orrs	r3, r2
 800475a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0310 	and.w	r3, r3, #16
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00a      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800476a:	4b78      	ldr	r3, [pc, #480]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800476c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004770:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004778:	4974      	ldr	r1, [pc, #464]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800477a:	4313      	orrs	r3, r2
 800477c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0320 	and.w	r3, r3, #32
 8004788:	2b00      	cmp	r3, #0
 800478a:	d00a      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800478c:	4b6f      	ldr	r3, [pc, #444]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800478e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004792:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800479a:	496c      	ldr	r1, [pc, #432]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800479c:	4313      	orrs	r3, r2
 800479e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00a      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047ae:	4b67      	ldr	r3, [pc, #412]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047bc:	4963      	ldr	r1, [pc, #396]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00a      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047d0:	4b5e      	ldr	r3, [pc, #376]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047de:	495b      	ldr	r1, [pc, #364]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00a      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047f2:	4b56      	ldr	r3, [pc, #344]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004800:	4952      	ldr	r1, [pc, #328]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004802:	4313      	orrs	r3, r2
 8004804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00a      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004814:	4b4d      	ldr	r3, [pc, #308]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800481a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004822:	494a      	ldr	r1, [pc, #296]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004824:	4313      	orrs	r3, r2
 8004826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00a      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004836:	4b45      	ldr	r3, [pc, #276]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800483c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004844:	4941      	ldr	r1, [pc, #260]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004846:	4313      	orrs	r3, r2
 8004848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00a      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004858:	4b3c      	ldr	r3, [pc, #240]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800485a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800485e:	f023 0203 	bic.w	r2, r3, #3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004866:	4939      	ldr	r1, [pc, #228]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004868:	4313      	orrs	r3, r2
 800486a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d028      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800487a:	4b34      	ldr	r3, [pc, #208]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800487c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004880:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004888:	4930      	ldr	r1, [pc, #192]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800488a:	4313      	orrs	r3, r2
 800488c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004894:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004898:	d106      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800489a:	4b2c      	ldr	r3, [pc, #176]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	4a2b      	ldr	r2, [pc, #172]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048a4:	60d3      	str	r3, [r2, #12]
 80048a6:	e011      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048b0:	d10c      	bne.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	3304      	adds	r3, #4
 80048b6:	2101      	movs	r1, #1
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 f8f9 	bl	8004ab0 <RCCEx_PLLSAI1_Config>
 80048be:	4603      	mov	r3, r0
 80048c0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048c2:	7cfb      	ldrb	r3, [r7, #19]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80048c8:	7cfb      	ldrb	r3, [r7, #19]
 80048ca:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d04d      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048e0:	d108      	bne.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80048e2:	4b1a      	ldr	r3, [pc, #104]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048e8:	4a18      	ldr	r2, [pc, #96]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048ee:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80048f2:	e012      	b.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80048f4:	4b15      	ldr	r3, [pc, #84]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048fa:	4a14      	ldr	r2, [pc, #80]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004900:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004904:	4b11      	ldr	r3, [pc, #68]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800490a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004912:	490e      	ldr	r1, [pc, #56]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004914:	4313      	orrs	r3, r2
 8004916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800491e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004922:	d106      	bne.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004924:	4b09      	ldr	r3, [pc, #36]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	4a08      	ldr	r2, [pc, #32]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800492a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800492e:	60d3      	str	r3, [r2, #12]
 8004930:	e020      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004936:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800493a:	d109      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800493c:	4b03      	ldr	r3, [pc, #12]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	4a02      	ldr	r2, [pc, #8]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004942:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004946:	60d3      	str	r3, [r2, #12]
 8004948:	e014      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800494a:	bf00      	nop
 800494c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004954:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004958:	d10c      	bne.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	3304      	adds	r3, #4
 800495e:	2101      	movs	r1, #1
 8004960:	4618      	mov	r0, r3
 8004962:	f000 f8a5 	bl	8004ab0 <RCCEx_PLLSAI1_Config>
 8004966:	4603      	mov	r3, r0
 8004968:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800496a:	7cfb      	ldrb	r3, [r7, #19]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004970:	7cfb      	ldrb	r3, [r7, #19]
 8004972:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d028      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004980:	4b4a      	ldr	r3, [pc, #296]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004986:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800498e:	4947      	ldr	r1, [pc, #284]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800499a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800499e:	d106      	bne.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049a0:	4b42      	ldr	r3, [pc, #264]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	4a41      	ldr	r2, [pc, #260]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049aa:	60d3      	str	r3, [r2, #12]
 80049ac:	e011      	b.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049b6:	d10c      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	3304      	adds	r3, #4
 80049bc:	2101      	movs	r1, #1
 80049be:	4618      	mov	r0, r3
 80049c0:	f000 f876 	bl	8004ab0 <RCCEx_PLLSAI1_Config>
 80049c4:	4603      	mov	r3, r0
 80049c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049c8:	7cfb      	ldrb	r3, [r7, #19]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80049ce:	7cfb      	ldrb	r3, [r7, #19]
 80049d0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d01e      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049de:	4b33      	ldr	r3, [pc, #204]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049ee:	492f      	ldr	r1, [pc, #188]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a00:	d10c      	bne.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	3304      	adds	r3, #4
 8004a06:	2102      	movs	r1, #2
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f000 f851 	bl	8004ab0 <RCCEx_PLLSAI1_Config>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a12:	7cfb      	ldrb	r3, [r7, #19]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d001      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004a18:	7cfb      	ldrb	r3, [r7, #19]
 8004a1a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00b      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a28:	4b20      	ldr	r3, [pc, #128]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a2e:	f023 0204 	bic.w	r2, r3, #4
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a38:	491c      	ldr	r1, [pc, #112]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00b      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004a4c:	4b17      	ldr	r3, [pc, #92]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a52:	f023 0218 	bic.w	r2, r3, #24
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5c:	4913      	ldr	r1, [pc, #76]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d017      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004a70:	4b0e      	ldr	r3, [pc, #56]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a80:	490a      	ldr	r1, [pc, #40]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a92:	d105      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a94:	4b05      	ldr	r3, [pc, #20]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	4a04      	ldr	r2, [pc, #16]	@ (8004aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a9e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004aa0:	7cbb      	ldrb	r3, [r7, #18]
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3718      	adds	r7, #24
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	40021000 	.word	0x40021000

08004ab0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004aba:	2300      	movs	r3, #0
 8004abc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004abe:	4b72      	ldr	r3, [pc, #456]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	f003 0303 	and.w	r3, r3, #3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00e      	beq.n	8004ae8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004aca:	4b6f      	ldr	r3, [pc, #444]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	f003 0203 	and.w	r2, r3, #3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d103      	bne.n	8004ae2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
       ||
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d142      	bne.n	8004b68 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	73fb      	strb	r3, [r7, #15]
 8004ae6:	e03f      	b.n	8004b68 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2b03      	cmp	r3, #3
 8004aee:	d018      	beq.n	8004b22 <RCCEx_PLLSAI1_Config+0x72>
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	d825      	bhi.n	8004b40 <RCCEx_PLLSAI1_Config+0x90>
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d002      	beq.n	8004afe <RCCEx_PLLSAI1_Config+0x4e>
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d009      	beq.n	8004b10 <RCCEx_PLLSAI1_Config+0x60>
 8004afc:	e020      	b.n	8004b40 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004afe:	4b62      	ldr	r3, [pc, #392]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d11d      	bne.n	8004b46 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b0e:	e01a      	b.n	8004b46 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b10:	4b5d      	ldr	r3, [pc, #372]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d116      	bne.n	8004b4a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b20:	e013      	b.n	8004b4a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b22:	4b59      	ldr	r3, [pc, #356]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10f      	bne.n	8004b4e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b2e:	4b56      	ldr	r3, [pc, #344]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d109      	bne.n	8004b4e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b3e:	e006      	b.n	8004b4e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	73fb      	strb	r3, [r7, #15]
      break;
 8004b44:	e004      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004b46:	bf00      	nop
 8004b48:	e002      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004b4a:	bf00      	nop
 8004b4c:	e000      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004b4e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d108      	bne.n	8004b68 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004b56:	4b4c      	ldr	r3, [pc, #304]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f023 0203 	bic.w	r2, r3, #3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4949      	ldr	r1, [pc, #292]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004b68:	7bfb      	ldrb	r3, [r7, #15]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f040 8086 	bne.w	8004c7c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b70:	4b45      	ldr	r3, [pc, #276]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a44      	ldr	r2, [pc, #272]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b7c:	f7fd fb82 	bl	8002284 <HAL_GetTick>
 8004b80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b82:	e009      	b.n	8004b98 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b84:	f7fd fb7e 	bl	8002284 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d902      	bls.n	8004b98 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	73fb      	strb	r3, [r7, #15]
        break;
 8004b96:	e005      	b.n	8004ba4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b98:	4b3b      	ldr	r3, [pc, #236]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1ef      	bne.n	8004b84 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d168      	bne.n	8004c7c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d113      	bne.n	8004bd8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bb0:	4b35      	ldr	r3, [pc, #212]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	4b35      	ldr	r3, [pc, #212]	@ (8004c8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6892      	ldr	r2, [r2, #8]
 8004bbc:	0211      	lsls	r1, r2, #8
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	68d2      	ldr	r2, [r2, #12]
 8004bc2:	06d2      	lsls	r2, r2, #27
 8004bc4:	4311      	orrs	r1, r2
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	6852      	ldr	r2, [r2, #4]
 8004bca:	3a01      	subs	r2, #1
 8004bcc:	0112      	lsls	r2, r2, #4
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	492d      	ldr	r1, [pc, #180]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	610b      	str	r3, [r1, #16]
 8004bd6:	e02d      	b.n	8004c34 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d115      	bne.n	8004c0a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bde:	4b2a      	ldr	r3, [pc, #168]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004be0:	691a      	ldr	r2, [r3, #16]
 8004be2:	4b2b      	ldr	r3, [pc, #172]	@ (8004c90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	6892      	ldr	r2, [r2, #8]
 8004bea:	0211      	lsls	r1, r2, #8
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6912      	ldr	r2, [r2, #16]
 8004bf0:	0852      	lsrs	r2, r2, #1
 8004bf2:	3a01      	subs	r2, #1
 8004bf4:	0552      	lsls	r2, r2, #21
 8004bf6:	4311      	orrs	r1, r2
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	6852      	ldr	r2, [r2, #4]
 8004bfc:	3a01      	subs	r2, #1
 8004bfe:	0112      	lsls	r2, r2, #4
 8004c00:	430a      	orrs	r2, r1
 8004c02:	4921      	ldr	r1, [pc, #132]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	610b      	str	r3, [r1, #16]
 8004c08:	e014      	b.n	8004c34 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c0c:	691a      	ldr	r2, [r3, #16]
 8004c0e:	4b21      	ldr	r3, [pc, #132]	@ (8004c94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c10:	4013      	ands	r3, r2
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	6892      	ldr	r2, [r2, #8]
 8004c16:	0211      	lsls	r1, r2, #8
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6952      	ldr	r2, [r2, #20]
 8004c1c:	0852      	lsrs	r2, r2, #1
 8004c1e:	3a01      	subs	r2, #1
 8004c20:	0652      	lsls	r2, r2, #25
 8004c22:	4311      	orrs	r1, r2
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	6852      	ldr	r2, [r2, #4]
 8004c28:	3a01      	subs	r2, #1
 8004c2a:	0112      	lsls	r2, r2, #4
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	4916      	ldr	r1, [pc, #88]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004c34:	4b14      	ldr	r3, [pc, #80]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a13      	ldr	r2, [pc, #76]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c3e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c40:	f7fd fb20 	bl	8002284 <HAL_GetTick>
 8004c44:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c46:	e009      	b.n	8004c5c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c48:	f7fd fb1c 	bl	8002284 <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d902      	bls.n	8004c5c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	73fb      	strb	r3, [r7, #15]
          break;
 8004c5a:	e005      	b.n	8004c68 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0ef      	beq.n	8004c48 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004c68:	7bfb      	ldrb	r3, [r7, #15]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d106      	bne.n	8004c7c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c6e:	4b06      	ldr	r3, [pc, #24]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c70:	691a      	ldr	r2, [r3, #16]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	4904      	ldr	r1, [pc, #16]	@ (8004c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3710      	adds	r7, #16
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	40021000 	.word	0x40021000
 8004c8c:	07ff800f 	.word	0x07ff800f
 8004c90:	ff9f800f 	.word	0xff9f800f
 8004c94:	f9ff800f 	.word	0xf9ff800f

08004c98 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ca6:	4b72      	ldr	r3, [pc, #456]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f003 0303 	and.w	r3, r3, #3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00e      	beq.n	8004cd0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004cb2:	4b6f      	ldr	r3, [pc, #444]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f003 0203 	and.w	r2, r3, #3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d103      	bne.n	8004cca <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
       ||
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d142      	bne.n	8004d50 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	73fb      	strb	r3, [r7, #15]
 8004cce:	e03f      	b.n	8004d50 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2b03      	cmp	r3, #3
 8004cd6:	d018      	beq.n	8004d0a <RCCEx_PLLSAI2_Config+0x72>
 8004cd8:	2b03      	cmp	r3, #3
 8004cda:	d825      	bhi.n	8004d28 <RCCEx_PLLSAI2_Config+0x90>
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d002      	beq.n	8004ce6 <RCCEx_PLLSAI2_Config+0x4e>
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d009      	beq.n	8004cf8 <RCCEx_PLLSAI2_Config+0x60>
 8004ce4:	e020      	b.n	8004d28 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ce6:	4b62      	ldr	r3, [pc, #392]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d11d      	bne.n	8004d2e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cf6:	e01a      	b.n	8004d2e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cf8:	4b5d      	ldr	r3, [pc, #372]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d116      	bne.n	8004d32 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d08:	e013      	b.n	8004d32 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d0a:	4b59      	ldr	r3, [pc, #356]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10f      	bne.n	8004d36 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d16:	4b56      	ldr	r3, [pc, #344]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d109      	bne.n	8004d36 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d26:	e006      	b.n	8004d36 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d2c:	e004      	b.n	8004d38 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004d2e:	bf00      	nop
 8004d30:	e002      	b.n	8004d38 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004d32:	bf00      	nop
 8004d34:	e000      	b.n	8004d38 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004d36:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d108      	bne.n	8004d50 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004d3e:	4b4c      	ldr	r3, [pc, #304]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	f023 0203 	bic.w	r2, r3, #3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4949      	ldr	r1, [pc, #292]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f040 8086 	bne.w	8004e64 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d58:	4b45      	ldr	r3, [pc, #276]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a44      	ldr	r2, [pc, #272]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d64:	f7fd fa8e 	bl	8002284 <HAL_GetTick>
 8004d68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d6a:	e009      	b.n	8004d80 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d6c:	f7fd fa8a 	bl	8002284 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d902      	bls.n	8004d80 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	73fb      	strb	r3, [r7, #15]
        break;
 8004d7e:	e005      	b.n	8004d8c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d80:	4b3b      	ldr	r3, [pc, #236]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1ef      	bne.n	8004d6c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004d8c:	7bfb      	ldrb	r3, [r7, #15]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d168      	bne.n	8004e64 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d113      	bne.n	8004dc0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d98:	4b35      	ldr	r3, [pc, #212]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d9a:	695a      	ldr	r2, [r3, #20]
 8004d9c:	4b35      	ldr	r3, [pc, #212]	@ (8004e74 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004d9e:	4013      	ands	r3, r2
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	6892      	ldr	r2, [r2, #8]
 8004da4:	0211      	lsls	r1, r2, #8
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	68d2      	ldr	r2, [r2, #12]
 8004daa:	06d2      	lsls	r2, r2, #27
 8004dac:	4311      	orrs	r1, r2
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	6852      	ldr	r2, [r2, #4]
 8004db2:	3a01      	subs	r2, #1
 8004db4:	0112      	lsls	r2, r2, #4
 8004db6:	430a      	orrs	r2, r1
 8004db8:	492d      	ldr	r1, [pc, #180]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	614b      	str	r3, [r1, #20]
 8004dbe:	e02d      	b.n	8004e1c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d115      	bne.n	8004df2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dc8:	695a      	ldr	r2, [r3, #20]
 8004dca:	4b2b      	ldr	r3, [pc, #172]	@ (8004e78 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004dcc:	4013      	ands	r3, r2
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6892      	ldr	r2, [r2, #8]
 8004dd2:	0211      	lsls	r1, r2, #8
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6912      	ldr	r2, [r2, #16]
 8004dd8:	0852      	lsrs	r2, r2, #1
 8004dda:	3a01      	subs	r2, #1
 8004ddc:	0552      	lsls	r2, r2, #21
 8004dde:	4311      	orrs	r1, r2
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	6852      	ldr	r2, [r2, #4]
 8004de4:	3a01      	subs	r2, #1
 8004de6:	0112      	lsls	r2, r2, #4
 8004de8:	430a      	orrs	r2, r1
 8004dea:	4921      	ldr	r1, [pc, #132]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	614b      	str	r3, [r1, #20]
 8004df0:	e014      	b.n	8004e1c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004df2:	4b1f      	ldr	r3, [pc, #124]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004df4:	695a      	ldr	r2, [r3, #20]
 8004df6:	4b21      	ldr	r3, [pc, #132]	@ (8004e7c <RCCEx_PLLSAI2_Config+0x1e4>)
 8004df8:	4013      	ands	r3, r2
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6892      	ldr	r2, [r2, #8]
 8004dfe:	0211      	lsls	r1, r2, #8
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6952      	ldr	r2, [r2, #20]
 8004e04:	0852      	lsrs	r2, r2, #1
 8004e06:	3a01      	subs	r2, #1
 8004e08:	0652      	lsls	r2, r2, #25
 8004e0a:	4311      	orrs	r1, r2
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6852      	ldr	r2, [r2, #4]
 8004e10:	3a01      	subs	r2, #1
 8004e12:	0112      	lsls	r2, r2, #4
 8004e14:	430a      	orrs	r2, r1
 8004e16:	4916      	ldr	r1, [pc, #88]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004e1c:	4b14      	ldr	r3, [pc, #80]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a13      	ldr	r2, [pc, #76]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e28:	f7fd fa2c 	bl	8002284 <HAL_GetTick>
 8004e2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e2e:	e009      	b.n	8004e44 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e30:	f7fd fa28 	bl	8002284 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d902      	bls.n	8004e44 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	73fb      	strb	r3, [r7, #15]
          break;
 8004e42:	e005      	b.n	8004e50 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e44:	4b0a      	ldr	r3, [pc, #40]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0ef      	beq.n	8004e30 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d106      	bne.n	8004e64 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e56:	4b06      	ldr	r3, [pc, #24]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e58:	695a      	ldr	r2, [r3, #20]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	4904      	ldr	r1, [pc, #16]	@ (8004e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3710      	adds	r7, #16
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	40021000 	.word	0x40021000
 8004e74:	07ff800f 	.word	0x07ff800f
 8004e78:	ff9f800f 	.word	0xff9f800f
 8004e7c:	f9ff800f 	.word	0xf9ff800f

08004e80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e095      	b.n	8004fbe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d108      	bne.n	8004eac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ea2:	d009      	beq.n	8004eb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	61da      	str	r2, [r3, #28]
 8004eaa:	e005      	b.n	8004eb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d106      	bne.n	8004ed8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f7fc fd70 	bl	80019b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004eee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ef8:	d902      	bls.n	8004f00 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004efa:	2300      	movs	r3, #0
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	e002      	b.n	8004f06 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f04:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004f0e:	d007      	beq.n	8004f20 <HAL_SPI_Init+0xa0>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f18:	d002      	beq.n	8004f20 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f30:	431a      	orrs	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	431a      	orrs	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	695b      	ldr	r3, [r3, #20]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	431a      	orrs	r2, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f4e:	431a      	orrs	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f62:	ea42 0103 	orr.w	r1, r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	430a      	orrs	r2, r1
 8004f74:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	0c1b      	lsrs	r3, r3, #16
 8004f7c:	f003 0204 	and.w	r2, r3, #4
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f84:	f003 0310 	and.w	r3, r3, #16
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f8e:	f003 0308 	and.w	r3, r3, #8
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004f9c:	ea42 0103 	orr.w	r1, r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	430a      	orrs	r2, r1
 8004fac:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3710      	adds	r7, #16
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b088      	sub	sp, #32
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	60f8      	str	r0, [r7, #12]
 8004fce:	60b9      	str	r1, [r7, #8]
 8004fd0:	603b      	str	r3, [r7, #0]
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fd6:	f7fd f955 	bl	8002284 <HAL_GetTick>
 8004fda:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004fdc:	88fb      	ldrh	r3, [r7, #6]
 8004fde:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d001      	beq.n	8004ff0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004fec:	2302      	movs	r3, #2
 8004fee:	e15c      	b.n	80052aa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <HAL_SPI_Transmit+0x36>
 8004ff6:	88fb      	ldrh	r3, [r7, #6]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e154      	b.n	80052aa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_SPI_Transmit+0x48>
 800500a:	2302      	movs	r3, #2
 800500c:	e14d      	b.n	80052aa <HAL_SPI_Transmit+0x2e4>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2203      	movs	r2, #3
 800501a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	88fa      	ldrh	r2, [r7, #6]
 800502e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	88fa      	ldrh	r2, [r7, #6]
 8005034:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005060:	d10f      	bne.n	8005082 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005070:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005080:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800508c:	2b40      	cmp	r3, #64	@ 0x40
 800508e:	d007      	beq.n	80050a0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800509e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050a8:	d952      	bls.n	8005150 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d002      	beq.n	80050b8 <HAL_SPI_Transmit+0xf2>
 80050b2:	8b7b      	ldrh	r3, [r7, #26]
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d145      	bne.n	8005144 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050bc:	881a      	ldrh	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c8:	1c9a      	adds	r2, r3, #2
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050dc:	e032      	b.n	8005144 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d112      	bne.n	8005112 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f0:	881a      	ldrh	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fc:	1c9a      	adds	r2, r3, #2
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005106:	b29b      	uxth	r3, r3
 8005108:	3b01      	subs	r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005110:	e018      	b.n	8005144 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005112:	f7fd f8b7 	bl	8002284 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	683a      	ldr	r2, [r7, #0]
 800511e:	429a      	cmp	r2, r3
 8005120:	d803      	bhi.n	800512a <HAL_SPI_Transmit+0x164>
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005128:	d102      	bne.n	8005130 <HAL_SPI_Transmit+0x16a>
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d109      	bne.n	8005144 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e0b2      	b.n	80052aa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005148:	b29b      	uxth	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1c7      	bne.n	80050de <HAL_SPI_Transmit+0x118>
 800514e:	e083      	b.n	8005258 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d002      	beq.n	800515e <HAL_SPI_Transmit+0x198>
 8005158:	8b7b      	ldrh	r3, [r7, #26]
 800515a:	2b01      	cmp	r3, #1
 800515c:	d177      	bne.n	800524e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005162:	b29b      	uxth	r3, r3
 8005164:	2b01      	cmp	r3, #1
 8005166:	d912      	bls.n	800518e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516c:	881a      	ldrh	r2, [r3, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005178:	1c9a      	adds	r2, r3, #2
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b02      	subs	r3, #2
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800518c:	e05f      	b.n	800524e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	330c      	adds	r3, #12
 8005198:	7812      	ldrb	r2, [r2, #0]
 800519a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a0:	1c5a      	adds	r2, r3, #1
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	3b01      	subs	r3, #1
 80051ae:	b29a      	uxth	r2, r3
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80051b4:	e04b      	b.n	800524e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f003 0302 	and.w	r3, r3, #2
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d12b      	bne.n	800521c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d912      	bls.n	80051f4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d2:	881a      	ldrh	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051de:	1c9a      	adds	r2, r3, #2
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	3b02      	subs	r3, #2
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051f2:	e02c      	b.n	800524e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	330c      	adds	r3, #12
 80051fe:	7812      	ldrb	r2, [r2, #0]
 8005200:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005206:	1c5a      	adds	r2, r3, #1
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005210:	b29b      	uxth	r3, r3
 8005212:	3b01      	subs	r3, #1
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800521a:	e018      	b.n	800524e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800521c:	f7fd f832 	bl	8002284 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	429a      	cmp	r2, r3
 800522a:	d803      	bhi.n	8005234 <HAL_SPI_Transmit+0x26e>
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005232:	d102      	bne.n	800523a <HAL_SPI_Transmit+0x274>
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d109      	bne.n	800524e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e02d      	b.n	80052aa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1ae      	bne.n	80051b6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005258:	69fa      	ldr	r2, [r7, #28]
 800525a:	6839      	ldr	r1, [r7, #0]
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f947 	bl	80054f0 <SPI_EndRxTxTransaction>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d002      	beq.n	800526e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2220      	movs	r2, #32
 800526c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10a      	bne.n	800528c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005276:	2300      	movs	r3, #0
 8005278:	617b      	str	r3, [r7, #20]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	617b      	str	r3, [r7, #20]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	617b      	str	r3, [r7, #20]
 800528a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e000      	b.n	80052aa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80052a8:	2300      	movs	r3, #0
  }
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3720      	adds	r7, #32
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
	...

080052b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b088      	sub	sp, #32
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	603b      	str	r3, [r7, #0]
 80052c0:	4613      	mov	r3, r2
 80052c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052c4:	f7fc ffde 	bl	8002284 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052cc:	1a9b      	subs	r3, r3, r2
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	4413      	add	r3, r2
 80052d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052d4:	f7fc ffd6 	bl	8002284 <HAL_GetTick>
 80052d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052da:	4b39      	ldr	r3, [pc, #228]	@ (80053c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	015b      	lsls	r3, r3, #5
 80052e0:	0d1b      	lsrs	r3, r3, #20
 80052e2:	69fa      	ldr	r2, [r7, #28]
 80052e4:	fb02 f303 	mul.w	r3, r2, r3
 80052e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052ea:	e054      	b.n	8005396 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052f2:	d050      	beq.n	8005396 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052f4:	f7fc ffc6 	bl	8002284 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	69fa      	ldr	r2, [r7, #28]
 8005300:	429a      	cmp	r2, r3
 8005302:	d902      	bls.n	800530a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d13d      	bne.n	8005386 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	685a      	ldr	r2, [r3, #4]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005318:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005322:	d111      	bne.n	8005348 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800532c:	d004      	beq.n	8005338 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005336:	d107      	bne.n	8005348 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005346:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800534c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005350:	d10f      	bne.n	8005372 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005370:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e017      	b.n	80053b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d101      	bne.n	8005390 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	3b01      	subs	r3, #1
 8005394:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	689a      	ldr	r2, [r3, #8]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	4013      	ands	r3, r2
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	bf0c      	ite	eq
 80053a6:	2301      	moveq	r3, #1
 80053a8:	2300      	movne	r3, #0
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	461a      	mov	r2, r3
 80053ae:	79fb      	ldrb	r3, [r7, #7]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d19b      	bne.n	80052ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3720      	adds	r7, #32
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	2004000c 	.word	0x2004000c

080053c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b08a      	sub	sp, #40	@ 0x28
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
 80053d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80053d2:	2300      	movs	r3, #0
 80053d4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80053d6:	f7fc ff55 	bl	8002284 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	4413      	add	r3, r2
 80053e4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80053e6:	f7fc ff4d 	bl	8002284 <HAL_GetTick>
 80053ea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	330c      	adds	r3, #12
 80053f2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80053f4:	4b3d      	ldr	r3, [pc, #244]	@ (80054ec <SPI_WaitFifoStateUntilTimeout+0x128>)
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	4613      	mov	r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	4413      	add	r3, r2
 80053fe:	00da      	lsls	r2, r3, #3
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	0d1b      	lsrs	r3, r3, #20
 8005404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005406:	fb02 f303 	mul.w	r3, r2, r3
 800540a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800540c:	e060      	b.n	80054d0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005414:	d107      	bne.n	8005426 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d104      	bne.n	8005426 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	b2db      	uxtb	r3, r3
 8005422:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005424:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800542c:	d050      	beq.n	80054d0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800542e:	f7fc ff29 	bl	8002284 <HAL_GetTick>
 8005432:	4602      	mov	r2, r0
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800543a:	429a      	cmp	r2, r3
 800543c:	d902      	bls.n	8005444 <SPI_WaitFifoStateUntilTimeout+0x80>
 800543e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005440:	2b00      	cmp	r3, #0
 8005442:	d13d      	bne.n	80054c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005452:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800545c:	d111      	bne.n	8005482 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005466:	d004      	beq.n	8005472 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005470:	d107      	bne.n	8005482 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005480:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005486:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800548a:	d10f      	bne.n	80054ac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800549a:	601a      	str	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e010      	b.n	80054e2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80054c6:	2300      	movs	r3, #0
 80054c8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	3b01      	subs	r3, #1
 80054ce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	689a      	ldr	r2, [r3, #8]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	4013      	ands	r3, r2
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d196      	bne.n	800540e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3728      	adds	r7, #40	@ 0x28
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	2004000c 	.word	0x2004000c

080054f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af02      	add	r7, sp, #8
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2200      	movs	r2, #0
 8005504:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f7ff ff5b 	bl	80053c4 <SPI_WaitFifoStateUntilTimeout>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d007      	beq.n	8005524 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005518:	f043 0220 	orr.w	r2, r3, #32
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e027      	b.n	8005574 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	9300      	str	r3, [sp, #0]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	2200      	movs	r2, #0
 800552c:	2180      	movs	r1, #128	@ 0x80
 800552e:	68f8      	ldr	r0, [r7, #12]
 8005530:	f7ff fec0 	bl	80052b4 <SPI_WaitFlagStateUntilTimeout>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d007      	beq.n	800554a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800553e:	f043 0220 	orr.w	r2, r3, #32
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e014      	b.n	8005574 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2200      	movs	r2, #0
 8005552:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f7ff ff34 	bl	80053c4 <SPI_WaitFifoStateUntilTimeout>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d007      	beq.n	8005572 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005566:	f043 0220 	orr.w	r2, r3, #32
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e000      	b.n	8005574 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e049      	b.n	8005622 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b00      	cmp	r3, #0
 8005598:	d106      	bne.n	80055a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fc fa4a 	bl	8001a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2202      	movs	r2, #2
 80055ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	3304      	adds	r3, #4
 80055b8:	4619      	mov	r1, r3
 80055ba:	4610      	mov	r0, r2
 80055bc:	f000 f968 	bl	8005890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b01      	cmp	r3, #1
 800563e:	d001      	beq.n	8005644 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e047      	b.n	80056d4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2202      	movs	r2, #2
 8005648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a23      	ldr	r2, [pc, #140]	@ (80056e0 <HAL_TIM_Base_Start+0xb4>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d01d      	beq.n	8005692 <HAL_TIM_Base_Start+0x66>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800565e:	d018      	beq.n	8005692 <HAL_TIM_Base_Start+0x66>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a1f      	ldr	r2, [pc, #124]	@ (80056e4 <HAL_TIM_Base_Start+0xb8>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d013      	beq.n	8005692 <HAL_TIM_Base_Start+0x66>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a1e      	ldr	r2, [pc, #120]	@ (80056e8 <HAL_TIM_Base_Start+0xbc>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d00e      	beq.n	8005692 <HAL_TIM_Base_Start+0x66>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a1c      	ldr	r2, [pc, #112]	@ (80056ec <HAL_TIM_Base_Start+0xc0>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d009      	beq.n	8005692 <HAL_TIM_Base_Start+0x66>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a1b      	ldr	r2, [pc, #108]	@ (80056f0 <HAL_TIM_Base_Start+0xc4>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d004      	beq.n	8005692 <HAL_TIM_Base_Start+0x66>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a19      	ldr	r2, [pc, #100]	@ (80056f4 <HAL_TIM_Base_Start+0xc8>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d115      	bne.n	80056be <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	689a      	ldr	r2, [r3, #8]
 8005698:	4b17      	ldr	r3, [pc, #92]	@ (80056f8 <HAL_TIM_Base_Start+0xcc>)
 800569a:	4013      	ands	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2b06      	cmp	r3, #6
 80056a2:	d015      	beq.n	80056d0 <HAL_TIM_Base_Start+0xa4>
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056aa:	d011      	beq.n	80056d0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f042 0201 	orr.w	r2, r2, #1
 80056ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056bc:	e008      	b.n	80056d0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f042 0201 	orr.w	r2, r2, #1
 80056cc:	601a      	str	r2, [r3, #0]
 80056ce:	e000      	b.n	80056d2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3714      	adds	r7, #20
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr
 80056e0:	40012c00 	.word	0x40012c00
 80056e4:	40000400 	.word	0x40000400
 80056e8:	40000800 	.word	0x40000800
 80056ec:	40000c00 	.word	0x40000c00
 80056f0:	40013400 	.word	0x40013400
 80056f4:	40014000 	.word	0x40014000
 80056f8:	00010007 	.word	0x00010007

080056fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_TIM_ConfigClockSource+0x1c>
 8005714:	2302      	movs	r3, #2
 8005716:	e0b6      	b.n	8005886 <HAL_TIM_ConfigClockSource+0x18a>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2202      	movs	r2, #2
 8005724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005736:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800573a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005742:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005754:	d03e      	beq.n	80057d4 <HAL_TIM_ConfigClockSource+0xd8>
 8005756:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800575a:	f200 8087 	bhi.w	800586c <HAL_TIM_ConfigClockSource+0x170>
 800575e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005762:	f000 8086 	beq.w	8005872 <HAL_TIM_ConfigClockSource+0x176>
 8005766:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800576a:	d87f      	bhi.n	800586c <HAL_TIM_ConfigClockSource+0x170>
 800576c:	2b70      	cmp	r3, #112	@ 0x70
 800576e:	d01a      	beq.n	80057a6 <HAL_TIM_ConfigClockSource+0xaa>
 8005770:	2b70      	cmp	r3, #112	@ 0x70
 8005772:	d87b      	bhi.n	800586c <HAL_TIM_ConfigClockSource+0x170>
 8005774:	2b60      	cmp	r3, #96	@ 0x60
 8005776:	d050      	beq.n	800581a <HAL_TIM_ConfigClockSource+0x11e>
 8005778:	2b60      	cmp	r3, #96	@ 0x60
 800577a:	d877      	bhi.n	800586c <HAL_TIM_ConfigClockSource+0x170>
 800577c:	2b50      	cmp	r3, #80	@ 0x50
 800577e:	d03c      	beq.n	80057fa <HAL_TIM_ConfigClockSource+0xfe>
 8005780:	2b50      	cmp	r3, #80	@ 0x50
 8005782:	d873      	bhi.n	800586c <HAL_TIM_ConfigClockSource+0x170>
 8005784:	2b40      	cmp	r3, #64	@ 0x40
 8005786:	d058      	beq.n	800583a <HAL_TIM_ConfigClockSource+0x13e>
 8005788:	2b40      	cmp	r3, #64	@ 0x40
 800578a:	d86f      	bhi.n	800586c <HAL_TIM_ConfigClockSource+0x170>
 800578c:	2b30      	cmp	r3, #48	@ 0x30
 800578e:	d064      	beq.n	800585a <HAL_TIM_ConfigClockSource+0x15e>
 8005790:	2b30      	cmp	r3, #48	@ 0x30
 8005792:	d86b      	bhi.n	800586c <HAL_TIM_ConfigClockSource+0x170>
 8005794:	2b20      	cmp	r3, #32
 8005796:	d060      	beq.n	800585a <HAL_TIM_ConfigClockSource+0x15e>
 8005798:	2b20      	cmp	r3, #32
 800579a:	d867      	bhi.n	800586c <HAL_TIM_ConfigClockSource+0x170>
 800579c:	2b00      	cmp	r3, #0
 800579e:	d05c      	beq.n	800585a <HAL_TIM_ConfigClockSource+0x15e>
 80057a0:	2b10      	cmp	r3, #16
 80057a2:	d05a      	beq.n	800585a <HAL_TIM_ConfigClockSource+0x15e>
 80057a4:	e062      	b.n	800586c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80057b6:	f000 f98b 	bl	8005ad0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80057c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68ba      	ldr	r2, [r7, #8]
 80057d0:	609a      	str	r2, [r3, #8]
      break;
 80057d2:	e04f      	b.n	8005874 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80057e4:	f000 f974 	bl	8005ad0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689a      	ldr	r2, [r3, #8]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057f6:	609a      	str	r2, [r3, #8]
      break;
 80057f8:	e03c      	b.n	8005874 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005806:	461a      	mov	r2, r3
 8005808:	f000 f8e8 	bl	80059dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2150      	movs	r1, #80	@ 0x50
 8005812:	4618      	mov	r0, r3
 8005814:	f000 f941 	bl	8005a9a <TIM_ITRx_SetConfig>
      break;
 8005818:	e02c      	b.n	8005874 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005826:	461a      	mov	r2, r3
 8005828:	f000 f907 	bl	8005a3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2160      	movs	r1, #96	@ 0x60
 8005832:	4618      	mov	r0, r3
 8005834:	f000 f931 	bl	8005a9a <TIM_ITRx_SetConfig>
      break;
 8005838:	e01c      	b.n	8005874 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005846:	461a      	mov	r2, r3
 8005848:	f000 f8c8 	bl	80059dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2140      	movs	r1, #64	@ 0x40
 8005852:	4618      	mov	r0, r3
 8005854:	f000 f921 	bl	8005a9a <TIM_ITRx_SetConfig>
      break;
 8005858:	e00c      	b.n	8005874 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4619      	mov	r1, r3
 8005864:	4610      	mov	r0, r2
 8005866:	f000 f918 	bl	8005a9a <TIM_ITRx_SetConfig>
      break;
 800586a:	e003      	b.n	8005874 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	73fb      	strb	r3, [r7, #15]
      break;
 8005870:	e000      	b.n	8005874 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005872:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005884:	7bfb      	ldrb	r3, [r7, #15]
}
 8005886:	4618      	mov	r0, r3
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
	...

08005890 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005890:	b480      	push	{r7}
 8005892:	b085      	sub	sp, #20
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a46      	ldr	r2, [pc, #280]	@ (80059bc <TIM_Base_SetConfig+0x12c>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d013      	beq.n	80058d0 <TIM_Base_SetConfig+0x40>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ae:	d00f      	beq.n	80058d0 <TIM_Base_SetConfig+0x40>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a43      	ldr	r2, [pc, #268]	@ (80059c0 <TIM_Base_SetConfig+0x130>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d00b      	beq.n	80058d0 <TIM_Base_SetConfig+0x40>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a42      	ldr	r2, [pc, #264]	@ (80059c4 <TIM_Base_SetConfig+0x134>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d007      	beq.n	80058d0 <TIM_Base_SetConfig+0x40>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a41      	ldr	r2, [pc, #260]	@ (80059c8 <TIM_Base_SetConfig+0x138>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d003      	beq.n	80058d0 <TIM_Base_SetConfig+0x40>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a40      	ldr	r2, [pc, #256]	@ (80059cc <TIM_Base_SetConfig+0x13c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d108      	bne.n	80058e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	68fa      	ldr	r2, [r7, #12]
 80058de:	4313      	orrs	r3, r2
 80058e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a35      	ldr	r2, [pc, #212]	@ (80059bc <TIM_Base_SetConfig+0x12c>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d01f      	beq.n	800592a <TIM_Base_SetConfig+0x9a>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058f0:	d01b      	beq.n	800592a <TIM_Base_SetConfig+0x9a>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a32      	ldr	r2, [pc, #200]	@ (80059c0 <TIM_Base_SetConfig+0x130>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d017      	beq.n	800592a <TIM_Base_SetConfig+0x9a>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a31      	ldr	r2, [pc, #196]	@ (80059c4 <TIM_Base_SetConfig+0x134>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d013      	beq.n	800592a <TIM_Base_SetConfig+0x9a>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a30      	ldr	r2, [pc, #192]	@ (80059c8 <TIM_Base_SetConfig+0x138>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d00f      	beq.n	800592a <TIM_Base_SetConfig+0x9a>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a2f      	ldr	r2, [pc, #188]	@ (80059cc <TIM_Base_SetConfig+0x13c>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d00b      	beq.n	800592a <TIM_Base_SetConfig+0x9a>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a2e      	ldr	r2, [pc, #184]	@ (80059d0 <TIM_Base_SetConfig+0x140>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d007      	beq.n	800592a <TIM_Base_SetConfig+0x9a>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a2d      	ldr	r2, [pc, #180]	@ (80059d4 <TIM_Base_SetConfig+0x144>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d003      	beq.n	800592a <TIM_Base_SetConfig+0x9a>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a2c      	ldr	r2, [pc, #176]	@ (80059d8 <TIM_Base_SetConfig+0x148>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d108      	bne.n	800593c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	4313      	orrs	r3, r2
 800593a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	4313      	orrs	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	689a      	ldr	r2, [r3, #8]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a16      	ldr	r2, [pc, #88]	@ (80059bc <TIM_Base_SetConfig+0x12c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d00f      	beq.n	8005988 <TIM_Base_SetConfig+0xf8>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a18      	ldr	r2, [pc, #96]	@ (80059cc <TIM_Base_SetConfig+0x13c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d00b      	beq.n	8005988 <TIM_Base_SetConfig+0xf8>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a17      	ldr	r2, [pc, #92]	@ (80059d0 <TIM_Base_SetConfig+0x140>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d007      	beq.n	8005988 <TIM_Base_SetConfig+0xf8>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a16      	ldr	r2, [pc, #88]	@ (80059d4 <TIM_Base_SetConfig+0x144>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d003      	beq.n	8005988 <TIM_Base_SetConfig+0xf8>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a15      	ldr	r2, [pc, #84]	@ (80059d8 <TIM_Base_SetConfig+0x148>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d103      	bne.n	8005990 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	691a      	ldr	r2, [r3, #16]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d105      	bne.n	80059ae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	f023 0201 	bic.w	r2, r3, #1
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	611a      	str	r2, [r3, #16]
  }
}
 80059ae:	bf00      	nop
 80059b0:	3714      	adds	r7, #20
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	40012c00 	.word	0x40012c00
 80059c0:	40000400 	.word	0x40000400
 80059c4:	40000800 	.word	0x40000800
 80059c8:	40000c00 	.word	0x40000c00
 80059cc:	40013400 	.word	0x40013400
 80059d0:	40014000 	.word	0x40014000
 80059d4:	40014400 	.word	0x40014400
 80059d8:	40014800 	.word	0x40014800

080059dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059dc:	b480      	push	{r7}
 80059de:	b087      	sub	sp, #28
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	f023 0201 	bic.w	r2, r3, #1
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	011b      	lsls	r3, r3, #4
 8005a0c:	693a      	ldr	r2, [r7, #16]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	f023 030a 	bic.w	r3, r3, #10
 8005a18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	697a      	ldr	r2, [r7, #20]
 8005a2c:	621a      	str	r2, [r3, #32]
}
 8005a2e:	bf00      	nop
 8005a30:	371c      	adds	r7, #28
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b087      	sub	sp, #28
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	60f8      	str	r0, [r7, #12]
 8005a42:	60b9      	str	r1, [r7, #8]
 8005a44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6a1b      	ldr	r3, [r3, #32]
 8005a50:	f023 0210 	bic.w	r2, r3, #16
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	031b      	lsls	r3, r3, #12
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	011b      	lsls	r3, r3, #4
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	697a      	ldr	r2, [r7, #20]
 8005a8c:	621a      	str	r2, [r3, #32]
}
 8005a8e:	bf00      	nop
 8005a90:	371c      	adds	r7, #28
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr

08005a9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b085      	sub	sp, #20
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ab0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ab2:	683a      	ldr	r2, [r7, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	f043 0307 	orr.w	r3, r3, #7
 8005abc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	609a      	str	r2, [r3, #8]
}
 8005ac4:	bf00      	nop
 8005ac6:	3714      	adds	r7, #20
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b087      	sub	sp, #28
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
 8005adc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005aea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	021a      	lsls	r2, r3, #8
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	431a      	orrs	r2, r3
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	697a      	ldr	r2, [r7, #20]
 8005b02:	609a      	str	r2, [r3, #8]
}
 8005b04:	bf00      	nop
 8005b06:	371c      	adds	r7, #28
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d101      	bne.n	8005b28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b24:	2302      	movs	r3, #2
 8005b26:	e068      	b.n	8005bfa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2202      	movs	r2, #2
 8005b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a2e      	ldr	r2, [pc, #184]	@ (8005c08 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d004      	beq.n	8005b5c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a2d      	ldr	r2, [pc, #180]	@ (8005c0c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d108      	bne.n	8005b6e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005b62:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b74:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a1e      	ldr	r2, [pc, #120]	@ (8005c08 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d01d      	beq.n	8005bce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b9a:	d018      	beq.n	8005bce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8005c10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d013      	beq.n	8005bce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a1a      	ldr	r2, [pc, #104]	@ (8005c14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d00e      	beq.n	8005bce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a18      	ldr	r2, [pc, #96]	@ (8005c18 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d009      	beq.n	8005bce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a13      	ldr	r2, [pc, #76]	@ (8005c0c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d004      	beq.n	8005bce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a14      	ldr	r2, [pc, #80]	@ (8005c1c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d10c      	bne.n	8005be8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	68ba      	ldr	r2, [r7, #8]
 8005be6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3714      	adds	r7, #20
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	40012c00 	.word	0x40012c00
 8005c0c:	40013400 	.word	0x40013400
 8005c10:	40000400 	.word	0x40000400
 8005c14:	40000800 	.word	0x40000800
 8005c18:	40000c00 	.word	0x40000c00
 8005c1c:	40014000 	.word	0x40014000

08005c20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d101      	bne.n	8005c32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e042      	b.n	8005cb8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d106      	bne.n	8005c4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f7fb fe1f 	bl	8001888 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2224      	movs	r2, #36	@ 0x24
 8005c4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0201 	bic.w	r2, r2, #1
 8005c60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d002      	beq.n	8005c70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f001 f818 	bl	8006ca0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 fd19 	bl	80066a8 <UART_SetConfig>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d101      	bne.n	8005c80 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e01b      	b.n	8005cb8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689a      	ldr	r2, [r3, #8]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 0201 	orr.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f001 f897 	bl	8006de4 <UART_CheckIdleState>
 8005cb6:	4603      	mov	r3, r0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08a      	sub	sp, #40	@ 0x28
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	603b      	str	r3, [r7, #0]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cd6:	2b20      	cmp	r3, #32
 8005cd8:	d17b      	bne.n	8005dd2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <HAL_UART_Transmit+0x26>
 8005ce0:	88fb      	ldrh	r3, [r7, #6]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e074      	b.n	8005dd4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2221      	movs	r2, #33	@ 0x21
 8005cf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cfa:	f7fc fac3 	bl	8002284 <HAL_GetTick>
 8005cfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	88fa      	ldrh	r2, [r7, #6]
 8005d04:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	88fa      	ldrh	r2, [r7, #6]
 8005d0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d18:	d108      	bne.n	8005d2c <HAL_UART_Transmit+0x6c>
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d104      	bne.n	8005d2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d22:	2300      	movs	r3, #0
 8005d24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	61bb      	str	r3, [r7, #24]
 8005d2a:	e003      	b.n	8005d34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d30:	2300      	movs	r3, #0
 8005d32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d34:	e030      	b.n	8005d98 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	2180      	movs	r1, #128	@ 0x80
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f001 f8f9 	bl	8006f38 <UART_WaitOnFlagUntilTimeout>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d005      	beq.n	8005d58 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e03d      	b.n	8005dd4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10b      	bne.n	8005d76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	881a      	ldrh	r2, [r3, #0]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d6a:	b292      	uxth	r2, r2
 8005d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	3302      	adds	r3, #2
 8005d72:	61bb      	str	r3, [r7, #24]
 8005d74:	e007      	b.n	8005d86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	781a      	ldrb	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	3301      	adds	r3, #1
 8005d84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d1c8      	bne.n	8005d36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	9300      	str	r3, [sp, #0]
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	2200      	movs	r2, #0
 8005dac:	2140      	movs	r1, #64	@ 0x40
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f001 f8c2 	bl	8006f38 <UART_WaitOnFlagUntilTimeout>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d005      	beq.n	8005dc6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e006      	b.n	8005dd4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	e000      	b.n	8005dd4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005dd2:	2302      	movs	r3, #2
  }
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3720      	adds	r7, #32
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b08a      	sub	sp, #40	@ 0x28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	4613      	mov	r3, r2
 8005de8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005df0:	2b20      	cmp	r3, #32
 8005df2:	d137      	bne.n	8005e64 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d002      	beq.n	8005e00 <HAL_UART_Receive_DMA+0x24>
 8005dfa:	88fb      	ldrh	r3, [r7, #6]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d101      	bne.n	8005e04 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e030      	b.n	8005e66 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a18      	ldr	r2, [pc, #96]	@ (8005e70 <HAL_UART_Receive_DMA+0x94>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d01f      	beq.n	8005e54 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d018      	beq.n	8005e54 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	e853 3f00 	ldrex	r3, [r3]
 8005e2e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e36:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e40:	623b      	str	r3, [r7, #32]
 8005e42:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e44:	69f9      	ldr	r1, [r7, #28]
 8005e46:	6a3a      	ldr	r2, [r7, #32]
 8005e48:	e841 2300 	strex	r3, r2, [r1]
 8005e4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e6      	bne.n	8005e22 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005e54:	88fb      	ldrh	r3, [r7, #6]
 8005e56:	461a      	mov	r2, r3
 8005e58:	68b9      	ldr	r1, [r7, #8]
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f001 f8da 	bl	8007014 <UART_Start_Receive_DMA>
 8005e60:	4603      	mov	r3, r0
 8005e62:	e000      	b.n	8005e66 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005e64:	2302      	movs	r3, #2
  }
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3728      	adds	r7, #40	@ 0x28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	40008000 	.word	0x40008000

08005e74 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b09a      	sub	sp, #104	@ 0x68
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e84:	e853 3f00 	ldrex	r3, [r3]
 8005e88:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005e8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e90:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	461a      	mov	r2, r3
 8005e98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e9c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005ea0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ea2:	e841 2300 	strex	r3, r2, [r1]
 8005ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005ea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1e6      	bne.n	8005e7c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	3308      	adds	r3, #8
 8005eb4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eb8:	e853 3f00 	ldrex	r3, [r3]
 8005ebc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ec4:	f023 0301 	bic.w	r3, r3, #1
 8005ec8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	3308      	adds	r3, #8
 8005ed0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005ed2:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ed8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005eda:	e841 2300 	strex	r3, r2, [r1]
 8005ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1e3      	bne.n	8005eae <HAL_UART_AbortReceive+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d118      	bne.n	8005f20 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef4:	6a3b      	ldr	r3, [r7, #32]
 8005ef6:	e853 3f00 	ldrex	r3, [r3]
 8005efa:	61fb      	str	r3, [r7, #28]
   return(result);
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	f023 0310 	bic.w	r3, r3, #16
 8005f02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	461a      	mov	r2, r3
 8005f0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f0e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f14:	e841 2300 	strex	r3, r2, [r1]
 8005f18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1e6      	bne.n	8005eee <HAL_UART_AbortReceive+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f2a:	2b40      	cmp	r3, #64	@ 0x40
 8005f2c:	d13b      	bne.n	8005fa6 <HAL_UART_AbortReceive+0x132>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	3308      	adds	r3, #8
 8005f34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	e853 3f00 	ldrex	r3, [r3]
 8005f3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	3308      	adds	r3, #8
 8005f4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f4e:	61ba      	str	r2, [r7, #24]
 8005f50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f52:	6979      	ldr	r1, [r7, #20]
 8005f54:	69ba      	ldr	r2, [r7, #24]
 8005f56:	e841 2300 	strex	r3, r2, [r1]
 8005f5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1e5      	bne.n	8005f2e <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d01c      	beq.n	8005fa6 <HAL_UART_AbortReceive+0x132>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f72:	2200      	movs	r2, #0
 8005f74:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7fc fefa 	bl	8002d76 <HAL_DMA_Abort>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00e      	beq.n	8005fa6 <HAL_UART_AbortReceive+0x132>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fd f85b 	bl	800304a <HAL_DMA_GetError>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b20      	cmp	r3, #32
 8005f98:	d105      	bne.n	8005fa6 <HAL_UART_AbortReceive+0x132>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2210      	movs	r2, #16
 8005f9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e019      	b.n	8005fda <HAL_UART_AbortReceive+0x166>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	220f      	movs	r2, #15
 8005fb4:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	8b1b      	ldrh	r3, [r3, #24]
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0208 	orr.w	r2, r2, #8
 8005fc6:	b292      	uxth	r2, r2
 8005fc8:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2220      	movs	r2, #32
 8005fce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3768      	adds	r7, #104	@ 0x68
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
	...

08005fe4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b0ba      	sub	sp, #232	@ 0xe8
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800600a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800600e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006012:	4013      	ands	r3, r2
 8006014:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006018:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800601c:	2b00      	cmp	r3, #0
 800601e:	d11b      	bne.n	8006058 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006024:	f003 0320 	and.w	r3, r3, #32
 8006028:	2b00      	cmp	r3, #0
 800602a:	d015      	beq.n	8006058 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800602c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006030:	f003 0320 	and.w	r3, r3, #32
 8006034:	2b00      	cmp	r3, #0
 8006036:	d105      	bne.n	8006044 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006038:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800603c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006040:	2b00      	cmp	r3, #0
 8006042:	d009      	beq.n	8006058 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006048:	2b00      	cmp	r3, #0
 800604a:	f000 8300 	beq.w	800664e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	4798      	blx	r3
      }
      return;
 8006056:	e2fa      	b.n	800664e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006058:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800605c:	2b00      	cmp	r3, #0
 800605e:	f000 8123 	beq.w	80062a8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006062:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006066:	4b8d      	ldr	r3, [pc, #564]	@ (800629c <HAL_UART_IRQHandler+0x2b8>)
 8006068:	4013      	ands	r3, r2
 800606a:	2b00      	cmp	r3, #0
 800606c:	d106      	bne.n	800607c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800606e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006072:	4b8b      	ldr	r3, [pc, #556]	@ (80062a0 <HAL_UART_IRQHandler+0x2bc>)
 8006074:	4013      	ands	r3, r2
 8006076:	2b00      	cmp	r3, #0
 8006078:	f000 8116 	beq.w	80062a8 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800607c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b00      	cmp	r3, #0
 8006086:	d011      	beq.n	80060ac <HAL_UART_IRQHandler+0xc8>
 8006088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800608c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00b      	beq.n	80060ac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2201      	movs	r2, #1
 800609a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060a2:	f043 0201 	orr.w	r2, r3, #1
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d011      	beq.n	80060dc <HAL_UART_IRQHandler+0xf8>
 80060b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060bc:	f003 0301 	and.w	r3, r3, #1
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00b      	beq.n	80060dc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2202      	movs	r2, #2
 80060ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060d2:	f043 0204 	orr.w	r2, r3, #4
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060e0:	f003 0304 	and.w	r3, r3, #4
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d011      	beq.n	800610c <HAL_UART_IRQHandler+0x128>
 80060e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060ec:	f003 0301 	and.w	r3, r3, #1
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00b      	beq.n	800610c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2204      	movs	r2, #4
 80060fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006102:	f043 0202 	orr.w	r2, r3, #2
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800610c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006110:	f003 0308 	and.w	r3, r3, #8
 8006114:	2b00      	cmp	r3, #0
 8006116:	d017      	beq.n	8006148 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800611c:	f003 0320 	and.w	r3, r3, #32
 8006120:	2b00      	cmp	r3, #0
 8006122:	d105      	bne.n	8006130 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006124:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006128:	4b5c      	ldr	r3, [pc, #368]	@ (800629c <HAL_UART_IRQHandler+0x2b8>)
 800612a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00b      	beq.n	8006148 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2208      	movs	r2, #8
 8006136:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800613e:	f043 0208 	orr.w	r2, r3, #8
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800614c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006150:	2b00      	cmp	r3, #0
 8006152:	d012      	beq.n	800617a <HAL_UART_IRQHandler+0x196>
 8006154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006158:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00c      	beq.n	800617a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006168:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006170:	f043 0220 	orr.w	r2, r3, #32
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006180:	2b00      	cmp	r3, #0
 8006182:	f000 8266 	beq.w	8006652 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800618a:	f003 0320 	and.w	r3, r3, #32
 800618e:	2b00      	cmp	r3, #0
 8006190:	d013      	beq.n	80061ba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006196:	f003 0320 	and.w	r3, r3, #32
 800619a:	2b00      	cmp	r3, #0
 800619c:	d105      	bne.n	80061aa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800619e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d007      	beq.n	80061ba <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d003      	beq.n	80061ba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ce:	2b40      	cmp	r3, #64	@ 0x40
 80061d0:	d005      	beq.n	80061de <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80061d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80061d6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d054      	beq.n	8006288 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 ffff 	bl	80071e2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ee:	2b40      	cmp	r3, #64	@ 0x40
 80061f0:	d146      	bne.n	8006280 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	3308      	adds	r3, #8
 80061f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006200:	e853 3f00 	ldrex	r3, [r3]
 8006204:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006208:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800620c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006210:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	3308      	adds	r3, #8
 800621a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800621e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006222:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006226:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800622a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800622e:	e841 2300 	strex	r3, r2, [r1]
 8006232:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006236:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1d9      	bne.n	80061f2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006244:	2b00      	cmp	r3, #0
 8006246:	d017      	beq.n	8006278 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800624e:	4a15      	ldr	r2, [pc, #84]	@ (80062a4 <HAL_UART_IRQHandler+0x2c0>)
 8006250:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006258:	4618      	mov	r0, r3
 800625a:	f7fc fde8 	bl	8002e2e <HAL_DMA_Abort_IT>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d019      	beq.n	8006298 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800626a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006272:	4610      	mov	r0, r2
 8006274:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006276:	e00f      	b.n	8006298 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f7fb f991 	bl	80015a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800627e:	e00b      	b.n	8006298 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f7fb f98d 	bl	80015a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006286:	e007      	b.n	8006298 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f7fb f989 	bl	80015a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006296:	e1dc      	b.n	8006652 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006298:	bf00      	nop
    return;
 800629a:	e1da      	b.n	8006652 <HAL_UART_IRQHandler+0x66e>
 800629c:	10000001 	.word	0x10000001
 80062a0:	04000120 	.word	0x04000120
 80062a4:	08007499 	.word	0x08007499

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	f040 8170 	bne.w	8006592 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80062b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062b6:	f003 0310 	and.w	r3, r3, #16
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f000 8169 	beq.w	8006592 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80062c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062c4:	f003 0310 	and.w	r3, r3, #16
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f000 8162 	beq.w	8006592 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2210      	movs	r2, #16
 80062d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062e0:	2b40      	cmp	r3, #64	@ 0x40
 80062e2:	f040 80d8 	bne.w	8006496 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80062f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	f000 80af 	beq.w	800645c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006304:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006308:	429a      	cmp	r2, r3
 800630a:	f080 80a7 	bcs.w	800645c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006314:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0320 	and.w	r3, r3, #32
 8006326:	2b00      	cmp	r3, #0
 8006328:	f040 8087 	bne.w	800643a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006334:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006338:	e853 3f00 	ldrex	r3, [r3]
 800633c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006340:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006344:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006348:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	461a      	mov	r2, r3
 8006352:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006356:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800635a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006362:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006366:	e841 2300 	strex	r3, r2, [r1]
 800636a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800636e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1da      	bne.n	800632c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	3308      	adds	r3, #8
 800637c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006380:	e853 3f00 	ldrex	r3, [r3]
 8006384:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006386:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006388:	f023 0301 	bic.w	r3, r3, #1
 800638c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	3308      	adds	r3, #8
 8006396:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800639a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800639e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80063a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80063a6:	e841 2300 	strex	r3, r2, [r1]
 80063aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80063ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1e1      	bne.n	8006376 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	3308      	adds	r3, #8
 80063b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063bc:	e853 3f00 	ldrex	r3, [r3]
 80063c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80063c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	3308      	adds	r3, #8
 80063d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80063d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80063d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80063dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80063de:	e841 2300 	strex	r3, r2, [r1]
 80063e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80063e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1e3      	bne.n	80063b2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2220      	movs	r2, #32
 80063ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006400:	e853 3f00 	ldrex	r3, [r3]
 8006404:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006406:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006408:	f023 0310 	bic.w	r3, r3, #16
 800640c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	461a      	mov	r2, r3
 8006416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800641a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800641c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006420:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006422:	e841 2300 	strex	r3, r2, [r1]
 8006426:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006428:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1e4      	bne.n	80063f8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006434:	4618      	mov	r0, r3
 8006436:	f7fc fc9e 	bl	8002d76 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2202      	movs	r2, #2
 800643e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800644c:	b29b      	uxth	r3, r3
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	b29b      	uxth	r3, r3
 8006452:	4619      	mov	r1, r3
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f91b 	bl	8006690 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800645a:	e0fc      	b.n	8006656 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006466:	429a      	cmp	r2, r3
 8006468:	f040 80f5 	bne.w	8006656 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 0320 	and.w	r3, r3, #32
 800647a:	2b20      	cmp	r3, #32
 800647c:	f040 80eb 	bne.w	8006656 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2202      	movs	r2, #2
 8006484:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800648c:	4619      	mov	r1, r3
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f8fe 	bl	8006690 <HAL_UARTEx_RxEventCallback>
      return;
 8006494:	e0df      	b.n	8006656 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	1ad3      	subs	r3, r2, r3
 80064a6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	f000 80d1 	beq.w	800665a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80064b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 80cc 	beq.w	800665a <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ca:	e853 3f00 	ldrex	r3, [r3]
 80064ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	461a      	mov	r2, r3
 80064e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80064e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80064e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064ec:	e841 2300 	strex	r3, r2, [r1]
 80064f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1e4      	bne.n	80064c2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	3308      	adds	r3, #8
 80064fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006502:	e853 3f00 	ldrex	r3, [r3]
 8006506:	623b      	str	r3, [r7, #32]
   return(result);
 8006508:	6a3b      	ldr	r3, [r7, #32]
 800650a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800650e:	f023 0301 	bic.w	r3, r3, #1
 8006512:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	3308      	adds	r3, #8
 800651c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006520:	633a      	str	r2, [r7, #48]	@ 0x30
 8006522:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006524:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006528:	e841 2300 	strex	r3, r2, [r1]
 800652c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800652e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1e1      	bne.n	80064f8 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2220      	movs	r2, #32
 8006538:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	e853 3f00 	ldrex	r3, [r3]
 8006554:	60fb      	str	r3, [r7, #12]
   return(result);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f023 0310 	bic.w	r3, r3, #16
 800655c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	461a      	mov	r2, r3
 8006566:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800656a:	61fb      	str	r3, [r7, #28]
 800656c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656e:	69b9      	ldr	r1, [r7, #24]
 8006570:	69fa      	ldr	r2, [r7, #28]
 8006572:	e841 2300 	strex	r3, r2, [r1]
 8006576:	617b      	str	r3, [r7, #20]
   return(result);
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d1e4      	bne.n	8006548 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2202      	movs	r2, #2
 8006582:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006584:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006588:	4619      	mov	r1, r3
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f000 f880 	bl	8006690 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006590:	e063      	b.n	800665a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006596:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00e      	beq.n	80065bc <HAL_UART_IRQHandler+0x5d8>
 800659e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d008      	beq.n	80065bc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80065b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 ffb0 	bl	800751a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065ba:	e051      	b.n	8006660 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80065bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d014      	beq.n	80065f2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80065c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d105      	bne.n	80065e0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80065d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d008      	beq.n	80065f2 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d03a      	beq.n	800665e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	4798      	blx	r3
    }
    return;
 80065f0:	e035      	b.n	800665e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80065f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d009      	beq.n	8006612 <HAL_UART_IRQHandler+0x62e>
 80065fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 ff5a 	bl	80074c4 <UART_EndTransmit_IT>
    return;
 8006610:	e026      	b.n	8006660 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006616:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d009      	beq.n	8006632 <HAL_UART_IRQHandler+0x64e>
 800661e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006622:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006626:	2b00      	cmp	r3, #0
 8006628:	d003      	beq.n	8006632 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f000 ff89 	bl	8007542 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006630:	e016      	b.n	8006660 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006636:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d010      	beq.n	8006660 <HAL_UART_IRQHandler+0x67c>
 800663e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006642:	2b00      	cmp	r3, #0
 8006644:	da0c      	bge.n	8006660 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 ff71 	bl	800752e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800664c:	e008      	b.n	8006660 <HAL_UART_IRQHandler+0x67c>
      return;
 800664e:	bf00      	nop
 8006650:	e006      	b.n	8006660 <HAL_UART_IRQHandler+0x67c>
    return;
 8006652:	bf00      	nop
 8006654:	e004      	b.n	8006660 <HAL_UART_IRQHandler+0x67c>
      return;
 8006656:	bf00      	nop
 8006658:	e002      	b.n	8006660 <HAL_UART_IRQHandler+0x67c>
      return;
 800665a:	bf00      	nop
 800665c:	e000      	b.n	8006660 <HAL_UART_IRQHandler+0x67c>
    return;
 800665e:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8006660:	37e8      	adds	r7, #232	@ 0xe8
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop

08006668 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006684:	bf00      	nop
 8006686:	370c      	adds	r7, #12
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	460b      	mov	r3, r1
 800669a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066ac:	b08c      	sub	sp, #48	@ 0x30
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066b2:	2300      	movs	r3, #0
 80066b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	689a      	ldr	r2, [r3, #8]
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	691b      	ldr	r3, [r3, #16]
 80066c0:	431a      	orrs	r2, r3
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	431a      	orrs	r2, r3
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	4baa      	ldr	r3, [pc, #680]	@ (8006980 <UART_SetConfig+0x2d8>)
 80066d8:	4013      	ands	r3, r2
 80066da:	697a      	ldr	r2, [r7, #20]
 80066dc:	6812      	ldr	r2, [r2, #0]
 80066de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066e0:	430b      	orrs	r3, r1
 80066e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	68da      	ldr	r2, [r3, #12]
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a9f      	ldr	r2, [pc, #636]	@ (8006984 <UART_SetConfig+0x2dc>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d004      	beq.n	8006714 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	6a1b      	ldr	r3, [r3, #32]
 800670e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006710:	4313      	orrs	r3, r2
 8006712:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800671e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	6812      	ldr	r2, [r2, #0]
 8006726:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006728:	430b      	orrs	r3, r1
 800672a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006732:	f023 010f 	bic.w	r1, r3, #15
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	430a      	orrs	r2, r1
 8006740:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a90      	ldr	r2, [pc, #576]	@ (8006988 <UART_SetConfig+0x2e0>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d125      	bne.n	8006798 <UART_SetConfig+0xf0>
 800674c:	4b8f      	ldr	r3, [pc, #572]	@ (800698c <UART_SetConfig+0x2e4>)
 800674e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006752:	f003 0303 	and.w	r3, r3, #3
 8006756:	2b03      	cmp	r3, #3
 8006758:	d81a      	bhi.n	8006790 <UART_SetConfig+0xe8>
 800675a:	a201      	add	r2, pc, #4	@ (adr r2, 8006760 <UART_SetConfig+0xb8>)
 800675c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006760:	08006771 	.word	0x08006771
 8006764:	08006781 	.word	0x08006781
 8006768:	08006779 	.word	0x08006779
 800676c:	08006789 	.word	0x08006789
 8006770:	2301      	movs	r3, #1
 8006772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006776:	e116      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006778:	2302      	movs	r3, #2
 800677a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800677e:	e112      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006780:	2304      	movs	r3, #4
 8006782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006786:	e10e      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006788:	2308      	movs	r3, #8
 800678a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800678e:	e10a      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006790:	2310      	movs	r3, #16
 8006792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006796:	e106      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a7c      	ldr	r2, [pc, #496]	@ (8006990 <UART_SetConfig+0x2e8>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d138      	bne.n	8006814 <UART_SetConfig+0x16c>
 80067a2:	4b7a      	ldr	r3, [pc, #488]	@ (800698c <UART_SetConfig+0x2e4>)
 80067a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067a8:	f003 030c 	and.w	r3, r3, #12
 80067ac:	2b0c      	cmp	r3, #12
 80067ae:	d82d      	bhi.n	800680c <UART_SetConfig+0x164>
 80067b0:	a201      	add	r2, pc, #4	@ (adr r2, 80067b8 <UART_SetConfig+0x110>)
 80067b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b6:	bf00      	nop
 80067b8:	080067ed 	.word	0x080067ed
 80067bc:	0800680d 	.word	0x0800680d
 80067c0:	0800680d 	.word	0x0800680d
 80067c4:	0800680d 	.word	0x0800680d
 80067c8:	080067fd 	.word	0x080067fd
 80067cc:	0800680d 	.word	0x0800680d
 80067d0:	0800680d 	.word	0x0800680d
 80067d4:	0800680d 	.word	0x0800680d
 80067d8:	080067f5 	.word	0x080067f5
 80067dc:	0800680d 	.word	0x0800680d
 80067e0:	0800680d 	.word	0x0800680d
 80067e4:	0800680d 	.word	0x0800680d
 80067e8:	08006805 	.word	0x08006805
 80067ec:	2300      	movs	r3, #0
 80067ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067f2:	e0d8      	b.n	80069a6 <UART_SetConfig+0x2fe>
 80067f4:	2302      	movs	r3, #2
 80067f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067fa:	e0d4      	b.n	80069a6 <UART_SetConfig+0x2fe>
 80067fc:	2304      	movs	r3, #4
 80067fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006802:	e0d0      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006804:	2308      	movs	r3, #8
 8006806:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800680a:	e0cc      	b.n	80069a6 <UART_SetConfig+0x2fe>
 800680c:	2310      	movs	r3, #16
 800680e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006812:	e0c8      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a5e      	ldr	r2, [pc, #376]	@ (8006994 <UART_SetConfig+0x2ec>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d125      	bne.n	800686a <UART_SetConfig+0x1c2>
 800681e:	4b5b      	ldr	r3, [pc, #364]	@ (800698c <UART_SetConfig+0x2e4>)
 8006820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006824:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006828:	2b30      	cmp	r3, #48	@ 0x30
 800682a:	d016      	beq.n	800685a <UART_SetConfig+0x1b2>
 800682c:	2b30      	cmp	r3, #48	@ 0x30
 800682e:	d818      	bhi.n	8006862 <UART_SetConfig+0x1ba>
 8006830:	2b20      	cmp	r3, #32
 8006832:	d00a      	beq.n	800684a <UART_SetConfig+0x1a2>
 8006834:	2b20      	cmp	r3, #32
 8006836:	d814      	bhi.n	8006862 <UART_SetConfig+0x1ba>
 8006838:	2b00      	cmp	r3, #0
 800683a:	d002      	beq.n	8006842 <UART_SetConfig+0x19a>
 800683c:	2b10      	cmp	r3, #16
 800683e:	d008      	beq.n	8006852 <UART_SetConfig+0x1aa>
 8006840:	e00f      	b.n	8006862 <UART_SetConfig+0x1ba>
 8006842:	2300      	movs	r3, #0
 8006844:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006848:	e0ad      	b.n	80069a6 <UART_SetConfig+0x2fe>
 800684a:	2302      	movs	r3, #2
 800684c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006850:	e0a9      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006852:	2304      	movs	r3, #4
 8006854:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006858:	e0a5      	b.n	80069a6 <UART_SetConfig+0x2fe>
 800685a:	2308      	movs	r3, #8
 800685c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006860:	e0a1      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006862:	2310      	movs	r3, #16
 8006864:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006868:	e09d      	b.n	80069a6 <UART_SetConfig+0x2fe>
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a4a      	ldr	r2, [pc, #296]	@ (8006998 <UART_SetConfig+0x2f0>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d125      	bne.n	80068c0 <UART_SetConfig+0x218>
 8006874:	4b45      	ldr	r3, [pc, #276]	@ (800698c <UART_SetConfig+0x2e4>)
 8006876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800687a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800687e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006880:	d016      	beq.n	80068b0 <UART_SetConfig+0x208>
 8006882:	2bc0      	cmp	r3, #192	@ 0xc0
 8006884:	d818      	bhi.n	80068b8 <UART_SetConfig+0x210>
 8006886:	2b80      	cmp	r3, #128	@ 0x80
 8006888:	d00a      	beq.n	80068a0 <UART_SetConfig+0x1f8>
 800688a:	2b80      	cmp	r3, #128	@ 0x80
 800688c:	d814      	bhi.n	80068b8 <UART_SetConfig+0x210>
 800688e:	2b00      	cmp	r3, #0
 8006890:	d002      	beq.n	8006898 <UART_SetConfig+0x1f0>
 8006892:	2b40      	cmp	r3, #64	@ 0x40
 8006894:	d008      	beq.n	80068a8 <UART_SetConfig+0x200>
 8006896:	e00f      	b.n	80068b8 <UART_SetConfig+0x210>
 8006898:	2300      	movs	r3, #0
 800689a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800689e:	e082      	b.n	80069a6 <UART_SetConfig+0x2fe>
 80068a0:	2302      	movs	r3, #2
 80068a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068a6:	e07e      	b.n	80069a6 <UART_SetConfig+0x2fe>
 80068a8:	2304      	movs	r3, #4
 80068aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ae:	e07a      	b.n	80069a6 <UART_SetConfig+0x2fe>
 80068b0:	2308      	movs	r3, #8
 80068b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068b6:	e076      	b.n	80069a6 <UART_SetConfig+0x2fe>
 80068b8:	2310      	movs	r3, #16
 80068ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068be:	e072      	b.n	80069a6 <UART_SetConfig+0x2fe>
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a35      	ldr	r2, [pc, #212]	@ (800699c <UART_SetConfig+0x2f4>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d12a      	bne.n	8006920 <UART_SetConfig+0x278>
 80068ca:	4b30      	ldr	r3, [pc, #192]	@ (800698c <UART_SetConfig+0x2e4>)
 80068cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068d8:	d01a      	beq.n	8006910 <UART_SetConfig+0x268>
 80068da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068de:	d81b      	bhi.n	8006918 <UART_SetConfig+0x270>
 80068e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068e4:	d00c      	beq.n	8006900 <UART_SetConfig+0x258>
 80068e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068ea:	d815      	bhi.n	8006918 <UART_SetConfig+0x270>
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d003      	beq.n	80068f8 <UART_SetConfig+0x250>
 80068f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068f4:	d008      	beq.n	8006908 <UART_SetConfig+0x260>
 80068f6:	e00f      	b.n	8006918 <UART_SetConfig+0x270>
 80068f8:	2300      	movs	r3, #0
 80068fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068fe:	e052      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006900:	2302      	movs	r3, #2
 8006902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006906:	e04e      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006908:	2304      	movs	r3, #4
 800690a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800690e:	e04a      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006910:	2308      	movs	r3, #8
 8006912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006916:	e046      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006918:	2310      	movs	r3, #16
 800691a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800691e:	e042      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a17      	ldr	r2, [pc, #92]	@ (8006984 <UART_SetConfig+0x2dc>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d13a      	bne.n	80069a0 <UART_SetConfig+0x2f8>
 800692a:	4b18      	ldr	r3, [pc, #96]	@ (800698c <UART_SetConfig+0x2e4>)
 800692c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006930:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006934:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006938:	d01a      	beq.n	8006970 <UART_SetConfig+0x2c8>
 800693a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800693e:	d81b      	bhi.n	8006978 <UART_SetConfig+0x2d0>
 8006940:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006944:	d00c      	beq.n	8006960 <UART_SetConfig+0x2b8>
 8006946:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800694a:	d815      	bhi.n	8006978 <UART_SetConfig+0x2d0>
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <UART_SetConfig+0x2b0>
 8006950:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006954:	d008      	beq.n	8006968 <UART_SetConfig+0x2c0>
 8006956:	e00f      	b.n	8006978 <UART_SetConfig+0x2d0>
 8006958:	2300      	movs	r3, #0
 800695a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800695e:	e022      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006960:	2302      	movs	r3, #2
 8006962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006966:	e01e      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006968:	2304      	movs	r3, #4
 800696a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800696e:	e01a      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006970:	2308      	movs	r3, #8
 8006972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006976:	e016      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006978:	2310      	movs	r3, #16
 800697a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800697e:	e012      	b.n	80069a6 <UART_SetConfig+0x2fe>
 8006980:	cfff69f3 	.word	0xcfff69f3
 8006984:	40008000 	.word	0x40008000
 8006988:	40013800 	.word	0x40013800
 800698c:	40021000 	.word	0x40021000
 8006990:	40004400 	.word	0x40004400
 8006994:	40004800 	.word	0x40004800
 8006998:	40004c00 	.word	0x40004c00
 800699c:	40005000 	.word	0x40005000
 80069a0:	2310      	movs	r3, #16
 80069a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4aae      	ldr	r2, [pc, #696]	@ (8006c64 <UART_SetConfig+0x5bc>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	f040 8097 	bne.w	8006ae0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80069b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80069b6:	2b08      	cmp	r3, #8
 80069b8:	d823      	bhi.n	8006a02 <UART_SetConfig+0x35a>
 80069ba:	a201      	add	r2, pc, #4	@ (adr r2, 80069c0 <UART_SetConfig+0x318>)
 80069bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c0:	080069e5 	.word	0x080069e5
 80069c4:	08006a03 	.word	0x08006a03
 80069c8:	080069ed 	.word	0x080069ed
 80069cc:	08006a03 	.word	0x08006a03
 80069d0:	080069f3 	.word	0x080069f3
 80069d4:	08006a03 	.word	0x08006a03
 80069d8:	08006a03 	.word	0x08006a03
 80069dc:	08006a03 	.word	0x08006a03
 80069e0:	080069fb 	.word	0x080069fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069e4:	f7fd fc48 	bl	8004278 <HAL_RCC_GetPCLK1Freq>
 80069e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80069ea:	e010      	b.n	8006a0e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069ec:	4b9e      	ldr	r3, [pc, #632]	@ (8006c68 <UART_SetConfig+0x5c0>)
 80069ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80069f0:	e00d      	b.n	8006a0e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069f2:	f7fd fba9 	bl	8004148 <HAL_RCC_GetSysClockFreq>
 80069f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80069f8:	e009      	b.n	8006a0e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a00:	e005      	b.n	8006a0e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006a02:	2300      	movs	r3, #0
 8006a04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a0c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 8130 	beq.w	8006c76 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1a:	4a94      	ldr	r2, [pc, #592]	@ (8006c6c <UART_SetConfig+0x5c4>)
 8006a1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a20:	461a      	mov	r2, r3
 8006a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a28:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	685a      	ldr	r2, [r3, #4]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	005b      	lsls	r3, r3, #1
 8006a32:	4413      	add	r3, r2
 8006a34:	69ba      	ldr	r2, [r7, #24]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d305      	bcc.n	8006a46 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d903      	bls.n	8006a4e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a4c:	e113      	b.n	8006c76 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a50:	2200      	movs	r2, #0
 8006a52:	60bb      	str	r3, [r7, #8]
 8006a54:	60fa      	str	r2, [r7, #12]
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a5a:	4a84      	ldr	r2, [pc, #528]	@ (8006c6c <UART_SetConfig+0x5c4>)
 8006a5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	2200      	movs	r2, #0
 8006a64:	603b      	str	r3, [r7, #0]
 8006a66:	607a      	str	r2, [r7, #4]
 8006a68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006a70:	f7f9 fbc4 	bl	80001fc <__aeabi_uldivmod>
 8006a74:	4602      	mov	r2, r0
 8006a76:	460b      	mov	r3, r1
 8006a78:	4610      	mov	r0, r2
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	f04f 0200 	mov.w	r2, #0
 8006a80:	f04f 0300 	mov.w	r3, #0
 8006a84:	020b      	lsls	r3, r1, #8
 8006a86:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006a8a:	0202      	lsls	r2, r0, #8
 8006a8c:	6979      	ldr	r1, [r7, #20]
 8006a8e:	6849      	ldr	r1, [r1, #4]
 8006a90:	0849      	lsrs	r1, r1, #1
 8006a92:	2000      	movs	r0, #0
 8006a94:	460c      	mov	r4, r1
 8006a96:	4605      	mov	r5, r0
 8006a98:	eb12 0804 	adds.w	r8, r2, r4
 8006a9c:	eb43 0905 	adc.w	r9, r3, r5
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	469a      	mov	sl, r3
 8006aa8:	4693      	mov	fp, r2
 8006aaa:	4652      	mov	r2, sl
 8006aac:	465b      	mov	r3, fp
 8006aae:	4640      	mov	r0, r8
 8006ab0:	4649      	mov	r1, r9
 8006ab2:	f7f9 fba3 	bl	80001fc <__aeabi_uldivmod>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	460b      	mov	r3, r1
 8006aba:	4613      	mov	r3, r2
 8006abc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ac4:	d308      	bcc.n	8006ad8 <UART_SetConfig+0x430>
 8006ac6:	6a3b      	ldr	r3, [r7, #32]
 8006ac8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006acc:	d204      	bcs.n	8006ad8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	6a3a      	ldr	r2, [r7, #32]
 8006ad4:	60da      	str	r2, [r3, #12]
 8006ad6:	e0ce      	b.n	8006c76 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006ade:	e0ca      	b.n	8006c76 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	69db      	ldr	r3, [r3, #28]
 8006ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ae8:	d166      	bne.n	8006bb8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006aea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006aee:	2b08      	cmp	r3, #8
 8006af0:	d827      	bhi.n	8006b42 <UART_SetConfig+0x49a>
 8006af2:	a201      	add	r2, pc, #4	@ (adr r2, 8006af8 <UART_SetConfig+0x450>)
 8006af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af8:	08006b1d 	.word	0x08006b1d
 8006afc:	08006b25 	.word	0x08006b25
 8006b00:	08006b2d 	.word	0x08006b2d
 8006b04:	08006b43 	.word	0x08006b43
 8006b08:	08006b33 	.word	0x08006b33
 8006b0c:	08006b43 	.word	0x08006b43
 8006b10:	08006b43 	.word	0x08006b43
 8006b14:	08006b43 	.word	0x08006b43
 8006b18:	08006b3b 	.word	0x08006b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b1c:	f7fd fbac 	bl	8004278 <HAL_RCC_GetPCLK1Freq>
 8006b20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b22:	e014      	b.n	8006b4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b24:	f7fd fbbe 	bl	80042a4 <HAL_RCC_GetPCLK2Freq>
 8006b28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b2a:	e010      	b.n	8006b4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b2c:	4b4e      	ldr	r3, [pc, #312]	@ (8006c68 <UART_SetConfig+0x5c0>)
 8006b2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b30:	e00d      	b.n	8006b4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b32:	f7fd fb09 	bl	8004148 <HAL_RCC_GetSysClockFreq>
 8006b36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b38:	e009      	b.n	8006b4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b40:	e005      	b.n	8006b4e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006b4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 8090 	beq.w	8006c76 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b5a:	4a44      	ldr	r2, [pc, #272]	@ (8006c6c <UART_SetConfig+0x5c4>)
 8006b5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b60:	461a      	mov	r2, r3
 8006b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b64:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b68:	005a      	lsls	r2, r3, #1
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	085b      	lsrs	r3, r3, #1
 8006b70:	441a      	add	r2, r3
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b7a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	2b0f      	cmp	r3, #15
 8006b80:	d916      	bls.n	8006bb0 <UART_SetConfig+0x508>
 8006b82:	6a3b      	ldr	r3, [r7, #32]
 8006b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b88:	d212      	bcs.n	8006bb0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b8a:	6a3b      	ldr	r3, [r7, #32]
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	f023 030f 	bic.w	r3, r3, #15
 8006b92:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b94:	6a3b      	ldr	r3, [r7, #32]
 8006b96:	085b      	lsrs	r3, r3, #1
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	f003 0307 	and.w	r3, r3, #7
 8006b9e:	b29a      	uxth	r2, r3
 8006ba0:	8bfb      	ldrh	r3, [r7, #30]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	8bfa      	ldrh	r2, [r7, #30]
 8006bac:	60da      	str	r2, [r3, #12]
 8006bae:	e062      	b.n	8006c76 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006bb6:	e05e      	b.n	8006c76 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006bb8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006bbc:	2b08      	cmp	r3, #8
 8006bbe:	d828      	bhi.n	8006c12 <UART_SetConfig+0x56a>
 8006bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc8 <UART_SetConfig+0x520>)
 8006bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc6:	bf00      	nop
 8006bc8:	08006bed 	.word	0x08006bed
 8006bcc:	08006bf5 	.word	0x08006bf5
 8006bd0:	08006bfd 	.word	0x08006bfd
 8006bd4:	08006c13 	.word	0x08006c13
 8006bd8:	08006c03 	.word	0x08006c03
 8006bdc:	08006c13 	.word	0x08006c13
 8006be0:	08006c13 	.word	0x08006c13
 8006be4:	08006c13 	.word	0x08006c13
 8006be8:	08006c0b 	.word	0x08006c0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bec:	f7fd fb44 	bl	8004278 <HAL_RCC_GetPCLK1Freq>
 8006bf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006bf2:	e014      	b.n	8006c1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bf4:	f7fd fb56 	bl	80042a4 <HAL_RCC_GetPCLK2Freq>
 8006bf8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006bfa:	e010      	b.n	8006c1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8006c68 <UART_SetConfig+0x5c0>)
 8006bfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c00:	e00d      	b.n	8006c1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c02:	f7fd faa1 	bl	8004148 <HAL_RCC_GetSysClockFreq>
 8006c06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c08:	e009      	b.n	8006c1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c10:	e005      	b.n	8006c1e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006c12:	2300      	movs	r3, #0
 8006c14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c1c:	bf00      	nop
    }

    if (pclk != 0U)
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d028      	beq.n	8006c76 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c28:	4a10      	ldr	r2, [pc, #64]	@ (8006c6c <UART_SetConfig+0x5c4>)
 8006c2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c2e:	461a      	mov	r2, r3
 8006c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c32:	fbb3 f2f2 	udiv	r2, r3, r2
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	085b      	lsrs	r3, r3, #1
 8006c3c:	441a      	add	r2, r3
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c46:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	2b0f      	cmp	r3, #15
 8006c4c:	d910      	bls.n	8006c70 <UART_SetConfig+0x5c8>
 8006c4e:	6a3b      	ldr	r3, [r7, #32]
 8006c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c54:	d20c      	bcs.n	8006c70 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	b29a      	uxth	r2, r3
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	60da      	str	r2, [r3, #12]
 8006c60:	e009      	b.n	8006c76 <UART_SetConfig+0x5ce>
 8006c62:	bf00      	nop
 8006c64:	40008000 	.word	0x40008000
 8006c68:	00f42400 	.word	0x00f42400
 8006c6c:	08007818 	.word	0x08007818
      }
      else
      {
        ret = HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006c92:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3730      	adds	r7, #48	@ 0x30
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006ca0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cac:	f003 0308 	and.w	r3, r3, #8
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d00a      	beq.n	8006cca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cce:	f003 0301 	and.w	r3, r3, #1
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00a      	beq.n	8006cec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	430a      	orrs	r2, r1
 8006cea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf0:	f003 0302 	and.w	r3, r3, #2
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d00a      	beq.n	8006d0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	430a      	orrs	r2, r1
 8006d0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d12:	f003 0304 	and.w	r3, r3, #4
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00a      	beq.n	8006d30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	430a      	orrs	r2, r1
 8006d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d34:	f003 0310 	and.w	r3, r3, #16
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00a      	beq.n	8006d52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d56:	f003 0320 	and.w	r3, r3, #32
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00a      	beq.n	8006d74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	430a      	orrs	r2, r1
 8006d72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d01a      	beq.n	8006db6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	430a      	orrs	r2, r1
 8006d94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d9e:	d10a      	bne.n	8006db6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	430a      	orrs	r2, r1
 8006db4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00a      	beq.n	8006dd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	605a      	str	r2, [r3, #4]
  }
}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b098      	sub	sp, #96	@ 0x60
 8006de8:	af02      	add	r7, sp, #8
 8006dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006df4:	f7fb fa46 	bl	8002284 <HAL_GetTick>
 8006df8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0308 	and.w	r3, r3, #8
 8006e04:	2b08      	cmp	r3, #8
 8006e06:	d12f      	bne.n	8006e68 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e10:	2200      	movs	r2, #0
 8006e12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 f88e 	bl	8006f38 <UART_WaitOnFlagUntilTimeout>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d022      	beq.n	8006e68 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e2a:	e853 3f00 	ldrex	r3, [r3]
 8006e2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e36:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	461a      	mov	r2, r3
 8006e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e48:	e841 2300 	strex	r3, r2, [r1]
 8006e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e6      	bne.n	8006e22 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2220      	movs	r2, #32
 8006e58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e64:	2303      	movs	r3, #3
 8006e66:	e063      	b.n	8006f30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0304 	and.w	r3, r3, #4
 8006e72:	2b04      	cmp	r3, #4
 8006e74:	d149      	bne.n	8006f0a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e76:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e7a:	9300      	str	r3, [sp, #0]
 8006e7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f000 f857 	bl	8006f38 <UART_WaitOnFlagUntilTimeout>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d03c      	beq.n	8006f0a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e98:	e853 3f00 	ldrex	r3, [r3]
 8006e9c:	623b      	str	r3, [r7, #32]
   return(result);
 8006e9e:	6a3b      	ldr	r3, [r7, #32]
 8006ea0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	461a      	mov	r2, r3
 8006eac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eae:	633b      	str	r3, [r7, #48]	@ 0x30
 8006eb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eb6:	e841 2300 	strex	r3, r2, [r1]
 8006eba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d1e6      	bne.n	8006e90 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	e853 3f00 	ldrex	r3, [r3]
 8006ed0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f023 0301 	bic.w	r3, r3, #1
 8006ed8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	3308      	adds	r3, #8
 8006ee0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ee2:	61fa      	str	r2, [r7, #28]
 8006ee4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee6:	69b9      	ldr	r1, [r7, #24]
 8006ee8:	69fa      	ldr	r2, [r7, #28]
 8006eea:	e841 2300 	strex	r3, r2, [r1]
 8006eee:	617b      	str	r3, [r7, #20]
   return(result);
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1e5      	bne.n	8006ec2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2220      	movs	r2, #32
 8006efa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f06:	2303      	movs	r3, #3
 8006f08:	e012      	b.n	8006f30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2220      	movs	r2, #32
 8006f16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3758      	adds	r7, #88	@ 0x58
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	603b      	str	r3, [r7, #0]
 8006f44:	4613      	mov	r3, r2
 8006f46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f48:	e04f      	b.n	8006fea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f4a:	69bb      	ldr	r3, [r7, #24]
 8006f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f50:	d04b      	beq.n	8006fea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f52:	f7fb f997 	bl	8002284 <HAL_GetTick>
 8006f56:	4602      	mov	r2, r0
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	1ad3      	subs	r3, r2, r3
 8006f5c:	69ba      	ldr	r2, [r7, #24]
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d302      	bcc.n	8006f68 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d101      	bne.n	8006f6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f68:	2303      	movs	r3, #3
 8006f6a:	e04e      	b.n	800700a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f003 0304 	and.w	r3, r3, #4
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d037      	beq.n	8006fea <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	2b80      	cmp	r3, #128	@ 0x80
 8006f7e:	d034      	beq.n	8006fea <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	2b40      	cmp	r3, #64	@ 0x40
 8006f84:	d031      	beq.n	8006fea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	69db      	ldr	r3, [r3, #28]
 8006f8c:	f003 0308 	and.w	r3, r3, #8
 8006f90:	2b08      	cmp	r3, #8
 8006f92:	d110      	bne.n	8006fb6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2208      	movs	r2, #8
 8006f9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f000 f920 	bl	80071e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2208      	movs	r2, #8
 8006fa6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e029      	b.n	800700a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fc4:	d111      	bne.n	8006fea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006fce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f000 f906 	bl	80071e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2220      	movs	r2, #32
 8006fda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e00f      	b.n	800700a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	69da      	ldr	r2, [r3, #28]
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	68ba      	ldr	r2, [r7, #8]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	bf0c      	ite	eq
 8006ffa:	2301      	moveq	r3, #1
 8006ffc:	2300      	movne	r3, #0
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	461a      	mov	r2, r3
 8007002:	79fb      	ldrb	r3, [r7, #7]
 8007004:	429a      	cmp	r2, r3
 8007006:	d0a0      	beq.n	8006f4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	4618      	mov	r0, r3
 800700c:	3710      	adds	r7, #16
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
	...

08007014 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b096      	sub	sp, #88	@ 0x58
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	4613      	mov	r3, r2
 8007020:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	88fa      	ldrh	r2, [r7, #6]
 800702c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2222      	movs	r2, #34	@ 0x22
 800703c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007046:	2b00      	cmp	r3, #0
 8007048:	d02d      	beq.n	80070a6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007050:	4a40      	ldr	r2, [pc, #256]	@ (8007154 <UART_Start_Receive_DMA+0x140>)
 8007052:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800705a:	4a3f      	ldr	r2, [pc, #252]	@ (8007158 <UART_Start_Receive_DMA+0x144>)
 800705c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007064:	4a3d      	ldr	r2, [pc, #244]	@ (800715c <UART_Start_Receive_DMA+0x148>)
 8007066:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800706e:	2200      	movs	r2, #0
 8007070:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3324      	adds	r3, #36	@ 0x24
 800707e:	4619      	mov	r1, r3
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007084:	461a      	mov	r2, r3
 8007086:	88fb      	ldrh	r3, [r7, #6]
 8007088:	f7fb fdfa 	bl	8002c80 <HAL_DMA_Start_IT>
 800708c:	4603      	mov	r3, r0
 800708e:	2b00      	cmp	r3, #0
 8007090:	d009      	beq.n	80070a6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2210      	movs	r2, #16
 8007096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2220      	movs	r2, #32
 800709e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e051      	b.n	800714a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d018      	beq.n	80070e0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070b6:	e853 3f00 	ldrex	r3, [r3]
 80070ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80070bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	461a      	mov	r2, r3
 80070ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070ce:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80070d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070d4:	e841 2300 	strex	r3, r2, [r1]
 80070d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80070da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1e6      	bne.n	80070ae <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	3308      	adds	r3, #8
 80070e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ea:	e853 3f00 	ldrex	r3, [r3]
 80070ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f2:	f043 0301 	orr.w	r3, r3, #1
 80070f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	3308      	adds	r3, #8
 80070fe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007100:	637a      	str	r2, [r7, #52]	@ 0x34
 8007102:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007104:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007106:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007108:	e841 2300 	strex	r3, r2, [r1]
 800710c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800710e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1e5      	bne.n	80070e0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	3308      	adds	r3, #8
 800711a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	e853 3f00 	ldrex	r3, [r3]
 8007122:	613b      	str	r3, [r7, #16]
   return(result);
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800712a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3308      	adds	r3, #8
 8007132:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007134:	623a      	str	r2, [r7, #32]
 8007136:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007138:	69f9      	ldr	r1, [r7, #28]
 800713a:	6a3a      	ldr	r2, [r7, #32]
 800713c:	e841 2300 	strex	r3, r2, [r1]
 8007140:	61bb      	str	r3, [r7, #24]
   return(result);
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1e5      	bne.n	8007114 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3758      	adds	r7, #88	@ 0x58
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
 8007152:	bf00      	nop
 8007154:	080072af 	.word	0x080072af
 8007158:	080073db 	.word	0x080073db
 800715c:	08007419 	.word	0x08007419

08007160 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007160:	b480      	push	{r7}
 8007162:	b08f      	sub	sp, #60	@ 0x3c
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716e:	6a3b      	ldr	r3, [r7, #32]
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	61fb      	str	r3, [r7, #28]
   return(result);
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800717c:	637b      	str	r3, [r7, #52]	@ 0x34
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007186:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007188:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800718c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800718e:	e841 2300 	strex	r3, r2, [r1]
 8007192:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1e6      	bne.n	8007168 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	3308      	adds	r3, #8
 80071a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	e853 3f00 	ldrex	r3, [r3]
 80071a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80071b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	3308      	adds	r3, #8
 80071b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071ba:	61ba      	str	r2, [r7, #24]
 80071bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071be:	6979      	ldr	r1, [r7, #20]
 80071c0:	69ba      	ldr	r2, [r7, #24]
 80071c2:	e841 2300 	strex	r3, r2, [r1]
 80071c6:	613b      	str	r3, [r7, #16]
   return(result);
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d1e5      	bne.n	800719a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2220      	movs	r2, #32
 80071d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80071d6:	bf00      	nop
 80071d8:	373c      	adds	r7, #60	@ 0x3c
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr

080071e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071e2:	b480      	push	{r7}
 80071e4:	b095      	sub	sp, #84	@ 0x54
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f2:	e853 3f00 	ldrex	r3, [r3]
 80071f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80071f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	461a      	mov	r2, r3
 8007206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007208:	643b      	str	r3, [r7, #64]	@ 0x40
 800720a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800720e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007210:	e841 2300 	strex	r3, r2, [r1]
 8007214:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1e6      	bne.n	80071ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3308      	adds	r3, #8
 8007222:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007224:	6a3b      	ldr	r3, [r7, #32]
 8007226:	e853 3f00 	ldrex	r3, [r3]
 800722a:	61fb      	str	r3, [r7, #28]
   return(result);
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007232:	f023 0301 	bic.w	r3, r3, #1
 8007236:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	3308      	adds	r3, #8
 800723e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007240:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007242:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007244:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007248:	e841 2300 	strex	r3, r2, [r1]
 800724c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800724e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007250:	2b00      	cmp	r3, #0
 8007252:	d1e3      	bne.n	800721c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007258:	2b01      	cmp	r3, #1
 800725a:	d118      	bne.n	800728e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	e853 3f00 	ldrex	r3, [r3]
 8007268:	60bb      	str	r3, [r7, #8]
   return(result);
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	f023 0310 	bic.w	r3, r3, #16
 8007270:	647b      	str	r3, [r7, #68]	@ 0x44
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	461a      	mov	r2, r3
 8007278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800727a:	61bb      	str	r3, [r7, #24]
 800727c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727e:	6979      	ldr	r1, [r7, #20]
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	e841 2300 	strex	r3, r2, [r1]
 8007286:	613b      	str	r3, [r7, #16]
   return(result);
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1e6      	bne.n	800725c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2220      	movs	r2, #32
 8007292:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80072a2:	bf00      	nop
 80072a4:	3754      	adds	r7, #84	@ 0x54
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80072ae:	b580      	push	{r7, lr}
 80072b0:	b09c      	sub	sp, #112	@ 0x70
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ba:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0320 	and.w	r3, r3, #32
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d171      	bne.n	80073ae <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80072ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072cc:	2200      	movs	r2, #0
 80072ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072da:	e853 3f00 	ldrex	r3, [r3]
 80072de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80072e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	461a      	mov	r2, r3
 80072ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072f2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072f8:	e841 2300 	strex	r3, r2, [r1]
 80072fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007300:	2b00      	cmp	r3, #0
 8007302:	d1e6      	bne.n	80072d2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007304:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	3308      	adds	r3, #8
 800730a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800730e:	e853 3f00 	ldrex	r3, [r3]
 8007312:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007316:	f023 0301 	bic.w	r3, r3, #1
 800731a:	667b      	str	r3, [r7, #100]	@ 0x64
 800731c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	3308      	adds	r3, #8
 8007322:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007324:	647a      	str	r2, [r7, #68]	@ 0x44
 8007326:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007328:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800732a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800732c:	e841 2300 	strex	r3, r2, [r1]
 8007330:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1e5      	bne.n	8007304 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007338:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	3308      	adds	r3, #8
 800733e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007342:	e853 3f00 	ldrex	r3, [r3]
 8007346:	623b      	str	r3, [r7, #32]
   return(result);
 8007348:	6a3b      	ldr	r3, [r7, #32]
 800734a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800734e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007350:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	3308      	adds	r3, #8
 8007356:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007358:	633a      	str	r2, [r7, #48]	@ 0x30
 800735a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800735e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007360:	e841 2300 	strex	r3, r2, [r1]
 8007364:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007368:	2b00      	cmp	r3, #0
 800736a:	d1e5      	bne.n	8007338 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800736c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800736e:	2220      	movs	r2, #32
 8007370:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007374:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007376:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007378:	2b01      	cmp	r3, #1
 800737a:	d118      	bne.n	80073ae <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800737c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	e853 3f00 	ldrex	r3, [r3]
 8007388:	60fb      	str	r3, [r7, #12]
   return(result);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f023 0310 	bic.w	r3, r3, #16
 8007390:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	461a      	mov	r2, r3
 8007398:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800739a:	61fb      	str	r3, [r7, #28]
 800739c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739e:	69b9      	ldr	r1, [r7, #24]
 80073a0:	69fa      	ldr	r2, [r7, #28]
 80073a2:	e841 2300 	strex	r3, r2, [r1]
 80073a6:	617b      	str	r3, [r7, #20]
   return(result);
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1e6      	bne.n	800737c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b0:	2200      	movs	r2, #0
 80073b2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d107      	bne.n	80073cc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073c2:	4619      	mov	r1, r3
 80073c4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80073c6:	f7ff f963 	bl	8006690 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80073ca:	e002      	b.n	80073d2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80073cc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80073ce:	f7f9 ff5d 	bl	800128c <HAL_UART_RxCpltCallback>
}
 80073d2:	bf00      	nop
 80073d4:	3770      	adds	r7, #112	@ 0x70
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80073da:	b580      	push	{r7, lr}
 80073dc:	b084      	sub	sp, #16
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2201      	movs	r2, #1
 80073ec:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d109      	bne.n	800740a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073fc:	085b      	lsrs	r3, r3, #1
 80073fe:	b29b      	uxth	r3, r3
 8007400:	4619      	mov	r1, r3
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f7ff f944 	bl	8006690 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007408:	e002      	b.n	8007410 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800740a:	68f8      	ldr	r0, [r7, #12]
 800740c:	f7ff f936 	bl	800667c <HAL_UART_RxHalfCpltCallback>
}
 8007410:	bf00      	nop
 8007412:	3710      	adds	r7, #16
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b086      	sub	sp, #24
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007424:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800742c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007434:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007440:	2b80      	cmp	r3, #128	@ 0x80
 8007442:	d109      	bne.n	8007458 <UART_DMAError+0x40>
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	2b21      	cmp	r3, #33	@ 0x21
 8007448:	d106      	bne.n	8007458 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	2200      	movs	r2, #0
 800744e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007452:	6978      	ldr	r0, [r7, #20]
 8007454:	f7ff fe84 	bl	8007160 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007462:	2b40      	cmp	r3, #64	@ 0x40
 8007464:	d109      	bne.n	800747a <UART_DMAError+0x62>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2b22      	cmp	r3, #34	@ 0x22
 800746a:	d106      	bne.n	800747a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	2200      	movs	r2, #0
 8007470:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007474:	6978      	ldr	r0, [r7, #20]
 8007476:	f7ff feb4 	bl	80071e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007480:	f043 0210 	orr.w	r2, r3, #16
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800748a:	6978      	ldr	r0, [r7, #20]
 800748c:	f7fa f888 	bl	80015a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007490:	bf00      	nop
 8007492:	3718      	adds	r7, #24
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}

08007498 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	f7fa f872 	bl	80015a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074bc:	bf00      	nop
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b088      	sub	sp, #32
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	e853 3f00 	ldrex	r3, [r3]
 80074d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074e0:	61fb      	str	r3, [r7, #28]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	61bb      	str	r3, [r7, #24]
 80074ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ee:	6979      	ldr	r1, [r7, #20]
 80074f0:	69ba      	ldr	r2, [r7, #24]
 80074f2:	e841 2300 	strex	r3, r2, [r1]
 80074f6:	613b      	str	r3, [r7, #16]
   return(result);
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d1e6      	bne.n	80074cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2220      	movs	r2, #32
 8007502:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f7ff f8ab 	bl	8006668 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007512:	bf00      	nop
 8007514:	3720      	adds	r7, #32
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800751a:	b480      	push	{r7}
 800751c:	b083      	sub	sp, #12
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007522:	bf00      	nop
 8007524:	370c      	adds	r7, #12
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr

0800752e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800752e:	b480      	push	{r7}
 8007530:	b083      	sub	sp, #12
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007536:	bf00      	nop
 8007538:	370c      	adds	r7, #12
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr

08007542 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007542:	b480      	push	{r7}
 8007544:	b083      	sub	sp, #12
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800754a:	bf00      	nop
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr

08007556 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007556:	b480      	push	{r7}
 8007558:	b085      	sub	sp, #20
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007564:	2b01      	cmp	r3, #1
 8007566:	d101      	bne.n	800756c <HAL_UARTEx_DisableFifoMode+0x16>
 8007568:	2302      	movs	r3, #2
 800756a:	e027      	b.n	80075bc <HAL_UARTEx_DisableFifoMode+0x66>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2224      	movs	r2, #36	@ 0x24
 8007578:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f022 0201 	bic.w	r2, r2, #1
 8007592:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800759a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2220      	movs	r2, #32
 80075ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3714      	adds	r7, #20
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d101      	bne.n	80075e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80075dc:	2302      	movs	r3, #2
 80075de:	e02d      	b.n	800763c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2224      	movs	r2, #36	@ 0x24
 80075ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f022 0201 	bic.w	r2, r2, #1
 8007606:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	430a      	orrs	r2, r1
 800761a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 f84f 	bl	80076c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	68fa      	ldr	r2, [r7, #12]
 8007628:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2220      	movs	r2, #32
 800762e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007654:	2b01      	cmp	r3, #1
 8007656:	d101      	bne.n	800765c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007658:	2302      	movs	r3, #2
 800765a:	e02d      	b.n	80076b8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2224      	movs	r2, #36	@ 0x24
 8007668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f022 0201 	bic.w	r2, r2, #1
 8007682:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	683a      	ldr	r2, [r7, #0]
 8007694:	430a      	orrs	r2, r1
 8007696:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f000 f811 	bl	80076c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68fa      	ldr	r2, [r7, #12]
 80076a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2220      	movs	r2, #32
 80076aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076b6:	2300      	movs	r3, #0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d108      	bne.n	80076e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80076e0:	e031      	b.n	8007746 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80076e2:	2308      	movs	r3, #8
 80076e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80076e6:	2308      	movs	r3, #8
 80076e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	0e5b      	lsrs	r3, r3, #25
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	f003 0307 	and.w	r3, r3, #7
 80076f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	0f5b      	lsrs	r3, r3, #29
 8007702:	b2db      	uxtb	r3, r3
 8007704:	f003 0307 	and.w	r3, r3, #7
 8007708:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800770a:	7bbb      	ldrb	r3, [r7, #14]
 800770c:	7b3a      	ldrb	r2, [r7, #12]
 800770e:	4911      	ldr	r1, [pc, #68]	@ (8007754 <UARTEx_SetNbDataToProcess+0x94>)
 8007710:	5c8a      	ldrb	r2, [r1, r2]
 8007712:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007716:	7b3a      	ldrb	r2, [r7, #12]
 8007718:	490f      	ldr	r1, [pc, #60]	@ (8007758 <UARTEx_SetNbDataToProcess+0x98>)
 800771a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800771c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007720:	b29a      	uxth	r2, r3
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007728:	7bfb      	ldrb	r3, [r7, #15]
 800772a:	7b7a      	ldrb	r2, [r7, #13]
 800772c:	4909      	ldr	r1, [pc, #36]	@ (8007754 <UARTEx_SetNbDataToProcess+0x94>)
 800772e:	5c8a      	ldrb	r2, [r1, r2]
 8007730:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007734:	7b7a      	ldrb	r2, [r7, #13]
 8007736:	4908      	ldr	r1, [pc, #32]	@ (8007758 <UARTEx_SetNbDataToProcess+0x98>)
 8007738:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800773a:	fb93 f3f2 	sdiv	r3, r3, r2
 800773e:	b29a      	uxth	r2, r3
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007746:	bf00      	nop
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	08007830 	.word	0x08007830
 8007758:	08007838 	.word	0x08007838

0800775c <memset>:
 800775c:	4402      	add	r2, r0
 800775e:	4603      	mov	r3, r0
 8007760:	4293      	cmp	r3, r2
 8007762:	d100      	bne.n	8007766 <memset+0xa>
 8007764:	4770      	bx	lr
 8007766:	f803 1b01 	strb.w	r1, [r3], #1
 800776a:	e7f9      	b.n	8007760 <memset+0x4>

0800776c <__libc_init_array>:
 800776c:	b570      	push	{r4, r5, r6, lr}
 800776e:	4d0d      	ldr	r5, [pc, #52]	@ (80077a4 <__libc_init_array+0x38>)
 8007770:	4c0d      	ldr	r4, [pc, #52]	@ (80077a8 <__libc_init_array+0x3c>)
 8007772:	1b64      	subs	r4, r4, r5
 8007774:	10a4      	asrs	r4, r4, #2
 8007776:	2600      	movs	r6, #0
 8007778:	42a6      	cmp	r6, r4
 800777a:	d109      	bne.n	8007790 <__libc_init_array+0x24>
 800777c:	4d0b      	ldr	r5, [pc, #44]	@ (80077ac <__libc_init_array+0x40>)
 800777e:	4c0c      	ldr	r4, [pc, #48]	@ (80077b0 <__libc_init_array+0x44>)
 8007780:	f000 f818 	bl	80077b4 <_init>
 8007784:	1b64      	subs	r4, r4, r5
 8007786:	10a4      	asrs	r4, r4, #2
 8007788:	2600      	movs	r6, #0
 800778a:	42a6      	cmp	r6, r4
 800778c:	d105      	bne.n	800779a <__libc_init_array+0x2e>
 800778e:	bd70      	pop	{r4, r5, r6, pc}
 8007790:	f855 3b04 	ldr.w	r3, [r5], #4
 8007794:	4798      	blx	r3
 8007796:	3601      	adds	r6, #1
 8007798:	e7ee      	b.n	8007778 <__libc_init_array+0xc>
 800779a:	f855 3b04 	ldr.w	r3, [r5], #4
 800779e:	4798      	blx	r3
 80077a0:	3601      	adds	r6, #1
 80077a2:	e7f2      	b.n	800778a <__libc_init_array+0x1e>
 80077a4:	08007848 	.word	0x08007848
 80077a8:	08007848 	.word	0x08007848
 80077ac:	08007848 	.word	0x08007848
 80077b0:	0800784c 	.word	0x0800784c

080077b4 <_init>:
 80077b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b6:	bf00      	nop
 80077b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ba:	bc08      	pop	{r3}
 80077bc:	469e      	mov	lr, r3
 80077be:	4770      	bx	lr

080077c0 <_fini>:
 80077c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077c2:	bf00      	nop
 80077c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077c6:	bc08      	pop	{r3}
 80077c8:	469e      	mov	lr, r3
 80077ca:	4770      	bx	lr
