module edge_detect(
    input wire clk,
    input wire rst_n,
    input wire a,
    output reg rise,
    output reg down
);

reg a_prev;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rise <= 0;
        down <= 0;
        a_prev <= 0;
    end else begin
        rise <= 0; // Default to 0
        down <= 0; // Default to 0

        if (a == 1 && a_prev == 0) begin
            rise <= 1; // Detect rising edge
        end else if (a == 0 && a_prev == 1) begin
            down <= 1; // Detect falling edge
        end
        
        a_prev <= a; // Store the current state for next clock cycle
    end
end

endmodule