

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Sun Dec 20 21:49:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cordic_hls
* Solution:       Improved
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.242 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.348 us | 0.348 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |       32|       32|         2|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !84"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !90"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !94"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.s_axilite.i12(i12 %theta_V)" [cordic.cpp:8]   --->   Operation 9 'read' 'theta_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %c_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cordic.cpp:10]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cordic.cpp:10]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %s_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cordic.cpp:10]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %theta_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cordic.cpp:10]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %0" [cordic.cpp:18]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i12 [ %theta_V_read, %ap_fixed_base.exit759 ], [ %select_ln1495, %L1 ]" [cordic.cpp:8]   --->   Operation 15 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%factor_0 = phi i12 [ 1024, %ap_fixed_base.exit759 ], [ %r_V_9, %L1 ]"   --->   Operation 16 'phi' 'factor_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i12 [ 0, %ap_fixed_base.exit759 ], [ %current_sin_V, %L1 ]"   --->   Operation 17 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i12 [ 621, %ap_fixed_base.exit759 ], [ %current_cos_V, %L1 ]"   --->   Operation 18 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %ap_fixed_base.exit759 ], [ %j, %L1 ]"   --->   Operation 19 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp eq i6 %j_0, -32" [cordic.cpp:18]   --->   Operation 20 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [cordic.cpp:18]   --->   Operation 22 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %1, label %L1" [cordic.cpp:18]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %j_0 to i64" [cordic.cpp:32]   --->   Operation 24 'zext' 'zext_ln32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln32" [cordic.cpp:32]   --->   Operation 25 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%p_Val2_5 = load i10* %cordic_phase_V_addr, align 2" [cordic.cpp:32]   --->   Operation 26 'load' 'p_Val2_5' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 10.2>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind" [cordic.cpp:18]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2)" [cordic.cpp:18]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cordic.cpp:19]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_4, i32 11)" [cordic.cpp:29]   --->   Operation 30 'bitselect' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%r_V = sext i12 %p_Val2_s to i24" [cordic.cpp:30]   --->   Operation 31 'sext' 'r_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i12 %factor_0 to i24" [cordic.cpp:30]   --->   Operation 32 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_7 = mul i24 %r_V, %sext_ln1118_1" [cordic.cpp:30]   --->   Operation 33 'mul' 'r_V_7' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i24 %r_V_7 to i25" [cordic.cpp:30]   --->   Operation 34 'zext' 'zext_ln1118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.31ns)   --->   "%r_V_5 = sub i25 0, %zext_ln1118" [cordic.cpp:30]   --->   Operation 35 'sub' 'r_V_5' <Predicate = (!icmp_ln18)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node current_sin_V)   --->   "%cos_shift_V = call i12 @_ssdm_op_PartSelect.i12.i25.i32.i32(i25 %r_V_5, i32 10, i32 21)" [cordic.cpp:30]   --->   Operation 36 'partselect' 'cos_shift_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_2 = sext i12 %p_Val2_2 to i24" [cordic.cpp:31]   --->   Operation 37 'sext' 'r_V_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_8 = mul i24 %sext_ln1118_1, %r_V_2" [cordic.cpp:31]   --->   Operation 38 'mul' 'r_V_8' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i24 %r_V_8 to i25" [cordic.cpp:31]   --->   Operation 39 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.31ns)   --->   "%r_V_6 = sub i25 0, %zext_ln1118_1" [cordic.cpp:31]   --->   Operation 40 'sub' 'r_V_6' <Predicate = (!icmp_ln18)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node current_cos_V)   --->   "%sin_shift_V = call i12 @_ssdm_op_PartSelect.i12.i25.i32.i32(i25 %r_V_6, i32 10, i32 21)" [cordic.cpp:31]   --->   Operation 41 'partselect' 'sin_shift_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%p_Val2_5 = load i10* %cordic_phase_V_addr, align 2" [cordic.cpp:32]   --->   Operation 42 'load' 'p_Val2_5' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %p_Val2_5 to i12" [cordic.cpp:32]   --->   Operation 43 'zext' 'zext_ln1265' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %zext_ln1265, %p_Val2_4" [cordic.cpp:32]   --->   Operation 44 'add' 'add_ln703' <Predicate = (!icmp_ln18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node current_sin_V)   --->   "%cos_shift_V_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %r_V_7, i32 10, i32 21)" [cordic.cpp:35]   --->   Operation 45 'partselect' 'cos_shift_V_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node current_cos_V)   --->   "%sin_shift_V_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %r_V_8, i32 10, i32 21)" [cordic.cpp:36]   --->   Operation 46 'partselect' 'sin_shift_V_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.54ns)   --->   "%sub_ln703 = sub i12 %p_Val2_4, %zext_ln1265" [cordic.cpp:37]   --->   Operation 47 'sub' 'sub_ln703' <Predicate = (!icmp_ln18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.69ns)   --->   "%select_ln1495 = select i1 %tmp_1, i12 %add_ln703, i12 %sub_ln703" [cordic.cpp:29]   --->   Operation 48 'select' 'select_ln1495' <Predicate = (!icmp_ln18)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node current_sin_V)   --->   "%cos_shift_V_3 = select i1 %tmp_1, i12 %cos_shift_V, i12 %cos_shift_V_1" [cordic.cpp:29]   --->   Operation 49 'select' 'cos_shift_V_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node current_cos_V)   --->   "%sin_shift_V_3 = select i1 %tmp_1, i12 %sin_shift_V, i12 %sin_shift_V_1" [cordic.cpp:29]   --->   Operation 50 'select' 'sin_shift_V_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.54ns) (out node of the LUT)   --->   "%current_cos_V = sub i12 %p_Val2_s, %sin_shift_V_3" [cordic.cpp:42]   --->   Operation 51 'sub' 'current_cos_V' <Predicate = (!icmp_ln18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.54ns) (out node of the LUT)   --->   "%current_sin_V = add i12 %cos_shift_V_3, %p_Val2_2" [cordic.cpp:43]   --->   Operation 52 'add' 'current_sin_V' <Predicate = (!icmp_ln18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %factor_0, i32 1, i32 11)" [cordic.cpp:48]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_9 = sext i11 %trunc_ln to i12" [cordic.cpp:48]   --->   Operation 54 'sext' 'r_V_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp)" [cordic.cpp:49]   --->   Operation 55 'specregionend' 'empty_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [cordic.cpp:18]   --->   Operation 56 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.00>
ST_4 : Operation 57 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i12P(i12* %s_V, i12 %p_Val2_2)" [cordic.cpp:52]   --->   Operation 57 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 58 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i12P(i12* %c_V, i12 %p_Val2_s)" [cordic.cpp:52]   --->   Operation 58 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [cordic.cpp:53]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
spectopmodule_ln0   (spectopmodule    ) [ 00000]
theta_V_read        (read             ) [ 01110]
specinterface_ln10  (specinterface    ) [ 00000]
specinterface_ln10  (specinterface    ) [ 00000]
specinterface_ln10  (specinterface    ) [ 00000]
specinterface_ln10  (specinterface    ) [ 00000]
br_ln18             (br               ) [ 01110]
p_Val2_4            (phi              ) [ 00110]
factor_0            (phi              ) [ 00110]
p_Val2_2            (phi              ) [ 00111]
p_Val2_s            (phi              ) [ 00111]
j_0                 (phi              ) [ 00100]
icmp_ln18           (icmp             ) [ 00110]
empty               (speclooptripcount) [ 00000]
j                   (add              ) [ 01110]
br_ln18             (br               ) [ 00000]
zext_ln32           (zext             ) [ 00000]
cordic_phase_V_addr (getelementptr    ) [ 00110]
specloopname_ln18   (specloopname     ) [ 00000]
tmp                 (specregionbegin  ) [ 00000]
specpipeline_ln19   (specpipeline     ) [ 00000]
tmp_1               (bitselect        ) [ 00000]
r_V                 (sext             ) [ 00000]
sext_ln1118_1       (sext             ) [ 00000]
r_V_7               (mul              ) [ 00000]
zext_ln1118         (zext             ) [ 00000]
r_V_5               (sub              ) [ 00000]
cos_shift_V         (partselect       ) [ 00000]
r_V_2               (sext             ) [ 00000]
r_V_8               (mul              ) [ 00000]
zext_ln1118_1       (zext             ) [ 00000]
r_V_6               (sub              ) [ 00000]
sin_shift_V         (partselect       ) [ 00000]
p_Val2_5            (load             ) [ 00000]
zext_ln1265         (zext             ) [ 00000]
add_ln703           (add              ) [ 00000]
cos_shift_V_1       (partselect       ) [ 00000]
sin_shift_V_1       (partselect       ) [ 00000]
sub_ln703           (sub              ) [ 00000]
select_ln1495       (select           ) [ 01110]
cos_shift_V_3       (select           ) [ 00000]
sin_shift_V_3       (select           ) [ 00000]
current_cos_V       (sub              ) [ 01110]
current_sin_V       (add              ) [ 01110]
trunc_ln            (partselect       ) [ 00000]
r_V_9               (sext             ) [ 01110]
empty_8             (specregionend    ) [ 00000]
br_ln18             (br               ) [ 01110]
write_ln52          (write            ) [ 00000]
write_ln52          (write            ) [ 00000]
ret_ln53            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i12P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="theta_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln52_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="1"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln52_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="12" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="1"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cordic_phase_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_Val2_4_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="1"/>
<pin id="107" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Val2_4_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="12" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="factor_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="1"/>
<pin id="117" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="factor_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="factor_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="11" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="factor_0/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_Val2_2_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="1"/>
<pin id="129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Val2_2_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="12" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_Val2_s_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="1"/>
<pin id="142" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Val2_s_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="12" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="j_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="1"/>
<pin id="155" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln18_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln32_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="12" slack="1"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="1"/>
<pin id="191" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln1118_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="1"/>
<pin id="195" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln1118_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="24" slack="0"/>
<pin id="199" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_V_5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="24" slack="0"/>
<pin id="203" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cos_shift_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="25" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cos_shift_V/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="r_V_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="1"/>
<pin id="218" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln1118_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="24" slack="0"/>
<pin id="222" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="r_V_6_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="0"/>
<pin id="226" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_6/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sin_shift_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="25" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="0" index="3" bw="6" slack="0"/>
<pin id="234" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sin_shift_V/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln1265_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln703_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="12" slack="1"/>
<pin id="246" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="cos_shift_V_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="0" index="1" bw="24" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cos_shift_V_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sin_shift_V_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sin_shift_V_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln703_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="1"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln1495_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="12" slack="0"/>
<pin id="276" dir="0" index="2" bw="12" slack="0"/>
<pin id="277" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1495/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="cos_shift_V_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="12" slack="0"/>
<pin id="284" dir="0" index="2" bw="12" slack="0"/>
<pin id="285" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_shift_V_3/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sin_shift_V_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="0" index="2" bw="12" slack="0"/>
<pin id="293" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_shift_V_3/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="current_cos_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="1"/>
<pin id="299" dir="0" index="1" bw="12" slack="0"/>
<pin id="300" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_cos_V/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="current_sin_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="12" slack="1"/>
<pin id="306" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sin_V/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="12" slack="1"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="5" slack="0"/>
<pin id="314" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="r_V_9_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/3 "/>
</bind>
</comp>

<comp id="323" class="1007" name="r_V_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/3 "/>
</bind>
</comp>

<comp id="331" class="1007" name="r_V_8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="0" index="1" bw="12" slack="0"/>
<pin id="334" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="theta_V_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="1"/>
<pin id="341" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln18_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="348" class="1005" name="j_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="353" class="1005" name="cordic_phase_V_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="1"/>
<pin id="355" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="select_ln1495_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="1"/>
<pin id="360" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1495 "/>
</bind>
</comp>

<comp id="363" class="1005" name="current_cos_V_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="1"/>
<pin id="365" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="current_cos_V "/>
</bind>
</comp>

<comp id="368" class="1005" name="current_sin_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="1"/>
<pin id="370" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="current_sin_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="r_V_9_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="1"/>
<pin id="375" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="70" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="70" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="114"><net_src comp="108" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="138"><net_src comp="127" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="151"><net_src comp="140" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="157" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="157" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="157" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="105" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="140" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="115" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="127" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="99" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="105" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="105" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="239" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="181" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="243" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="181" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="206" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="249" pin="4"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="181" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="229" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="258" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="140" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="289" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="281" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="127" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="115" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="309" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="189" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="193" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="330"><net_src comp="323" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="335"><net_src comp="193" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="216" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="331" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="338"><net_src comp="331" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="342"><net_src comp="72" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="347"><net_src comp="164" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="170" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="356"><net_src comp="92" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="361"><net_src comp="273" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="366"><net_src comp="297" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="371"><net_src comp="303" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="376"><net_src comp="319" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {4 }
	Port: c_V | {4 }
 - Input state : 
	Port: cordic : theta_V | {1 }
	Port: cordic : cordic_phase_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		j : 1
		br_ln18 : 2
		zext_ln32 : 1
		cordic_phase_V_addr : 2
		p_Val2_5 : 3
	State 3
		r_V_7 : 1
		zext_ln1118 : 2
		r_V_5 : 3
		cos_shift_V : 4
		r_V_8 : 1
		zext_ln1118_1 : 2
		r_V_6 : 3
		sin_shift_V : 4
		zext_ln1265 : 1
		add_ln703 : 2
		cos_shift_V_1 : 2
		sin_shift_V_1 : 2
		sub_ln703 : 2
		select_ln1495 : 3
		cos_shift_V_3 : 5
		sin_shift_V_3 : 5
		current_cos_V : 6
		current_sin_V : 6
		r_V_9 : 1
		empty_8 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_5_fu_200      |    0    |    0    |    31   |
|    sub   |       r_V_6_fu_223      |    0    |    0    |    31   |
|          |     sub_ln703_fu_267    |    0    |    0    |    12   |
|          |   current_cos_V_fu_297  |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |         j_fu_170        |    0    |    0    |    15   |
|    add   |     add_ln703_fu_243    |    0    |    0    |    12   |
|          |   current_sin_V_fu_303  |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln1495_fu_273  |    0    |    0    |    12   |
|  select  |   cos_shift_V_3_fu_281  |    0    |    0    |    12   |
|          |   sin_shift_V_3_fu_289  |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln18_fu_164    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       r_V_7_fu_323      |    1    |    0    |    0    |
|          |       r_V_8_fu_331      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | theta_V_read_read_fu_72 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln52_write_fu_78 |    0    |    0    |    0    |
|          |  write_ln52_write_fu_85 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln32_fu_176    |    0    |    0    |    0    |
|   zext   |    zext_ln1118_fu_197   |    0    |    0    |    0    |
|          |   zext_ln1118_1_fu_220  |    0    |    0    |    0    |
|          |    zext_ln1265_fu_239   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_1_fu_181      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        r_V_fu_189       |    0    |    0    |    0    |
|   sext   |   sext_ln1118_1_fu_193  |    0    |    0    |    0    |
|          |       r_V_2_fu_216      |    0    |    0    |    0    |
|          |       r_V_9_fu_319      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    cos_shift_V_fu_206   |    0    |    0    |    0    |
|          |    sin_shift_V_fu_229   |    0    |    0    |    0    |
|partselect|   cos_shift_V_1_fu_249  |    0    |    0    |    0    |
|          |   sin_shift_V_1_fu_258  |    0    |    0    |    0    |
|          |     trunc_ln_fu_309     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   172   |
|----------|-------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|cordic_phase_V|    0   |   10   |   10   |
+--------------+--------+--------+--------+
|     Total    |    0   |   10   |   10   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|cordic_phase_V_addr_reg_353|    6   |
|   current_cos_V_reg_363   |   12   |
|   current_sin_V_reg_368   |   12   |
|      factor_0_reg_115     |   12   |
|     icmp_ln18_reg_344     |    1   |
|        j_0_reg_153        |    6   |
|         j_reg_348         |    6   |
|      p_Val2_2_reg_127     |   12   |
|      p_Val2_4_reg_105     |   12   |
|      p_Val2_s_reg_140     |   12   |
|       r_V_9_reg_373       |   12   |
|   select_ln1495_reg_358   |   12   |
|    theta_V_read_reg_339   |   12   |
+---------------------------+--------+
|           Total           |   127  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_99 |  p0  |   2  |   6  |   12   ||    9    |
| factor_0_reg_115 |  p0  |   2  |  12  |   24   ||    9    |
| p_Val2_2_reg_127 |  p0  |   2  |  12  |   24   ||    9    |
| p_Val2_s_reg_140 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   172  |
|   Memory  |    0   |    -   |    -   |   10   |   10   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |    -   |   127  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    7   |   137  |   218  |
+-----------+--------+--------+--------+--------+--------+
