#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 13 20:56:25 2022
# Process ID: 38208
# Current directory: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13388 C:\Users\wty02\Desktop\CPU\single_CPU\code\single_CPU\single_CPU.xpr
# Log file: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/vivado.log
# Journal file: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v w ]
add_files -fileset sim_1 C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v
update_compile_order -fileset sim_1
set_property top cpu_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top CPU_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-311] analyzing module Ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:156]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/xsim.dir/CPU_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 13 20:58:04 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1096.563 ; gain = 76.285
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/CPU_test/CPU}} 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010iclg225-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'imem'
INFO: [Netlist 29-17] Analyzing 370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.949 ; gain = 244.387
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Apr 13 21:00:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 13 21:23:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 13 21:24:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 13 21:24:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 13 21:27:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1860.293 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 13 21:28:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 13 21:28:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 13 21:29:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 13 21:29:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.293 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/CPU_test/CPU}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2021.137 ; gain = 160.844
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/CPU_test/CPU/PC}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:162]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:162]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2021.137 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/CPU_test/CPU/PC}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:162]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2021.137 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/CPU_test/CPU/NPC}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/CPU_test/CPU/PC}} 
current_wave_config {Untitled 6}
Untitled 6
log_wave {/CPU_test/CPU/CU} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/CPU_test/CPU/CU}} 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010iclg225-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'imem'
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010iclg225-1L
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ADDU' (1#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (2#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6157] synthesizing module 'MMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:29]
INFO: [Synth 8-6155] done synthesizing module 'MMUX' (3#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:29]
INFO: [Synth 8-6157] synthesizing module 'spMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:16]
INFO: [Synth 8-6155] done synthesizing module 'spMUX' (4#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:16]
INFO: [Synth 8-6157] synthesizing module 'JumpADDer' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JumpADDer' (5#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ext16' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Ext16' (6#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:15]
INFO: [Synth 8-6157] synthesizing module 'Ext5' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Ext5' (7#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (8#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCReg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCReg' (9#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
WARNING: [Synth 8-151] case item 6'b101010 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/.Xil/Vivado-38208-DESKTOP-SO672K3/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (11#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/.Xil/Vivado-38208-DESKTOP-SO672K3/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (12#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v:23]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (13#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v:22]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:23]
WARNING: [Synth 8-151] case item 6'b001001 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
WARNING: [Synth 8-151] case item 6'b001110 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
WARNING: [Synth 8-151] case item 6'b001110 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (14#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (15#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (16#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[31]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[30]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[29]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[28]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[27]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[26]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[25]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[24]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[23]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[22]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[21]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[20]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[19]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[18]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[17]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[16]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[15]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[14]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[13]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[12]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[11]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[10]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[9]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[31]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[30]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[29]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[28]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[27]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[26]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[25]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[24]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[23]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[22]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[21]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[20]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[19]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[18]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[17]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[16]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[15]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[14]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[13]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[12]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[11]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[10]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[9]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[7]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[6]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[5]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[31]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[30]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[29]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[28]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[27]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[26]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[25]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[24]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[23]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[22]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[21]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[20]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[19]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[18]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[17]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[16]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[15]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[14]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[13]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[12]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[11]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[10]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[9]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[7]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[6]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[5]
WARNING: [Synth 8-3331] design MMUX has unconnected port clk[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'imem'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3058.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
42 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:163]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:163]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
add_bp {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v} 42
remove_bps -file {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v} -line 42
add_bp {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v} 42
remove_bps -file {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v} -line 42
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ADDU' (1#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (2#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6157] synthesizing module 'MMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:29]
INFO: [Synth 8-6155] done synthesizing module 'MMUX' (3#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:29]
INFO: [Synth 8-6157] synthesizing module 'spMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:16]
INFO: [Synth 8-6155] done synthesizing module 'spMUX' (4#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:16]
INFO: [Synth 8-6157] synthesizing module 'JumpADDer' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JumpADDer' (5#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ext16' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Ext16' (6#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:15]
INFO: [Synth 8-6157] synthesizing module 'Ext5' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Ext5' (7#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (8#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCReg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCReg' (9#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
WARNING: [Synth 8-151] case item 6'b101010 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/.Xil/Vivado-38208-DESKTOP-SO672K3/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (11#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/.Xil/Vivado-38208-DESKTOP-SO672K3/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (12#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v:23]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (13#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v:22]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:23]
WARNING: [Synth 8-151] case item 6'b001001 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
WARNING: [Synth 8-151] case item 6'b001110 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
WARNING: [Synth 8-151] case item 6'b001110 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:44]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (14#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (15#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (16#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[31]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[30]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[29]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[28]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[27]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[26]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[25]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[24]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[23]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[22]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[21]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[20]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[19]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[18]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[17]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[16]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[15]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[14]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[13]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[12]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[11]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[10]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[9]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[31]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[30]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[29]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[28]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[27]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[26]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[25]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[24]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[23]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[22]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[21]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[20]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[19]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[18]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[17]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[16]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[15]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[14]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[13]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[12]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[11]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[10]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[9]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[7]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[6]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[5]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[31]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[30]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[29]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[28]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[27]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[26]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[25]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[24]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[23]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[22]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[21]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[20]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[19]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[18]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[17]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[16]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[15]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[14]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[13]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[12]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[11]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[10]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[9]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[7]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[6]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[5]
WARNING: [Synth 8-3331] design MMUX has unconnected port clk[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'imem'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:164]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:164]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:164]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:164]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:164]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CPU_test/CPU/NPC}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.078 ; gain = 0.000
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
set_property xsim.view C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:213]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3058.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:164]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/NPC/clk was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ADDU' (1#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (2#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'MUX1' of module 'MUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:130]
INFO: [Synth 8-6157] synthesizing module 'MMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:28]
ERROR: [Synth 8-6156] failed synthesizing module 'MMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:28]
ERROR: [Synth 8-6156] failed synthesizing module 'CPU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.078 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/NPC/clk was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/imem/douta}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.078 ; gain = 0.000
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/imem}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/imem/addra}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.078 ; gain = 0.000
update_compile_order -fileset sources_1
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/PC}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/NPC}} 
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/PC}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.078 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/PC/inputData}} 
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/PC/outputData}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/PC/outputData}} 
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/PC/inputData}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/NPC/in1}} 
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/NPC/in2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/NPC/out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3058.078 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM/outp}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.078 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ADDU' (1#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (2#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6157] synthesizing module 'MMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MMUX' (3#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:28]
INFO: [Synth 8-6157] synthesizing module 'spMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:15]
INFO: [Synth 8-6155] done synthesizing module 'spMUX' (4#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:15]
WARNING: [Synth 8-350] instance 'MUX5' of module 'spMUX' requires 5 connections, but only 4 given [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:158]
INFO: [Synth 8-6157] synthesizing module 'JumpADDer' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JumpADDer' (5#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
WARNING: [Synth 8-350] instance 'JumpADDer_1' of module 'JumpADDer' requires 4 connections, but only 3 given [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:172]
INFO: [Synth 8-6157] synthesizing module 'Ext16' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Ext16' (6#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:12]
INFO: [Synth 8-6157] synthesizing module 'Ext5' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Ext5' (7#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (8#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCReg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCReg' (9#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
WARNING: [Synth 8-151] case item 6'b101010 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v:24]
INFO: [Synth 8-3876] $readmem data file './rom.txt' is read successfully [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v:31]
ERROR: [Synth 8-27] procedural assign not supported [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'IMEM' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v:24]
ERROR: [Synth 8-6156] failed synthesizing module 'CPU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.078 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3058.078 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/CU}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'inputData' is already connected [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:206]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
ERROR: [VRFC 10-3633] port 'inputData' is already connected [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:211]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3147.250 ; gain = 5.102
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3147.250 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3152.121 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3152.121 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ./rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3152.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3152.121 ; gain = 0.000
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM/outp}} 
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM/ROM}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Apr 14 00:48:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Apr 14 00:50:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3594.840 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Apr 14 00:53:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr 14 00:54:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
WARNING: Simulation object /CPU_test/CPU/imem/douta was not found in the design.
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3608.211 ; gain = 8.109
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/IMEM/ROM}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File rom.txt referenced on C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3608.211 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip.coe' provided. It will be converted relative to IP Instance files '../../../../single_CPU.srcs/sources_1/ip.coe'
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Coe_File {c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip.coe' provided. It will be converted relative to IP Instance files '../../ip.coe'
generate_target all [get_files  C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Thu Apr 14 01:08:27 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files -ipstatic_source_dir C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/questa} {riviera=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.809 ; gain = 0.000
update_compile_order -fileset sources_1
current_wave_config {CPU_test_behav.wcfg}
CPU_test_behav.wcfg
add_wave {{/CPU_test/CPU/CU}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3669.809 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3669.809 ; gain = 0.000
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3669.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ADDU' (1#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (2#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6157] synthesizing module 'MMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:27]
INFO: [Synth 8-6155] done synthesizing module 'MMUX' (3#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:27]
INFO: [Synth 8-6157] synthesizing module 'spMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:14]
INFO: [Synth 8-6155] done synthesizing module 'spMUX' (4#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:14]
INFO: [Synth 8-6157] synthesizing module 'JumpADDer' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JumpADDer' (5#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
WARNING: [Synth 8-350] instance 'JumpADDer_1' of module 'JumpADDer' requires 4 connections, but only 3 given [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:172]
INFO: [Synth 8-6157] synthesizing module 'Ext16' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Ext16' (6#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:12]
INFO: [Synth 8-6157] synthesizing module 'Ext5' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Ext5' (7#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (8#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCReg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCReg' (9#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
WARNING: [Synth 8-151] case item 6'b101010 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/.Xil/Vivado-38208-DESKTOP-SO672K3/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (11#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/.Xil/Vivado-38208-DESKTOP-SO672K3/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (8) of module 'blk_mem_gen_0' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:235]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (12#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v:23]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (13#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v:22]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:23]
WARNING: [Synth 8-151] case item 6'b001001 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-151] case item 6'b001110 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-151] case item 6'b001110 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (14#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (15#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (16#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design PCReg has unconnected port ew
WARNING: [Synth 8-3331] design JumpADDer has unconnected port clk
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[31]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[30]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[29]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[28]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[27]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[26]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[25]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[24]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[23]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[22]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[21]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[20]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[19]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[18]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[17]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[16]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[15]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[14]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[13]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[12]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[11]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[10]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[9]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[7]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[6]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[5]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[31]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[30]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[29]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[28]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[27]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[26]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[25]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[24]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[23]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[22]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[21]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[20]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[19]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[18]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[17]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[16]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[15]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[14]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[13]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[12]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[11]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[10]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[9]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[7]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[6]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3669.809 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3669.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3669.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'imem'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3733.168 ; gain = 63.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -view {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_test.CPU.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3733.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 01:23:47 2022...
