
manager.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009c  00800100  0000373a  000037ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000373a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000022b  0080019c  0080019c  0000386a  2**0
                  ALLOC
  3 .stab         0000bfd0  00000000  00000000  0000386c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002f83  00000000  00000000  0000f83c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  000127bf  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000127d0  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 000000e0  00000000  00000000  00012810  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00000d2a  00000000  00000000  000128f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008fa  00000000  00000000  0001361a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000004fa  00000000  00000000  00013f14  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000318  00000000  00000000  0001440e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5d 00 	jmp	0xba	; 0xba <__ctors_end>
       4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      10:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      14:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      18:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      1c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      20:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      24:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      28:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      2c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      30:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      34:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      38:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      3c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      40:	0c 94 0b 14 	jmp	0x2816	; 0x2816 <__vector_16>
      44:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      48:	0c 94 45 12 	jmp	0x248a	; 0x248a <__vector_18>
      4c:	0c 94 7a 12 	jmp	0x24f4	; 0x24f4 <__vector_19>
      50:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      54:	0c 94 39 13 	jmp	0x2672	; 0x2672 <__vector_21>
      58:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      5c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      60:	0c 94 fc 14 	jmp	0x29f8	; 0x29f8 <__vector_24>
      64:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      68:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      6c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      70:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      74:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      78:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      7c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      80:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      84:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      88:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      8c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      90:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      94:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      98:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      9c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a0:	0c 94 86 16 	jmp	0x2d0c	; 0x2d0c <__vector_40>
      a4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      ac:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      b0:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>

000000b4 <EE_IdTable>:
      b4:	52 50 55 69 64 00                                   RPUid.

000000ba <__ctors_end>:
      ba:	11 24       	eor	r1, r1
      bc:	1f be       	out	0x3f, r1	; 63
      be:	cf ef       	ldi	r28, 0xFF	; 255
      c0:	d8 e0       	ldi	r29, 0x08	; 8
      c2:	de bf       	out	0x3e, r29	; 62
      c4:	cd bf       	out	0x3d, r28	; 61

000000c6 <__do_copy_data>:
      c6:	11 e0       	ldi	r17, 0x01	; 1
      c8:	a0 e0       	ldi	r26, 0x00	; 0
      ca:	b1 e0       	ldi	r27, 0x01	; 1
      cc:	ea e3       	ldi	r30, 0x3A	; 58
      ce:	f7 e3       	ldi	r31, 0x37	; 55
      d0:	02 c0       	rjmp	.+4      	; 0xd6 <__do_copy_data+0x10>
      d2:	05 90       	lpm	r0, Z+
      d4:	0d 92       	st	X+, r0
      d6:	ac 39       	cpi	r26, 0x9C	; 156
      d8:	b1 07       	cpc	r27, r17
      da:	d9 f7       	brne	.-10     	; 0xd2 <__do_copy_data+0xc>

000000dc <__do_clear_bss>:
      dc:	23 e0       	ldi	r18, 0x03	; 3
      de:	ac e9       	ldi	r26, 0x9C	; 156
      e0:	b1 e0       	ldi	r27, 0x01	; 1
      e2:	01 c0       	rjmp	.+2      	; 0xe6 <.do_clear_bss_start>

000000e4 <.do_clear_bss_loop>:
      e4:	1d 92       	st	X+, r1

000000e6 <.do_clear_bss_start>:
      e6:	a7 3c       	cpi	r26, 0xC7	; 199
      e8:	b2 07       	cpc	r27, r18
      ea:	e1 f7       	brne	.-8      	; 0xe4 <.do_clear_bss_loop>
      ec:	0e 94 57 01 	call	0x2ae	; 0x2ae <main>
      f0:	0c 94 9b 1b 	jmp	0x3736	; 0x3736 <_exit>

000000f4 <__bad_interrupt>:
      f4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000f8 <setup>:
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
      f8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
      fa:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
      fc:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
      fe:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     100:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     102:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     104:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     106:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     108:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     10a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     10c:	53 98       	cbi	0x0a, 3	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     10e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     110:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     112:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     114:	5b 9a       	sbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     116:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     118:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     11a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     11c:	52 9a       	sbi	0x0a, 2	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     11e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     120:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     122:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     124:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     126:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     128:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     12a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     12c:	3b 9a       	sbi	0x07, 3	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     12e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     130:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     132:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     134:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     136:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     138:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     13a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     13c:	54 9a       	sbi	0x0a, 4	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     13e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     140:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     142:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     144:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     146:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     148:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     14a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     14c:	55 9a       	sbi	0x0a, 5	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     14e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     150:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     152:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     154:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     156:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     158:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     15a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     15c:	3a 9a       	sbi	0x07, 2	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     15e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     160:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     162:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     164:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     166:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     168:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     16a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     16c:	57 9a       	sbi	0x0a, 7	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     16e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     170:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     172:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     174:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     176:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     178:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     17a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     17c:	56 9a       	sbi	0x0a, 6	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     17e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     180:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     182:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     184:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     186:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     188:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     18a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     18c:	22 9a       	sbi	0x04, 2	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     18e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     190:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     192:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     194:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     196:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     198:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     19a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     19c:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     19e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     1a0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     1a2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     1a4:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     1a6:	8f bf       	out	0x3f, r24	; 63
    digitalWrite(MGR_nSS, HIGH); 
    pinMode(SHUTDOWN, INPUT);
    digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 

    // from rpubus_manager_state.h
    bootloader_address = RPU_HOST_CONNECT; 
     1a8:	80 e3       	ldi	r24, 0x30	; 48
     1aa:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
    host_active = 0;
     1ae:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
    lockout_active = 0;
     1b2:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    status_byt = 0;
     1b6:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <status_byt>
    write_rpu_address_to_eeprom = 0;
     1ba:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
    shutdown_detected = 0;
     1be:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
    shutdown_started = 0;
     1c2:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
    arduino_mode_started =0;
     1c6:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
    arduino_mode = 0;
     1ca:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    test_mode_started = 0;
     1ce:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
    test_mode = 0;
     1d2:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
    transceiver_state = 0;
     1d6:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <transceiver_state>
    
    // from smbus_cmds.h
    smbus_has_numBytes_to_handle = 0;
     1da:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <smbus_has_numBytes_to_handle+0x1>
     1de:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <smbus_has_numBytes_to_handle>
    
    // from dtr_transmition.h
    uart_output = 0;
     1e2:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>

    //Timer0 Fast PWM mode, Timer1 & Timer2 Phase Correct PWM mode.
    initTimers();
     1e6:	0e 94 61 14 	call	0x28c2	; 0x28c2 <initTimers>

    // Initialize ADC and put in Auto Trigger mode to fetch an array of channels
    init_ADC_single_conversion(EXTERNAL_AVCC); // warning AREF must not be connected to anything
     1ea:	80 e4       	ldi	r24, 0x40	; 64
     1ec:	0e 94 9e 13 	call	0x273c	; 0x273c <init_ADC_single_conversion>
    enable_ADC_auto_conversion(BURST_MODE);
     1f0:	80 e0       	ldi	r24, 0x00	; 0
     1f2:	0e 94 b9 13 	call	0x2772	; 0x2772 <enable_ADC_auto_conversion>
    adc_started_at = millis();
     1f6:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     1fa:	60 93 7e 03 	sts	0x037E, r22	; 0x80037e <adc_started_at>
     1fe:	70 93 7f 03 	sts	0x037F, r23	; 0x80037f <adc_started_at+0x1>
     202:	80 93 80 03 	sts	0x0380, r24	; 0x800380 <adc_started_at+0x2>
     206:	90 93 81 03 	sts	0x0381, r25	; 0x800381 <adc_started_at+0x3>

    /* Initialize UART, it returns a pointer to FILE so redirect of stdin and stdout works*/
    stdout = stdin = uartstream0_init(BAUD);
     20a:	60 e9       	ldi	r22, 0x90	; 144
     20c:	70 ed       	ldi	r23, 0xD0	; 208
     20e:	83 e0       	ldi	r24, 0x03	; 3
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	0e 94 12 13 	call	0x2624	; 0x2624 <uartstream0_init>
     216:	90 93 c2 03 	sts	0x03C2, r25	; 0x8003c2 <__iob+0x1>
     21a:	80 93 c1 03 	sts	0x03C1, r24	; 0x8003c1 <__iob>
     21e:	90 93 c4 03 	sts	0x03C4, r25	; 0x8003c4 <__iob+0x3>
     222:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <__iob+0x2>

    // can use with a true I2C bus master that does clock stretching and repeated starts 
    twi0_setAddress(I2C0_ADDRESS);
     226:	89 e2       	ldi	r24, 0x29	; 41
     228:	0e 94 c5 14 	call	0x298a	; 0x298a <twi0_setAddress>
    twi0_attachSlaveTxEvent(transmit_i2c_event); // called when I2C slave has been requested to send data
     22c:	86 e8       	ldi	r24, 0x86	; 134
     22e:	9b e0       	ldi	r25, 0x0B	; 11
     230:	0e 94 e7 14 	call	0x29ce	; 0x29ce <twi0_attachSlaveTxEvent>
    twi0_attachSlaveRxEvent(receive_i2c_event); // called when I2C slave has received data
     234:	89 e4       	ldi	r24, 0x49	; 73
     236:	9b e0       	ldi	r25, 0x0B	; 11
     238:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <twi0_attachSlaveRxEvent>
    twi0_init(false); // do not use internal pull-up
     23c:	80 e0       	ldi	r24, 0x00	; 0
     23e:	0e 94 a7 14 	call	0x294e	; 0x294e <twi0_init>

    // with interleaved buffer for use with SMbus bus master that does not like clock-stretching (e.g., R-Pi Zero) 
    twi1_setAddress(I2C1_ADDRESS);
     242:	8a e2       	ldi	r24, 0x2A	; 42
     244:	0e 94 4f 16 	call	0x2c9e	; 0x2c9e <twi1_setAddress>
    twi1_attachSlaveTxEvent(transmit_smbus_event); // called when SMBus slave has been requested to send data
     248:	83 e1       	ldi	r24, 0x13	; 19
     24a:	9c e0       	ldi	r25, 0x0C	; 12
     24c:	0e 94 71 16 	call	0x2ce2	; 0x2ce2 <twi1_attachSlaveTxEvent>
    twi1_attachSlaveRxEvent(receive_smbus_event); // called when SMBus slave has received data
     250:	86 e9       	ldi	r24, 0x96	; 150
     252:	9b e0       	ldi	r25, 0x0B	; 11
     254:	0e 94 6c 16 	call	0x2cd8	; 0x2cd8 <twi1_attachSlaveRxEvent>
    twi1_init(false); // do not use internal pull-up a Raspberry Pi has them on board
     258:	80 e0       	ldi	r24, 0x00	; 0
     25a:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <twi1_init>

    sei(); // Enable global interrupts to start TIMER0 and UART
     25e:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     260:	2f eb       	ldi	r18, 0xBF	; 191
     262:	84 ed       	ldi	r24, 0xD4	; 212
     264:	91 e0       	ldi	r25, 0x01	; 1
     266:	21 50       	subi	r18, 0x01	; 1
     268:	80 40       	sbci	r24, 0x00	; 0
     26a:	90 40       	sbci	r25, 0x00	; 0
     26c:	e1 f7       	brne	.-8      	; 0x266 <setup+0x16e>
     26e:	00 c0       	rjmp	.+0      	; 0x270 <setup+0x178>
     270:	00 00       	nop
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     272:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     274:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     276:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     278:	8f bf       	out	0x3f, r24	; 63

    _delay_ms(50); // wait for UART glitch to clear, blocking at this point is OK.
    digitalWrite(DTR_DE, HIGH);  // then allow DTR pair driver to enable

    // load reference calibration
    LoadAnalogRefFromEEPROM();
     27a:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <LoadAnalogRefFromEEPROM>

    // Use eeprom value for rpu_address if ID was valid    
    if (check_for_eeprom_id())
     27e:	0e 94 47 0c 	call	0x188e	; 0x188e <check_for_eeprom_id>
     282:	88 23       	and	r24, r24
     284:	29 f0       	breq	.+10     	; 0x290 <setup+0x198>
    {
        rpu_address = eeprom_read_byte((uint8_t*)(EE_RPU_ADDRESS));
     286:	82 e3       	ldi	r24, 0x32	; 50
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	0e 94 25 1b 	call	0x364a	; 0x364a <eeprom_read_byte>
     28e:	01 c0       	rjmp	.+2      	; 0x292 <setup+0x19a>
    }
    else
    {
        rpu_address = RPU_ADDRESS;
     290:	81 e3       	ldi	r24, 0x31	; 49
     292:	80 93 02 03 	sts	0x0302, r24	; 0x800302 <rpu_address>
    }

    // is foreign host in control? (ask over the DTR pair)
    uart_has_TTL = 0;
     296:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>

    // load Battery Limits from EEPROM (or set defaults)
    LoadBatLimitsFromEEPROM();
     29a:	0e 94 31 0f 	call	0x1e62	; 0x1e62 <LoadBatLimitsFromEEPROM>

    // load Day-Night state machien values from EEPROM (or set defaults)
    LoadDayNightValuesFromEEPROM();
     29e:	0e 94 5d 10 	call	0x20ba	; 0x20ba <LoadDayNightValuesFromEEPROM>
    printf("%c", uart_output); 
#endif
#if defined(HOST_LOCKOUT)
// this will keep the host off the bus until the HOST_LOCKOUT_STATUS bit in status_byt is clear 
// status_byt is zero at this point, but this shows how to set the bit without changing other bits
    status_byt |= (1<<HOST_LOCKOUT_STATUS);
     2a2:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     2a6:	88 60       	ori	r24, 0x08	; 8
     2a8:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     2ac:	08 95       	ret

000002ae <main>:
#endif
}

int main(void)
{
    setup();
     2ae:	0e 94 7c 00 	call	0xf8	; 0xf8 <setup>

    blink_started_at = millis();
     2b2:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     2b6:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     2ba:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     2be:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     2c2:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>

    while (1) // scan time for each loop varies depending on how much of each thing needs to be done 
    {
        if (!test_mode) 
     2c6:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
     2ca:	81 11       	cpse	r24, r1
     2cc:	0a c0       	rjmp	.+20     	; 0x2e2 <main+0x34>
        {
            blink_on_activate();
     2ce:	0e 94 03 02 	call	0x406	; 0x406 <blink_on_activate>
            check_Bootload_Time();
     2d2:	0e 94 b2 02 	call	0x564	; 0x564 <check_Bootload_Time>
            check_DTR();
     2d6:	0e 94 55 03 	call	0x6aa	; 0x6aa <check_DTR>
            check_lockout();
     2da:	0e 94 db 02 	call	0x5b6	; 0x5b6 <check_lockout>
            check_shutdown();
     2de:	0e 94 04 03 	call	0x608	; 0x608 <check_shutdown>
        }
        save_rpu_addr_state();
     2e2:	0e 94 1c 0c 	call	0x1838	; 0x1838 <save_rpu_addr_state>
        check_uart();
     2e6:	0e 94 0f 04 	call	0x81e	; 0x81e <check_uart>
        adc_burst();
     2ea:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <adc_burst>
        CalReferancesFromI2CtoEE();
     2ee:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <CalReferancesFromI2CtoEE>
        BatLimitsFromI2CtoEE();
     2f2:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <BatLimitsFromI2CtoEE>
        check_if_alt_should_be_on();
     2f6:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <check_if_alt_should_be_on>
        DayNightValuesFromI2CtoEE();
     2fa:	0e 94 09 11 	call	0x2212	; 0x2212 <DayNightValuesFromI2CtoEE>
        check_daynight();
     2fe:	0e 94 56 11 	call	0x22ac	; 0x22ac <check_daynight>
        handle_smbus_receive();
     302:	0e 94 9f 0b 	call	0x173e	; 0x173e <handle_smbus_receive>
    }    
     306:	df cf       	rjmp	.-66     	; 0x2c6 <main+0x18>

00000308 <connect_normal_mode>:
volatile uint8_t status_byt;

void connect_normal_mode(void)
{
    // connect the local mcu if it has talked to the rpu manager (e.g. got an address)
    if(host_is_foreign)
     308:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     30c:	88 23       	and	r24, r24
     30e:	c1 f0       	breq	.+48     	; 0x340 <connect_normal_mode+0x38>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     310:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     312:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     314:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     316:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     318:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     31a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     31c:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     31e:	8f bf       	out	0x3f, r24	; 63
    {
        digitalWrite(RX_DE, LOW); // disallow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     320:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     324:	88 23       	and	r24, r24
     326:	21 f0       	breq	.+8      	; 0x330 <connect_normal_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     328:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     32a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     32c:	5d 9a       	sbi	0x0b, 5	; 11
     32e:	03 c0       	rjmp	.+6      	; 0x336 <connect_normal_mode+0x2e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     330:	8f b7       	in	r24, 0x3f	; 63
     332:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     334:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     336:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     338:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     33a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     33c:	42 9a       	sbi	0x08, 2	; 8
     33e:	17 c0       	rjmp	.+46     	; 0x36e <connect_normal_mode+0x66>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     340:	8f b7       	in	r24, 0x3f	; 63
     342:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     344:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     346:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     348:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     34a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     34c:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     34e:	8f bf       	out	0x3f, r24	; 63
     // connect both the local mcu and host/ftdi uart if mcu is rpu aware, otherwise block MCU from using the TX pair
    else
    {
        digitalWrite(RX_DE, HIGH); // allow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     350:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     354:	88 23       	and	r24, r24
     356:	21 f0       	breq	.+8      	; 0x360 <connect_normal_mode+0x58>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     358:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     35a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     35c:	5d 9a       	sbi	0x0b, 5	; 11
     35e:	03 c0       	rjmp	.+6      	; 0x366 <connect_normal_mode+0x5e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     360:	8f b7       	in	r24, 0x3f	; 63
     362:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     364:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     366:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     368:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     36a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     36c:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     36e:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     370:	08 95       	ret

00000372 <connect_bootload_mode>:
}

void connect_bootload_mode(void)
{
    // connect the remote host and local mcu
    if (host_is_foreign)
     372:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     376:	88 23       	and	r24, r24
     378:	81 f0       	breq	.+32     	; 0x39a <connect_bootload_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     37a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     37c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     37e:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     380:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     382:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     384:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     386:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     388:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     38a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     38c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     38e:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     390:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     392:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     394:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     396:	42 9a       	sbi	0x08, 2	; 8
     398:	0f c0       	rjmp	.+30     	; 0x3b8 <connect_bootload_mode+0x46>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     39a:	8f b7       	in	r24, 0x3f	; 63
     39c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     39e:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3a0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3a2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3a4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3a6:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3a8:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3aa:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3ac:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3ae:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3b0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3b2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3b4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3b6:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3b8:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     3ba:	08 95       	ret

000003bc <connect_lockout_mode>:
}

void connect_lockout_mode(void)
{
    // lockout everything
    if (host_is_foreign)
     3bc:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     3c0:	88 23       	and	r24, r24
     3c2:	81 f0       	breq	.+32     	; 0x3e4 <connect_lockout_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3c4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3c6:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3c8:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ca:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3cc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3ce:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3d0:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3d2:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3d4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3d6:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3d8:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3da:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3dc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3de:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3e0:	42 9a       	sbi	0x08, 2	; 8
     3e2:	0f c0       	rjmp	.+30     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3e4:	8f b7       	in	r24, 0x3f	; 63
     3e6:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3e8:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ea:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ec:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3ee:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3f0:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3f2:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3f4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3f6:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3f8:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3fa:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3fc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3fe:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     400:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     402:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     404:	08 95       	ret

00000406 <blink_on_activate>:
    }
}

// blink if the host is active, fast blink if status_byt, slow blink in lockout
void blink_on_activate(void)
{
     406:	0f 93       	push	r16
     408:	1f 93       	push	r17
    if (shutdown_detected) // do not blink,  power usage needs to be very stable to tell if the host has haulted. 
     40a:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     40e:	81 11       	cpse	r24, r1
     410:	a6 c0       	rjmp	.+332    	; 0x55e <blink_on_activate+0x158>
    {
        return;
    }
    
    unsigned long kRuntime = millis() - blink_started_at;
     412:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     416:	00 91 f8 02 	lds	r16, 0x02F8	; 0x8002f8 <blink_started_at>
     41a:	10 91 f9 02 	lds	r17, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     41e:	20 91 fa 02 	lds	r18, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     422:	30 91 fb 02 	lds	r19, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     426:	dc 01       	movw	r26, r24
     428:	cb 01       	movw	r24, r22
     42a:	80 1b       	sub	r24, r16
     42c:	91 0b       	sbc	r25, r17
     42e:	a2 0b       	sbc	r26, r18
     430:	b3 0b       	sbc	r27, r19
    
    // Remote will start with the lockout bit set so don't blink for that
    if (!(status_byt & ~(1<<HOST_LOCKOUT_STATUS) )) 
     432:	20 91 f0 02 	lds	r18, 0x02F0	; 0x8002f0 <status_byt>
     436:	27 7f       	andi	r18, 0xF7	; 247
     438:	09 f0       	breq	.+2      	; 0x43c <blink_on_activate+0x36>
     43a:	6d c0       	rjmp	.+218    	; 0x516 <blink_on_activate+0x110>
    {
        // blink half as fast when host is foreign
        if (host_is_foreign)
     43c:	20 91 f7 02 	lds	r18, 0x02F7	; 0x8002f7 <host_is_foreign>
     440:	22 23       	and	r18, r18
     442:	21 f0       	breq	.+8      	; 0x44c <blink_on_activate+0x46>
        {
            kRuntime = kRuntime >> 1;
     444:	b6 95       	lsr	r27
     446:	a7 95       	ror	r26
     448:	97 95       	ror	r25
     44a:	87 95       	ror	r24
        }
        
        if ( bootloader_started  && (kRuntime > BLINK_BOOTLD_DELAY) )
     44c:	20 91 ef 02 	lds	r18, 0x02EF	; 0x8002ef <bootloader_started>
     450:	22 23       	and	r18, r18
     452:	e9 f0       	breq	.+58     	; 0x48e <blink_on_activate+0x88>
     454:	8c 34       	cpi	r24, 0x4C	; 76
     456:	91 05       	cpc	r25, r1
     458:	a1 05       	cpc	r26, r1
     45a:	b1 05       	cpc	r27, r1
     45c:	c0 f0       	brcs	.+48     	; 0x48e <blink_on_activate+0x88>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     45e:	25 9b       	sbis	0x04, 5	; 4
     460:	09 c0       	rjmp	.+18     	; 0x474 <blink_on_activate+0x6e>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     462:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     464:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     466:	f8 94       	cli
    {
        if (value_for_bit) 
     468:	95 fd       	sbrc	r25, 5
     46a:	02 c0       	rjmp	.+4      	; 0x470 <blink_on_activate+0x6a>
        {
            *register_addr |= 1 << bit_offset;
     46c:	2d 9a       	sbi	0x05, 5	; 5
     46e:	01 c0       	rjmp	.+2      	; 0x472 <blink_on_activate+0x6c>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     470:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     472:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_BOOTLD_DELAY; 
     474:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     478:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     47c:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     480:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     484:	85 5b       	subi	r24, 0xB5	; 181
     486:	9f 4f       	sbci	r25, 0xFF	; 255
     488:	af 4f       	sbci	r26, 0xFF	; 255
     48a:	bf 4f       	sbci	r27, 0xFF	; 255
     48c:	60 c0       	rjmp	.+192    	; 0x54e <blink_on_activate+0x148>
        }
        else if ( lockout_active  && (kRuntime > BLINK_LOCKOUT_DELAY) )
     48e:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     492:	22 23       	and	r18, r18
     494:	f1 f0       	breq	.+60     	; 0x4d2 <blink_on_activate+0xcc>
     496:	81 3d       	cpi	r24, 0xD1	; 209
     498:	27 e0       	ldi	r18, 0x07	; 7
     49a:	92 07       	cpc	r25, r18
     49c:	a1 05       	cpc	r26, r1
     49e:	b1 05       	cpc	r27, r1
     4a0:	c0 f0       	brcs	.+48     	; 0x4d2 <blink_on_activate+0xcc>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     4a2:	25 9b       	sbis	0x04, 5	; 4
     4a4:	09 c0       	rjmp	.+18     	; 0x4b8 <blink_on_activate+0xb2>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     4a6:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     4a8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4aa:	f8 94       	cli
    {
        if (value_for_bit) 
     4ac:	95 fd       	sbrc	r25, 5
     4ae:	02 c0       	rjmp	.+4      	; 0x4b4 <blink_on_activate+0xae>
        {
            *register_addr |= 1 << bit_offset;
     4b0:	2d 9a       	sbi	0x05, 5	; 5
     4b2:	01 c0       	rjmp	.+2      	; 0x4b6 <blink_on_activate+0xb0>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     4b4:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4b6:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_LOCKOUT_DELAY; 
     4b8:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     4bc:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     4c0:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     4c4:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     4c8:	80 53       	subi	r24, 0x30	; 48
     4ca:	98 4f       	sbci	r25, 0xF8	; 248
     4cc:	af 4f       	sbci	r26, 0xFF	; 255
     4ce:	bf 4f       	sbci	r27, 0xFF	; 255
     4d0:	3e c0       	rjmp	.+124    	; 0x54e <blink_on_activate+0x148>
        }
        else if ( host_active  && (kRuntime > BLINK_ACTIVE_DELAY) )
     4d2:	20 91 03 03 	lds	r18, 0x0303	; 0x800303 <host_active>
     4d6:	22 23       	and	r18, r18
     4d8:	09 f4       	brne	.+2      	; 0x4dc <blink_on_activate+0xd6>
     4da:	41 c0       	rjmp	.+130    	; 0x55e <blink_on_activate+0x158>
     4dc:	85 3f       	cpi	r24, 0xF5	; 245
     4de:	91 40       	sbci	r25, 0x01	; 1
     4e0:	a1 05       	cpc	r26, r1
     4e2:	b1 05       	cpc	r27, r1
     4e4:	e0 f1       	brcs	.+120    	; 0x55e <blink_on_activate+0x158>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     4e6:	25 9b       	sbis	0x04, 5	; 4
     4e8:	09 c0       	rjmp	.+18     	; 0x4fc <blink_on_activate+0xf6>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     4ea:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     4ec:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4ee:	f8 94       	cli
    {
        if (value_for_bit) 
     4f0:	95 fd       	sbrc	r25, 5
     4f2:	02 c0       	rjmp	.+4      	; 0x4f8 <blink_on_activate+0xf2>
        {
            *register_addr |= 1 << bit_offset;
     4f4:	2d 9a       	sbi	0x05, 5	; 5
     4f6:	01 c0       	rjmp	.+2      	; 0x4fa <blink_on_activate+0xf4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     4f8:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4fa:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_ACTIVE_DELAY; 
     4fc:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     500:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     504:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     508:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     50c:	8c 50       	subi	r24, 0x0C	; 12
     50e:	9e 4f       	sbci	r25, 0xFE	; 254
     510:	af 4f       	sbci	r26, 0xFF	; 255
     512:	bf 4f       	sbci	r27, 0xFF	; 255
     514:	1c c0       	rjmp	.+56     	; 0x54e <blink_on_activate+0x148>
        }
        // else spin the loop
    }
    else
    {
        if ( (kRuntime > BLINK_STATUS_DELAY))
     516:	89 3c       	cpi	r24, 0xC9	; 201
     518:	91 05       	cpc	r25, r1
     51a:	a1 05       	cpc	r26, r1
     51c:	b1 05       	cpc	r27, r1
     51e:	f8 f0       	brcs	.+62     	; 0x55e <blink_on_activate+0x158>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     520:	25 9b       	sbis	0x04, 5	; 4
     522:	09 c0       	rjmp	.+18     	; 0x536 <blink_on_activate+0x130>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     524:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     526:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     528:	f8 94       	cli
    {
        if (value_for_bit) 
     52a:	95 fd       	sbrc	r25, 5
     52c:	02 c0       	rjmp	.+4      	; 0x532 <blink_on_activate+0x12c>
        {
            *register_addr |= 1 << bit_offset;
     52e:	2d 9a       	sbi	0x05, 5	; 5
     530:	01 c0       	rjmp	.+2      	; 0x534 <blink_on_activate+0x12e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     532:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     534:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_STATUS_DELAY; 
     536:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     53a:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     53e:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     542:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     546:	88 53       	subi	r24, 0x38	; 56
     548:	9f 4f       	sbci	r25, 0xFF	; 255
     54a:	af 4f       	sbci	r26, 0xFF	; 255
     54c:	bf 4f       	sbci	r27, 0xFF	; 255
     54e:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <blink_started_at>
     552:	90 93 f9 02 	sts	0x02F9, r25	; 0x8002f9 <blink_started_at+0x1>
     556:	a0 93 fa 02 	sts	0x02FA, r26	; 0x8002fa <blink_started_at+0x2>
     55a:	b0 93 fb 02 	sts	0x02FB, r27	; 0x8002fb <blink_started_at+0x3>
        }
    }
}
     55e:	1f 91       	pop	r17
     560:	0f 91       	pop	r16
     562:	08 95       	ret

00000564 <check_Bootload_Time>:

void check_Bootload_Time(void)
{
     564:	0f 93       	push	r16
     566:	1f 93       	push	r17
    if (bootloader_started)
     568:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     56c:	88 23       	and	r24, r24
     56e:	01 f1       	breq	.+64     	; 0x5b0 <check_Bootload_Time+0x4c>
    {
        unsigned long kRuntime = millis() - bootloader_started_at;
     570:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
        
        if (!arduino_mode && (kRuntime > BOOTLOADER_ACTIVE))
     574:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     578:	21 11       	cpse	r18, r1
     57a:	1a c0       	rjmp	.+52     	; 0x5b0 <check_Bootload_Time+0x4c>
     57c:	00 91 e5 02 	lds	r16, 0x02E5	; 0x8002e5 <bootloader_started_at>
     580:	10 91 e6 02 	lds	r17, 0x02E6	; 0x8002e6 <bootloader_started_at+0x1>
     584:	20 91 e7 02 	lds	r18, 0x02E7	; 0x8002e7 <bootloader_started_at+0x2>
     588:	30 91 e8 02 	lds	r19, 0x02E8	; 0x8002e8 <bootloader_started_at+0x3>
     58c:	dc 01       	movw	r26, r24
     58e:	cb 01       	movw	r24, r22
     590:	80 1b       	sub	r24, r16
     592:	91 0b       	sbc	r25, r17
     594:	a2 0b       	sbc	r26, r18
     596:	b3 0b       	sbc	r27, r19
     598:	89 33       	cpi	r24, 0x39	; 57
     59a:	91 4c       	sbci	r25, 0xC1	; 193
     59c:	a1 40       	sbci	r26, 0x01	; 1
     59e:	b1 05       	cpc	r27, r1
     5a0:	38 f0       	brcs	.+14     	; 0x5b0 <check_Bootload_Time+0x4c>
        {
            connect_normal_mode();
     5a2:	0e 94 84 01 	call	0x308	; 0x308 <connect_normal_mode>
            host_active =1;
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
            bootloader_started = 0;
     5ac:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
        }
    }
}
     5b0:	1f 91       	pop	r17
     5b2:	0f 91       	pop	r16
     5b4:	08 95       	ret

000005b6 <check_lockout>:


// lockout needs to happoen for a long enough time to insure bootloading is finished,
void check_lockout(void)
{
     5b6:	0f 93       	push	r16
     5b8:	1f 93       	push	r17
    unsigned long kRuntime = millis() - lockout_started_at;
     5ba:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    
    if (!arduino_mode && ( lockout_active && (kRuntime > LOCKOUT_DELAY) ))
     5be:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     5c2:	21 11       	cpse	r18, r1
     5c4:	1e c0       	rjmp	.+60     	; 0x602 <check_lockout+0x4c>
     5c6:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     5ca:	22 23       	and	r18, r18
     5cc:	d1 f0       	breq	.+52     	; 0x602 <check_lockout+0x4c>
     5ce:	00 91 e9 02 	lds	r16, 0x02E9	; 0x8002e9 <lockout_started_at>
     5d2:	10 91 ea 02 	lds	r17, 0x02EA	; 0x8002ea <lockout_started_at+0x1>
     5d6:	20 91 eb 02 	lds	r18, 0x02EB	; 0x8002eb <lockout_started_at+0x2>
     5da:	30 91 ec 02 	lds	r19, 0x02EC	; 0x8002ec <lockout_started_at+0x3>
     5de:	dc 01       	movw	r26, r24
     5e0:	cb 01       	movw	r24, r22
     5e2:	80 1b       	sub	r24, r16
     5e4:	91 0b       	sbc	r25, r17
     5e6:	a2 0b       	sbc	r26, r18
     5e8:	b3 0b       	sbc	r27, r19
     5ea:	81 3c       	cpi	r24, 0xC1	; 193
     5ec:	94 4d       	sbci	r25, 0xD4	; 212
     5ee:	a1 40       	sbci	r26, 0x01	; 1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	38 f0       	brcs	.+14     	; 0x602 <check_lockout+0x4c>
    {
        connect_normal_mode();
     5f4:	0e 94 84 01 	call	0x308	; 0x308 <connect_normal_mode>

        host_active = 1;
     5f8:	81 e0       	ldi	r24, 0x01	; 1
     5fa:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
        lockout_active =0;
     5fe:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    }
}
     602:	1f 91       	pop	r17
     604:	0f 91       	pop	r16
     606:	08 95       	ret

00000608 <check_shutdown>:


void check_shutdown(void)
{
     608:	0f 93       	push	r16
     60a:	1f 93       	push	r17
    if (shutdown_started)
     60c:	80 91 f2 02 	lds	r24, 0x02F2	; 0x8002f2 <shutdown_started>
     610:	88 23       	and	r24, r24
     612:	19 f1       	breq	.+70     	; 0x65a <check_shutdown+0x52>
    {
        unsigned long kRuntime = millis() - shutdown_started_at;
     614:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
        
        if ( kRuntime > SHUTDOWN_TIME)
     618:	00 91 fd 02 	lds	r16, 0x02FD	; 0x8002fd <shutdown_started_at>
     61c:	10 91 fe 02 	lds	r17, 0x02FE	; 0x8002fe <shutdown_started_at+0x1>
     620:	20 91 ff 02 	lds	r18, 0x02FF	; 0x8002ff <shutdown_started_at+0x2>
     624:	30 91 00 03 	lds	r19, 0x0300	; 0x800300 <shutdown_started_at+0x3>
     628:	dc 01       	movw	r26, r24
     62a:	cb 01       	movw	r24, r22
     62c:	80 1b       	sub	r24, r16
     62e:	91 0b       	sbc	r25, r17
     630:	a2 0b       	sbc	r26, r18
     632:	b3 0b       	sbc	r27, r19
     634:	89 3e       	cpi	r24, 0xE9	; 233
     636:	93 40       	sbci	r25, 0x03	; 3
     638:	a1 05       	cpc	r26, r1
     63a:	b1 05       	cpc	r27, r1
     63c:	98 f1       	brcs	.+102    	; 0x6a4 <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     63e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     640:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     642:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     644:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     646:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     648:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     64a:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     64c:	8f bf       	out	0x3f, r24	; 63
        {
            pinMode(SHUTDOWN, INPUT);
            digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 
            shutdown_started = 0; // set with I2C command 5
     64e:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
            shutdown_detected = 1; // clear when reading with I2C command 4
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <shutdown_detected>
     658:	25 c0       	rjmp	.+74     	; 0x6a4 <check_shutdown+0x9c>
        }
    }
    else
        if (!shutdown_detected) 
     65a:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     65e:	81 11       	cpse	r24, r1
     660:	21 c0       	rjmp	.+66     	; 0x6a4 <check_shutdown+0x9c>
        { 
            // I2C cmd set shutdown_started =1 and set shutdown_detected = 0
            // but if it is a manual event it can have a debounce time
            if( !digitalRead(SHUTDOWN) ) 
     662:	18 99       	sbic	0x03, 0	; 3
     664:	1f c0       	rjmp	.+62     	; 0x6a4 <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     666:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     668:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     66a:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     66c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     66e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     670:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     672:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     674:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     676:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     678:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     67a:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     67c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     67e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     680:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     682:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     684:	8f bf       	out	0x3f, r24	; 63
            {
                pinMode(SHUTDOWN, OUTPUT);
                digitalWrite(SHUTDOWN, LOW);
                pinMode(LED_BUILTIN, OUTPUT);
                digitalWrite(LED_BUILTIN, HIGH);
                shutdown_detected = 0; // set after SHUTDOWN_TIME timer runs
     686:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
                shutdown_started = 1; // it is cleared after SHUTDOWN_TIME timer runs
     68a:	81 e0       	ldi	r24, 0x01	; 1
     68c:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
                shutdown_started_at = millis();
     690:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     694:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
     698:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
     69c:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
     6a0:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
            }
        }
}
     6a4:	1f 91       	pop	r17
     6a6:	0f 91       	pop	r16
     6a8:	08 95       	ret

000006aa <check_DTR>:
uint8_t uart_previous_byte;
uint8_t my_mcu_is_target_and_i_have_it_reset;

void check_DTR(void)
{
    if (!host_is_foreign) 
     6aa:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     6ae:	81 11       	cpse	r24, r1
     6b0:	b5 c0       	rjmp	.+362    	; 0x81c <check_DTR+0x172>
    {
        if ( !digitalRead(HOST_nRTS) )  // if HOST_nRTS is set (active low) then assume avrdude wants to use the bootloader
     6b2:	4b 99       	sbic	0x09, 3	; 9
     6b4:	56 c0       	rjmp	.+172    	; 0x762 <check_DTR+0xb8>
        {
            if ( !(status_byt & (1<<HOST_LOCKOUT_STATUS)) )
     6b6:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     6ba:	83 fd       	sbrc	r24, 3
     6bc:	af c0       	rjmp	.+350    	; 0x81c <check_DTR+0x172>
            {
                if (digitalRead(HOST_nCTS))
     6be:	4a 9b       	sbis	0x09, 2	; 9
     6c0:	05 c0       	rjmp	.+10     	; 0x6cc <check_DTR+0x22>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     6c2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6c4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     6c6:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     6c8:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     6ca:	08 95       	ret
                { // tell the host that it is OK to use serial
                    digitalWrite(HOST_nCTS, LOW);
                }
                else
                {
                    if ( !(bootloader_started  || lockout_active || host_active || uart_has_TTL) )
     6cc:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     6d0:	81 11       	cpse	r24, r1
     6d2:	a4 c0       	rjmp	.+328    	; 0x81c <check_DTR+0x172>
     6d4:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     6d8:	81 11       	cpse	r24, r1
     6da:	a0 c0       	rjmp	.+320    	; 0x81c <check_DTR+0x172>
     6dc:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     6e0:	81 11       	cpse	r24, r1
     6e2:	9c c0       	rjmp	.+312    	; 0x81c <check_DTR+0x172>
     6e4:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     6e8:	81 11       	cpse	r24, r1
     6ea:	98 c0       	rjmp	.+304    	; 0x81c <check_DTR+0x172>
                    {
                        // send the bootload_addres on the DTR pair when nDTR/nRTS becomes active
                        uart_started_at = millis();
     6ec:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     6f0:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
     6f4:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
     6f8:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
     6fc:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
                        uart_output= bootloader_address; // set by I2C, default is RPU_HOST_CONNECT
     700:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <bootloader_address>
     704:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 )  ); 
     708:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     70c:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     710:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     714:	30 e0       	ldi	r19, 0x00	; 0
     716:	20 95       	com	r18
     718:	30 95       	com	r19
     71a:	2a 70       	andi	r18, 0x0A	; 10
     71c:	33 27       	eor	r19, r19
     71e:	64 e0       	ldi	r22, 0x04	; 4
     720:	22 0f       	add	r18, r18
     722:	33 1f       	adc	r19, r19
     724:	6a 95       	dec	r22
     726:	e1 f7       	brne	.-8      	; 0x720 <check_DTR+0x76>
     728:	89 2f       	mov	r24, r25
     72a:	90 e0       	ldi	r25, 0x00	; 0
     72c:	80 95       	com	r24
     72e:	90 95       	com	r25
     730:	80 75       	andi	r24, 0x50	; 80
     732:	99 27       	eor	r25, r25
     734:	74 e0       	ldi	r23, 0x04	; 4
     736:	95 95       	asr	r25
     738:	87 95       	ror	r24
     73a:	7a 95       	dec	r23
     73c:	e1 f7       	brne	.-8      	; 0x736 <check_DTR+0x8c>
     73e:	82 2b       	or	r24, r18
     740:	93 2b       	or	r25, r19
     742:	9f 93       	push	r25
     744:	8f 93       	push	r24
     746:	1f 92       	push	r1
     748:	4f 93       	push	r20
     74a:	86 e1       	ldi	r24, 0x16	; 22
     74c:	91 e0       	ldi	r25, 0x01	; 1
     74e:	9f 93       	push	r25
     750:	8f 93       	push	r24
     752:	0e 94 7e 18 	call	0x30fc	; 0x30fc <printf>
                        uart_has_TTL = 1;
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
                        localhost_active = 1;
     75c:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <localhost_active>
     760:	57 c0       	rjmp	.+174    	; 0x810 <check_DTR+0x166>
                }
            }
        }
        else
        {
            if ( host_active && localhost_active && (!uart_has_TTL) && (!bootloader_started) && (!lockout_active) )
     762:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     766:	88 23       	and	r24, r24
     768:	09 f4       	brne	.+2      	; 0x76c <check_DTR+0xc2>
     76a:	58 c0       	rjmp	.+176    	; 0x81c <check_DTR+0x172>
     76c:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     770:	88 23       	and	r24, r24
     772:	09 f4       	brne	.+2      	; 0x776 <check_DTR+0xcc>
     774:	53 c0       	rjmp	.+166    	; 0x81c <check_DTR+0x172>
     776:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     77a:	81 11       	cpse	r24, r1
     77c:	4f c0       	rjmp	.+158    	; 0x81c <check_DTR+0x172>
     77e:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     782:	81 11       	cpse	r24, r1
     784:	4b c0       	rjmp	.+150    	; 0x81c <check_DTR+0x172>
     786:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     78a:	81 11       	cpse	r24, r1
     78c:	47 c0       	rjmp	.+142    	; 0x81c <check_DTR+0x172>
            {
                // send a byte on the DTR pair when FTDI_nDTR is first non-active
                uart_started_at = millis();
     78e:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     792:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
     796:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
     79a:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
     79e:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
                uart_output= RPU_HOST_DISCONNECT;
     7a2:	8f ec       	ldi	r24, 0xCF	; 207
     7a4:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     7a8:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     7ac:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     7b0:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     7b4:	30 e0       	ldi	r19, 0x00	; 0
     7b6:	20 95       	com	r18
     7b8:	30 95       	com	r19
     7ba:	2a 70       	andi	r18, 0x0A	; 10
     7bc:	33 27       	eor	r19, r19
     7be:	84 e0       	ldi	r24, 0x04	; 4
     7c0:	22 0f       	add	r18, r18
     7c2:	33 1f       	adc	r19, r19
     7c4:	8a 95       	dec	r24
     7c6:	e1 f7       	brne	.-8      	; 0x7c0 <check_DTR+0x116>
     7c8:	89 2f       	mov	r24, r25
     7ca:	90 e0       	ldi	r25, 0x00	; 0
     7cc:	80 95       	com	r24
     7ce:	90 95       	com	r25
     7d0:	80 75       	andi	r24, 0x50	; 80
     7d2:	99 27       	eor	r25, r25
     7d4:	54 e0       	ldi	r21, 0x04	; 4
     7d6:	95 95       	asr	r25
     7d8:	87 95       	ror	r24
     7da:	5a 95       	dec	r21
     7dc:	e1 f7       	brne	.-8      	; 0x7d6 <check_DTR+0x12c>
     7de:	82 2b       	or	r24, r18
     7e0:	93 2b       	or	r25, r19
     7e2:	9f 93       	push	r25
     7e4:	8f 93       	push	r24
     7e6:	1f 92       	push	r1
     7e8:	4f 93       	push	r20
     7ea:	86 e1       	ldi	r24, 0x16	; 22
     7ec:	91 e0       	ldi	r25, 0x01	; 1
     7ee:	9f 93       	push	r25
     7f0:	8f 93       	push	r24
     7f2:	0e 94 7e 18 	call	0x30fc	; 0x30fc <printf>
                uart_has_TTL = 1;
     7f6:	81 e0       	ldi	r24, 0x01	; 1
     7f8:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     7fc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     7fe:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     800:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     802:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, HIGH);
                localhost_active = 0;
     804:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <localhost_active>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     808:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     80a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     80c:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     80e:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     810:	0f 90       	pop	r0
     812:	0f 90       	pop	r0
     814:	0f 90       	pop	r0
     816:	0f 90       	pop	r0
     818:	0f 90       	pop	r0
     81a:	0f 90       	pop	r0
     81c:	08 95       	ret

0000081e <check_uart>:

     Both I2C events and nRTS events (e.g., check_DTR) place state changes on 
     the DTR pair. This function drives those state changes.
*/
void check_uart(void)
{
     81e:	4f 92       	push	r4
     820:	5f 92       	push	r5
     822:	6f 92       	push	r6
     824:	7f 92       	push	r7
     826:	8f 92       	push	r8
     828:	9f 92       	push	r9
     82a:	af 92       	push	r10
     82c:	bf 92       	push	r11
     82e:	cf 92       	push	r12
     830:	df 92       	push	r13
     832:	ef 92       	push	r14
     834:	ff 92       	push	r15
     836:	0f 93       	push	r16
     838:	1f 93       	push	r17
     83a:	cf 93       	push	r28
     83c:	df 93       	push	r29
    unsigned long kRuntime = millis() - uart_started_at;
     83e:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
 
    if ( uart_has_TTL && (kRuntime > UART_TTL) )
     842:	20 91 05 03 	lds	r18, 0x0305	; 0x800305 <uart_has_TTL>
     846:	22 23       	and	r18, r18
     848:	d9 f0       	breq	.+54     	; 0x880 <check_uart+0x62>
     84a:	40 90 0a 03 	lds	r4, 0x030A	; 0x80030a <uart_started_at>
     84e:	50 90 0b 03 	lds	r5, 0x030B	; 0x80030b <uart_started_at+0x1>
     852:	60 90 0c 03 	lds	r6, 0x030C	; 0x80030c <uart_started_at+0x2>
     856:	70 90 0d 03 	lds	r7, 0x030D	; 0x80030d <uart_started_at+0x3>
     85a:	dc 01       	movw	r26, r24
     85c:	cb 01       	movw	r24, r22
     85e:	84 19       	sub	r24, r4
     860:	95 09       	sbc	r25, r5
     862:	a6 09       	sbc	r26, r6
     864:	b7 09       	sbc	r27, r7
     866:	85 3f       	cpi	r24, 0xF5	; 245
     868:	91 40       	sbci	r25, 0x01	; 1
     86a:	a1 05       	cpc	r26, r1
     86c:	b1 05       	cpc	r27, r1
     86e:	40 f0       	brcs	.+16     	; 0x880 <check_uart+0x62>
    { // perhaps the DTR line is stuck (e.g. pulled low) so may need to time out
        status_byt &= (1<<DTR_READBACK_TIMEOUT);
     870:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     874:	81 70       	andi	r24, 0x01	; 1
     876:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
        uart_has_TTL = 0;
     87a:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     87e:	f5 c1       	rjmp	.+1002   	; 0xc6a <__stack+0x36b>
    }
    else
    {
        if ( uart0_available() )
     880:	0e 94 fa 12 	call	0x25f4	; 0x25f4 <uart0_available>
     884:	89 2b       	or	r24, r25
     886:	09 f4       	brne	.+2      	; 0x88a <check_uart+0x6c>
     888:	f0 c1       	rjmp	.+992    	; 0xc6a <__stack+0x36b>
        {
            uint8_t input;
            input = (uint8_t)(getchar());
     88a:	80 91 c1 03 	lds	r24, 0x03C1	; 0x8003c1 <__iob>
     88e:	90 91 c2 03 	lds	r25, 0x03C2	; 0x8003c2 <__iob+0x1>
     892:	0e 94 40 18 	call	0x3080	; 0x3080 <fgetc>
            
            // The test interface can glitch the DTR pair, so a check byte is used to make 
            // sure the data is real and not caused by testing.
            // how the check byte was made:   ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) 
            // do that to the previous input to see if this input is a valid check.
            if (  (input ==  ( (~uart_previous_byte & 0x0A) << 4 | (~uart_previous_byte & 0x50) >> 4 ) )  )
     896:	60 91 08 03 	lds	r22, 0x0308	; 0x800308 <uart_previous_byte>
     89a:	26 2f       	mov	r18, r22
     89c:	30 e0       	ldi	r19, 0x00	; 0
     89e:	20 95       	com	r18
     8a0:	30 95       	com	r19
     8a2:	a9 01       	movw	r20, r18
     8a4:	4a 70       	andi	r20, 0x0A	; 10
     8a6:	55 27       	eor	r21, r21
     8a8:	74 e0       	ldi	r23, 0x04	; 4
     8aa:	44 0f       	add	r20, r20
     8ac:	55 1f       	adc	r21, r21
     8ae:	7a 95       	dec	r23
     8b0:	e1 f7       	brne	.-8      	; 0x8aa <check_uart+0x8c>
     8b2:	20 75       	andi	r18, 0x50	; 80
     8b4:	33 27       	eor	r19, r19
     8b6:	e4 e0       	ldi	r30, 0x04	; 4
     8b8:	35 95       	asr	r19
     8ba:	27 95       	ror	r18
     8bc:	ea 95       	dec	r30
     8be:	e1 f7       	brne	.-8      	; 0x8b8 <check_uart+0x9a>
     8c0:	24 2b       	or	r18, r20
     8c2:	35 2b       	or	r19, r21
     8c4:	ac 01       	movw	r20, r24
     8c6:	55 27       	eor	r21, r21
     8c8:	24 17       	cp	r18, r20
     8ca:	35 07       	cpc	r19, r21
     8cc:	39 f4       	brne	.+14     	; 0x8dc <check_uart+0xbe>
            {
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
     8ce:	10 92 08 03 	sts	0x0308, r1	; 0x800308 <uart_previous_byte>
            

            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
     8d2:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     8d6:	81 11       	cpse	r24, r1
     8d8:	04 c0       	rjmp	.+8      	; 0x8e2 <check_uart+0xc4>
     8da:	0f c0       	rjmp	.+30     	; 0x8fa <check_uart+0xdc>
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
            }
            else
            {
                uart_previous_byte = input; // this byte may be a state change or a glitch
     8dc:	80 93 08 03 	sts	0x0308, r24	; 0x800308 <uart_previous_byte>
                return;
     8e0:	c4 c1       	rjmp	.+904    	; 0xc6a <__stack+0x36b>
            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
            {
                if(input != uart_output) 
     8e2:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
     8e6:	68 17       	cp	r22, r24
     8e8:	29 f0       	breq	.+10     	; 0x8f4 <check_uart+0xd6>
                { // sent byte did not match.
                    status_byt &= (1<<DTR_READBACK_NOT_MATCH);
     8ea:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     8ee:	84 70       	andi	r24, 0x04	; 4
     8f0:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
                }
                uart_has_TTL = 0;
     8f4:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     8f8:	04 c0       	rjmp	.+8      	; 0x902 <__stack+0x3>
                host_is_foreign = 0;
            }
            else
            {
                if (localhost_active)
     8fa:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     8fe:	88 23       	and	r24, r24
     900:	19 f0       	breq	.+6      	; 0x908 <__stack+0x9>
                {
                    host_is_foreign = 0; // used to connect the host
     902:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
     906:	03 c0       	rjmp	.+6      	; 0x90e <__stack+0xf>
                }
                else
                {
                    host_is_foreign = 1; // used to lockout the host
     908:	81 e0       	ldi	r24, 0x01	; 1
     90a:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <host_is_foreign>
                }
            }

            if (input == RPU_NORMAL_MODE) // end the lockout or bootloader if it was set.
     90e:	61 11       	cpse	r22, r1
     910:	27 c0       	rjmp	.+78     	; 0x960 <__stack+0x61>
            { 
                lockout_started_at = millis() - LOCKOUT_DELAY;
     912:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     916:	dc 01       	movw	r26, r24
     918:	cb 01       	movw	r24, r22
     91a:	80 5c       	subi	r24, 0xC0	; 192
     91c:	94 4d       	sbci	r25, 0xD4	; 212
     91e:	a1 40       	sbci	r26, 0x01	; 1
     920:	b1 09       	sbc	r27, r1
     922:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
     926:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
     92a:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
     92e:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
                bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
     932:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     936:	dc 01       	movw	r26, r24
     938:	cb 01       	movw	r24, r22
     93a:	88 53       	subi	r24, 0x38	; 56
     93c:	91 4c       	sbci	r25, 0xC1	; 193
     93e:	a1 40       	sbci	r26, 0x01	; 1
     940:	b1 09       	sbc	r27, r1
     942:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
     946:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
     94a:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
     94e:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     952:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     954:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     956:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     958:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, LOW);
                arduino_mode = 0;
     95a:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
     95e:	5e c1       	rjmp	.+700    	; 0xc1c <__stack+0x31d>
                blink_started_at = millis();
                return;
            }
            if (input == RPU_ARDUINO_MODE) 
     960:	6f 3f       	cpi	r22, 0xFF	; 255
     962:	31 f4       	brne	.+12     	; 0x970 <__stack+0x71>
            {
                arduino_mode_started = 0;
     964:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
                arduino_mode = 1;
     968:	81 e0       	ldi	r24, 0x01	; 1
     96a:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <arduino_mode>
                return;
     96e:	7d c1       	rjmp	.+762    	; 0xc6a <__stack+0x36b>
            }
            if (input == RPU_START_TEST_MODE) 
     970:	61 30       	cpi	r22, 0x01	; 1
     972:	09 f0       	breq	.+2      	; 0x976 <__stack+0x77>
     974:	6f c0       	rjmp	.+222    	; 0xa54 <__stack+0x155>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     976:	f9 b1       	in	r31, 0x09	; 9
     978:	e9 b1       	in	r30, 0x09	; 9
     97a:	56 b1       	in	r21, 0x06	; 6
     97c:	49 b1       	in	r20, 0x09	; 9
     97e:	39 b1       	in	r19, 0x09	; 9
     980:	89 b1       	in	r24, 0x09	; 9
     982:	29 b1       	in	r18, 0x09	; 9
     984:	76 b1       	in	r23, 0x06	; 6
            {
                // fill transceiver_state with HOST_nRTS:HOST_nCTS:TX_nRE:TX_DE:DTR_nRE:DTR_DE:RX_nRE:RX_DE
                transceiver_state = (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) |  (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE));
     986:	90 e0       	ldi	r25, 0x00	; 0
     988:	88 0f       	add	r24, r24
     98a:	89 2f       	mov	r24, r25
     98c:	88 1f       	adc	r24, r24
     98e:	99 0b       	sbc	r25, r25
     990:	88 0f       	add	r24, r24
     992:	99 1f       	adc	r25, r25
     994:	88 0f       	add	r24, r24
     996:	99 1f       	adc	r25, r25
     998:	73 fb       	bst	r23, 3
     99a:	99 27       	eor	r25, r25
     99c:	90 f9       	bld	r25, 0
     99e:	89 2b       	or	r24, r25
     9a0:	f3 fb       	bst	r31, 3
     9a2:	aa 24       	eor	r10, r10
     9a4:	a0 f8       	bld	r10, 0
     9a6:	b1 2c       	mov	r11, r1
     9a8:	b6 94       	lsr	r11
     9aa:	ba 2c       	mov	r11, r10
     9ac:	aa 24       	eor	r10, r10
     9ae:	b7 94       	ror	r11
     9b0:	a7 94       	ror	r10
     9b2:	a8 2a       	or	r10, r24
     9b4:	e2 fb       	bst	r30, 2
     9b6:	cc 24       	eor	r12, r12
     9b8:	c0 f8       	bld	r12, 0
     9ba:	d1 2c       	mov	r13, r1
     9bc:	d6 e0       	ldi	r29, 0x06	; 6
     9be:	cc 0c       	add	r12, r12
     9c0:	dd 1c       	adc	r13, r13
     9c2:	da 95       	dec	r29
     9c4:	e1 f7       	brne	.-8      	; 0x9be <__stack+0xbf>
     9c6:	ca 28       	or	r12, r10
     9c8:	52 fb       	bst	r21, 2
     9ca:	ee 24       	eor	r14, r14
     9cc:	e0 f8       	bld	r14, 0
     9ce:	f1 2c       	mov	r15, r1
     9d0:	15 e0       	ldi	r17, 0x05	; 5
     9d2:	ee 0c       	add	r14, r14
     9d4:	ff 1c       	adc	r15, r15
     9d6:	1a 95       	dec	r17
     9d8:	e1 f7       	brne	.-8      	; 0x9d2 <__stack+0xd3>
     9da:	ec 28       	or	r14, r12
     9dc:	45 fb       	bst	r20, 5
     9de:	00 27       	eor	r16, r16
     9e0:	00 f9       	bld	r16, 0
     9e2:	10 e0       	ldi	r17, 0x00	; 0
     9e4:	84 e0       	ldi	r24, 0x04	; 4
     9e6:	00 0f       	add	r16, r16
     9e8:	11 1f       	adc	r17, r17
     9ea:	8a 95       	dec	r24
     9ec:	e1 f7       	brne	.-8      	; 0x9e6 <__stack+0xe7>
     9ee:	0e 29       	or	r16, r14
     9f0:	36 fb       	bst	r19, 6
     9f2:	33 27       	eor	r19, r19
     9f4:	30 f9       	bld	r19, 0
     9f6:	c3 2f       	mov	r28, r19
     9f8:	80 e0       	ldi	r24, 0x00	; 0
     9fa:	d8 2f       	mov	r29, r24
     9fc:	93 e0       	ldi	r25, 0x03	; 3
     9fe:	cc 0f       	add	r28, r28
     a00:	dd 1f       	adc	r29, r29
     a02:	9a 95       	dec	r25
     a04:	e1 f7       	brne	.-8      	; 0x9fe <__stack+0xff>
     a06:	c0 2b       	or	r28, r16
     a08:	24 fb       	bst	r18, 4
     a0a:	88 24       	eor	r8, r8
     a0c:	80 f8       	bld	r8, 0
     a0e:	91 2c       	mov	r9, r1
     a10:	88 0c       	add	r8, r8
     a12:	99 1c       	adc	r9, r9
     a14:	8c 2a       	or	r8, r28
     a16:	80 92 f4 02 	sts	0x02F4, r8	; 0x8002f4 <transceiver_state>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a1a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a1c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a1e:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a20:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a22:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a24:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a26:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a28:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a2a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a2c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a2e:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a30:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a32:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a34:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a36:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a38:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a3a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a3c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a3e:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a40:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a42:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a44:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a46:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a48:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE active would block uart from seeing RPU_END_TEST_MODE
                digitalWrite(DTR_DE, LOW); 
                digitalWrite(RX_nRE, HIGH);
                digitalWrite(RX_DE, LOW);

                test_mode_started = 0;
     a4a:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 1;
     a4e:	60 93 06 03 	sts	0x0306, r22	; 0x800306 <test_mode>
                return;
     a52:	0b c1       	rjmp	.+534    	; 0xc6a <__stack+0x36b>
            }
            if (input == RPU_END_TEST_MODE) 
     a54:	6e 3f       	cpi	r22, 0xFE	; 254
     a56:	09 f0       	breq	.+2      	; 0xa5a <__stack+0x15b>
     a58:	76 c0       	rjmp	.+236    	; 0xb46 <__stack+0x247>
            {
                // recover transceiver controls
                digitalWrite(HOST_nRTS, ( (transceiver_state>>7) & 0x01) );
     a5a:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a5e:	88 1f       	adc	r24, r24
     a60:	88 27       	eor	r24, r24
     a62:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a64:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a66:	f8 94       	cli
    {
        if (value_for_bit) 
     a68:	88 23       	and	r24, r24
     a6a:	11 f0       	breq	.+4      	; 0xa70 <__stack+0x171>
        {
            *register_addr |= 1 << bit_offset;
     a6c:	5b 9a       	sbi	0x0b, 3	; 11
     a6e:	01 c0       	rjmp	.+2      	; 0xa72 <__stack+0x173>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a70:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a72:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a74:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a78:	86 fb       	bst	r24, 6
     a7a:	88 27       	eor	r24, r24
     a7c:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a7e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a80:	f8 94       	cli
    {
        if (value_for_bit) 
     a82:	88 23       	and	r24, r24
     a84:	11 f0       	breq	.+4      	; 0xa8a <__stack+0x18b>
        {
            *register_addr |= 1 << bit_offset;
     a86:	5a 9a       	sbi	0x0b, 2	; 11
     a88:	01 c0       	rjmp	.+2      	; 0xa8c <__stack+0x18d>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a8a:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a8c:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a8e:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a92:	85 fb       	bst	r24, 5
     a94:	88 27       	eor	r24, r24
     a96:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a98:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a9a:	f8 94       	cli
    {
        if (value_for_bit) 
     a9c:	88 23       	and	r24, r24
     a9e:	11 f0       	breq	.+4      	; 0xaa4 <__stack+0x1a5>
        {
            *register_addr |= 1 << bit_offset;
     aa0:	42 9a       	sbi	0x08, 2	; 8
     aa2:	01 c0       	rjmp	.+2      	; 0xaa6 <__stack+0x1a7>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     aa4:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     aa6:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     aa8:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     aac:	82 95       	swap	r24
     aae:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ab0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ab2:	f8 94       	cli
    {
        if (value_for_bit) 
     ab4:	88 23       	and	r24, r24
     ab6:	11 f0       	breq	.+4      	; 0xabc <__stack+0x1bd>
        {
            *register_addr |= 1 << bit_offset;
     ab8:	5d 9a       	sbi	0x0b, 5	; 11
     aba:	01 c0       	rjmp	.+2      	; 0xabe <__stack+0x1bf>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     abc:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     abe:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     ac0:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     ac4:	83 fb       	bst	r24, 3
     ac6:	88 27       	eor	r24, r24
     ac8:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     aca:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     acc:	f8 94       	cli
    {
        if (value_for_bit) 
     ace:	88 23       	and	r24, r24
     ad0:	11 f0       	breq	.+4      	; 0xad6 <__stack+0x1d7>
        {
            *register_addr |= 1 << bit_offset;
     ad2:	5e 9a       	sbi	0x0b, 6	; 11
     ad4:	01 c0       	rjmp	.+2      	; 0xad8 <__stack+0x1d9>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ad6:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ad8:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ada:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     adc:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     ade:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ae0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ae2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ae4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ae6:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ae8:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE is always active... but
                digitalWrite(DTR_nRE, ( (transceiver_state>>3) & 0x01) );
                // the I2C command fnEndTestMode() sets the DTR_TXD pin and turns on the UART... but
                digitalWrite(DTR_TXD,HIGH); // strong pullup
                pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
                UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
     aea:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     aee:	88 61       	ori	r24, 0x18	; 24
     af0:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     af4:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     af8:	82 fb       	bst	r24, 2
     afa:	88 27       	eor	r24, r24
     afc:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     afe:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b00:	f8 94       	cli
    {
        if (value_for_bit) 
     b02:	88 23       	and	r24, r24
     b04:	11 f0       	breq	.+4      	; 0xb0a <__stack+0x20b>
        {
            *register_addr |= 1 << bit_offset;
     b06:	5f 9a       	sbi	0x0b, 7	; 11
     b08:	01 c0       	rjmp	.+2      	; 0xb0c <__stack+0x20d>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b0a:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b0c:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b0e:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b12:	86 95       	lsr	r24
     b14:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b16:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b18:	f8 94       	cli
    {
        if (value_for_bit) 
     b1a:	88 23       	and	r24, r24
     b1c:	11 f0       	breq	.+4      	; 0xb22 <__stack+0x223>
        {
            *register_addr |= 1 << bit_offset;
     b1e:	5c 9a       	sbi	0x0b, 4	; 11
     b20:	01 c0       	rjmp	.+2      	; 0xb24 <__stack+0x225>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b22:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b24:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b26:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b2a:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b2c:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b2e:	f8 94       	cli
    {
        if (value_for_bit) 
     b30:	88 23       	and	r24, r24
     b32:	11 f0       	breq	.+4      	; 0xb38 <__stack+0x239>
        {
            *register_addr |= 1 << bit_offset;
     b34:	43 9a       	sbi	0x08, 3	; 8
     b36:	01 c0       	rjmp	.+2      	; 0xb3a <__stack+0x23b>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b38:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b3a:	9f bf       	out	0x3f, r25	; 63
                digitalWrite(DTR_DE, ( (transceiver_state>>2) & 0x01) );
                digitalWrite(RX_nRE, ( (transceiver_state>>1) & 0x01) );
                digitalWrite(RX_DE, ( (transceiver_state) & 0x01) );

                test_mode_started = 0;
     b3c:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 0;
     b40:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
                return;
     b44:	92 c0       	rjmp	.+292    	; 0xc6a <__stack+0x36b>
            }
            if (input == rpu_address) // that is my local address
     b46:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
     b4a:	68 13       	cpse	r22, r24
     b4c:	52 c0       	rjmp	.+164    	; 0xbf2 <__stack+0x2f3>
            {
                if(!my_mcu_is_target_and_i_have_it_reset)
     b4e:	80 91 09 03 	lds	r24, 0x0309	; 0x800309 <my_mcu_is_target_and_i_have_it_reset>
     b52:	81 11       	cpse	r24, r1
     b54:	14 c0       	rjmp	.+40     	; 0xb7e <__stack+0x27f>
                {
                    connect_bootload_mode();
     b56:	0e 94 b9 01 	call	0x372	; 0x372 <connect_bootload_mode>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b5a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b5c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b5e:	2a 98       	cbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b60:	8f bf       	out	0x3f, r24	; 63

                    // start the bootloader
                    digitalWrite(MGR_nSS, LOW);   // nSS goes through a open collector buffer to nRESET
                    target_reset_started_at = millis();
     b62:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     b66:	60 93 0e 03 	sts	0x030E, r22	; 0x80030e <target_reset_started_at>
     b6a:	70 93 0f 03 	sts	0x030F, r23	; 0x80030f <target_reset_started_at+0x1>
     b6e:	80 93 10 03 	sts	0x0310, r24	; 0x800310 <target_reset_started_at+0x2>
     b72:	90 93 11 03 	sts	0x0311, r25	; 0x800311 <target_reset_started_at+0x3>
                    my_mcu_is_target_and_i_have_it_reset = 1;
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	80 93 09 03 	sts	0x0309, r24	; 0x800309 <my_mcu_is_target_and_i_have_it_reset>
                    return; 
     b7c:	76 c0       	rjmp	.+236    	; 0xc6a <__stack+0x36b>
                }
                unsigned long kRuntime= millis() - target_reset_started_at;
     b7e:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
                if (kRuntime < 20UL) // hold reset low for a short time but don't delay (the mcu runs 200k instruction in 20 mSec)
     b82:	00 91 0e 03 	lds	r16, 0x030E	; 0x80030e <target_reset_started_at>
     b86:	10 91 0f 03 	lds	r17, 0x030F	; 0x80030f <target_reset_started_at+0x1>
     b8a:	20 91 10 03 	lds	r18, 0x0310	; 0x800310 <target_reset_started_at+0x2>
     b8e:	30 91 11 03 	lds	r19, 0x0311	; 0x800311 <target_reset_started_at+0x3>
     b92:	dc 01       	movw	r26, r24
     b94:	cb 01       	movw	r24, r22
     b96:	80 1b       	sub	r24, r16
     b98:	91 0b       	sbc	r25, r17
     b9a:	a2 0b       	sbc	r26, r18
     b9c:	b3 0b       	sbc	r27, r19
     b9e:	44 97       	sbiw	r24, 0x14	; 20
     ba0:	a1 05       	cpc	r26, r1
     ba2:	b1 05       	cpc	r27, r1
     ba4:	08 f4       	brcc	.+2      	; 0xba8 <__stack+0x2a9>
     ba6:	61 c0       	rjmp	.+194    	; 0xc6a <__stack+0x36b>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ba8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     baa:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     bac:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     bae:	8f bf       	out	0x3f, r24	; 63
                {
                    return;
                } 
                //_delay_ms(20);  // hold reset low for a short time, but this locks the mcu which which blocks i2c, SMBus, and ADC burst. 
                digitalWrite(MGR_nSS, HIGH); // this will release the buffer with open colllector on MCU nRESET.
                my_mcu_is_target_and_i_have_it_reset = 0;
     bb0:	10 92 09 03 	sts	0x0309, r1	; 0x800309 <my_mcu_is_target_and_i_have_it_reset>
                bootloader_started = 1;
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <bootloader_started>
                local_mcu_is_rpu_aware = 0; // after a reset it may be loaded with new software
     bba:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <local_mcu_is_rpu_aware>
                daynight_state &= ~( (1<<6) | (1<<7) );  //clear the day and night work bits since appliction has restart
     bbe:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <daynight_state>
     bc2:	8f 73       	andi	r24, 0x3F	; 63
     bc4:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <daynight_state>
                blink_started_at = millis();
     bc8:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     bcc:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     bd0:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     bd4:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     bd8:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                bootloader_started_at = millis();
     bdc:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     be0:	60 93 e5 02 	sts	0x02E5, r22	; 0x8002e5 <bootloader_started_at>
     be4:	70 93 e6 02 	sts	0x02E6, r23	; 0x8002e6 <bootloader_started_at+0x1>
     be8:	80 93 e7 02 	sts	0x02E7, r24	; 0x8002e7 <bootloader_started_at+0x2>
     bec:	90 93 e8 02 	sts	0x02E8, r25	; 0x8002e8 <bootloader_started_at+0x3>
                return;
     bf0:	3c c0       	rjmp	.+120    	; 0xc6a <__stack+0x36b>
            }
            if (input <= 0x7F) // values > 0x80 are for a host disconnect e.g. the bitwise negation of an RPU_ADDRESS
     bf2:	67 fd       	sbrc	r22, 7
     bf4:	1e c0       	rjmp	.+60     	; 0xc32 <__stack+0x333>
            {  
                lockout_active =1;
     bf6:	81 e0       	ldi	r24, 0x01	; 1
     bf8:	80 93 ee 02 	sts	0x02EE, r24	; 0x8002ee <lockout_active>
                bootloader_started = 0;
     bfc:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
                host_active =0;
     c00:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>

                connect_lockout_mode();
     c04:	0e 94 de 01 	call	0x3bc	; 0x3bc <connect_lockout_mode>

                lockout_started_at = millis();
     c08:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     c0c:	60 93 e9 02 	sts	0x02E9, r22	; 0x8002e9 <lockout_started_at>
     c10:	70 93 ea 02 	sts	0x02EA, r23	; 0x8002ea <lockout_started_at+0x1>
     c14:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <lockout_started_at+0x2>
     c18:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <lockout_started_at+0x3>
                blink_started_at = millis();
     c1c:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
     c20:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     c24:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     c28:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     c2c:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                return;
     c30:	1c c0       	rjmp	.+56     	; 0xc6a <__stack+0x36b>
            }
            if (input > 0x7F) // RPU_HOST_DISCONNECT is the bitwise negation of an RPU_ADDRESS it will be > 0x80 (seen as a uint8_t)
            { 
                host_is_foreign = 0;
     c32:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
                lockout_active =0;
     c36:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
                host_active =0;
     c3a:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
                bootloader_started = 0;
     c3e:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c42:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c44:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c46:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c48:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c4a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c4c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     c4e:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c50:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c52:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c54:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c56:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c58:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c5a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c5c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     c5e:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c60:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c62:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c64:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c66:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c68:	8f bf       	out	0x3f, r24	; 63
            }
            // nothing can get past this point.
            return;
        }
    }
     c6a:	df 91       	pop	r29
     c6c:	cf 91       	pop	r28
     c6e:	1f 91       	pop	r17
     c70:	0f 91       	pop	r16
     c72:	ff 90       	pop	r15
     c74:	ef 90       	pop	r14
     c76:	df 90       	pop	r13
     c78:	cf 90       	pop	r12
     c7a:	bf 90       	pop	r11
     c7c:	af 90       	pop	r10
     c7e:	9f 90       	pop	r9
     c80:	8f 90       	pop	r8
     c82:	7f 90       	pop	r7
     c84:	6f 90       	pop	r6
     c86:	5f 90       	pop	r5
     c88:	4f 90       	pop	r4
     c8a:	08 95       	ret

00000c8c <fnWtMgrAddr>:
    }
}

// (Obsolete) I2C command to access manager address
void fnWtMgrAddr(uint8_t* i2cBuffer)
{
     c8c:	fc 01       	movw	r30, r24
    uint8_t tmp_addr = i2cBuffer[1];
     c8e:	91 81       	ldd	r25, Z+1	; 0x01
    i2cBuffer[1] = rpu_address; // ASCII values in range 0x30..0x7A. e.g.,'1' is 0x31
     c90:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
     c94:	81 83       	std	Z+1, r24	; 0x01
    if ( (tmp_addr>='0') && (tmp_addr<='z') ) 
     c96:	80 ed       	ldi	r24, 0xD0	; 208
     c98:	89 0f       	add	r24, r25
     c9a:	8b 34       	cpi	r24, 0x4B	; 75
     c9c:	28 f4       	brcc	.+10     	; 0xca8 <fnWtMgrAddr+0x1c>
    {
        rpu_address = tmp_addr;
     c9e:	90 93 02 03 	sts	0x0302, r25	; 0x800302 <rpu_address>
        write_rpu_address_to_eeprom = 1;
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
     ca8:	08 95       	ret

00000caa <fnRdBootldAddr>:

// I2C_COMMAND_TO_READ_ADDRESS_SENT_ON_ACTIVE_DTR
void fnRdBootldAddr(uint8_t* i2cBuffer)
{
    // replace data[1] with address sent when HOST_nRTS toggles
    i2cBuffer[1] = bootloader_address;
     caa:	20 91 01 03 	lds	r18, 0x0301	; 0x800301 <bootloader_address>
     cae:	fc 01       	movw	r30, r24
     cb0:	21 83       	std	Z+1, r18	; 0x01
     cb2:	08 95       	ret

00000cb4 <fnWtBootldAddr>:

// I2C_COMMAND_TO_SET_ADDRESS_SENT_ON_ACTIVE_DTR
void fnWtBootldAddr(uint8_t* i2cBuffer)
{
    // set the byte that is sent when HOST_nRTS toggles
    bootloader_address = i2cBuffer[1];
     cb4:	fc 01       	movw	r30, r24
     cb6:	81 81       	ldd	r24, Z+1	; 0x01
     cb8:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
     cbc:	08 95       	ret

00000cbe <fnRdShtdnDtct>:

// I2C_COMMAND_TO_READ_SW_SHUTDOWN_DETECTED
void fnRdShtdnDtct(uint8_t* i2cBuffer)
{
    // when ICP1 pin is pulled  down the host (e.g. R-Pi Zero) should be set up to hault
    i2cBuffer[1] = shutdown_detected;
     cbe:	20 91 f3 02 	lds	r18, 0x02F3	; 0x8002f3 <shutdown_detected>
     cc2:	fc 01       	movw	r30, r24
     cc4:	21 83       	std	Z+1, r18	; 0x01
    // reading clears this flag that was set in check_shutdown() but it is up to the I2C master to do somthing about it.
    shutdown_detected = 0;
     cc6:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
     cca:	08 95       	ret

00000ccc <fnRdStatus>:
    // else ignore
}

// I2C_COMMAND_TO_READ_STATUS
void fnRdStatus(uint8_t* i2cBuffer)
{
     ccc:	fc 01       	movw	r30, r24
    i2cBuffer[1] = status_byt & 0x0F; // bits 0..3
     cce:	90 91 f0 02 	lds	r25, 0x02F0	; 0x8002f0 <status_byt>
     cd2:	9f 70       	andi	r25, 0x0F	; 15
     cd4:	91 83       	std	Z+1, r25	; 0x01
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     cd6:	83 b1       	in	r24, 0x03	; 3
    i2cBuffer[1] &= digitalRead(ALT_EN)<<4; // report if alternat power is enabled
     cd8:	11 82       	std	Z+1, r1	; 0x01
     cda:	83 b1       	in	r24, 0x03	; 3
     cdc:	08 95       	ret

00000cde <fnWtStatus>:
}

// I2C_COMMAND_TO_SET_STATUS
void fnWtStatus(uint8_t* i2cBuffer)
{
    if ( (i2cBuffer[1] & 0x10) ) 
     cde:	fc 01       	movw	r30, r24
     ce0:	21 81       	ldd	r18, Z+1	; 0x01
     ce2:	24 ff       	sbrs	r18, 4
     ce4:	0b c0       	rjmp	.+22     	; 0xcfc <fnWtStatus+0x1e>
    {
        enable_alternate_power = 1;
     ce6:	21 e0       	ldi	r18, 0x01	; 1
     ce8:	20 93 8b 03 	sts	0x038B, r18	; 0x80038b <enable_alternate_power>
        alt_pwm_accum_charge_time = 0; // clear charge time
     cec:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <alt_pwm_accum_charge_time>
     cf0:	10 92 92 03 	sts	0x0392, r1	; 0x800392 <alt_pwm_accum_charge_time+0x1>
     cf4:	10 92 93 03 	sts	0x0393, r1	; 0x800393 <alt_pwm_accum_charge_time+0x2>
     cf8:	10 92 94 03 	sts	0x0394, r1	; 0x800394 <alt_pwm_accum_charge_time+0x3>
    }
    if ( (i2cBuffer[1] & 0x20) && !shutdown_started && !shutdown_detected ) enable_sbc_power = 1;
     cfc:	fc 01       	movw	r30, r24
     cfe:	81 81       	ldd	r24, Z+1	; 0x01
     d00:	85 ff       	sbrs	r24, 5
     d02:	0b c0       	rjmp	.+22     	; 0xd1a <fnWtStatus+0x3c>
     d04:	90 91 f2 02 	lds	r25, 0x02F2	; 0x8002f2 <shutdown_started>
     d08:	91 11       	cpse	r25, r1
     d0a:	07 c0       	rjmp	.+14     	; 0xd1a <fnWtStatus+0x3c>
     d0c:	90 91 f3 02 	lds	r25, 0x02F3	; 0x8002f3 <shutdown_detected>
     d10:	91 11       	cpse	r25, r1
     d12:	03 c0       	rjmp	.+6      	; 0xd1a <fnWtStatus+0x3c>
     d14:	91 e0       	ldi	r25, 0x01	; 1
     d16:	90 93 8c 03 	sts	0x038C, r25	; 0x80038c <enable_sbc_power>
    status_byt = i2cBuffer[1] & 0x0F; // set bits 0..3
     d1a:	8f 70       	andi	r24, 0x0F	; 15
     d1c:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     d20:	08 95       	ret

00000d22 <fnRdArduinMode>:
}

// I2C command to read arduino_mode
void fnRdArduinMode(uint8_t* i2cBuffer)
{
    i2cBuffer[1] = arduino_mode;
     d22:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     d26:	fc 01       	movw	r30, r24
     d28:	21 83       	std	Z+1, r18	; 0x01
     d2a:	08 95       	ret

00000d2c <fnBatStartChrg>:
}

// I2C command for Battery charge start limit (uint16_t)
void fnBatStartChrg(uint8_t* i2cBuffer)
{
     d2c:	fc 01       	movw	r30, r24
    // battery_low_limit is a uint16_t e.g., two bytes
    uint16_t old = battery_low_limit;
     d2e:	80 91 98 03 	lds	r24, 0x0398	; 0x800398 <battery_low_limit>
     d32:	90 91 99 03 	lds	r25, 0x0399	; 0x800399 <battery_low_limit+0x1>
    uint16_t new = 0;

    new += ((uint16_t)i2cBuffer[1])<<8;
     d36:	21 81       	ldd	r18, Z+1	; 0x01
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	32 2f       	mov	r19, r18
     d3c:	22 27       	eor	r18, r18
    i2cBuffer[1] =  ( (0xFF00 & old) >>8 ); 
     d3e:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint16_t)i2cBuffer[2]);
     d40:	92 81       	ldd	r25, Z+2	; 0x02
     d42:	29 0f       	add	r18, r25
     d44:	31 1d       	adc	r19, r1
    i2cBuffer[2] =  ( (0x00FF & old) ); 
     d46:	82 83       	std	Z+2, r24	; 0x02

    // new is ready
    battery_low_limit = new;
     d48:	30 93 99 03 	sts	0x0399, r19	; 0x800399 <battery_low_limit+0x1>
     d4c:	20 93 98 03 	sts	0x0398, r18	; 0x800398 <battery_low_limit>

    bat_limit_loaded = BAT_LOW_LIM_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     d50:	83 e0       	ldi	r24, 0x03	; 3
     d52:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <bat_limit_loaded>
     d56:	08 95       	ret

00000d58 <fnBatDoneChrg>:
}

// I2C command for Battery charge done limit (uint16_t)
void fnBatDoneChrg(uint8_t* i2cBuffer)
{
     d58:	fc 01       	movw	r30, r24
    // battery_high_limit is a uint16_t e.g., two bytes
    uint16_t old = battery_high_limit;
     d5a:	80 91 95 03 	lds	r24, 0x0395	; 0x800395 <battery_high_limit>
     d5e:	90 91 96 03 	lds	r25, 0x0396	; 0x800396 <battery_high_limit+0x1>
    uint16_t new = 0;

    new += ((uint16_t)i2cBuffer[1])<<8;
     d62:	21 81       	ldd	r18, Z+1	; 0x01
     d64:	30 e0       	ldi	r19, 0x00	; 0
     d66:	32 2f       	mov	r19, r18
     d68:	22 27       	eor	r18, r18
    i2cBuffer[1] =  ( (0xFF00 & old) >>8 ); 
     d6a:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint16_t)i2cBuffer[2]);
     d6c:	92 81       	ldd	r25, Z+2	; 0x02
     d6e:	29 0f       	add	r18, r25
     d70:	31 1d       	adc	r19, r1
    i2cBuffer[2] =  ( (0x00FF & old) ); 
     d72:	82 83       	std	Z+2, r24	; 0x02

    // new is ready
    battery_high_limit = new;
     d74:	30 93 96 03 	sts	0x0396, r19	; 0x800396 <battery_high_limit+0x1>
     d78:	20 93 95 03 	sts	0x0395, r18	; 0x800395 <battery_high_limit>

    bat_limit_loaded = BAT_HIGH_LIM_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     d7c:	82 e0       	ldi	r24, 0x02	; 2
     d7e:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <bat_limit_loaded>
     d82:	08 95       	ret

00000d84 <fnRdBatChrgTime>:
}

// I2C command to read battery charging time while doing pwm e.g., absorption time
void fnRdBatChrgTime(uint8_t* i2cBuffer)
{
     d84:	fc 01       	movw	r30, r24
    // there are four bytes in an unsigned long
    unsigned long my_copy = alt_pwm_accum_charge_time; //updates in ISR so copy first (when SMBus is done this is not used as an ISR callback)
     d86:	80 91 91 03 	lds	r24, 0x0391	; 0x800391 <alt_pwm_accum_charge_time>
     d8a:	90 91 92 03 	lds	r25, 0x0392	; 0x800392 <alt_pwm_accum_charge_time+0x1>
     d8e:	20 91 93 03 	lds	r18, 0x0393	; 0x800393 <alt_pwm_accum_charge_time+0x2>
     d92:	30 91 94 03 	lds	r19, 0x0394	; 0x800394 <alt_pwm_accum_charge_time+0x3>

    i2cBuffer[1] = ( (0xFF000000UL & my_copy) >>24 ); 
     d96:	31 83       	std	Z+1, r19	; 0x01
    i2cBuffer[2] = ( (0x00FF0000UL & my_copy) >>16 ); 
     d98:	22 83       	std	Z+2, r18	; 0x02
    i2cBuffer[3] = ( (0x0000FF00UL & my_copy) >>8 ); 
     d9a:	93 83       	std	Z+3, r25	; 0x03
    i2cBuffer[4] = ( (0x000000FFUL & my_copy) );
     d9c:	84 83       	std	Z+4, r24	; 0x04
     d9e:	08 95       	ret

00000da0 <fnMorningThreshold>:
}

// I2C command for day-night Morning Threshold (uint16_t)
void fnMorningThreshold(uint8_t* i2cBuffer)
{
     da0:	fc 01       	movw	r30, r24
    // daynight_morning_threshold is a uint16_t e.g., two bytes
    uint16_t old = daynight_morning_threshold;
     da2:	80 91 9e 03 	lds	r24, 0x039E	; 0x80039e <daynight_morning_threshold>
     da6:	90 91 9f 03 	lds	r25, 0x039F	; 0x80039f <daynight_morning_threshold+0x1>
    uint16_t new = 0;

    new += ((uint16_t)i2cBuffer[1])<<8;
     daa:	21 81       	ldd	r18, Z+1	; 0x01
     dac:	30 e0       	ldi	r19, 0x00	; 0
     dae:	32 2f       	mov	r19, r18
     db0:	22 27       	eor	r18, r18
    i2cBuffer[1] =  ( (0xFF00 & old) >>8 ); 
     db2:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint16_t)i2cBuffer[2]);
     db4:	92 81       	ldd	r25, Z+2	; 0x02
     db6:	29 0f       	add	r18, r25
     db8:	31 1d       	adc	r19, r1
    i2cBuffer[2] =  ( (0x00FF & old) ); 
     dba:	82 83       	std	Z+2, r24	; 0x02

    // new is ready
    daynight_morning_threshold = new;
     dbc:	30 93 9f 03 	sts	0x039F, r19	; 0x80039f <daynight_morning_threshold+0x1>
     dc0:	20 93 9e 03 	sts	0x039E, r18	; 0x80039e <daynight_morning_threshold>
    
    daynight_values_loaded = DAYNIGHT_MORNING_THRESHOLD_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     dc4:	82 e0       	ldi	r24, 0x02	; 2
     dc6:	80 93 a0 03 	sts	0x03A0, r24	; 0x8003a0 <daynight_values_loaded>
     dca:	08 95       	ret

00000dcc <fnEveningThreshold>:
}

// I2C command for day-night Evening Threshold (uint16_t)
void fnEveningThreshold(uint8_t* i2cBuffer)
{
     dcc:	fc 01       	movw	r30, r24
    // daynight_evening_threshold is a uint16_t e.g., two bytes
    uint16_t old = daynight_evening_threshold;
     dce:	80 91 a1 03 	lds	r24, 0x03A1	; 0x8003a1 <daynight_evening_threshold>
     dd2:	90 91 a2 03 	lds	r25, 0x03A2	; 0x8003a2 <daynight_evening_threshold+0x1>
    uint16_t new = 0;

    new += ((uint16_t)i2cBuffer[1])<<8;
     dd6:	21 81       	ldd	r18, Z+1	; 0x01
     dd8:	30 e0       	ldi	r19, 0x00	; 0
     dda:	32 2f       	mov	r19, r18
     ddc:	22 27       	eor	r18, r18
    i2cBuffer[1] =  ( (0xFF00 & old) >>8 ); 
     dde:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint16_t)i2cBuffer[2]);
     de0:	92 81       	ldd	r25, Z+2	; 0x02
     de2:	29 0f       	add	r18, r25
     de4:	31 1d       	adc	r19, r1
    i2cBuffer[2] =  ( (0x00FF & old) ); 
     de6:	82 83       	std	Z+2, r24	; 0x02

    // new is ready
    daynight_evening_threshold = new;
     de8:	30 93 a2 03 	sts	0x03A2, r19	; 0x8003a2 <daynight_evening_threshold+0x1>
     dec:	20 93 a1 03 	sts	0x03A1, r18	; 0x8003a1 <daynight_evening_threshold>

    daynight_values_loaded = DAYNIGHT_EVENING_THRESHOLD_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     df0:	83 e0       	ldi	r24, 0x03	; 3
     df2:	80 93 a0 03 	sts	0x03A0, r24	; 0x8003a0 <daynight_values_loaded>
     df6:	08 95       	ret

00000df8 <fnDayNightState>:
// I2C command to read Day-Night state. It is one byte,
// the low nimmble has Day-Night state, the high nimmble helps tell if start of day (bit 6) or night (bit 7)
// bit 4 set from master will clear bits 6 & 7 (readback depends on if bit 5 is set)
// bit 5 set from master will include bits 6 & 7 in readback otherwise only only the Day-Night state is in readback
void fnDayNightState(uint8_t* i2cBuffer)
{ 
     df8:	fc 01       	movw	r30, r24
    if (i2cBuffer[1] & (1<<4) )
     dfa:	21 81       	ldd	r18, Z+1	; 0x01
     dfc:	24 ff       	sbrs	r18, 4
     dfe:	05 c0       	rjmp	.+10     	; 0xe0a <fnDayNightState+0x12>
    {
        daynight_state &= ~( (1<<6) | (1<<7) );  // clear the day and night work bits
     e00:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <daynight_state>
     e04:	8f 73       	andi	r24, 0x3F	; 63
     e06:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <daynight_state>
     e0a:	90 91 a7 03 	lds	r25, 0x03A7	; 0x8003a7 <daynight_state>
    }
    if (i2cBuffer[1] & (1<<5) ) 
     e0e:	25 ff       	sbrs	r18, 5
     e10:	02 c0       	rjmp	.+4      	; 0xe16 <fnDayNightState+0x1e>
    {
        i2cBuffer[1] = daynight_state & ~( (1<<4) | (1<<5) );  // return bits mask is 0b11001111
     e12:	9f 7c       	andi	r25, 0xCF	; 207
     e14:	01 c0       	rjmp	.+2      	; 0xe18 <fnDayNightState+0x20>
    }
    else
    {
        i2cBuffer[1] = daynight_state & ~( (1<<7) | (1<<6) | (1<<5) | (1<<4) );  // return bits mask is 0b00001111
     e16:	9f 70       	andi	r25, 0x0F	; 15
     e18:	91 83       	std	Z+1, r25	; 0x01
     e1a:	08 95       	ret

00000e1c <fnRdTimedAccumAltI>:
    i2cBuffer[2] = ( (0x00FF & adc_buffer) ); 
}

// I2C command to read timed accumulation of analog channel ALT_I
void fnRdTimedAccumAltI(uint8_t* i2cBuffer)
{
     e1c:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_alt_ti
    unsigned long my_copy = accumulate_alt_ti; //updates in ISR so copy first (when SMBus is done this is not used as an ISR callback)
     e1e:	80 91 76 03 	lds	r24, 0x0376	; 0x800376 <accumulate_alt_ti>
     e22:	90 91 77 03 	lds	r25, 0x0377	; 0x800377 <accumulate_alt_ti+0x1>
     e26:	20 91 78 03 	lds	r18, 0x0378	; 0x800378 <accumulate_alt_ti+0x2>
     e2a:	30 91 79 03 	lds	r19, 0x0379	; 0x800379 <accumulate_alt_ti+0x3>

    i2cBuffer[1] = ( (0xFF000000UL & my_copy) >>24 ); 
     e2e:	31 83       	std	Z+1, r19	; 0x01
    i2cBuffer[2] = ( (0x00FF0000UL & my_copy) >>16 ); 
     e30:	22 83       	std	Z+2, r18	; 0x02
    i2cBuffer[3] = ( (0x0000FF00UL & my_copy) >>8 ); 
     e32:	93 83       	std	Z+3, r25	; 0x03
    i2cBuffer[4] = ( (0x000000FFUL & my_copy) );
     e34:	84 83       	std	Z+4, r24	; 0x04
     e36:	08 95       	ret

00000e38 <fnRdTimedAccumPwrI>:
}

// I2C command to read timed accumulation of analog channel PWR_I
void fnRdTimedAccumPwrI(uint8_t* i2cBuffer)
{
     e38:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_pwr_ti
    unsigned long my_copy = accumulate_pwr_ti; //updates in ISR so copy first (when SMBus is done this is not used as an ISR callback)
     e3a:	80 91 7a 03 	lds	r24, 0x037A	; 0x80037a <accumulate_pwr_ti>
     e3e:	90 91 7b 03 	lds	r25, 0x037B	; 0x80037b <accumulate_pwr_ti+0x1>
     e42:	20 91 7c 03 	lds	r18, 0x037C	; 0x80037c <accumulate_pwr_ti+0x2>
     e46:	30 91 7d 03 	lds	r19, 0x037D	; 0x80037d <accumulate_pwr_ti+0x3>

    i2cBuffer[1] = ( (0xFF000000UL & my_copy) >>24 ); 
     e4a:	31 83       	std	Z+1, r19	; 0x01
    i2cBuffer[2] = ( (0x00FF0000UL & my_copy) >>16 ); 
     e4c:	22 83       	std	Z+2, r18	; 0x02
    i2cBuffer[3] = ( (0x0000FF00UL & my_copy) >>8 ); 
     e4e:	93 83       	std	Z+3, r25	; 0x03
    i2cBuffer[4] = ( (0x000000FFUL & my_copy) );
     e50:	84 83       	std	Z+4, r24	; 0x04
     e52:	08 95       	ret

00000e54 <fnAnalogRefExternAVCC>:
// I2C command for Analog referance EXTERNAL_AVCC
// swap the I2C buffer with the ref_extern_avcc_uV in use
// set ref_loaded so main loop will try to save it to EEPROM
// the main loop will reload EEPROM or default value if new is out of range
void fnAnalogRefExternAVCC(uint8_t* i2cBuffer)
{
     e54:	0f 93       	push	r16
     e56:	1f 93       	push	r17
     e58:	cf 93       	push	r28
     e5a:	df 93       	push	r29
     e5c:	fc 01       	movw	r30, r24
    // I work with ref_extern_avcc_uV as a uint32_t, but it is a float (both are four bytes)
    uint32_t old = ref_extern_avcc_uV;
     e5e:	c0 91 83 03 	lds	r28, 0x0383	; 0x800383 <ref_extern_avcc_uV>
     e62:	d0 91 84 03 	lds	r29, 0x0384	; 0x800384 <ref_extern_avcc_uV+0x1>
     e66:	80 91 85 03 	lds	r24, 0x0385	; 0x800385 <ref_extern_avcc_uV+0x2>
     e6a:	90 91 86 03 	lds	r25, 0x0386	; 0x800386 <ref_extern_avcc_uV+0x3>
    uint32_t new = 0;
    new += ((uint32_t)i2cBuffer[1])<<24; // cast, multiply by 2**24, and sum 
     e6e:	41 81       	ldd	r20, Z+1	; 0x01
     e70:	50 e0       	ldi	r21, 0x00	; 0
     e72:	60 e0       	ldi	r22, 0x00	; 0
     e74:	70 e0       	ldi	r23, 0x00	; 0
     e76:	34 2f       	mov	r19, r20
     e78:	22 27       	eor	r18, r18
     e7a:	11 27       	eor	r17, r17
     e7c:	00 27       	eor	r16, r16
    i2cBuffer[1] = ( (0xFF000000UL & old) >>24 ); // swap the return value with the old byte
     e7e:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint32_t)i2cBuffer[2])<<16;
     e80:	42 81       	ldd	r20, Z+2	; 0x02
     e82:	50 e0       	ldi	r21, 0x00	; 0
     e84:	60 e0       	ldi	r22, 0x00	; 0
     e86:	70 e0       	ldi	r23, 0x00	; 0
     e88:	ba 01       	movw	r22, r20
     e8a:	55 27       	eor	r21, r21
     e8c:	44 27       	eor	r20, r20
     e8e:	40 0f       	add	r20, r16
     e90:	51 1f       	adc	r21, r17
     e92:	62 1f       	adc	r22, r18
     e94:	73 1f       	adc	r23, r19
    i2cBuffer[2] =  ( (0x00FF0000UL & old) >>16 ); 
     e96:	82 83       	std	Z+2, r24	; 0x02

    new += ((uint32_t)i2cBuffer[3])<<8;
     e98:	83 81       	ldd	r24, Z+3	; 0x03
     e9a:	90 e0       	ldi	r25, 0x00	; 0
     e9c:	a0 e0       	ldi	r26, 0x00	; 0
     e9e:	b0 e0       	ldi	r27, 0x00	; 0
     ea0:	ba 2f       	mov	r27, r26
     ea2:	a9 2f       	mov	r26, r25
     ea4:	98 2f       	mov	r25, r24
     ea6:	88 27       	eor	r24, r24
    i2cBuffer[3] =  ( (0x0000FF00UL & old) >>8 ); 
     ea8:	d3 83       	std	Z+3, r29	; 0x03
     eaa:	24 81       	ldd	r18, Z+4	; 0x04
     eac:	42 0f       	add	r20, r18
     eae:	51 1d       	adc	r21, r1
     eb0:	61 1d       	adc	r22, r1
     eb2:	71 1d       	adc	r23, r1

    new += ((uint32_t)i2cBuffer[4]);
    i2cBuffer[4] =  ( (0x000000FFUL & old) ); 
     eb4:	c4 83       	std	Z+4, r28	; 0x04

    // new is ready
    ref_extern_avcc_uV = new;
     eb6:	84 0f       	add	r24, r20
     eb8:	95 1f       	adc	r25, r21
     eba:	a6 1f       	adc	r26, r22
     ebc:	b7 1f       	adc	r27, r23
     ebe:	80 93 83 03 	sts	0x0383, r24	; 0x800383 <ref_extern_avcc_uV>
     ec2:	90 93 84 03 	sts	0x0384, r25	; 0x800384 <ref_extern_avcc_uV+0x1>
     ec6:	a0 93 85 03 	sts	0x0385, r26	; 0x800385 <ref_extern_avcc_uV+0x2>
     eca:	b0 93 86 03 	sts	0x0386, r27	; 0x800386 <ref_extern_avcc_uV+0x3>

    ref_loaded = REF_AVCC_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     ece:	82 e0       	ldi	r24, 0x02	; 2
     ed0:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <ref_loaded>
}
     ed4:	df 91       	pop	r29
     ed6:	cf 91       	pop	r28
     ed8:	1f 91       	pop	r17
     eda:	0f 91       	pop	r16
     edc:	08 95       	ret

00000ede <fnAnalogRefIntern1V1>:

// I2C command for Analog referance INTERNAL_1V1
void fnAnalogRefIntern1V1(uint8_t* i2cBuffer)
{
     ede:	0f 93       	push	r16
     ee0:	1f 93       	push	r17
     ee2:	cf 93       	push	r28
     ee4:	df 93       	push	r29
     ee6:	fc 01       	movw	r30, r24
    // I work with ref_extern_avcc_uV as a uint32_t, but it is a float (both are four bytes)
    uint32_t old = ref_intern_1v1_uV;
     ee8:	c0 91 87 03 	lds	r28, 0x0387	; 0x800387 <ref_intern_1v1_uV>
     eec:	d0 91 88 03 	lds	r29, 0x0388	; 0x800388 <ref_intern_1v1_uV+0x1>
     ef0:	80 91 89 03 	lds	r24, 0x0389	; 0x800389 <ref_intern_1v1_uV+0x2>
     ef4:	90 91 8a 03 	lds	r25, 0x038A	; 0x80038a <ref_intern_1v1_uV+0x3>
    uint32_t new = 0;
    new += ((uint32_t)i2cBuffer[1])<<24; // cast, multiply by 2**24, and sum 
     ef8:	41 81       	ldd	r20, Z+1	; 0x01
     efa:	50 e0       	ldi	r21, 0x00	; 0
     efc:	60 e0       	ldi	r22, 0x00	; 0
     efe:	70 e0       	ldi	r23, 0x00	; 0
     f00:	34 2f       	mov	r19, r20
     f02:	22 27       	eor	r18, r18
     f04:	11 27       	eor	r17, r17
     f06:	00 27       	eor	r16, r16
    i2cBuffer[1] = ( (0xFF000000UL & old) >>24 ); // swap the return value with the old byte
     f08:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint32_t)i2cBuffer[2])<<16;
     f0a:	42 81       	ldd	r20, Z+2	; 0x02
     f0c:	50 e0       	ldi	r21, 0x00	; 0
     f0e:	60 e0       	ldi	r22, 0x00	; 0
     f10:	70 e0       	ldi	r23, 0x00	; 0
     f12:	ba 01       	movw	r22, r20
     f14:	55 27       	eor	r21, r21
     f16:	44 27       	eor	r20, r20
     f18:	40 0f       	add	r20, r16
     f1a:	51 1f       	adc	r21, r17
     f1c:	62 1f       	adc	r22, r18
     f1e:	73 1f       	adc	r23, r19
    i2cBuffer[2] =  ( (0x00FF0000UL & old) >>16 ); 
     f20:	82 83       	std	Z+2, r24	; 0x02

    new += ((uint32_t)i2cBuffer[3])<<8;
     f22:	83 81       	ldd	r24, Z+3	; 0x03
     f24:	90 e0       	ldi	r25, 0x00	; 0
     f26:	a0 e0       	ldi	r26, 0x00	; 0
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	ba 2f       	mov	r27, r26
     f2c:	a9 2f       	mov	r26, r25
     f2e:	98 2f       	mov	r25, r24
     f30:	88 27       	eor	r24, r24
    i2cBuffer[3] =  ( (0x0000FF00UL & old) >>8 ); 
     f32:	d3 83       	std	Z+3, r29	; 0x03
     f34:	24 81       	ldd	r18, Z+4	; 0x04
     f36:	42 0f       	add	r20, r18
     f38:	51 1d       	adc	r21, r1
     f3a:	61 1d       	adc	r22, r1
     f3c:	71 1d       	adc	r23, r1

    new += ((uint32_t)i2cBuffer[4]);
    i2cBuffer[4] =  ( (0x000000FFUL & old) ); 
     f3e:	c4 83       	std	Z+4, r28	; 0x04

    // new is ready
    ref_intern_1v1_uV = new;
     f40:	84 0f       	add	r24, r20
     f42:	95 1f       	adc	r25, r21
     f44:	a6 1f       	adc	r26, r22
     f46:	b7 1f       	adc	r27, r23
     f48:	80 93 87 03 	sts	0x0387, r24	; 0x800387 <ref_intern_1v1_uV>
     f4c:	90 93 88 03 	sts	0x0388, r25	; 0x800388 <ref_intern_1v1_uV+0x1>
     f50:	a0 93 89 03 	sts	0x0389, r26	; 0x800389 <ref_intern_1v1_uV+0x2>
     f54:	b0 93 8a 03 	sts	0x038A, r27	; 0x80038a <ref_intern_1v1_uV+0x3>
    
    ref_loaded = REF_1V1_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     f58:	83 e0       	ldi	r24, 0x03	; 3
     f5a:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <ref_loaded>
}
     f5e:	df 91       	pop	r29
     f60:	cf 91       	pop	r28
     f62:	1f 91       	pop	r17
     f64:	0f 91       	pop	r16
     f66:	08 95       	ret

00000f68 <fnMorningDebounce>:
    }
}

// I2C command for day-night morning debounce time (unsigned long)
void fnMorningDebounce(uint8_t* i2cBuffer)
{
     f68:	0f 93       	push	r16
     f6a:	1f 93       	push	r17
     f6c:	cf 93       	push	r28
     f6e:	df 93       	push	r29
     f70:	fc 01       	movw	r30, r24
    // daynight_morning_debounce is a unsigned long and has four bytes
    uint32_t old = daynight_morning_debounce;
     f72:	c0 91 a3 03 	lds	r28, 0x03A3	; 0x8003a3 <daynight_morning_debounce>
     f76:	d0 91 a4 03 	lds	r29, 0x03A4	; 0x8003a4 <daynight_morning_debounce+0x1>
     f7a:	80 91 a5 03 	lds	r24, 0x03A5	; 0x8003a5 <daynight_morning_debounce+0x2>
     f7e:	90 91 a6 03 	lds	r25, 0x03A6	; 0x8003a6 <daynight_morning_debounce+0x3>
    uint32_t new = 0;
    new += ((uint32_t)i2cBuffer[1])<<24; // cast, multiply by 2**24, and sum 
     f82:	41 81       	ldd	r20, Z+1	; 0x01
     f84:	50 e0       	ldi	r21, 0x00	; 0
     f86:	60 e0       	ldi	r22, 0x00	; 0
     f88:	70 e0       	ldi	r23, 0x00	; 0
     f8a:	34 2f       	mov	r19, r20
     f8c:	22 27       	eor	r18, r18
     f8e:	11 27       	eor	r17, r17
     f90:	00 27       	eor	r16, r16
    i2cBuffer[1] = ( (0xFF000000UL & old) >>24 ); // swap the return value with the old byte
     f92:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint32_t)i2cBuffer[2])<<16;
     f94:	42 81       	ldd	r20, Z+2	; 0x02
     f96:	50 e0       	ldi	r21, 0x00	; 0
     f98:	60 e0       	ldi	r22, 0x00	; 0
     f9a:	70 e0       	ldi	r23, 0x00	; 0
     f9c:	ba 01       	movw	r22, r20
     f9e:	55 27       	eor	r21, r21
     fa0:	44 27       	eor	r20, r20
     fa2:	40 0f       	add	r20, r16
     fa4:	51 1f       	adc	r21, r17
     fa6:	62 1f       	adc	r22, r18
     fa8:	73 1f       	adc	r23, r19
    i2cBuffer[2] =  ( (0x00FF0000UL & old) >>16 ); 
     faa:	82 83       	std	Z+2, r24	; 0x02

    new += ((uint32_t)i2cBuffer[3])<<8;
     fac:	83 81       	ldd	r24, Z+3	; 0x03
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	a0 e0       	ldi	r26, 0x00	; 0
     fb2:	b0 e0       	ldi	r27, 0x00	; 0
     fb4:	ba 2f       	mov	r27, r26
     fb6:	a9 2f       	mov	r26, r25
     fb8:	98 2f       	mov	r25, r24
     fba:	88 27       	eor	r24, r24
    i2cBuffer[3] =  ( (0x0000FF00UL & old) >>8 ); 
     fbc:	d3 83       	std	Z+3, r29	; 0x03
     fbe:	24 81       	ldd	r18, Z+4	; 0x04
     fc0:	42 0f       	add	r20, r18
     fc2:	51 1d       	adc	r21, r1
     fc4:	61 1d       	adc	r22, r1
     fc6:	71 1d       	adc	r23, r1

    new += ((uint32_t)i2cBuffer[4]);
    i2cBuffer[4] =  ( (0x000000FFUL & old) ); 
     fc8:	c4 83       	std	Z+4, r28	; 0x04

    // new is ready
    daynight_morning_debounce = new;
     fca:	84 0f       	add	r24, r20
     fcc:	95 1f       	adc	r25, r21
     fce:	a6 1f       	adc	r26, r22
     fd0:	b7 1f       	adc	r27, r23
     fd2:	80 93 a3 03 	sts	0x03A3, r24	; 0x8003a3 <daynight_morning_debounce>
     fd6:	90 93 a4 03 	sts	0x03A4, r25	; 0x8003a4 <daynight_morning_debounce+0x1>
     fda:	a0 93 a5 03 	sts	0x03A5, r26	; 0x8003a5 <daynight_morning_debounce+0x2>
     fde:	b0 93 a6 03 	sts	0x03A6, r27	; 0x8003a6 <daynight_morning_debounce+0x3>

    daynight_values_loaded = DAYNIGHT_MORNING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     fe2:	84 e0       	ldi	r24, 0x04	; 4
     fe4:	80 93 a0 03 	sts	0x03A0, r24	; 0x8003a0 <daynight_values_loaded>
}
     fe8:	df 91       	pop	r29
     fea:	cf 91       	pop	r28
     fec:	1f 91       	pop	r17
     fee:	0f 91       	pop	r16
     ff0:	08 95       	ret

00000ff2 <fnEveningDebounce>:

// I2C command for day-night evening debounce time (unsigned long)
void fnEveningDebounce(uint8_t* i2cBuffer)
{
     ff2:	0f 93       	push	r16
     ff4:	1f 93       	push	r17
     ff6:	cf 93       	push	r28
     ff8:	df 93       	push	r29
     ffa:	fc 01       	movw	r30, r24
    // daynight_evening_debounce is a unsigned long and has four bytes
    uint32_t old = daynight_evening_debounce;
     ffc:	c0 91 9a 03 	lds	r28, 0x039A	; 0x80039a <daynight_evening_debounce>
    1000:	d0 91 9b 03 	lds	r29, 0x039B	; 0x80039b <daynight_evening_debounce+0x1>
    1004:	80 91 9c 03 	lds	r24, 0x039C	; 0x80039c <daynight_evening_debounce+0x2>
    1008:	90 91 9d 03 	lds	r25, 0x039D	; 0x80039d <daynight_evening_debounce+0x3>
    uint32_t new = 0;
    new += ((uint32_t)i2cBuffer[1])<<24; // cast, multiply by 2**24, and sum 
    100c:	41 81       	ldd	r20, Z+1	; 0x01
    100e:	50 e0       	ldi	r21, 0x00	; 0
    1010:	60 e0       	ldi	r22, 0x00	; 0
    1012:	70 e0       	ldi	r23, 0x00	; 0
    1014:	34 2f       	mov	r19, r20
    1016:	22 27       	eor	r18, r18
    1018:	11 27       	eor	r17, r17
    101a:	00 27       	eor	r16, r16
    i2cBuffer[1] = ( (0xFF000000UL & old) >>24 ); // swap the return value with the old byte
    101c:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint32_t)i2cBuffer[2])<<16;
    101e:	42 81       	ldd	r20, Z+2	; 0x02
    1020:	50 e0       	ldi	r21, 0x00	; 0
    1022:	60 e0       	ldi	r22, 0x00	; 0
    1024:	70 e0       	ldi	r23, 0x00	; 0
    1026:	ba 01       	movw	r22, r20
    1028:	55 27       	eor	r21, r21
    102a:	44 27       	eor	r20, r20
    102c:	40 0f       	add	r20, r16
    102e:	51 1f       	adc	r21, r17
    1030:	62 1f       	adc	r22, r18
    1032:	73 1f       	adc	r23, r19
    i2cBuffer[2] =  ( (0x00FF0000UL & old) >>16 ); 
    1034:	82 83       	std	Z+2, r24	; 0x02

    new += ((uint32_t)i2cBuffer[3])<<8;
    1036:	83 81       	ldd	r24, Z+3	; 0x03
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	a0 e0       	ldi	r26, 0x00	; 0
    103c:	b0 e0       	ldi	r27, 0x00	; 0
    103e:	ba 2f       	mov	r27, r26
    1040:	a9 2f       	mov	r26, r25
    1042:	98 2f       	mov	r25, r24
    1044:	88 27       	eor	r24, r24
    i2cBuffer[3] =  ( (0x0000FF00UL & old) >>8 ); 
    1046:	d3 83       	std	Z+3, r29	; 0x03
    1048:	24 81       	ldd	r18, Z+4	; 0x04
    104a:	42 0f       	add	r20, r18
    104c:	51 1d       	adc	r21, r1
    104e:	61 1d       	adc	r22, r1
    1050:	71 1d       	adc	r23, r1

    new += ((uint32_t)i2cBuffer[4]);
    i2cBuffer[4] =  ( (0x000000FFUL & old) ); 
    1052:	c4 83       	std	Z+4, r28	; 0x04

    // new is ready
    daynight_evening_debounce = new;
    1054:	84 0f       	add	r24, r20
    1056:	95 1f       	adc	r25, r21
    1058:	a6 1f       	adc	r26, r22
    105a:	b7 1f       	adc	r27, r23
    105c:	80 93 9a 03 	sts	0x039A, r24	; 0x80039a <daynight_evening_debounce>
    1060:	90 93 9b 03 	sts	0x039B, r25	; 0x80039b <daynight_evening_debounce+0x1>
    1064:	a0 93 9c 03 	sts	0x039C, r26	; 0x80039c <daynight_evening_debounce+0x2>
    1068:	b0 93 9d 03 	sts	0x039D, r27	; 0x80039d <daynight_evening_debounce+0x3>

    daynight_values_loaded = DAYNIGHT_MORNING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
    106c:	84 e0       	ldi	r24, 0x04	; 4
    106e:	80 93 a0 03 	sts	0x03A0, r24	; 0x8003a0 <daynight_values_loaded>
}
    1072:	df 91       	pop	r29
    1074:	cf 91       	pop	r28
    1076:	1f 91       	pop	r17
    1078:	0f 91       	pop	r16
    107a:	08 95       	ret

0000107c <fnNull>:
    i2cBuffer[4] =  ( (0x000000FFUL & now) );
}

/* Dummy function */
void fnNull(uint8_t* i2cBuffer)
{
    107c:	08 95       	ret

0000107e <fnMillis>:
    daynight_values_loaded = DAYNIGHT_MORNING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
}

// I2C command to read millis time
void fnMillis(uint8_t* i2cBuffer)
{
    107e:	cf 93       	push	r28
    1080:	df 93       	push	r29
    1082:	ec 01       	movw	r28, r24
    unsigned long now = millis();
    1084:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    // there are four bytes in an unsigned long
    i2cBuffer[1] = ( (0xFF000000UL & now) >>24 ); 
    1088:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  ( (0x00FF0000UL & now) >>16 ); 
    108a:	8a 83       	std	Y+2, r24	; 0x02
    i2cBuffer[3] =  ( (0x0000FF00UL & now) >>8 ); 
    108c:	7b 83       	std	Y+3, r23	; 0x03
    i2cBuffer[4] =  ( (0x000000FFUL & now) );
    108e:	6c 83       	std	Y+4, r22	; 0x04
}
    1090:	df 91       	pop	r29
    1092:	cf 91       	pop	r28
    1094:	08 95       	ret

00001096 <fnRdAdcAltI>:
  *  for ALT_I, ALT_V, PWR_I, PWR_V reading     */

// I2C command to read analog channel 0 (ten bits: 0..1023)
// high byte is after command byte, then low byte next.
void fnRdAdcAltI(uint8_t* i2cBuffer)
{
    1096:	cf 93       	push	r28
    1098:	df 93       	push	r29
    109a:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(ALT_I);
    109c:	80 e0       	ldi	r24, 0x00	; 0
    109e:	0e 94 df 13 	call	0x27be	; 0x27be <analogRead>
    i2cBuffer[1] = ( (0xFF00 & adc_buffer) >>8 ); 
    10a2:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] = ( (0x00FF & adc_buffer) ); 
    10a4:	8a 83       	std	Y+2, r24	; 0x02
}
    10a6:	df 91       	pop	r29
    10a8:	cf 91       	pop	r28
    10aa:	08 95       	ret

000010ac <fnRdAdcAltV>:

// I2C command to read analog channel 1 (ten bits: 0..1023)
// high byte is after command byte, then low byte next.
void fnRdAdcAltV(uint8_t* i2cBuffer)
{
    10ac:	cf 93       	push	r28
    10ae:	df 93       	push	r29
    10b0:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(ALT_V);
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	0e 94 df 13 	call	0x27be	; 0x27be <analogRead>
    i2cBuffer[1] = ( (0xFF00 & adc_buffer) >>8 ); 
    10b8:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] = ( (0x00FF & adc_buffer) ); 
    10ba:	8a 83       	std	Y+2, r24	; 0x02
}
    10bc:	df 91       	pop	r29
    10be:	cf 91       	pop	r28
    10c0:	08 95       	ret

000010c2 <fnRdAdcPwrI>:

// I2C command to read analog channel 6 (ten bits: 0..1023)
// high byte is after command byte, then low byte next.
void fnRdAdcPwrI(uint8_t* i2cBuffer)
{
    10c2:	cf 93       	push	r28
    10c4:	df 93       	push	r29
    10c6:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(PWR_I);
    10c8:	86 e0       	ldi	r24, 0x06	; 6
    10ca:	0e 94 df 13 	call	0x27be	; 0x27be <analogRead>
    i2cBuffer[1] = ( (0xFF00 & adc_buffer) >>8 ); 
    10ce:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] = ( (0x00FF & adc_buffer) ); 
    10d0:	8a 83       	std	Y+2, r24	; 0x02
}
    10d2:	df 91       	pop	r29
    10d4:	cf 91       	pop	r28
    10d6:	08 95       	ret

000010d8 <fnRdAdcPwrV>:

// I2C command to read analog channel 7 (ten bits: 0..1023)
// high byte is after command byte, then low byte next.
void fnRdAdcPwrV(uint8_t* i2cBuffer)
{
    10d8:	cf 93       	push	r28
    10da:	df 93       	push	r29
    10dc:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(PWR_V);
    10de:	87 e0       	ldi	r24, 0x07	; 7
    10e0:	0e 94 df 13 	call	0x27be	; 0x27be <analogRead>
    i2cBuffer[1] = ( (0xFF00 & adc_buffer) >>8 ); 
    10e4:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] = ( (0x00FF & adc_buffer) ); 
    10e6:	8a 83       	std	Y+2, r24	; 0x02
}
    10e8:	df 91       	pop	r29
    10ea:	cf 91       	pop	r28
    10ec:	08 95       	ret

000010ee <fnRdXcvrCntlInTestMode>:
    }
}

// I2C command to read transceiver control bits
void fnRdXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
    10ee:	7f 92       	push	r7
    10f0:	8f 92       	push	r8
    10f2:	9f 92       	push	r9
    10f4:	af 92       	push	r10
    10f6:	bf 92       	push	r11
    10f8:	cf 92       	push	r12
    10fa:	df 92       	push	r13
    10fc:	ef 92       	push	r14
    10fe:	ff 92       	push	r15
    1100:	0f 93       	push	r16
    1102:	1f 93       	push	r17
    1104:	cf 93       	push	r28
    1106:	df 93       	push	r29
    if (test_mode)
    1108:	e0 91 06 03 	lds	r30, 0x0306	; 0x800306 <test_mode>
    110c:	ee 23       	and	r30, r30
    110e:	09 f4       	brne	.+2      	; 0x1112 <fnRdXcvrCntlInTestMode+0x24>
    1110:	55 c0       	rjmp	.+170    	; 0x11bc <fnRdXcvrCntlInTestMode+0xce>
    1112:	e9 b1       	in	r30, 0x09	; 9
    1114:	b9 b1       	in	r27, 0x09	; 9
    1116:	f6 b1       	in	r31, 0x06	; 6
    1118:	79 b0       	in	r7, 0x09	; 9
    111a:	a9 b0       	in	r10, 0x09	; 9
    111c:	09 b1       	in	r16, 0x09	; 9
    111e:	b9 b0       	in	r11, 0x09	; 9
    1120:	c6 b1       	in	r28, 0x06	; 6
    {
        i2cBuffer[1] = ( (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) | (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE)) ); 
    1122:	10 e0       	ldi	r17, 0x00	; 0
    1124:	00 0f       	add	r16, r16
    1126:	01 2f       	mov	r16, r17
    1128:	00 1f       	adc	r16, r16
    112a:	11 0b       	sbc	r17, r17
    112c:	00 0f       	add	r16, r16
    112e:	11 1f       	adc	r17, r17
    1130:	00 0f       	add	r16, r16
    1132:	11 1f       	adc	r17, r17
    1134:	c3 fb       	bst	r28, 3
    1136:	cc 27       	eor	r28, r28
    1138:	c0 f9       	bld	r28, 0
    113a:	ac 2f       	mov	r26, r28
    113c:	a0 2b       	or	r26, r16
    113e:	e3 fb       	bst	r30, 3
    1140:	88 24       	eor	r8, r8
    1142:	80 f8       	bld	r8, 0
    1144:	91 2c       	mov	r9, r1
    1146:	e4 01       	movw	r28, r8
    1148:	d6 95       	lsr	r29
    114a:	dc 2f       	mov	r29, r28
    114c:	cc 27       	eor	r28, r28
    114e:	d7 95       	ror	r29
    1150:	c7 95       	ror	r28
    1152:	ca 2b       	or	r28, r26
    1154:	b2 fb       	bst	r27, 2
    1156:	cc 24       	eor	r12, r12
    1158:	c0 f8       	bld	r12, 0
    115a:	d1 2c       	mov	r13, r1
    115c:	d6 01       	movw	r26, r12
    115e:	56 e0       	ldi	r21, 0x06	; 6
    1160:	aa 0f       	add	r26, r26
    1162:	bb 1f       	adc	r27, r27
    1164:	5a 95       	dec	r21
    1166:	e1 f7       	brne	.-8      	; 0x1160 <fnRdXcvrCntlInTestMode+0x72>
    1168:	ac 2b       	or	r26, r28
    116a:	f2 fb       	bst	r31, 2
    116c:	ee 24       	eor	r14, r14
    116e:	e0 f8       	bld	r14, 0
    1170:	f1 2c       	mov	r15, r1
    1172:	f7 01       	movw	r30, r14
    1174:	65 e0       	ldi	r22, 0x05	; 5
    1176:	ee 0f       	add	r30, r30
    1178:	ff 1f       	adc	r31, r31
    117a:	6a 95       	dec	r22
    117c:	e1 f7       	brne	.-8      	; 0x1176 <fnRdXcvrCntlInTestMode+0x88>
    117e:	ea 2b       	or	r30, r26
    1180:	75 fa       	bst	r7, 5
    1182:	66 27       	eor	r22, r22
    1184:	60 f9       	bld	r22, 0
    1186:	70 e0       	ldi	r23, 0x00	; 0
    1188:	f4 e0       	ldi	r31, 0x04	; 4
    118a:	66 0f       	add	r22, r22
    118c:	77 1f       	adc	r23, r23
    118e:	fa 95       	dec	r31
    1190:	e1 f7       	brne	.-8      	; 0x118a <fnRdXcvrCntlInTestMode+0x9c>
    1192:	6e 2b       	or	r22, r30
    1194:	a6 fa       	bst	r10, 6
    1196:	44 27       	eor	r20, r20
    1198:	40 f9       	bld	r20, 0
    119a:	50 e0       	ldi	r21, 0x00	; 0
    119c:	a3 e0       	ldi	r26, 0x03	; 3
    119e:	44 0f       	add	r20, r20
    11a0:	55 1f       	adc	r21, r21
    11a2:	aa 95       	dec	r26
    11a4:	e1 f7       	brne	.-8      	; 0x119e <fnRdXcvrCntlInTestMode+0xb0>
    11a6:	46 2b       	or	r20, r22
    11a8:	b4 fa       	bst	r11, 4
    11aa:	22 27       	eor	r18, r18
    11ac:	20 f9       	bld	r18, 0
    11ae:	30 e0       	ldi	r19, 0x00	; 0
    11b0:	22 0f       	add	r18, r18
    11b2:	33 1f       	adc	r19, r19
    11b4:	24 2b       	or	r18, r20
    11b6:	fc 01       	movw	r30, r24
    11b8:	21 83       	std	Z+1, r18	; 0x01
    11ba:	02 c0       	rjmp	.+4      	; 0x11c0 <fnRdXcvrCntlInTestMode+0xd2>
    }
    else 
    {
        i2cBuffer[1] = 0; 
    11bc:	fc 01       	movw	r30, r24
    11be:	11 82       	std	Z+1, r1	; 0x01
    }
}
    11c0:	df 91       	pop	r29
    11c2:	cf 91       	pop	r28
    11c4:	1f 91       	pop	r17
    11c6:	0f 91       	pop	r16
    11c8:	ff 90       	pop	r15
    11ca:	ef 90       	pop	r14
    11cc:	df 90       	pop	r13
    11ce:	cf 90       	pop	r12
    11d0:	bf 90       	pop	r11
    11d2:	af 90       	pop	r10
    11d4:	9f 90       	pop	r9
    11d6:	8f 90       	pop	r8
    11d8:	7f 90       	pop	r7
    11da:	08 95       	ret

000011dc <fnWtXcvrCntlInTestMode>:

// I2C command to write transceiver control bits
void fnWtXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
    11dc:	cf 93       	push	r28
    11de:	df 93       	push	r29
    11e0:	fc 01       	movw	r30, r24
    if (test_mode)
    11e2:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    11e6:	88 23       	and	r24, r24
    11e8:	09 f4       	brne	.+2      	; 0x11ec <fnWtXcvrCntlInTestMode+0x10>
    11ea:	6e c0       	rjmp	.+220    	; 0x12c8 <fnWtXcvrCntlInTestMode+0xec>
    {
        // mask the needed bit and shift it to position zero so digitalWrite can move it to where it needs to go.
        digitalWrite(HOST_nRTS, ( (i2cBuffer[1] & (1<<7))>>7 ) );
    11ec:	81 81       	ldd	r24, Z+1	; 0x01
    11ee:	88 1f       	adc	r24, r24
    11f0:	88 27       	eor	r24, r24
    11f2:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11f4:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11f6:	f8 94       	cli
    {
        if (value_for_bit) 
    11f8:	88 23       	and	r24, r24
    11fa:	11 f0       	breq	.+4      	; 0x1200 <fnWtXcvrCntlInTestMode+0x24>
        {
            *register_addr |= 1 << bit_offset;
    11fc:	5b 9a       	sbi	0x0b, 3	; 11
    11fe:	01 c0       	rjmp	.+2      	; 0x1202 <fnWtXcvrCntlInTestMode+0x26>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1200:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1202:	9f bf       	out	0x3f, r25	; 63
        digitalWrite(HOST_nCTS, ( (i2cBuffer[1] & (1<<6))>>6 ) );
    1204:	81 81       	ldd	r24, Z+1	; 0x01
    1206:	86 fb       	bst	r24, 6
    1208:	88 27       	eor	r24, r24
    120a:	80 f9       	bld	r24, 0
    120c:	c8 2f       	mov	r28, r24
    120e:	80 e0       	ldi	r24, 0x00	; 0
    1210:	d8 2f       	mov	r29, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1212:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1214:	f8 94       	cli
    {
        if (value_for_bit) 
    1216:	cd 2b       	or	r28, r29
    1218:	11 f0       	breq	.+4      	; 0x121e <fnWtXcvrCntlInTestMode+0x42>
        {
            *register_addr |= 1 << bit_offset;
    121a:	5a 9a       	sbi	0x0b, 2	; 11
    121c:	01 c0       	rjmp	.+2      	; 0x1220 <fnWtXcvrCntlInTestMode+0x44>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    121e:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1220:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_nRE, ( (i2cBuffer[1] & (1<<5))>>5 ) );
    1222:	81 81       	ldd	r24, Z+1	; 0x01
    1224:	85 fb       	bst	r24, 5
    1226:	aa 27       	eor	r26, r26
    1228:	a0 f9       	bld	r26, 0
    122a:	b0 e0       	ldi	r27, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    122c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    122e:	f8 94       	cli
    {
        if (value_for_bit) 
    1230:	ab 2b       	or	r26, r27
    1232:	11 f0       	breq	.+4      	; 0x1238 <fnWtXcvrCntlInTestMode+0x5c>
        {
            *register_addr |= 1 << bit_offset;
    1234:	42 9a       	sbi	0x08, 2	; 8
    1236:	01 c0       	rjmp	.+2      	; 0x123a <fnWtXcvrCntlInTestMode+0x5e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1238:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    123a:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_DE, ( (i2cBuffer[1] & (1<<4))>>4 ) );
    123c:	81 81       	ldd	r24, Z+1	; 0x01
    123e:	84 fb       	bst	r24, 4
    1240:	66 27       	eor	r22, r22
    1242:	60 f9       	bld	r22, 0
    1244:	70 e0       	ldi	r23, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1246:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1248:	f8 94       	cli
    {
        if (value_for_bit) 
    124a:	67 2b       	or	r22, r23
    124c:	11 f0       	breq	.+4      	; 0x1252 <fnWtXcvrCntlInTestMode+0x76>
        {
            *register_addr |= 1 << bit_offset;
    124e:	5d 9a       	sbi	0x0b, 5	; 11
    1250:	01 c0       	rjmp	.+2      	; 0x1254 <fnWtXcvrCntlInTestMode+0x78>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1252:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1254:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(DTR_nRE, ( (i2cBuffer[1] & (1<<3))>>3 ) ); // setting this will blind others state change but I need it for testing
    1256:	81 81       	ldd	r24, Z+1	; 0x01
    1258:	83 fb       	bst	r24, 3
    125a:	44 27       	eor	r20, r20
    125c:	40 f9       	bld	r20, 0
    125e:	50 e0       	ldi	r21, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1260:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1262:	f8 94       	cli
    {
        if (value_for_bit) 
    1264:	45 2b       	or	r20, r21
    1266:	11 f0       	breq	.+4      	; 0x126c <fnWtXcvrCntlInTestMode+0x90>
        {
            *register_addr |= 1 << bit_offset;
    1268:	5e 9a       	sbi	0x0b, 6	; 11
    126a:	01 c0       	rjmp	.+2      	; 0x126e <fnWtXcvrCntlInTestMode+0x92>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    126c:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    126e:	8f bf       	out	0x3f, r24	; 63
        if ( (i2cBuffer[1] & (1<<2))>>2 ) // enabling the dtr driver in testmode needs to cause a transcever load on the dtr pair
    1270:	81 81       	ldd	r24, Z+1	; 0x01
    1272:	82 ff       	sbrs	r24, 2
    1274:	11 c0       	rjmp	.+34     	; 0x1298 <fnWtXcvrCntlInTestMode+0xbc>
        {
            UCSR0B &= ~( (1<<RXEN0)|(1<<TXEN0) ); // turn off UART 
    1276:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    127a:	87 7e       	andi	r24, 0xE7	; 231
    127c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1280:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1282:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1284:	51 9a       	sbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1286:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1288:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    128a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    128c:	59 98       	cbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    128e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1290:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1292:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1294:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1296:	8f bf       	out	0x3f, r24	; 63
            pinMode(DTR_TXD,OUTPUT);
            digitalWrite(DTR_TXD,LOW); // the DTR pair will be driven and load the transceiver 
            digitalWrite(DTR_DE,  1); 
        }
        digitalWrite(RX_nRE, ( (i2cBuffer[1] & (1<<1))>>1 ) );
    1298:	81 81       	ldd	r24, Z+1	; 0x01
    129a:	81 fb       	bst	r24, 1
    129c:	22 27       	eor	r18, r18
    129e:	20 f9       	bld	r18, 0
    12a0:	30 e0       	ldi	r19, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12a2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12a4:	f8 94       	cli
    {
        if (value_for_bit) 
    12a6:	23 2b       	or	r18, r19
    12a8:	11 f0       	breq	.+4      	; 0x12ae <fnWtXcvrCntlInTestMode+0xd2>
        {
            *register_addr |= 1 << bit_offset;
    12aa:	5c 9a       	sbi	0x0b, 4	; 11
    12ac:	01 c0       	rjmp	.+2      	; 0x12b0 <fnWtXcvrCntlInTestMode+0xd4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    12ae:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12b0:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
    12b2:	81 81       	ldd	r24, Z+1	; 0x01
    12b4:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12b6:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12b8:	f8 94       	cli
    {
        if (value_for_bit) 
    12ba:	88 23       	and	r24, r24
    12bc:	11 f0       	breq	.+4      	; 0x12c2 <fnWtXcvrCntlInTestMode+0xe6>
        {
            *register_addr |= 1 << bit_offset;
    12be:	43 9a       	sbi	0x08, 3	; 8
    12c0:	01 c0       	rjmp	.+2      	; 0x12c4 <fnWtXcvrCntlInTestMode+0xe8>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    12c2:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12c4:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    12c6:	01 c0       	rjmp	.+2      	; 0x12ca <fnWtXcvrCntlInTestMode+0xee>
        digitalWrite(RX_DE,  (i2cBuffer[1] & 1) );
    }
    else 
    {
        i2cBuffer[1] = 0; 
    12c8:	11 82       	std	Z+1, r1	; 0x01
    }
}
    12ca:	df 91       	pop	r29
    12cc:	cf 91       	pop	r28
    12ce:	08 95       	ret

000012d0 <fnWtShtdnDtct>:

// I2C_COMMAND_TO_SET_SW_FOR_SHUTDOWN
void fnWtShtdnDtct(uint8_t* i2cBuffer)
{
    // pull ICP1 pin low to hault the host (e.g. Pi Zero on RPUpi)
    if (i2cBuffer[1] == 1)
    12d0:	fc 01       	movw	r30, r24
    12d2:	81 81       	ldd	r24, Z+1	; 0x01
    12d4:	81 30       	cpi	r24, 0x01	; 1
    12d6:	f1 f4       	brne	.+60     	; 0x1314 <fnWtShtdnDtct+0x44>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12d8:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12da:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    12dc:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12de:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12e0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12e2:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    12e4:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12e6:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12e8:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12ea:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    12ec:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12ee:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12f0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12f2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    12f4:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12f6:	9f bf       	out	0x3f, r25	; 63
    {
        pinMode(SHUTDOWN, OUTPUT);
        digitalWrite(SHUTDOWN, LOW);
        pinMode(LED_BUILTIN, OUTPUT);
        digitalWrite(LED_BUILTIN, HIGH);
        shutdown_started = 1; // it is cleared in check_shutdown()
    12f8:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
        shutdown_detected = 0; // it is set in check_shutdown()
    12fc:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
        shutdown_started_at = millis();
    1300:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    1304:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
    1308:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
    130c:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
    1310:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
    1314:	08 95       	ret

00001316 <fnRdMgrAddr>:
  *    all managers lockout serial except the address to bootload and the host */

// I2C command to access manager address and set RPU_NORMAL_MODE
// if given a valid address (ASCII 48..122) it will save that rather than setting normal mode.
void fnRdMgrAddr(uint8_t* i2cBuffer)
{
    1316:	cf 93       	push	r28
    1318:	fc 01       	movw	r30, r24
    uint8_t tmp_addr = i2cBuffer[1];
    131a:	91 81       	ldd	r25, Z+1	; 0x01
    i2cBuffer[1] = rpu_address; // ASCII values in range 0x30..0x7A. e.g.,'1' is 0x31
    131c:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
    1320:	81 83       	std	Z+1, r24	; 0x01
    if ( (tmp_addr>='0') && (tmp_addr<='z') ) 
    1322:	80 ed       	ldi	r24, 0xD0	; 208
    1324:	89 0f       	add	r24, r25
    1326:	8b 34       	cpi	r24, 0x4B	; 75
    1328:	30 f4       	brcc	.+12     	; 0x1336 <fnRdMgrAddr+0x20>
    {
        rpu_address = tmp_addr;
    132a:	90 93 02 03 	sts	0x0302, r25	; 0x800302 <rpu_address>
        write_rpu_address_to_eeprom = 1;
    132e:	81 e0       	ldi	r24, 0x01	; 1
    1330:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
        return;
    1334:	9d c0       	rjmp	.+314    	; 0x1470 <fnRdMgrAddr+0x15a>
    }
    local_mcu_is_rpu_aware =1; 
    1336:	c1 e0       	ldi	r28, 0x01	; 1
    1338:	c0 93 f6 02 	sts	0x02F6, r28	; 0x8002f6 <local_mcu_is_rpu_aware>
    // end the local mcu lockout. 
    if (localhost_active) 
    133c:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
    1340:	88 23       	and	r24, r24
    1342:	b1 f1       	breq	.+108    	; 0x13b0 <fnRdMgrAddr+0x9a>
    {
        // If the local host is active then broadcast on DTR pair
        uart_started_at = millis();
    1344:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    1348:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    134c:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    1350:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    1354:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
        uart_output = RPU_NORMAL_MODE;
    1358:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    135c:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    1360:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1364:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	20 95       	com	r18
    136c:	30 95       	com	r19
    136e:	2a 70       	andi	r18, 0x0A	; 10
    1370:	33 27       	eor	r19, r19
    1372:	64 e0       	ldi	r22, 0x04	; 4
    1374:	22 0f       	add	r18, r18
    1376:	33 1f       	adc	r19, r19
    1378:	6a 95       	dec	r22
    137a:	e1 f7       	brne	.-8      	; 0x1374 <fnRdMgrAddr+0x5e>
    137c:	89 2f       	mov	r24, r25
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	80 95       	com	r24
    1382:	90 95       	com	r25
    1384:	80 75       	andi	r24, 0x50	; 80
    1386:	99 27       	eor	r25, r25
    1388:	74 e0       	ldi	r23, 0x04	; 4
    138a:	95 95       	asr	r25
    138c:	87 95       	ror	r24
    138e:	7a 95       	dec	r23
    1390:	e1 f7       	brne	.-8      	; 0x138a <fnRdMgrAddr+0x74>
    1392:	82 2b       	or	r24, r18
    1394:	93 2b       	or	r25, r19
    1396:	9f 93       	push	r25
    1398:	8f 93       	push	r24
    139a:	1f 92       	push	r1
    139c:	4f 93       	push	r20
    139e:	86 e1       	ldi	r24, 0x16	; 22
    13a0:	91 e0       	ldi	r25, 0x01	; 1
    13a2:	9f 93       	push	r25
    13a4:	8f 93       	push	r24
    13a6:	0e 94 7e 18 	call	0x30fc	; 0x30fc <printf>
        uart_has_TTL = 1; // causes host_is_foreign to be false
    13aa:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
    13ae:	39 c0       	rjmp	.+114    	; 0x1422 <fnRdMgrAddr+0x10c>
    }
    else 
        if (bootloader_started)
    13b0:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
    13b4:	88 23       	and	r24, r24
    13b6:	e1 f1       	breq	.+120    	; 0x1430 <fnRdMgrAddr+0x11a>
        {
            // If the bootloader_started has not timed out yet broadcast on DTR pair
            uart_started_at = millis();
    13b8:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    13bc:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    13c0:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    13c4:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    13c8:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
            uart_output = RPU_NORMAL_MODE;
    13cc:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    13d0:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    13d4:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    13d8:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    13dc:	30 e0       	ldi	r19, 0x00	; 0
    13de:	20 95       	com	r18
    13e0:	30 95       	com	r19
    13e2:	2a 70       	andi	r18, 0x0A	; 10
    13e4:	33 27       	eor	r19, r19
    13e6:	84 e0       	ldi	r24, 0x04	; 4
    13e8:	22 0f       	add	r18, r18
    13ea:	33 1f       	adc	r19, r19
    13ec:	8a 95       	dec	r24
    13ee:	e1 f7       	brne	.-8      	; 0x13e8 <fnRdMgrAddr+0xd2>
    13f0:	89 2f       	mov	r24, r25
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	80 95       	com	r24
    13f6:	90 95       	com	r25
    13f8:	80 75       	andi	r24, 0x50	; 80
    13fa:	99 27       	eor	r25, r25
    13fc:	54 e0       	ldi	r21, 0x04	; 4
    13fe:	95 95       	asr	r25
    1400:	87 95       	ror	r24
    1402:	5a 95       	dec	r21
    1404:	e1 f7       	brne	.-8      	; 0x13fe <fnRdMgrAddr+0xe8>
    1406:	82 2b       	or	r24, r18
    1408:	93 2b       	or	r25, r19
    140a:	9f 93       	push	r25
    140c:	8f 93       	push	r24
    140e:	1f 92       	push	r1
    1410:	4f 93       	push	r20
    1412:	86 e1       	ldi	r24, 0x16	; 22
    1414:	91 e0       	ldi	r25, 0x01	; 1
    1416:	9f 93       	push	r25
    1418:	8f 93       	push	r24
    141a:	0e 94 7e 18 	call	0x30fc	; 0x30fc <printf>
            uart_has_TTL = 0; // causes host_is_foreign to be true, so local DTR/RTS is not accepted
    141e:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
    1422:	0f 90       	pop	r0
    1424:	0f 90       	pop	r0
    1426:	0f 90       	pop	r0
    1428:	0f 90       	pop	r0
    142a:	0f 90       	pop	r0
    142c:	0f 90       	pop	r0
    142e:	20 c0       	rjmp	.+64     	; 0x1470 <fnRdMgrAddr+0x15a>
        } 
        else
        {
            lockout_started_at = millis() - LOCKOUT_DELAY;
    1430:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    1434:	dc 01       	movw	r26, r24
    1436:	cb 01       	movw	r24, r22
    1438:	80 5c       	subi	r24, 0xC0	; 192
    143a:	94 4d       	sbci	r25, 0xD4	; 212
    143c:	a1 40       	sbci	r26, 0x01	; 1
    143e:	b1 09       	sbc	r27, r1
    1440:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
    1444:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
    1448:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
    144c:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
            bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
    1450:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    1454:	dc 01       	movw	r26, r24
    1456:	cb 01       	movw	r24, r22
    1458:	88 53       	subi	r24, 0x38	; 56
    145a:	91 4c       	sbci	r25, 0xC1	; 193
    145c:	a1 40       	sbci	r26, 0x01	; 1
    145e:	b1 09       	sbc	r27, r1
    1460:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
    1464:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
    1468:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
    146c:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
        }
        
}
    1470:	cf 91       	pop	r28
    1472:	08 95       	ret

00001474 <fnWtArduinMode>:
/********* PIONT TO POINT MODE ***********
  *    arduino_mode LOCKOUT_DELAY and BOOTLOADER_ACTIVE last forever when the host RTS toggles   */

// I2C command to set arduino_mode
void fnWtArduinMode(uint8_t* i2cBuffer)
{
    1474:	cf 93       	push	r28
    if (i2cBuffer[1] == 1)
    1476:	fc 01       	movw	r30, r24
    1478:	c1 81       	ldd	r28, Z+1	; 0x01
    147a:	c1 30       	cpi	r28, 0x01	; 1
    147c:	09 f0       	breq	.+2      	; 0x1480 <fnWtArduinMode+0xc>
    147e:	45 c0       	rjmp	.+138    	; 0x150a <fnWtArduinMode+0x96>
    {
        if (!arduino_mode_started)
    1480:	20 91 04 03 	lds	r18, 0x0304	; 0x800304 <arduino_mode_started>
    1484:	21 11       	cpse	r18, r1
    1486:	41 c0       	rjmp	.+130    	; 0x150a <fnWtArduinMode+0x96>
        {
            uart_started_at = millis();
    1488:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    148c:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    1490:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    1494:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    1498:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
            uart_output = RPU_ARDUINO_MODE;
    149c:	8f ef       	ldi	r24, 0xFF	; 255
    149e:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    14a2:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    14a6:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    14aa:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	20 95       	com	r18
    14b2:	30 95       	com	r19
    14b4:	2a 70       	andi	r18, 0x0A	; 10
    14b6:	33 27       	eor	r19, r19
    14b8:	84 e0       	ldi	r24, 0x04	; 4
    14ba:	22 0f       	add	r18, r18
    14bc:	33 1f       	adc	r19, r19
    14be:	8a 95       	dec	r24
    14c0:	e1 f7       	brne	.-8      	; 0x14ba <fnWtArduinMode+0x46>
    14c2:	89 2f       	mov	r24, r25
    14c4:	90 e0       	ldi	r25, 0x00	; 0
    14c6:	80 95       	com	r24
    14c8:	90 95       	com	r25
    14ca:	80 75       	andi	r24, 0x50	; 80
    14cc:	99 27       	eor	r25, r25
    14ce:	54 e0       	ldi	r21, 0x04	; 4
    14d0:	95 95       	asr	r25
    14d2:	87 95       	ror	r24
    14d4:	5a 95       	dec	r21
    14d6:	e1 f7       	brne	.-8      	; 0x14d0 <fnWtArduinMode+0x5c>
    14d8:	82 2b       	or	r24, r18
    14da:	93 2b       	or	r25, r19
    14dc:	9f 93       	push	r25
    14de:	8f 93       	push	r24
    14e0:	1f 92       	push	r1
    14e2:	4f 93       	push	r20
    14e4:	86 e1       	ldi	r24, 0x16	; 22
    14e6:	91 e0       	ldi	r25, 0x01	; 1
    14e8:	9f 93       	push	r25
    14ea:	8f 93       	push	r24
    14ec:	0e 94 7e 18 	call	0x30fc	; 0x30fc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    14f0:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            arduino_mode_started = 1; // it is cleared by check_uart where arduino_mode is set
    14f4:	c0 93 04 03 	sts	0x0304, r28	; 0x800304 <arduino_mode_started>
            arduino_mode = 0; // system wide state is set by check_uart when RPU_ARDUINO_MODE seen
    14f8:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	0f 90       	pop	r0
    1506:	0f 90       	pop	r0
    1508:	02 c0       	rjmp	.+4      	; 0x150e <fnWtArduinMode+0x9a>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    150a:	fc 01       	movw	r30, r24
    150c:	11 82       	std	Z+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    150e:	cf 91       	pop	r28
    1510:	08 95       	ret

00001512 <fnStartTestMode>:
/********* TEST MODE ***********
  *    trancever control for testing      */

// I2C command to start test_mode
void fnStartTestMode(uint8_t* i2cBuffer)
{
    1512:	cf 93       	push	r28
    1514:	fc 01       	movw	r30, r24
    if (i2cBuffer[1] == 1)
    1516:	c1 81       	ldd	r28, Z+1	; 0x01
    1518:	c1 30       	cpi	r28, 0x01	; 1
    151a:	09 f0       	breq	.+2      	; 0x151e <fnStartTestMode+0xc>
    151c:	48 c0       	rjmp	.+144    	; 0x15ae <fnStartTestMode+0x9c>
    {
        if (!test_mode_started && !test_mode)
    151e:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    1522:	81 11       	cpse	r24, r1
    1524:	42 c0       	rjmp	.+132    	; 0x15aa <fnStartTestMode+0x98>
    1526:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    152a:	81 11       	cpse	r24, r1
    152c:	3e c0       	rjmp	.+124    	; 0x15aa <fnStartTestMode+0x98>
        {
            uart_started_at = millis();
    152e:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    1532:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    1536:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    153a:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    153e:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
            uart_output = RPU_START_TEST_MODE;
    1542:	c0 93 07 03 	sts	0x0307, r28	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    1546:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    154a:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    154e:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    1552:	30 e0       	ldi	r19, 0x00	; 0
    1554:	20 95       	com	r18
    1556:	30 95       	com	r19
    1558:	2a 70       	andi	r18, 0x0A	; 10
    155a:	33 27       	eor	r19, r19
    155c:	84 e0       	ldi	r24, 0x04	; 4
    155e:	22 0f       	add	r18, r18
    1560:	33 1f       	adc	r19, r19
    1562:	8a 95       	dec	r24
    1564:	e1 f7       	brne	.-8      	; 0x155e <fnStartTestMode+0x4c>
    1566:	89 2f       	mov	r24, r25
    1568:	90 e0       	ldi	r25, 0x00	; 0
    156a:	80 95       	com	r24
    156c:	90 95       	com	r25
    156e:	80 75       	andi	r24, 0x50	; 80
    1570:	99 27       	eor	r25, r25
    1572:	54 e0       	ldi	r21, 0x04	; 4
    1574:	95 95       	asr	r25
    1576:	87 95       	ror	r24
    1578:	5a 95       	dec	r21
    157a:	e1 f7       	brne	.-8      	; 0x1574 <fnStartTestMode+0x62>
    157c:	82 2b       	or	r24, r18
    157e:	93 2b       	or	r25, r19
    1580:	9f 93       	push	r25
    1582:	8f 93       	push	r24
    1584:	1f 92       	push	r1
    1586:	4f 93       	push	r20
    1588:	86 e1       	ldi	r24, 0x16	; 22
    158a:	91 e0       	ldi	r25, 0x01	; 1
    158c:	9f 93       	push	r25
    158e:	8f 93       	push	r24
    1590:	0e 94 7e 18 	call	0x30fc	; 0x30fc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    1594:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is set
    1598:	c0 93 ed 02 	sts	0x02ED, r28	; 0x8002ed <test_mode_started>
    159c:	0f 90       	pop	r0
    159e:	0f 90       	pop	r0
    15a0:	0f 90       	pop	r0
    15a2:	0f 90       	pop	r0
    15a4:	0f 90       	pop	r0
    15a6:	0f 90       	pop	r0
    15a8:	04 c0       	rjmp	.+8      	; 0x15b2 <fnStartTestMode+0xa0>
        } 
        else
        {
            i2cBuffer[1] = 2; // repeated commands are ignored until check_uart is done
    15aa:	82 e0       	ldi	r24, 0x02	; 2
    15ac:	01 c0       	rjmp	.+2      	; 0x15b0 <fnStartTestMode+0x9e>
        }
    }
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 3; // ignore everything but the command
    15ae:	83 e0       	ldi	r24, 0x03	; 3
    15b0:	81 83       	std	Z+1, r24	; 0x01
    }
}
    15b2:	cf 91       	pop	r28
    15b4:	08 95       	ret

000015b6 <fnEndTestMode>:

// I2C command to end test_mode
void fnEndTestMode(uint8_t* i2cBuffer)
{
    15b6:	1f 93       	push	r17
    15b8:	cf 93       	push	r28
    15ba:	df 93       	push	r29
    15bc:	ec 01       	movw	r28, r24
    if (i2cBuffer[1] == 1)
    15be:	19 81       	ldd	r17, Y+1	; 0x01
    15c0:	11 30       	cpi	r17, 0x01	; 1
    15c2:	09 f0       	breq	.+2      	; 0x15c6 <fnEndTestMode+0x10>
    15c4:	61 c0       	rjmp	.+194    	; 0x1688 <fnEndTestMode+0xd2>
    {
        if (!test_mode_started && test_mode)
    15c6:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    15ca:	81 11       	cpse	r24, r1
    15cc:	5d c0       	rjmp	.+186    	; 0x1688 <fnEndTestMode+0xd2>
    15ce:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    15d2:	88 23       	and	r24, r24
    15d4:	09 f4       	brne	.+2      	; 0x15d8 <fnEndTestMode+0x22>
    15d6:	58 c0       	rjmp	.+176    	; 0x1688 <fnEndTestMode+0xd2>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    15d8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    15da:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    15dc:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    15de:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    15e0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    15e2:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    15e4:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    15e6:	8f bf       	out	0x3f, r24	; 63
        {
            digitalWrite(DTR_TXD,HIGH); // strong pullup
            pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
            UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
    15e8:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    15ec:	88 61       	ori	r24, 0x18	; 24
    15ee:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    15f2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    15f4:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    15f6:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    15f8:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    15fa:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    15fc:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    15fe:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1600:	8f bf       	out	0x3f, r24	; 63
            digitalWrite(DTR_DE, HIGH); //DTR transceiver may have been turned off during the test
            digitalWrite(DTR_nRE, LOW); 
            uart_started_at = millis();
    1602:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    1606:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    160a:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    160e:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    1612:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
            uart_output = RPU_END_TEST_MODE;
    1616:	8e ef       	ldi	r24, 0xFE	; 254
    1618:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    161c:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    1620:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
    1624:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1628:	30 e0       	ldi	r19, 0x00	; 0
    162a:	20 95       	com	r18
    162c:	30 95       	com	r19
    162e:	2a 70       	andi	r18, 0x0A	; 10
    1630:	33 27       	eor	r19, r19
    1632:	a9 01       	movw	r20, r18
    1634:	24 e0       	ldi	r18, 0x04	; 4
    1636:	44 0f       	add	r20, r20
    1638:	55 1f       	adc	r21, r21
    163a:	2a 95       	dec	r18
    163c:	e1 f7       	brne	.-8      	; 0x1636 <fnEndTestMode+0x80>
    163e:	28 2f       	mov	r18, r24
    1640:	30 e0       	ldi	r19, 0x00	; 0
    1642:	20 95       	com	r18
    1644:	30 95       	com	r19
    1646:	20 75       	andi	r18, 0x50	; 80
    1648:	33 27       	eor	r19, r19
    164a:	64 e0       	ldi	r22, 0x04	; 4
    164c:	35 95       	asr	r19
    164e:	27 95       	ror	r18
    1650:	6a 95       	dec	r22
    1652:	e1 f7       	brne	.-8      	; 0x164c <fnEndTestMode+0x96>
    1654:	24 2b       	or	r18, r20
    1656:	35 2b       	or	r19, r21
    1658:	3f 93       	push	r19
    165a:	2f 93       	push	r18
    165c:	1f 92       	push	r1
    165e:	9f 93       	push	r25
    1660:	86 e1       	ldi	r24, 0x16	; 22
    1662:	91 e0       	ldi	r25, 0x01	; 1
    1664:	9f 93       	push	r25
    1666:	8f 93       	push	r24
    1668:	0e 94 7e 18 	call	0x30fc	; 0x30fc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    166c:	10 93 05 03 	sts	0x0305, r17	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is also cleared
    1670:	10 93 ed 02 	sts	0x02ED, r17	; 0x8002ed <test_mode_started>
            i2cBuffer[1] = transceiver_state; // replace the data byte with the transceiver_state.
    1674:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
    1678:	89 83       	std	Y+1, r24	; 0x01
    167a:	0f 90       	pop	r0
    167c:	0f 90       	pop	r0
    167e:	0f 90       	pop	r0
    1680:	0f 90       	pop	r0
    1682:	0f 90       	pop	r0
    1684:	0f 90       	pop	r0
    1686:	01 c0       	rjmp	.+2      	; 0x168a <fnEndTestMode+0xd4>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    1688:	19 82       	std	Y+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    168a:	df 91       	pop	r29
    168c:	cf 91       	pop	r28
    168e:	1f 91       	pop	r17
    1690:	08 95       	ret

00001692 <receive_i2c_event>:
uint8_t i2c0Buffer[I2C_BUFFER_LENGTH];
uint8_t i2c0BufferLength = 0;

// called when I2C data is received. 
void receive_i2c_event(uint8_t* inBytes, int numBytes) 
{
    1692:	ac 01       	movw	r20, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnMillis, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    1694:	90 e0       	ldi	r25, 0x00	; 0
    1696:	29 2f       	mov	r18, r25
    1698:	30 e0       	ldi	r19, 0x00	; 0
    169a:	26 17       	cp	r18, r22
    169c:	37 07       	cpc	r19, r23
    169e:	54 f4       	brge	.+20     	; 0x16b4 <receive_i2c_event+0x22>
    {
        i2c0Buffer[i] = inBytes[i];    
    16a0:	fa 01       	movw	r30, r20
    16a2:	e2 0f       	add	r30, r18
    16a4:	f3 1f       	adc	r31, r19
    16a6:	80 81       	ld	r24, Z
    16a8:	f9 01       	movw	r30, r18
    16aa:	ee 5e       	subi	r30, 0xEE	; 238
    16ac:	fc 4f       	sbci	r31, 0xFC	; 252
    16ae:	80 83       	st	Z, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnMillis, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    16b0:	9f 5f       	subi	r25, 0xFF	; 255
    16b2:	f1 cf       	rjmp	.-30     	; 0x1696 <receive_i2c_event+0x4>
    {
        i2c0Buffer[i] = inBytes[i];    
    }
    if(i < I2C_BUFFER_LENGTH) i2c0Buffer[i+1] = 0; // room for null
    16b4:	90 32       	cpi	r25, 0x20	; 32
    16b6:	20 f4       	brcc	.+8      	; 0x16c0 <receive_i2c_event+0x2e>
    16b8:	f9 01       	movw	r30, r18
    16ba:	ee 5e       	subi	r30, 0xEE	; 238
    16bc:	fc 4f       	sbci	r31, 0xFC	; 252
    16be:	11 82       	std	Z+1, r1	; 0x01
    i2c0BufferLength = numBytes;
    16c0:	60 93 9c 01 	sts	0x019C, r22	; 0x80019c <__data_end>

    // my i2c commands size themselfs with data, so at least two bytes (e.g., cmd + one_data_byte)
    if(i2c0BufferLength <= 1) 
    16c4:	62 30       	cpi	r22, 0x02	; 2
    16c6:	10 f4       	brcc	.+4      	; 0x16cc <receive_i2c_event+0x3a>
    {
        i2c0Buffer[0] = 0xFF; // error code for small size.
    16c8:	8f ef       	ldi	r24, 0xFF	; 255
    16ca:	0d c0       	rjmp	.+26     	; 0x16e6 <receive_i2c_event+0x54>
        return; // not valid, do nothing just echo.
    }

    // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
    uint8_t group;
    group = (i2c0Buffer[0] & 0xF0) >> 4;
    16cc:	80 91 12 03 	lds	r24, 0x0312	; 0x800312 <i2c0Buffer>
    16d0:	e8 2f       	mov	r30, r24
    16d2:	e2 95       	swap	r30
    16d4:	ef 70       	andi	r30, 0x0F	; 15
     if(group >= GROUP) 
    16d6:	e4 30       	cpi	r30, 0x04	; 4
    16d8:	10 f0       	brcs	.+4      	; 0x16de <receive_i2c_event+0x4c>
     {
         i2c0Buffer[0] = 0xFE; // error code for bad group.
    16da:	8e ef       	ldi	r24, 0xFE	; 254
    16dc:	04 c0       	rjmp	.+8      	; 0x16e6 <receive_i2c_event+0x54>
        return; 
     }

    // mask the command bits (0..3) so they can be used as an index.
    uint8_t command;
    command = i2c0Buffer[0] & 0x0F;
    16de:	8f 70       	andi	r24, 0x0F	; 15
    if(command >= MGR_CMDS) 
    16e0:	88 30       	cpi	r24, 0x08	; 8
    16e2:	20 f0       	brcs	.+8      	; 0x16ec <receive_i2c_event+0x5a>
    {
        i2c0Buffer[0] = 0xFD; // error code for bad command.
    16e4:	8d ef       	ldi	r24, 0xFD	; 253
    16e6:	80 93 12 03 	sts	0x0312, r24	; 0x800312 <i2c0Buffer>
        return; // not valid, do nothing but echo error code.
    16ea:	08 95       	ret
    }

    /* Call the command function and return */
    (* pf[group][command])(i2c0Buffer);
    16ec:	98 e0       	ldi	r25, 0x08	; 8
    16ee:	e9 9f       	mul	r30, r25
    16f0:	f0 01       	movw	r30, r0
    16f2:	11 24       	eor	r1, r1
    16f4:	e8 0f       	add	r30, r24
    16f6:	f1 1d       	adc	r31, r1
    16f8:	ee 0f       	add	r30, r30
    16fa:	ff 1f       	adc	r31, r31
    16fc:	e5 5e       	subi	r30, 0xE5	; 229
    16fe:	fe 4f       	sbci	r31, 0xFE	; 254
    1700:	01 90       	ld	r0, Z+
    1702:	f0 81       	ld	r31, Z
    1704:	e0 2d       	mov	r30, r0
    1706:	82 e1       	ldi	r24, 0x12	; 18
    1708:	93 e0       	ldi	r25, 0x03	; 3
    170a:	09 94       	ijmp

0000170c <transmit_i2c_event>:
}

void transmit_i2c_event(void) 
{
    // respond with an echo of the last message sent
    uint8_t return_code = twi0_transmit(i2c0Buffer, i2c0BufferLength);
    170c:	60 91 9c 01 	lds	r22, 0x019C	; 0x80019c <__data_end>
    1710:	82 e1       	ldi	r24, 0x12	; 18
    1712:	93 e0       	ldi	r25, 0x03	; 3
    1714:	0e 94 c9 14 	call	0x2992	; 0x2992 <twi0_transmit>
    if (return_code != 0)
    1718:	88 23       	and	r24, r24
    171a:	29 f0       	breq	.+10     	; 0x1726 <transmit_i2c_event+0x1a>
        status_byt &= (1<<DTR_I2C_TRANSMIT_FAIL);
    171c:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
    1720:	82 70       	andi	r24, 0x02	; 2
    1722:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
    1726:	08 95       	ret

00001728 <fnRdMgrAddrQuietly>:
    1728:	0c 94 46 06 	jmp	0xc8c	; 0xc8c <fnWtMgrAddr>

0000172c <receive_smbus_event>:
// called when SMBus slave has received data
// minimize clock streatching for R-Pi. 
// use smbus_has_numBytes_to_handle as smbus flag to run handle routine outside ISR
void receive_smbus_event(uint8_t* inBytes, int numBytes)
{
    inBytes_to_handle = inBytes;
    172c:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <inBytes_to_handle+0x1>
    1730:	80 93 52 03 	sts	0x0352, r24	; 0x800352 <inBytes_to_handle>
    smbus_has_numBytes_to_handle = numBytes;
    1734:	70 93 55 03 	sts	0x0355, r23	; 0x800355 <smbus_has_numBytes_to_handle+0x1>
    1738:	60 93 54 03 	sts	0x0354, r22	; 0x800354 <smbus_has_numBytes_to_handle>
    173c:	08 95       	ret

0000173e <handle_smbus_receive>:

// twi1.c has been modified, so it has an interleaved buffer that allows  
// the event to put a copy of the pointer where I can use it outside the ISR.
void handle_smbus_receive(void)
{
    if (smbus_has_numBytes_to_handle)
    173e:	20 91 54 03 	lds	r18, 0x0354	; 0x800354 <smbus_has_numBytes_to_handle>
    1742:	30 91 55 03 	lds	r19, 0x0355	; 0x800355 <smbus_has_numBytes_to_handle+0x1>
    1746:	21 15       	cp	r18, r1
    1748:	31 05       	cpc	r19, r1
    174a:	09 f4       	brne	.+2      	; 0x174e <handle_smbus_receive+0x10>
    174c:	6b c0       	rjmp	.+214    	; 0x1824 <handle_smbus_receive+0xe6>
            {fnRdAdcAltI, fnRdAdcAltV, fnRdAdcPwrI, fnRdAdcPwrV, fnRdTimedAccumAltI, fnRdTimedAccumPwrI, fnAnalogRefExternAVCC, fnAnalogRefIntern1V1},
            {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnMillis, fnNull}
        };

        int numBytes = smbus_has_numBytes_to_handle; // place value on stack so it will go away when done.
        smbus_has_numBytes_to_handle = 0; 
    174e:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <smbus_has_numBytes_to_handle+0x1>
    1752:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <smbus_has_numBytes_to_handle>
    1756:	e0 91 52 03 	lds	r30, 0x0352	; 0x800352 <inBytes_to_handle>
    175a:	f0 91 53 03 	lds	r31, 0x0353	; 0x800353 <inBytes_to_handle+0x1>
        // read_i2c_block_data has a single command byte in its data set
        // it will write i2c address, the command* byte, and then cause a repeated start
        // followed by the i2c address (again) and then reading** the data
        // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
        // ** and the transmit events
        if( (numBytes == 1)  )
    175e:	21 30       	cpi	r18, 0x01	; 1
    1760:	31 05       	cpc	r19, r1
    1762:	11 f0       	breq	.+4      	; 0x1768 <handle_smbus_receive+0x2a>
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
    1764:	40 e0       	ldi	r20, 0x00	; 0
    1766:	23 c0       	rjmp	.+70     	; 0x17ae <handle_smbus_receive+0x70>
        // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
        // ** and the transmit events
        if( (numBytes == 1)  )
        {
            // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
            if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
    1768:	90 81       	ld	r25, Z
    176a:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <smbusBuffer>
    176e:	98 13       	cpse	r25, r24
    1770:	59 c0       	rjmp	.+178    	; 0x1824 <handle_smbus_receive+0xe6>
    1772:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <transmit_data_ready>
    1776:	81 11       	cpse	r24, r1
    1778:	55 c0       	rjmp	.+170    	; 0x1824 <handle_smbus_receive+0xe6>
            {
                for(i = 0; i < smbusBufferLength; ++i)
    177a:	80 91 9f 01 	lds	r24, 0x019F	; 0x80019f <smbusBufferLength>
    177e:	a2 e3       	ldi	r26, 0x32	; 50
    1780:	b3 e0       	ldi	r27, 0x03	; 3
    1782:	e6 e5       	ldi	r30, 0x56	; 86
    1784:	f3 e0       	ldi	r31, 0x03	; 3
    1786:	90 e0       	ldi	r25, 0x00	; 0
    1788:	98 17       	cp	r25, r24
    178a:	21 f0       	breq	.+8      	; 0x1794 <handle_smbus_receive+0x56>
                {
                    smbus_oldBuffer[i] = smbusBuffer[i];
    178c:	2d 91       	ld	r18, X+
    178e:	21 93       	st	Z+, r18
        if( (numBytes == 1)  )
        {
            // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
            if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
            {
                for(i = 0; i < smbusBufferLength; ++i)
    1790:	9f 5f       	subi	r25, 0xFF	; 255
    1792:	fa cf       	rjmp	.-12     	; 0x1788 <handle_smbus_receive+0x4a>
                {
                    smbus_oldBuffer[i] = smbusBuffer[i];
                }
                if(i < SMBUS_BUFFER_LENGTH) smbus_oldBuffer[i+1] = 0; // room for null
    1794:	80 32       	cpi	r24, 0x20	; 32
    1796:	28 f4       	brcc	.+10     	; 0x17a2 <handle_smbus_receive+0x64>
    1798:	e8 2f       	mov	r30, r24
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	ea 5a       	subi	r30, 0xAA	; 170
    179e:	fc 4f       	sbci	r31, 0xFC	; 252
    17a0:	11 82       	std	Z+1, r1	; 0x01
                smbus_oldBufferLength = smbusBufferLength;
    17a2:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <smbus_oldBufferLength>
                transmit_data_ready = 1;
    17a6:	81 e0       	ldi	r24, 0x01	; 1
    17a8:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <transmit_data_ready>
    17ac:	08 95       	ret
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
    17ae:	84 2f       	mov	r24, r20
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	82 17       	cp	r24, r18
    17b4:	93 07       	cpc	r25, r19
    17b6:	54 f4       	brge	.+20     	; 0x17cc <handle_smbus_receive+0x8e>
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
    17b8:	df 01       	movw	r26, r30
    17ba:	a8 0f       	add	r26, r24
    17bc:	b9 1f       	adc	r27, r25
    17be:	5c 91       	ld	r21, X
    17c0:	dc 01       	movw	r26, r24
    17c2:	ae 5c       	subi	r26, 0xCE	; 206
    17c4:	bc 4f       	sbci	r27, 0xFC	; 252
    17c6:	5c 93       	st	X, r21
                smbus_oldBufferLength = smbusBufferLength;
                transmit_data_ready = 1;
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
    17c8:	4f 5f       	subi	r20, 0xFF	; 255
    17ca:	f1 cf       	rjmp	.-30     	; 0x17ae <handle_smbus_receive+0x70>
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
        }
        if(i < SMBUS_BUFFER_LENGTH) smbusBuffer[i+1] = 0; // room for null
    17cc:	40 32       	cpi	r20, 0x20	; 32
    17ce:	20 f4       	brcc	.+8      	; 0x17d8 <handle_smbus_receive+0x9a>
    17d0:	fc 01       	movw	r30, r24
    17d2:	ee 5c       	subi	r30, 0xCE	; 206
    17d4:	fc 4f       	sbci	r31, 0xFC	; 252
    17d6:	11 82       	std	Z+1, r1	; 0x01
        smbusBufferLength = numBytes;
    17d8:	20 93 9f 01 	sts	0x019F, r18	; 0x80019f <smbusBufferLength>

        // an read_i2c_block_data has a command byte 
        if( !(smbusBufferLength > 0) ) 
    17dc:	21 11       	cpse	r18, r1
    17de:	02 c0       	rjmp	.+4      	; 0x17e4 <handle_smbus_receive+0xa6>
        {
            smbusBuffer[0] = 0xFF; // error code for small size.
    17e0:	8f ef       	ldi	r24, 0xFF	; 255
    17e2:	0d c0       	rjmp	.+26     	; 0x17fe <handle_smbus_receive+0xc0>
            return; // not valid, do nothing just echo an error code.
        }

        // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
        uint8_t group;
        group = (smbusBuffer[0] & 0xF0) >> 4;
    17e4:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <smbusBuffer>
    17e8:	e8 2f       	mov	r30, r24
    17ea:	e2 95       	swap	r30
    17ec:	ef 70       	andi	r30, 0x0F	; 15
        if(group >= GROUP) 
    17ee:	e4 30       	cpi	r30, 0x04	; 4
    17f0:	10 f0       	brcs	.+4      	; 0x17f6 <handle_smbus_receive+0xb8>
        {
            smbusBuffer[0] = 0xFE; // error code for bad group.
    17f2:	8e ef       	ldi	r24, 0xFE	; 254
    17f4:	04 c0       	rjmp	.+8      	; 0x17fe <handle_smbus_receive+0xc0>
            return; 
        }

        // mask the command bits (0..3) so they can be used as an index.
        uint8_t command;
        command = smbusBuffer[0] & 0x0F;
    17f6:	8f 70       	andi	r24, 0x0F	; 15
        if(command >= MGR_CMDS) 
    17f8:	88 30       	cpi	r24, 0x08	; 8
    17fa:	20 f0       	brcs	.+8      	; 0x1804 <handle_smbus_receive+0xc6>
        {
            smbusBuffer[0] = 0xFD; // error code for bad command.
    17fc:	8d ef       	ldi	r24, 0xFD	; 253
    17fe:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <smbusBuffer>
            return; // not valid, do nothing but echo error code.
    1802:	08 95       	ret
        }

        // Call the i2c command function and return
        (* pf[group][command])(smbusBuffer);
    1804:	98 e0       	ldi	r25, 0x08	; 8
    1806:	e9 9f       	mul	r30, r25
    1808:	f0 01       	movw	r30, r0
    180a:	11 24       	eor	r1, r1
    180c:	e8 0f       	add	r30, r24
    180e:	f1 1d       	adc	r31, r1
    1810:	ee 0f       	add	r30, r30
    1812:	ff 1f       	adc	r31, r31
    1814:	e5 5a       	subi	r30, 0xA5	; 165
    1816:	fe 4f       	sbci	r31, 0xFE	; 254
    1818:	01 90       	ld	r0, Z+
    181a:	f0 81       	ld	r31, Z
    181c:	e0 2d       	mov	r30, r0
    181e:	82 e3       	ldi	r24, 0x32	; 50
    1820:	93 e0       	ldi	r25, 0x03	; 3
    1822:	09 94       	ijmp
    1824:	08 95       	ret

00001826 <transmit_smbus_event>:

// called when SMBus slave has been requested to send data
void transmit_smbus_event(void) 
{
    // For SMBus echo the old data from the previous I2C receive event
    twi1_transmit(smbus_oldBuffer, smbus_oldBufferLength);
    1826:	60 91 9e 01 	lds	r22, 0x019E	; 0x80019e <smbus_oldBufferLength>
    182a:	86 e5       	ldi	r24, 0x56	; 86
    182c:	93 e0       	ldi	r25, 0x03	; 3
    182e:	0e 94 53 16 	call	0x2ca6	; 0x2ca6 <twi1_transmit>
    transmit_data_ready = 0;
    1832:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <transmit_data_ready>
    1836:	08 95       	ret

00001838 <save_rpu_addr_state>:
    'd',
    '\0' // null term
};

void save_rpu_addr_state(void)
{
    1838:	cf 93       	push	r28
    if (write_rpu_address_to_eeprom && eeprom_is_ready())
    183a:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    183e:	88 23       	and	r24, r24
    1840:	21 f1       	breq	.+72     	; 0x188a <save_rpu_addr_state+0x52>
    1842:	f9 99       	sbic	0x1f, 1	; 31
    1844:	22 c0       	rjmp	.+68     	; 0x188a <save_rpu_addr_state+0x52>
    {
        // up to first EE_RPU_IDMAX locations may be used for writing an ID to the EEPROM
        if ( (write_rpu_address_to_eeprom >= 1) && (write_rpu_address_to_eeprom <= EE_RPU_IDMAX) )
    1846:	9f ef       	ldi	r25, 0xFF	; 255
    1848:	98 0f       	add	r25, r24
    184a:	9a 30       	cpi	r25, 0x0A	; 10
    184c:	90 f4       	brcc	.+36     	; 0x1872 <save_rpu_addr_state+0x3a>
        { // write "RPUid\0" at address EE_RPU_ID
            uint8_t value = pgm_read_byte(&EE_IdTable[write_rpu_address_to_eeprom-1]);
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	fc 01       	movw	r30, r24
    1852:	ed 54       	subi	r30, 0x4D	; 77
    1854:	ff 4f       	sbci	r31, 0xFF	; 255
    1856:	c4 91       	lpm	r28, Z
            eeprom_write_byte( (uint8_t *)((write_rpu_address_to_eeprom-1)+EE_RPU_ID), value);
    1858:	6c 2f       	mov	r22, r28
    185a:	87 96       	adiw	r24, 0x27	; 39
    185c:	0e 94 39 1b 	call	0x3672	; 0x3672 <eeprom_write_byte>
            
            if (value == '\0') 
    1860:	c1 11       	cpse	r28, r1
    1862:	02 c0       	rjmp	.+4      	; 0x1868 <save_rpu_addr_state+0x30>
            {
                write_rpu_address_to_eeprom = 11;
    1864:	8b e0       	ldi	r24, 0x0B	; 11
    1866:	03 c0       	rjmp	.+6      	; 0x186e <save_rpu_addr_state+0x36>
            }
            else
            {
                write_rpu_address_to_eeprom += 1;
    1868:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    186c:	8f 5f       	subi	r24, 0xFF	; 255
    186e:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
            }
        }
        
        if ( (write_rpu_address_to_eeprom == 11) )
    1872:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    1876:	8b 30       	cpi	r24, 0x0B	; 11
    1878:	41 f4       	brne	.+16     	; 0x188a <save_rpu_addr_state+0x52>
        { // write the rpu address to eeprom address EE_RPU_ADDRESS 
            uint8_t value = rpu_address;
            eeprom_write_byte( (uint8_t *)(EE_RPU_ADDRESS), value);
    187a:	60 91 02 03 	lds	r22, 0x0302	; 0x800302 <rpu_address>
    187e:	82 e3       	ldi	r24, 0x32	; 50
    1880:	90 e0       	ldi	r25, 0x00	; 0
    1882:	0e 94 39 1b 	call	0x3672	; 0x3672 <eeprom_write_byte>
            write_rpu_address_to_eeprom = 0;
    1886:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
        }
    }
}
    188a:	cf 91       	pop	r28
    188c:	08 95       	ret

0000188e <check_for_eeprom_id>:

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    188e:	1f 93       	push	r17
    1890:	cf 93       	push	r28
    1892:	df 93       	push	r29
    1894:	c8 e2       	ldi	r28, 0x28	; 40
    1896:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
    1898:	fe 01       	movw	r30, r28
    189a:	e4 57       	subi	r30, 0x74	; 116
    189c:	ff 4f       	sbci	r31, 0xFF	; 255
    189e:	14 91       	lpm	r17, Z
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
    18a0:	ce 01       	movw	r24, r28
    18a2:	0e 94 25 1b 	call	0x364a	; 0x364a <eeprom_read_byte>
        if (id != ee_id) 
    18a6:	18 13       	cpse	r17, r24
    18a8:	06 c0       	rjmp	.+12     	; 0x18b6 <check_for_eeprom_id+0x28>
        {
            EE_id_valid = 0;
            break;
        }
        
        if (id == '\0') 
    18aa:	11 23       	and	r17, r17
    18ac:	31 f0       	breq	.+12     	; 0x18ba <check_for_eeprom_id+0x2c>
    18ae:	21 96       	adiw	r28, 0x01	; 1

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    18b0:	c2 33       	cpi	r28, 0x32	; 50
    18b2:	d1 05       	cpc	r29, r1
    18b4:	89 f7       	brne	.-30     	; 0x1898 <check_for_eeprom_id+0xa>
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
        if (id != ee_id) 
        {
            EE_id_valid = 0;
    18b6:	80 e0       	ldi	r24, 0x00	; 0
    18b8:	01 c0       	rjmp	.+2      	; 0x18bc <check_for_eeprom_id+0x2e>
            break;
        }
        
        if (id == '\0') 
        {
            EE_id_valid = 1;
    18ba:	81 e0       	ldi	r24, 0x01	; 1
            break;
        }
    }
    return EE_id_valid;
}
    18bc:	df 91       	pop	r29
    18be:	cf 91       	pop	r28
    18c0:	1f 91       	pop	r17
    18c2:	08 95       	ret

000018c4 <adc_burst>:
// high side curr sense for pwr_i is from 0.068 ohm, the adc reads 512 with 0.735 Amp
// sampling data for an hour should give 735mAHr
// ref_extern_avcc = 5.0; accumulate_pwr_ti = 512*(100 smp per Sec) * 3600 ( Sec per Hr)
// accumulate_pwr_ti*((ref_extern_avcc)/1024.0)/(0.068*50.0)/360 is in mAHr 
void adc_burst(void)
{
    18c4:	0f 93       	push	r16
    18c6:	1f 93       	push	r17
    unsigned long kRuntime= millis() - adc_started_at;
    18c8:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    if ((kRuntime) > ((unsigned long)ADC_DELAY_MILSEC))
    18cc:	00 91 7e 03 	lds	r16, 0x037E	; 0x80037e <adc_started_at>
    18d0:	10 91 7f 03 	lds	r17, 0x037F	; 0x80037f <adc_started_at+0x1>
    18d4:	20 91 80 03 	lds	r18, 0x0380	; 0x800380 <adc_started_at+0x2>
    18d8:	30 91 81 03 	lds	r19, 0x0381	; 0x800381 <adc_started_at+0x3>
    18dc:	dc 01       	movw	r26, r24
    18de:	cb 01       	movw	r24, r22
    18e0:	80 1b       	sub	r24, r16
    18e2:	91 0b       	sbc	r25, r17
    18e4:	a2 0b       	sbc	r26, r18
    18e6:	b3 0b       	sbc	r27, r19
    18e8:	0b 97       	sbiw	r24, 0x0b	; 11
    18ea:	a1 05       	cpc	r26, r1
    18ec:	b1 05       	cpc	r27, r1
    18ee:	08 f4       	brcc	.+2      	; 0x18f2 <adc_burst+0x2e>
    18f0:	4c c0       	rjmp	.+152    	; 0x198a <adc_burst+0xc6>
    {
        accumulate_alt_ti += analogRead(ALT_I);
    18f2:	80 e0       	ldi	r24, 0x00	; 0
    18f4:	0e 94 df 13 	call	0x27be	; 0x27be <analogRead>
    18f8:	09 2e       	mov	r0, r25
    18fa:	00 0c       	add	r0, r0
    18fc:	aa 0b       	sbc	r26, r26
    18fe:	bb 0b       	sbc	r27, r27
    1900:	40 91 76 03 	lds	r20, 0x0376	; 0x800376 <accumulate_alt_ti>
    1904:	50 91 77 03 	lds	r21, 0x0377	; 0x800377 <accumulate_alt_ti+0x1>
    1908:	60 91 78 03 	lds	r22, 0x0378	; 0x800378 <accumulate_alt_ti+0x2>
    190c:	70 91 79 03 	lds	r23, 0x0379	; 0x800379 <accumulate_alt_ti+0x3>
    1910:	84 0f       	add	r24, r20
    1912:	95 1f       	adc	r25, r21
    1914:	a6 1f       	adc	r26, r22
    1916:	b7 1f       	adc	r27, r23
    1918:	80 93 76 03 	sts	0x0376, r24	; 0x800376 <accumulate_alt_ti>
    191c:	90 93 77 03 	sts	0x0377, r25	; 0x800377 <accumulate_alt_ti+0x1>
    1920:	a0 93 78 03 	sts	0x0378, r26	; 0x800378 <accumulate_alt_ti+0x2>
    1924:	b0 93 79 03 	sts	0x0379, r27	; 0x800379 <accumulate_alt_ti+0x3>
        accumulate_pwr_ti += analogRead(PWR_I);
    1928:	86 e0       	ldi	r24, 0x06	; 6
    192a:	0e 94 df 13 	call	0x27be	; 0x27be <analogRead>
    192e:	09 2e       	mov	r0, r25
    1930:	00 0c       	add	r0, r0
    1932:	aa 0b       	sbc	r26, r26
    1934:	bb 0b       	sbc	r27, r27
    1936:	40 91 7a 03 	lds	r20, 0x037A	; 0x80037a <accumulate_pwr_ti>
    193a:	50 91 7b 03 	lds	r21, 0x037B	; 0x80037b <accumulate_pwr_ti+0x1>
    193e:	60 91 7c 03 	lds	r22, 0x037C	; 0x80037c <accumulate_pwr_ti+0x2>
    1942:	70 91 7d 03 	lds	r23, 0x037D	; 0x80037d <accumulate_pwr_ti+0x3>
    1946:	84 0f       	add	r24, r20
    1948:	95 1f       	adc	r25, r21
    194a:	a6 1f       	adc	r26, r22
    194c:	b7 1f       	adc	r27, r23
    194e:	80 93 7a 03 	sts	0x037A, r24	; 0x80037a <accumulate_pwr_ti>
    1952:	90 93 7b 03 	sts	0x037B, r25	; 0x80037b <accumulate_pwr_ti+0x1>
    1956:	a0 93 7c 03 	sts	0x037C, r26	; 0x80037c <accumulate_pwr_ti+0x2>
    195a:	b0 93 7d 03 	sts	0x037D, r27	; 0x80037d <accumulate_pwr_ti+0x3>
        enable_ADC_auto_conversion(BURST_MODE);
    195e:	80 e0       	ldi	r24, 0x00	; 0
    1960:	0e 94 b9 13 	call	0x2772	; 0x2772 <enable_ADC_auto_conversion>
        adc_started_at += ADC_DELAY_MILSEC; 
    1964:	80 91 7e 03 	lds	r24, 0x037E	; 0x80037e <adc_started_at>
    1968:	90 91 7f 03 	lds	r25, 0x037F	; 0x80037f <adc_started_at+0x1>
    196c:	a0 91 80 03 	lds	r26, 0x0380	; 0x800380 <adc_started_at+0x2>
    1970:	b0 91 81 03 	lds	r27, 0x0381	; 0x800381 <adc_started_at+0x3>
    1974:	0a 96       	adiw	r24, 0x0a	; 10
    1976:	a1 1d       	adc	r26, r1
    1978:	b1 1d       	adc	r27, r1
    197a:	80 93 7e 03 	sts	0x037E, r24	; 0x80037e <adc_started_at>
    197e:	90 93 7f 03 	sts	0x037F, r25	; 0x80037f <adc_started_at+0x1>
    1982:	a0 93 80 03 	sts	0x0380, r26	; 0x800380 <adc_started_at+0x2>
    1986:	b0 93 81 03 	sts	0x0381, r27	; 0x800381 <adc_started_at+0x3>
    } 
}
    198a:	1f 91       	pop	r17
    198c:	0f 91       	pop	r16
    198e:	08 95       	ret

00001990 <IsValidValForAvccRef>:
uint32_t ref_extern_avcc_uV;
uint32_t ref_intern_1v1_uV;

// 
uint8_t IsValidValForAvccRef() 
{
    1990:	cf 92       	push	r12
    1992:	df 92       	push	r13
    1994:	ef 92       	push	r14
    1996:	ff 92       	push	r15
    float tmp_avcc;
    memcpy(&tmp_avcc, &ref_extern_avcc_uV, sizeof tmp_avcc);
    1998:	c0 90 83 03 	lds	r12, 0x0383	; 0x800383 <ref_extern_avcc_uV>
    199c:	d0 90 84 03 	lds	r13, 0x0384	; 0x800384 <ref_extern_avcc_uV+0x1>
    19a0:	e0 90 85 03 	lds	r14, 0x0385	; 0x800385 <ref_extern_avcc_uV+0x2>
    19a4:	f0 90 86 03 	lds	r15, 0x0386	; 0x800386 <ref_extern_avcc_uV+0x3>
    if ( ((tmp_avcc > REF_EXTERN_AVCC_MIN) && (tmp_avcc < REF_EXTERN_AVCC_MAX)) )
    19a8:	20 e0       	ldi	r18, 0x00	; 0
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	40 e9       	ldi	r20, 0x90	; 144
    19ae:	50 e4       	ldi	r21, 0x40	; 64
    19b0:	c7 01       	movw	r24, r14
    19b2:	b6 01       	movw	r22, r12
    19b4:	0e 94 3b 18 	call	0x3076	; 0x3076 <__gesf2>
    19b8:	18 16       	cp	r1, r24
    19ba:	64 f4       	brge	.+24     	; 0x19d4 <IsValidValForAvccRef+0x44>
    {
        return 1;
    19bc:	20 e0       	ldi	r18, 0x00	; 0
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	40 eb       	ldi	r20, 0xB0	; 176
    19c2:	50 e4       	ldi	r21, 0x40	; 64
    19c4:	c7 01       	movw	r24, r14
    19c6:	b6 01       	movw	r22, r12
    19c8:	0e 94 12 18 	call	0x3024	; 0x3024 <__cmpsf2>
    19cc:	88 1f       	adc	r24, r24
    19ce:	88 27       	eor	r24, r24
    19d0:	88 1f       	adc	r24, r24
    19d2:	01 c0       	rjmp	.+2      	; 0x19d6 <IsValidValForAvccRef+0x46>
    }
    else
    {
        return 0;
    19d4:	80 e0       	ldi	r24, 0x00	; 0
    }
}
    19d6:	ff 90       	pop	r15
    19d8:	ef 90       	pop	r14
    19da:	df 90       	pop	r13
    19dc:	cf 90       	pop	r12
    19de:	08 95       	ret

000019e0 <IsValidValFor1V1Ref>:

uint8_t IsValidValFor1V1Ref() 
{
    19e0:	cf 92       	push	r12
    19e2:	df 92       	push	r13
    19e4:	ef 92       	push	r14
    19e6:	ff 92       	push	r15
    float tmp_1v1;
    memcpy(&tmp_1v1, &ref_intern_1v1_uV, sizeof tmp_1v1);
    19e8:	c0 90 87 03 	lds	r12, 0x0387	; 0x800387 <ref_intern_1v1_uV>
    19ec:	d0 90 88 03 	lds	r13, 0x0388	; 0x800388 <ref_intern_1v1_uV+0x1>
    19f0:	e0 90 89 03 	lds	r14, 0x0389	; 0x800389 <ref_intern_1v1_uV+0x2>
    19f4:	f0 90 8a 03 	lds	r15, 0x038A	; 0x80038a <ref_intern_1v1_uV+0x3>
    if ( ((tmp_1v1 > REF_INTERN_1V1_MIN) && (tmp_1v1 < REF_INTERN_1V1_MAX)) )
    19f8:	26 e6       	ldi	r18, 0x66	; 102
    19fa:	36 e6       	ldi	r19, 0x66	; 102
    19fc:	46 e6       	ldi	r20, 0x66	; 102
    19fe:	5f e3       	ldi	r21, 0x3F	; 63
    1a00:	c7 01       	movw	r24, r14
    1a02:	b6 01       	movw	r22, r12
    1a04:	0e 94 3b 18 	call	0x3076	; 0x3076 <__gesf2>
    1a08:	18 16       	cp	r1, r24
    1a0a:	64 f4       	brge	.+24     	; 0x1a24 <IsValidValFor1V1Ref+0x44>
    {
        return 1;
    1a0c:	26 e6       	ldi	r18, 0x66	; 102
    1a0e:	36 e6       	ldi	r19, 0x66	; 102
    1a10:	46 ea       	ldi	r20, 0xA6	; 166
    1a12:	5f e3       	ldi	r21, 0x3F	; 63
    1a14:	c7 01       	movw	r24, r14
    1a16:	b6 01       	movw	r22, r12
    1a18:	0e 94 12 18 	call	0x3024	; 0x3024 <__cmpsf2>
    1a1c:	88 1f       	adc	r24, r24
    1a1e:	88 27       	eor	r24, r24
    1a20:	88 1f       	adc	r24, r24
    1a22:	01 c0       	rjmp	.+2      	; 0x1a26 <IsValidValFor1V1Ref+0x46>
    }
    else
    {
        return 0;
    1a24:	80 e0       	ldi	r24, 0x00	; 0
    }
}
    1a26:	ff 90       	pop	r15
    1a28:	ef 90       	pop	r14
    1a2a:	df 90       	pop	r13
    1a2c:	cf 90       	pop	r12
    1a2e:	08 95       	ret

00001a30 <WriteEeReferenceId>:

uint8_t WriteEeReferenceId() 
{
    uint16_t ee_id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1a30:	8e e1       	ldi	r24, 0x1E	; 30
    1a32:	90 e0       	ldi	r25, 0x00	; 0
    1a34:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1a38:	f9 99       	sbic	0x1f, 1	; 31
    1a3a:	0a c0       	rjmp	.+20     	; 0x1a50 <WriteEeReferenceId+0x20>
    {
        uint16_t value = 0x4144; // 'A' is 0x41 and 'D' is 0x44;
        if (ee_id != value)
    1a3c:	84 34       	cpi	r24, 0x44	; 68
    1a3e:	91 44       	sbci	r25, 0x41	; 65
    1a40:	49 f0       	breq	.+18     	; 0x1a54 <WriteEeReferenceId+0x24>
        {
            eeprom_write_word( (uint16_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID), value);
    1a42:	64 e4       	ldi	r22, 0x44	; 68
    1a44:	71 e4       	ldi	r23, 0x41	; 65
    1a46:	8e e1       	ldi	r24, 0x1E	; 30
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	0e 94 4f 1b 	call	0x369e	; 0x369e <eeprom_write_word>
    1a4e:	02 c0       	rjmp	.+4      	; 0x1a54 <WriteEeReferenceId+0x24>
        }
        return 1;
    }
    else
    {
        return 0;
    1a50:	80 e0       	ldi	r24, 0x00	; 0
    1a52:	08 95       	ret
        uint16_t value = 0x4144; // 'A' is 0x41 and 'D' is 0x44;
        if (ee_id != value)
        {
            eeprom_write_word( (uint16_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID), value);
        }
        return 1;
    1a54:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1a56:	08 95       	ret

00001a58 <WriteEeReferenceAvcc>:

uint8_t WriteEeReferenceAvcc() 
{
    uint32_t ee_ref_extern_avcc_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC)); 
    1a58:	80 e2       	ldi	r24, 0x20	; 32
    1a5a:	90 e0       	ldi	r25, 0x00	; 0
    1a5c:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_read_dword>
    1a60:	dc 01       	movw	r26, r24
    1a62:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1a64:	f9 99       	sbic	0x1f, 1	; 31
    1a66:	12 c0       	rjmp	.+36     	; 0x1a8c <WriteEeReferenceAvcc+0x34>
    {
        if (ee_ref_extern_avcc_uV != ref_extern_avcc_uV)
    1a68:	40 91 83 03 	lds	r20, 0x0383	; 0x800383 <ref_extern_avcc_uV>
    1a6c:	50 91 84 03 	lds	r21, 0x0384	; 0x800384 <ref_extern_avcc_uV+0x1>
    1a70:	60 91 85 03 	lds	r22, 0x0385	; 0x800385 <ref_extern_avcc_uV+0x2>
    1a74:	70 91 86 03 	lds	r23, 0x0386	; 0x800386 <ref_extern_avcc_uV+0x3>
    1a78:	84 17       	cp	r24, r20
    1a7a:	95 07       	cpc	r25, r21
    1a7c:	a6 07       	cpc	r26, r22
    1a7e:	b7 07       	cpc	r27, r23
    1a80:	39 f0       	breq	.+14     	; 0x1a90 <WriteEeReferenceAvcc+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC), ref_extern_avcc_uV);
    1a82:	80 e2       	ldi	r24, 0x20	; 32
    1a84:	90 e0       	ldi	r25, 0x00	; 0
    1a86:	0e 94 47 1b 	call	0x368e	; 0x368e <eeprom_write_dword>
    1a8a:	02 c0       	rjmp	.+4      	; 0x1a90 <WriteEeReferenceAvcc+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1a8c:	80 e0       	ldi	r24, 0x00	; 0
    1a8e:	08 95       	ret
    {
        if (ee_ref_extern_avcc_uV != ref_extern_avcc_uV)
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC), ref_extern_avcc_uV);
        }
        return 1;
    1a90:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1a92:	08 95       	ret

00001a94 <WriteEeReference1V1>:

uint8_t WriteEeReference1V1() 
{
    uint32_t ee_ref_intern_1v1_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1)); 
    1a94:	84 e2       	ldi	r24, 0x24	; 36
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_read_dword>
    1a9c:	dc 01       	movw	r26, r24
    1a9e:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1aa0:	f9 99       	sbic	0x1f, 1	; 31
    1aa2:	12 c0       	rjmp	.+36     	; 0x1ac8 <WriteEeReference1V1+0x34>
    {
        if (ee_ref_intern_1v1_uV != ref_intern_1v1_uV)
    1aa4:	40 91 87 03 	lds	r20, 0x0387	; 0x800387 <ref_intern_1v1_uV>
    1aa8:	50 91 88 03 	lds	r21, 0x0388	; 0x800388 <ref_intern_1v1_uV+0x1>
    1aac:	60 91 89 03 	lds	r22, 0x0389	; 0x800389 <ref_intern_1v1_uV+0x2>
    1ab0:	70 91 8a 03 	lds	r23, 0x038A	; 0x80038a <ref_intern_1v1_uV+0x3>
    1ab4:	84 17       	cp	r24, r20
    1ab6:	95 07       	cpc	r25, r21
    1ab8:	a6 07       	cpc	r26, r22
    1aba:	b7 07       	cpc	r27, r23
    1abc:	39 f0       	breq	.+14     	; 0x1acc <WriteEeReference1V1+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1), ref_intern_1v1_uV);
    1abe:	84 e2       	ldi	r24, 0x24	; 36
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	0e 94 47 1b 	call	0x368e	; 0x368e <eeprom_write_dword>
    1ac6:	02 c0       	rjmp	.+4      	; 0x1acc <WriteEeReference1V1+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1ac8:	80 e0       	ldi	r24, 0x00	; 0
    1aca:	08 95       	ret
    {
        if (ee_ref_intern_1v1_uV != ref_intern_1v1_uV)
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1), ref_intern_1v1_uV);
        }
        return 1;
    1acc:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1ace:	08 95       	ret

00001ad0 <LoadAnalogRefFromEEPROM>:

uint8_t LoadAnalogRefFromEEPROM() 
{
    uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1ad0:	8e e1       	ldi	r24, 0x1E	; 30
    1ad2:	90 e0       	ldi	r25, 0x00	; 0
    1ad4:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    if (id == 0x4144) // 'A' is 0x41 and 'D' is 0x44
    1ad8:	84 34       	cpi	r24, 0x44	; 68
    1ada:	91 44       	sbci	r25, 0x41	; 65
    1adc:	81 f5       	brne	.+96     	; 0x1b3e <LoadAnalogRefFromEEPROM+0x6e>
    {
        ref_extern_avcc_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC));
    1ade:	80 e2       	ldi	r24, 0x20	; 32
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_read_dword>
    1ae6:	60 93 83 03 	sts	0x0383, r22	; 0x800383 <ref_extern_avcc_uV>
    1aea:	70 93 84 03 	sts	0x0384, r23	; 0x800384 <ref_extern_avcc_uV+0x1>
    1aee:	80 93 85 03 	sts	0x0385, r24	; 0x800385 <ref_extern_avcc_uV+0x2>
    1af2:	90 93 86 03 	sts	0x0386, r25	; 0x800386 <ref_extern_avcc_uV+0x3>
        if ( IsValidValForAvccRef() ) 
    1af6:	0e 94 c8 0c 	call	0x1990	; 0x1990 <IsValidValForAvccRef>
    1afa:	88 23       	and	r24, r24
    1afc:	01 f1       	breq	.+64     	; 0x1b3e <LoadAnalogRefFromEEPROM+0x6e>
        {
            ref_intern_1v1_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1));
    1afe:	84 e2       	ldi	r24, 0x24	; 36
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_read_dword>
    1b06:	60 93 87 03 	sts	0x0387, r22	; 0x800387 <ref_intern_1v1_uV>
    1b0a:	70 93 88 03 	sts	0x0388, r23	; 0x800388 <ref_intern_1v1_uV+0x1>
    1b0e:	80 93 89 03 	sts	0x0389, r24	; 0x800389 <ref_intern_1v1_uV+0x2>
    1b12:	90 93 8a 03 	sts	0x038A, r25	; 0x80038a <ref_intern_1v1_uV+0x3>
            if ( IsValidValFor1V1Ref() )
    1b16:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <IsValidValFor1V1Ref>
    1b1a:	81 11       	cpse	r24, r1
    1b1c:	0c c0       	rjmp	.+24     	; 0x1b36 <LoadAnalogRefFromEEPROM+0x66>
                return 1;
            }
            else
            { // 1v1 is not used (should it be removed?)
                float tmp_1v1 = 1.08;
                memcpy(&ref_intern_1v1_uV, &tmp_1v1, sizeof ref_intern_1v1_uV);
    1b1e:	81 e7       	ldi	r24, 0x71	; 113
    1b20:	9d e3       	ldi	r25, 0x3D	; 61
    1b22:	aa e8       	ldi	r26, 0x8A	; 138
    1b24:	bf e3       	ldi	r27, 0x3F	; 63
    1b26:	80 93 87 03 	sts	0x0387, r24	; 0x800387 <ref_intern_1v1_uV>
    1b2a:	90 93 88 03 	sts	0x0388, r25	; 0x800388 <ref_intern_1v1_uV+0x1>
    1b2e:	a0 93 89 03 	sts	0x0389, r26	; 0x800389 <ref_intern_1v1_uV+0x2>
    1b32:	b0 93 8a 03 	sts	0x038A, r27	; 0x80038a <ref_intern_1v1_uV+0x3>
                ref_loaded = REF_LOADED;
    1b36:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_loaded>
    1b3a:	81 e0       	ldi	r24, 0x01	; 1
    1b3c:	08 95       	ret
    }

    // use defaults
    // on AVR sizeof(float) == sizeof(uint32_t)
    float tmp_avcc = 5.0;
    memcpy(&ref_extern_avcc_uV, &tmp_avcc, sizeof ref_extern_avcc_uV);
    1b3e:	80 e0       	ldi	r24, 0x00	; 0
    1b40:	90 e0       	ldi	r25, 0x00	; 0
    1b42:	a0 ea       	ldi	r26, 0xA0	; 160
    1b44:	b0 e4       	ldi	r27, 0x40	; 64
    1b46:	80 93 83 03 	sts	0x0383, r24	; 0x800383 <ref_extern_avcc_uV>
    1b4a:	90 93 84 03 	sts	0x0384, r25	; 0x800384 <ref_extern_avcc_uV+0x1>
    1b4e:	a0 93 85 03 	sts	0x0385, r26	; 0x800385 <ref_extern_avcc_uV+0x2>
    1b52:	b0 93 86 03 	sts	0x0386, r27	; 0x800386 <ref_extern_avcc_uV+0x3>
    float tmp_1v1 = 1.08;
    memcpy(&ref_intern_1v1_uV, &tmp_1v1, sizeof ref_intern_1v1_uV);
    1b56:	81 e7       	ldi	r24, 0x71	; 113
    1b58:	9d e3       	ldi	r25, 0x3D	; 61
    1b5a:	aa e8       	ldi	r26, 0x8A	; 138
    1b5c:	bf e3       	ldi	r27, 0x3F	; 63
    1b5e:	80 93 87 03 	sts	0x0387, r24	; 0x800387 <ref_intern_1v1_uV>
    1b62:	90 93 88 03 	sts	0x0388, r25	; 0x800388 <ref_intern_1v1_uV+0x1>
    1b66:	a0 93 89 03 	sts	0x0389, r26	; 0x800389 <ref_intern_1v1_uV+0x2>
    1b6a:	b0 93 8a 03 	sts	0x038A, r27	; 0x80038a <ref_intern_1v1_uV+0x3>
    ref_loaded = REF_DEFAULT;
    1b6e:	81 e0       	ldi	r24, 0x01	; 1
    1b70:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <ref_loaded>
    return 0;
    1b74:	80 e0       	ldi	r24, 0x00	; 0
}
    1b76:	08 95       	ret

00001b78 <CalReferancesFromI2CtoEE>:

// save calibration referances from I2C to EEPROM (if valid)
void CalReferancesFromI2CtoEE(void)
{
    1b78:	cf 93       	push	r28
    if (ref_loaded > REF_DEFAULT)
    1b7a:	c0 91 82 03 	lds	r28, 0x0382	; 0x800382 <ref_loaded>
    1b7e:	c2 30       	cpi	r28, 0x02	; 2
    1b80:	38 f1       	brcs	.+78     	; 0x1bd0 <CalReferancesFromI2CtoEE+0x58>
    {
        if ( IsValidValForAvccRef() && IsValidValFor1V1Ref() )
    1b82:	0e 94 c8 0c 	call	0x1990	; 0x1990 <IsValidValForAvccRef>
    1b86:	88 23       	and	r24, r24
    1b88:	01 f1       	breq	.+64     	; 0x1bca <CalReferancesFromI2CtoEE+0x52>
    1b8a:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <IsValidValFor1V1Ref>
    1b8e:	88 23       	and	r24, r24
    1b90:	e1 f0       	breq	.+56     	; 0x1bca <CalReferancesFromI2CtoEE+0x52>
        {
            uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1b92:	8e e1       	ldi	r24, 0x1E	; 30
    1b94:	90 e0       	ldi	r25, 0x00	; 0
    1b96:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
            if (id != 0x4144) // 'A' is 0x41 and 'D' is 0x44
    1b9a:	84 34       	cpi	r24, 0x44	; 68
    1b9c:	91 44       	sbci	r25, 0x41	; 65
    1b9e:	19 f0       	breq	.+6      	; 0x1ba6 <CalReferancesFromI2CtoEE+0x2e>
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
        }
    }
}
    1ba0:	cf 91       	pop	r28
        if ( IsValidValForAvccRef() && IsValidValFor1V1Ref() )
        {
            uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
            if (id != 0x4144) // 'A' is 0x41 and 'D' is 0x44
            {
                WriteEeReferenceId();
    1ba2:	0c 94 18 0d 	jmp	0x1a30	; 0x1a30 <WriteEeReferenceId>
                return; // that is enough for this loop
            }
            else 
            {
                if (ref_loaded == REF_1V1_TOSAVE)
    1ba6:	c3 30       	cpi	r28, 0x03	; 3
    1ba8:	39 f4       	brne	.+14     	; 0x1bb8 <CalReferancesFromI2CtoEE+0x40>
                {
                    if (WriteEeReference1V1())
    1baa:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <WriteEeReference1V1>
    1bae:	88 23       	and	r24, r24
    1bb0:	19 f0       	breq	.+6      	; 0x1bb8 <CalReferancesFromI2CtoEE+0x40>
                    {
                        ref_loaded = REF_LOADED;
    1bb2:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_loaded>
                        return; // all done
    1bb6:	0c c0       	rjmp	.+24     	; 0x1bd0 <CalReferancesFromI2CtoEE+0x58>
                    }
                }
                if (ref_loaded == REF_AVCC_TOSAVE)
    1bb8:	80 91 82 03 	lds	r24, 0x0382	; 0x800382 <ref_loaded>
    1bbc:	82 30       	cpi	r24, 0x02	; 2
    1bbe:	41 f4       	brne	.+16     	; 0x1bd0 <CalReferancesFromI2CtoEE+0x58>
                {
                    if (WriteEeReferenceAvcc())
    1bc0:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <WriteEeReferenceAvcc>
    1bc4:	81 11       	cpse	r24, r1
    1bc6:	f5 cf       	rjmp	.-22     	; 0x1bb2 <CalReferancesFromI2CtoEE+0x3a>
    1bc8:	03 c0       	rjmp	.+6      	; 0x1bd0 <CalReferancesFromI2CtoEE+0x58>
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
        }
    }
}
    1bca:	cf 91       	pop	r28
                }
            }       
        }
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
    1bcc:	0c 94 68 0d 	jmp	0x1ad0	; 0x1ad0 <LoadAnalogRefFromEEPROM>
        }
    }
}
    1bd0:	cf 91       	pop	r28
    1bd2:	08 95       	ret

00001bd4 <check_if_alt_should_be_on>:


// enable_alternate_power must be set to start charging
// to do: pwm with a 2 second period, pwm ratio is from battery_high_limit at 25% to battery_low_limit at 75%
void check_if_alt_should_be_on(void)
{
    1bd4:	af 92       	push	r10
    1bd6:	bf 92       	push	r11
    1bd8:	cf 92       	push	r12
    1bda:	df 92       	push	r13
    1bdc:	ef 92       	push	r14
    1bde:	ff 92       	push	r15
    1be0:	0f 93       	push	r16
    1be2:	1f 93       	push	r17
    1be4:	cf 93       	push	r28
    1be6:	df 93       	push	r29
    if (enable_alternate_power)
    1be8:	80 91 8b 03 	lds	r24, 0x038B	; 0x80038b <enable_alternate_power>
    1bec:	88 23       	and	r24, r24
    1bee:	09 f4       	brne	.+2      	; 0x1bf2 <check_if_alt_should_be_on+0x1e>
    1bf0:	d1 c0       	rjmp	.+418    	; 0x1d94 <check_if_alt_should_be_on+0x1c0>
    {
        int battery = analogRead(PWR_V);
    1bf2:	87 e0       	ldi	r24, 0x07	; 7
    1bf4:	0e 94 df 13 	call	0x27be	; 0x27be <analogRead>
    1bf8:	7c 01       	movw	r14, r24
        if (battery >= battery_high_limit)
    1bfa:	c0 91 95 03 	lds	r28, 0x0395	; 0x800395 <battery_high_limit>
    1bfe:	d0 91 96 03 	lds	r29, 0x0396	; 0x800396 <battery_high_limit+0x1>
    1c02:	8c 17       	cp	r24, r28
    1c04:	9d 07       	cpc	r25, r29
    1c06:	4c f0       	brlt	.+18     	; 0x1c1a <check_if_alt_should_be_on+0x46>
        {
            if (digitalRead(ALT_EN))
    1c08:	1b 9b       	sbis	0x03, 3	; 3
    1c0a:	c8 c0       	rjmp	.+400    	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1c0c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1c0e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1c10:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1c12:	8f bf       	out	0x3f, r24	; 63
            {
                digitalWrite(ALT_EN,LOW);
                enable_alternate_power = 0; // charge is done
    1c14:	10 92 8b 03 	sts	0x038B, r1	; 0x80038b <enable_alternate_power>
    1c18:	c1 c0       	rjmp	.+386    	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
            }
            return; // if alt_en is not on do nothing
        }
        int pwm_range = ( (battery_high_limit - battery_low_limit)>>1 ); // half the diff between high and low limit
    1c1a:	80 91 98 03 	lds	r24, 0x0398	; 0x800398 <battery_low_limit>
    1c1e:	90 91 99 03 	lds	r25, 0x0399	; 0x800399 <battery_low_limit+0x1>
    1c22:	c8 1b       	sub	r28, r24
    1c24:	d9 0b       	sbc	r29, r25
    1c26:	d5 95       	asr	r29
    1c28:	c7 95       	ror	r28
        unsigned long kRuntime = millis() - alt_pwm_started_at;
    1c2a:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    1c2e:	00 91 8d 03 	lds	r16, 0x038D	; 0x80038d <alt_pwm_started_at>
    1c32:	10 91 8e 03 	lds	r17, 0x038E	; 0x80038e <alt_pwm_started_at+0x1>
    1c36:	20 91 8f 03 	lds	r18, 0x038F	; 0x80038f <alt_pwm_started_at+0x2>
    1c3a:	30 91 90 03 	lds	r19, 0x0390	; 0x800390 <alt_pwm_started_at+0x3>
    1c3e:	5b 01       	movw	r10, r22
    1c40:	6c 01       	movw	r12, r24
    1c42:	a0 1a       	sub	r10, r16
    1c44:	b1 0a       	sbc	r11, r17
    1c46:	c2 0a       	sbc	r12, r18
    1c48:	d3 0a       	sbc	r13, r19
    1c4a:	96 01       	movw	r18, r12
    1c4c:	85 01       	movw	r16, r10
        if (battery < (battery_low_limit + pwm_range ) )
    1c4e:	80 91 98 03 	lds	r24, 0x0398	; 0x800398 <battery_low_limit>
    1c52:	90 91 99 03 	lds	r25, 0x0399	; 0x800399 <battery_low_limit+0x1>
    1c56:	8c 0f       	add	r24, r28
    1c58:	9d 1f       	adc	r25, r29
    1c5a:	e8 16       	cp	r14, r24
    1c5c:	f9 06       	cpc	r15, r25
    1c5e:	0c f0       	brlt	.+2      	; 0x1c62 <check_if_alt_should_be_on+0x8e>
    1c60:	5b c0       	rjmp	.+182    	; 0x1d18 <check_if_alt_should_be_on+0x144>
        { // half way between high and low limit pwm will occure at 2 sec intervals
            unsigned long offtime = ALT_PWM_PERIOD * ( (battery_high_limit - battery) / pwm_range );
            if (digitalRead(ALT_EN))
    1c62:	1b 9b       	sbis	0x03, 3	; 3
    1c64:	39 c0       	rjmp	.+114    	; 0x1cd8 <check_if_alt_should_be_on+0x104>
            {
                if ( (kRuntime + offtime) > ALT_PWM_PERIOD )
    1c66:	80 91 95 03 	lds	r24, 0x0395	; 0x800395 <battery_high_limit>
    1c6a:	90 91 96 03 	lds	r25, 0x0396	; 0x800396 <battery_high_limit+0x1>
    1c6e:	8e 19       	sub	r24, r14
    1c70:	9f 09       	sbc	r25, r15
    1c72:	be 01       	movw	r22, r28
    1c74:	0e 94 c8 17 	call	0x2f90	; 0x2f90 <__divmodhi4>
    1c78:	40 ed       	ldi	r20, 0xD0	; 208
    1c7a:	57 e0       	ldi	r21, 0x07	; 7
    1c7c:	64 9f       	mul	r22, r20
    1c7e:	c0 01       	movw	r24, r0
    1c80:	65 9f       	mul	r22, r21
    1c82:	90 0d       	add	r25, r0
    1c84:	74 9f       	mul	r23, r20
    1c86:	90 0d       	add	r25, r0
    1c88:	11 24       	eor	r1, r1
    1c8a:	09 2e       	mov	r0, r25
    1c8c:	00 0c       	add	r0, r0
    1c8e:	aa 0b       	sbc	r26, r26
    1c90:	bb 0b       	sbc	r27, r27
    1c92:	8a 0d       	add	r24, r10
    1c94:	9b 1d       	adc	r25, r11
    1c96:	ac 1d       	adc	r26, r12
    1c98:	bd 1d       	adc	r27, r13
    1c9a:	81 3d       	cpi	r24, 0xD1	; 209
    1c9c:	97 40       	sbci	r25, 0x07	; 7
    1c9e:	a1 05       	cpc	r26, r1
    1ca0:	b1 05       	cpc	r27, r1
    1ca2:	08 f4       	brcc	.+2      	; 0x1ca6 <check_if_alt_should_be_on+0xd2>
    1ca4:	7b c0       	rjmp	.+246    	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1ca6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1ca8:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1caa:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1cac:	8f bf       	out	0x3f, r24	; 63
                {
                    digitalWrite(ALT_EN,LOW);
                    alt_pwm_accum_charge_time += kRuntime;
    1cae:	80 91 91 03 	lds	r24, 0x0391	; 0x800391 <alt_pwm_accum_charge_time>
    1cb2:	90 91 92 03 	lds	r25, 0x0392	; 0x800392 <alt_pwm_accum_charge_time+0x1>
    1cb6:	a0 91 93 03 	lds	r26, 0x0393	; 0x800393 <alt_pwm_accum_charge_time+0x2>
    1cba:	b0 91 94 03 	lds	r27, 0x0394	; 0x800394 <alt_pwm_accum_charge_time+0x3>
    1cbe:	08 0f       	add	r16, r24
    1cc0:	19 1f       	adc	r17, r25
    1cc2:	2a 1f       	adc	r18, r26
    1cc4:	3b 1f       	adc	r19, r27
    1cc6:	00 93 91 03 	sts	0x0391, r16	; 0x800391 <alt_pwm_accum_charge_time>
    1cca:	10 93 92 03 	sts	0x0392, r17	; 0x800392 <alt_pwm_accum_charge_time+0x1>
    1cce:	20 93 93 03 	sts	0x0393, r18	; 0x800393 <alt_pwm_accum_charge_time+0x2>
    1cd2:	30 93 94 03 	sts	0x0394, r19	; 0x800394 <alt_pwm_accum_charge_time+0x3>
    1cd6:	62 c0       	rjmp	.+196    	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
                }
            }
            else 
            {
                if ( kRuntime > ALT_PWM_PERIOD )
    1cd8:	81 ed       	ldi	r24, 0xD1	; 209
    1cda:	a8 16       	cp	r10, r24
    1cdc:	87 e0       	ldi	r24, 0x07	; 7
    1cde:	b8 06       	cpc	r11, r24
    1ce0:	c1 04       	cpc	r12, r1
    1ce2:	d1 04       	cpc	r13, r1
    1ce4:	08 f4       	brcc	.+2      	; 0x1ce8 <check_if_alt_should_be_on+0x114>
    1ce6:	5a c0       	rjmp	.+180    	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1ce8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1cea:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1cec:	2b 9a       	sbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1cee:	8f bf       	out	0x3f, r24	; 63
                {
                    digitalWrite(ALT_EN,HIGH);
                    if (kRuntime > (ALT_PWM_PERIOD<<1) )
    1cf0:	41 ea       	ldi	r20, 0xA1	; 161
    1cf2:	a4 16       	cp	r10, r20
    1cf4:	4f e0       	ldi	r20, 0x0F	; 15
    1cf6:	b4 06       	cpc	r11, r20
    1cf8:	c1 04       	cpc	r12, r1
    1cfa:	d1 04       	cpc	r13, r1
    1cfc:	58 f5       	brcc	.+86     	; 0x1d54 <check_if_alt_should_be_on+0x180>
                    {
                        alt_pwm_started_at = millis();
                    }
                    else
                    {
                        alt_pwm_started_at += ALT_PWM_PERIOD;
    1cfe:	80 91 8d 03 	lds	r24, 0x038D	; 0x80038d <alt_pwm_started_at>
    1d02:	90 91 8e 03 	lds	r25, 0x038E	; 0x80038e <alt_pwm_started_at+0x1>
    1d06:	a0 91 8f 03 	lds	r26, 0x038F	; 0x80038f <alt_pwm_started_at+0x2>
    1d0a:	b0 91 90 03 	lds	r27, 0x0390	; 0x800390 <alt_pwm_started_at+0x3>
    1d0e:	80 53       	subi	r24, 0x30	; 48
    1d10:	98 4f       	sbci	r25, 0xF8	; 248
    1d12:	af 4f       	sbci	r26, 0xFF	; 255
    1d14:	bf 4f       	sbci	r27, 0xFF	; 255
    1d16:	35 c0       	rjmp	.+106    	; 0x1d82 <check_if_alt_should_be_on+0x1ae>
                    }
                }
            }
            return;
        }
        else if (digitalRead(ALT_EN))
    1d18:	1b 9b       	sbis	0x03, 3	; 3
    1d1a:	0a c0       	rjmp	.+20     	; 0x1d30 <check_if_alt_should_be_on+0x15c>
        { // if pwm is not occuring we still need to rest every so often to measure the battery
            if ( (kRuntime + ALT_REST) > ALT_REST_PERIOD )
    1d1c:	06 50       	subi	r16, 0x06	; 6
    1d1e:	1f 4f       	sbci	r17, 0xFF	; 255
    1d20:	2f 4f       	sbci	r18, 0xFF	; 255
    1d22:	3f 4f       	sbci	r19, 0xFF	; 255
    1d24:	01 31       	cpi	r16, 0x11	; 17
    1d26:	17 42       	sbci	r17, 0x27	; 39
    1d28:	21 05       	cpc	r18, r1
    1d2a:	31 05       	cpc	r19, r1
    1d2c:	b8 f1       	brcs	.+110    	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
    1d2e:	32 c0       	rjmp	.+100    	; 0x1d94 <check_if_alt_should_be_on+0x1c0>
            }
            return;
        }
        else 
        {
            if ( kRuntime > ALT_REST_PERIOD)
    1d30:	41 e1       	ldi	r20, 0x11	; 17
    1d32:	a4 16       	cp	r10, r20
    1d34:	47 e2       	ldi	r20, 0x27	; 39
    1d36:	b4 06       	cpc	r11, r20
    1d38:	c1 04       	cpc	r12, r1
    1d3a:	d1 04       	cpc	r13, r1
    1d3c:	78 f1       	brcs	.+94     	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1d3e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1d40:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1d42:	2b 9a       	sbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1d44:	8f bf       	out	0x3f, r24	; 63
            { // end of resting time, start charging
                digitalWrite(ALT_EN,HIGH);
                if (kRuntime > (ALT_REST_PERIOD<<1) )
    1d46:	81 e2       	ldi	r24, 0x21	; 33
    1d48:	a8 16       	cp	r10, r24
    1d4a:	8e e4       	ldi	r24, 0x4E	; 78
    1d4c:	b8 06       	cpc	r11, r24
    1d4e:	c1 04       	cpc	r12, r1
    1d50:	d1 04       	cpc	r13, r1
    1d52:	58 f0       	brcs	.+22     	; 0x1d6a <check_if_alt_should_be_on+0x196>
                {
                    alt_pwm_started_at = millis();
    1d54:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    1d58:	60 93 8d 03 	sts	0x038D, r22	; 0x80038d <alt_pwm_started_at>
    1d5c:	70 93 8e 03 	sts	0x038E, r23	; 0x80038e <alt_pwm_started_at+0x1>
    1d60:	80 93 8f 03 	sts	0x038F, r24	; 0x80038f <alt_pwm_started_at+0x2>
    1d64:	90 93 90 03 	sts	0x0390, r25	; 0x800390 <alt_pwm_started_at+0x3>
    1d68:	19 c0       	rjmp	.+50     	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
                }
                else
                {
                    alt_pwm_started_at += ALT_REST_PERIOD;
    1d6a:	80 91 8d 03 	lds	r24, 0x038D	; 0x80038d <alt_pwm_started_at>
    1d6e:	90 91 8e 03 	lds	r25, 0x038E	; 0x80038e <alt_pwm_started_at+0x1>
    1d72:	a0 91 8f 03 	lds	r26, 0x038F	; 0x80038f <alt_pwm_started_at+0x2>
    1d76:	b0 91 90 03 	lds	r27, 0x0390	; 0x800390 <alt_pwm_started_at+0x3>
    1d7a:	80 5f       	subi	r24, 0xF0	; 240
    1d7c:	98 4d       	sbci	r25, 0xD8	; 216
    1d7e:	af 4f       	sbci	r26, 0xFF	; 255
    1d80:	bf 4f       	sbci	r27, 0xFF	; 255
    1d82:	80 93 8d 03 	sts	0x038D, r24	; 0x80038d <alt_pwm_started_at>
    1d86:	90 93 8e 03 	sts	0x038E, r25	; 0x80038e <alt_pwm_started_at+0x1>
    1d8a:	a0 93 8f 03 	sts	0x038F, r26	; 0x80038f <alt_pwm_started_at+0x2>
    1d8e:	b0 93 90 03 	sts	0x0390, r27	; 0x800390 <alt_pwm_started_at+0x3>
    1d92:	04 c0       	rjmp	.+8      	; 0x1d9c <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1d94:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1d96:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1d98:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1d9a:	8f bf       	out	0x3f, r24	; 63
    }
    else 
    {
        digitalWrite(ALT_EN,LOW);
    }
    1d9c:	df 91       	pop	r29
    1d9e:	cf 91       	pop	r28
    1da0:	1f 91       	pop	r17
    1da2:	0f 91       	pop	r16
    1da4:	ff 90       	pop	r15
    1da6:	ef 90       	pop	r14
    1da8:	df 90       	pop	r13
    1daa:	cf 90       	pop	r12
    1dac:	bf 90       	pop	r11
    1dae:	af 90       	pop	r10
    1db0:	08 95       	ret

00001db2 <IsValidBatHighLimFor12V>:
uint8_t bat_limit_loaded;
int battery_high_limit;
int battery_low_limit;

uint8_t IsValidBatHighLimFor12V(int *value) 
{
    1db2:	fc 01       	movw	r30, r24
    1db4:	20 81       	ld	r18, Z
    1db6:	31 81       	ldd	r19, Z+1	; 0x01
    1db8:	2b 54       	subi	r18, 0x4B	; 75
    1dba:	31 40       	sbci	r19, 0x01	; 1
    1dbc:	81 e0       	ldi	r24, 0x01	; 1
    1dbe:	27 38       	cpi	r18, 0x87	; 135
    1dc0:	31 05       	cpc	r19, r1
    1dc2:	08 f0       	brcs	.+2      	; 0x1dc6 <IsValidBatHighLimFor12V+0x14>
    1dc4:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1dc6:	08 95       	ret

00001dc8 <IsValidBatLowLimFor12V>:

uint8_t IsValidBatLowLimFor12V(int *value) 
{
    1dc8:	fc 01       	movw	r30, r24
    1dca:	20 81       	ld	r18, Z
    1dcc:	31 81       	ldd	r19, Z+1	; 0x01
    1dce:	2e 53       	subi	r18, 0x3E	; 62
    1dd0:	31 40       	sbci	r19, 0x01	; 1
    1dd2:	81 e0       	ldi	r24, 0x01	; 1
    1dd4:	26 36       	cpi	r18, 0x66	; 102
    1dd6:	31 05       	cpc	r19, r1
    1dd8:	08 f0       	brcs	.+2      	; 0x1ddc <IsValidBatLowLimFor12V+0x14>
    1dda:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1ddc:	08 95       	ret

00001dde <IsValidBatHighLimFor24V>:

uint8_t IsValidBatHighLimFor24V(int *value) 
{
    1dde:	fc 01       	movw	r30, r24
    1de0:	20 81       	ld	r18, Z
    1de2:	31 81       	ldd	r19, Z+1	; 0x01
    1de4:	25 59       	subi	r18, 0x95	; 149
    1de6:	32 40       	sbci	r19, 0x02	; 2
    1de8:	81 e0       	ldi	r24, 0x01	; 1
    1dea:	2f 30       	cpi	r18, 0x0F	; 15
    1dec:	31 40       	sbci	r19, 0x01	; 1
    1dee:	08 f0       	brcs	.+2      	; 0x1df2 <IsValidBatHighLimFor24V+0x14>
    1df0:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1df2:	08 95       	ret

00001df4 <IsValidBatLowLimFor24V>:

uint8_t IsValidBatLowLimFor24V(int *value) 
{
    1df4:	fc 01       	movw	r30, r24
    1df6:	20 81       	ld	r18, Z
    1df8:	31 81       	ldd	r19, Z+1	; 0x01
    1dfa:	2c 57       	subi	r18, 0x7C	; 124
    1dfc:	32 40       	sbci	r19, 0x02	; 2
    1dfe:	81 e0       	ldi	r24, 0x01	; 1
    1e00:	2b 3c       	cpi	r18, 0xCB	; 203
    1e02:	31 05       	cpc	r19, r1
    1e04:	08 f0       	brcs	.+2      	; 0x1e08 <IsValidBatLowLimFor24V+0x14>
    1e06:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1e08:	08 95       	ret

00001e0a <WriteEEBatHighLim>:

// wrtite battery high limit (when charging turns off) to EEPROM
uint8_t WriteEEBatHighLim() 
{
    uint16_t tmp_battery_high_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH)); 
    1e0a:	8c e3       	ldi	r24, 0x3C	; 60
    1e0c:	90 e0       	ldi	r25, 0x00	; 0
    1e0e:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1e12:	f9 99       	sbic	0x1f, 1	; 31
    1e14:	0c c0       	rjmp	.+24     	; 0x1e2e <WriteEEBatHighLim+0x24>
    {
        if (tmp_battery_high_limit != battery_high_limit)
    1e16:	60 91 95 03 	lds	r22, 0x0395	; 0x800395 <battery_high_limit>
    1e1a:	70 91 96 03 	lds	r23, 0x0396	; 0x800396 <battery_high_limit+0x1>
    1e1e:	86 17       	cp	r24, r22
    1e20:	97 07       	cpc	r25, r23
    1e22:	39 f0       	breq	.+14     	; 0x1e32 <WriteEEBatHighLim+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH), (uint16_t)battery_high_limit);
    1e24:	8c e3       	ldi	r24, 0x3C	; 60
    1e26:	90 e0       	ldi	r25, 0x00	; 0
    1e28:	0e 94 4f 1b 	call	0x369e	; 0x369e <eeprom_write_word>
    1e2c:	02 c0       	rjmp	.+4      	; 0x1e32 <WriteEEBatHighLim+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1e2e:	80 e0       	ldi	r24, 0x00	; 0
    1e30:	08 95       	ret
    {
        if (tmp_battery_high_limit != battery_high_limit)
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH), (uint16_t)battery_high_limit);
        }
        return 1;
    1e32:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1e34:	08 95       	ret

00001e36 <WriteEEBatLowLim>:

// wrtite battery low limit (when charging turns on) to EEPROM
uint8_t WriteEEBatLowLim() 
{
    uint16_t tmp_battery_low_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW)); 
    1e36:	8e e3       	ldi	r24, 0x3E	; 62
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1e3e:	f9 99       	sbic	0x1f, 1	; 31
    1e40:	0c c0       	rjmp	.+24     	; 0x1e5a <WriteEEBatLowLim+0x24>
    {
        if (tmp_battery_low_limit != battery_low_limit)
    1e42:	60 91 98 03 	lds	r22, 0x0398	; 0x800398 <battery_low_limit>
    1e46:	70 91 99 03 	lds	r23, 0x0399	; 0x800399 <battery_low_limit+0x1>
    1e4a:	86 17       	cp	r24, r22
    1e4c:	97 07       	cpc	r25, r23
    1e4e:	39 f0       	breq	.+14     	; 0x1e5e <WriteEEBatLowLim+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW), (uint16_t)battery_low_limit);
    1e50:	8e e3       	ldi	r24, 0x3E	; 62
    1e52:	90 e0       	ldi	r25, 0x00	; 0
    1e54:	0e 94 4f 1b 	call	0x369e	; 0x369e <eeprom_write_word>
    1e58:	02 c0       	rjmp	.+4      	; 0x1e5e <WriteEEBatLowLim+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1e5a:	80 e0       	ldi	r24, 0x00	; 0
    1e5c:	08 95       	ret
    {
        if (tmp_battery_low_limit != battery_low_limit)
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW), (uint16_t)battery_low_limit);
        }
        return 1;
    1e5e:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1e60:	08 95       	ret

00001e62 <LoadBatLimitsFromEEPROM>:

// load Battery Limits from EEPROM (or set defaults)
uint8_t LoadBatLimitsFromEEPROM() 
{
    1e62:	ef 92       	push	r14
    1e64:	ff 92       	push	r15
    1e66:	0f 93       	push	r16
    1e68:	1f 93       	push	r17
    1e6a:	cf 93       	push	r28
    1e6c:	df 93       	push	r29
    1e6e:	00 d0       	rcall	.+0      	; 0x1e70 <LoadBatLimitsFromEEPROM+0xe>
    1e70:	00 d0       	rcall	.+0      	; 0x1e72 <LoadBatLimitsFromEEPROM+0x10>
    1e72:	cd b7       	in	r28, 0x3d	; 61
    1e74:	de b7       	in	r29, 0x3e	; 62
    int tmp_battery_high_limit = eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH));
    1e76:	8c e3       	ldi	r24, 0x3C	; 60
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    1e7e:	7c 01       	movw	r14, r24
    1e80:	9c 83       	std	Y+4, r25	; 0x04
    1e82:	8b 83       	std	Y+3, r24	; 0x03
    int tmp_battery_low_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW));
    1e84:	8e e3       	ldi	r24, 0x3E	; 62
    1e86:	90 e0       	ldi	r25, 0x00	; 0
    1e88:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    1e8c:	8c 01       	movw	r16, r24
    1e8e:	9a 83       	std	Y+2, r25	; 0x02
    1e90:	89 83       	std	Y+1, r24	; 0x01
    if ( (IsValidBatHighLimFor12V(&tmp_battery_high_limit) || IsValidBatHighLimFor24V(&tmp_battery_high_limit)) && (IsValidBatLowLimFor12V(&tmp_battery_low_limit) || IsValidBatLowLimFor24V(&tmp_battery_low_limit)) )
    1e92:	ce 01       	movw	r24, r28
    1e94:	03 96       	adiw	r24, 0x03	; 3
    1e96:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <IsValidBatHighLimFor12V>
    1e9a:	81 11       	cpse	r24, r1
    1e9c:	06 c0       	rjmp	.+12     	; 0x1eaa <LoadBatLimitsFromEEPROM+0x48>
    1e9e:	ce 01       	movw	r24, r28
    1ea0:	03 96       	adiw	r24, 0x03	; 3
    1ea2:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <IsValidBatHighLimFor24V>
    1ea6:	88 23       	and	r24, r24
    1ea8:	c1 f0       	breq	.+48     	; 0x1eda <LoadBatLimitsFromEEPROM+0x78>
    1eaa:	ce 01       	movw	r24, r28
    1eac:	01 96       	adiw	r24, 0x01	; 1
    1eae:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <IsValidBatLowLimFor12V>
    1eb2:	81 11       	cpse	r24, r1
    1eb4:	06 c0       	rjmp	.+12     	; 0x1ec2 <LoadBatLimitsFromEEPROM+0x60>
    1eb6:	ce 01       	movw	r24, r28
    1eb8:	01 96       	adiw	r24, 0x01	; 1
    1eba:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <IsValidBatLowLimFor24V>
    1ebe:	88 23       	and	r24, r24
    1ec0:	61 f0       	breq	.+24     	; 0x1eda <LoadBatLimitsFromEEPROM+0x78>
    {
        battery_high_limit = (uint16_t)tmp_battery_high_limit; 
    1ec2:	f0 92 96 03 	sts	0x0396, r15	; 0x800396 <battery_high_limit+0x1>
    1ec6:	e0 92 95 03 	sts	0x0395, r14	; 0x800395 <battery_high_limit>
        battery_low_limit = (uint16_t)tmp_battery_low_limit; 
    1eca:	10 93 99 03 	sts	0x0399, r17	; 0x800399 <battery_low_limit+0x1>
    1ece:	00 93 98 03 	sts	0x0398, r16	; 0x800398 <battery_low_limit>
        bat_limit_loaded = BAT_LIM_LOADED;
    1ed2:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <bat_limit_loaded>
        return 1;
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	10 c0       	rjmp	.+32     	; 0x1efa <LoadBatLimitsFromEEPROM+0x98>
    }
    else
    {
        // default values are for 12V LA measured at PWR_V channel with 5V referance
        battery_high_limit = 397; // 14.2/(((5.0)/1024.0)*(115.8/15.8))
    1eda:	8d e8       	ldi	r24, 0x8D	; 141
    1edc:	91 e0       	ldi	r25, 0x01	; 1
    1ede:	90 93 96 03 	sts	0x0396, r25	; 0x800396 <battery_high_limit+0x1>
    1ee2:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <battery_high_limit>
        battery_low_limit = 374; // 13.4/(((5.0)/1024.0)*(115.8/15.8))
    1ee6:	86 e7       	ldi	r24, 0x76	; 118
    1ee8:	91 e0       	ldi	r25, 0x01	; 1
    1eea:	90 93 99 03 	sts	0x0399, r25	; 0x800399 <battery_low_limit+0x1>
    1eee:	80 93 98 03 	sts	0x0398, r24	; 0x800398 <battery_low_limit>
        bat_limit_loaded = BAT_LIM_DEFAULT;
    1ef2:	81 e0       	ldi	r24, 0x01	; 1
    1ef4:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <bat_limit_loaded>
    1ef8:	80 e0       	ldi	r24, 0x00	; 0
        return 0;
    }
}
    1efa:	0f 90       	pop	r0
    1efc:	0f 90       	pop	r0
    1efe:	0f 90       	pop	r0
    1f00:	0f 90       	pop	r0
    1f02:	df 91       	pop	r29
    1f04:	cf 91       	pop	r28
    1f06:	1f 91       	pop	r17
    1f08:	0f 91       	pop	r16
    1f0a:	ff 90       	pop	r15
    1f0c:	ef 90       	pop	r14
    1f0e:	08 95       	ret

00001f10 <BatLimitsFromI2CtoEE>:

// save Battery Limits from I2C to EEPROM (if valid)
void BatLimitsFromI2CtoEE(void)
{
    if (bat_limit_loaded > BAT_LIM_DEFAULT)
    1f10:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <bat_limit_loaded>
    1f14:	82 30       	cpi	r24, 0x02	; 2
    1f16:	58 f1       	brcs	.+86     	; 0x1f6e <BatLimitsFromI2CtoEE+0x5e>
    {
        if (bat_limit_loaded == BAT_HIGH_LIM_TOSAVE)
    1f18:	82 30       	cpi	r24, 0x02	; 2
    1f1a:	99 f4       	brne	.+38     	; 0x1f42 <BatLimitsFromI2CtoEE+0x32>
        {
            if ( IsValidBatHighLimFor12V(&battery_high_limit) || IsValidBatHighLimFor24V(&battery_high_limit) )
    1f1c:	85 e9       	ldi	r24, 0x95	; 149
    1f1e:	93 e0       	ldi	r25, 0x03	; 3
    1f20:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <IsValidBatHighLimFor12V>
    1f24:	81 11       	cpse	r24, r1
    1f26:	06 c0       	rjmp	.+12     	; 0x1f34 <BatLimitsFromI2CtoEE+0x24>
    1f28:	85 e9       	ldi	r24, 0x95	; 149
    1f2a:	93 e0       	ldi	r25, 0x03	; 3
    1f2c:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <IsValidBatHighLimFor24V>
    1f30:	88 23       	and	r24, r24
    1f32:	39 f0       	breq	.+14     	; 0x1f42 <BatLimitsFromI2CtoEE+0x32>
            {
                if (WriteEEBatHighLim())
    1f34:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <WriteEEBatHighLim>
    1f38:	88 23       	and	r24, r24
    1f3a:	19 f0       	breq	.+6      	; 0x1f42 <BatLimitsFromI2CtoEE+0x32>
                {
                    bat_limit_loaded = BAT_LIM_LOADED;
    1f3c:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <bat_limit_loaded>
                    return; // all done
    1f40:	08 95       	ret
                }
            }
        }
        if (bat_limit_loaded == BAT_LOW_LIM_TOSAVE)
    1f42:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <bat_limit_loaded>
    1f46:	83 30       	cpi	r24, 0x03	; 3
    1f48:	81 f4       	brne	.+32     	; 0x1f6a <BatLimitsFromI2CtoEE+0x5a>
        {    
            if ( IsValidBatLowLimFor12V(&battery_low_limit) || IsValidBatLowLimFor24V(&battery_low_limit) )
    1f4a:	88 e9       	ldi	r24, 0x98	; 152
    1f4c:	93 e0       	ldi	r25, 0x03	; 3
    1f4e:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <IsValidBatLowLimFor12V>
    1f52:	81 11       	cpse	r24, r1
    1f54:	06 c0       	rjmp	.+12     	; 0x1f62 <BatLimitsFromI2CtoEE+0x52>
    1f56:	88 e9       	ldi	r24, 0x98	; 152
    1f58:	93 e0       	ldi	r25, 0x03	; 3
    1f5a:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <IsValidBatLowLimFor24V>
    1f5e:	88 23       	and	r24, r24
    1f60:	21 f0       	breq	.+8      	; 0x1f6a <BatLimitsFromI2CtoEE+0x5a>
            {
                if (WriteEEBatLowLim())
    1f62:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <WriteEEBatLowLim>
    1f66:	81 11       	cpse	r24, r1
    1f68:	e9 cf       	rjmp	.-46     	; 0x1f3c <BatLimitsFromI2CtoEE+0x2c>
                    bat_limit_loaded = BAT_LIM_LOADED;
                    return; // all done
                }
            }
        }
        LoadBatLimitsFromEEPROM(); // I guess the values are not valid so reload from EEPROM
    1f6a:	0c 94 31 0f 	jmp	0x1e62	; 0x1e62 <LoadBatLimitsFromEEPROM>
    1f6e:	08 95       	ret

00001f70 <IsValidMorningThresholdFor12V>:
int daynight_evening_threshold;
unsigned long daynight_morning_debounce;
unsigned long daynight_evening_debounce;

uint8_t IsValidMorningThresholdFor12V(int *value) 
{
    1f70:	fc 01       	movw	r30, r24
    1f72:	20 81       	ld	r18, Z
    1f74:	31 81       	ldd	r19, Z+1	; 0x01
    1f76:	2b 53       	subi	r18, 0x3B	; 59
    1f78:	31 09       	sbc	r19, r1
    1f7a:	81 e0       	ldi	r24, 0x01	; 1
    1f7c:	25 39       	cpi	r18, 0x95	; 149
    1f7e:	31 05       	cpc	r19, r1
    1f80:	08 f0       	brcs	.+2      	; 0x1f84 <IsValidMorningThresholdFor12V+0x14>
    1f82:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1f84:	08 95       	ret

00001f86 <IsValidEveningThresholdFor12V>:

uint8_t IsValidEveningThresholdFor12V(int *value) 
{
    1f86:	fc 01       	movw	r30, r24
    1f88:	20 81       	ld	r18, Z
    1f8a:	31 81       	ldd	r19, Z+1	; 0x01
    1f8c:	29 51       	subi	r18, 0x19	; 25
    1f8e:	31 09       	sbc	r19, r1
    1f90:	81 e0       	ldi	r24, 0x01	; 1
    1f92:	20 35       	cpi	r18, 0x50	; 80
    1f94:	31 05       	cpc	r19, r1
    1f96:	08 f0       	brcs	.+2      	; 0x1f9a <IsValidEveningThresholdFor12V+0x14>
    1f98:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1f9a:	08 95       	ret

00001f9c <IsValidMorningThresholdFor24V>:

uint8_t IsValidMorningThresholdFor24V(int *value) 
{
    1f9c:	fc 01       	movw	r30, r24
    1f9e:	20 81       	ld	r18, Z
    1fa0:	31 81       	ldd	r19, Z+1	; 0x01
    1fa2:	26 57       	subi	r18, 0x76	; 118
    1fa4:	31 09       	sbc	r19, r1
    1fa6:	81 e0       	ldi	r24, 0x01	; 1
    1fa8:	29 32       	cpi	r18, 0x29	; 41
    1faa:	31 40       	sbci	r19, 0x01	; 1
    1fac:	08 f0       	brcs	.+2      	; 0x1fb0 <IsValidMorningThresholdFor24V+0x14>
    1fae:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1fb0:	08 95       	ret

00001fb2 <IsValidEveningThresholdFor24V>:

uint8_t IsValidEveningThresholdFor24V(int *value) 
{
    1fb2:	fc 01       	movw	r30, r24
    1fb4:	20 81       	ld	r18, Z
    1fb6:	31 81       	ldd	r19, Z+1	; 0x01
    1fb8:	22 53       	subi	r18, 0x32	; 50
    1fba:	31 09       	sbc	r19, r1
    1fbc:	81 e0       	ldi	r24, 0x01	; 1
    1fbe:	2e 39       	cpi	r18, 0x9E	; 158
    1fc0:	31 05       	cpc	r19, r1
    1fc2:	08 f0       	brcs	.+2      	; 0x1fc6 <IsValidEveningThresholdFor24V+0x14>
    1fc4:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1fc6:	08 95       	ret

00001fc8 <IsValidEveningDebounce>:
        return 0;
    }
}

uint8_t IsValidEveningDebounce(unsigned long *value) 
{
    1fc8:	fc 01       	movw	r30, r24
    1fca:	40 81       	ld	r20, Z
    1fcc:	51 81       	ldd	r21, Z+1	; 0x01
    1fce:	62 81       	ldd	r22, Z+2	; 0x02
    1fd0:	73 81       	ldd	r23, Z+3	; 0x03
    1fd2:	40 54       	subi	r20, 0x40	; 64
    1fd4:	5f 41       	sbci	r21, 0x1F	; 31
    1fd6:	61 09       	sbc	r22, r1
    1fd8:	71 09       	sbc	r23, r1
    1fda:	81 e0       	ldi	r24, 0x01	; 1
    1fdc:	41 34       	cpi	r20, 0x41	; 65
    1fde:	5f 4c       	sbci	r21, 0xCF	; 207
    1fe0:	66 43       	sbci	r22, 0x36	; 54
    1fe2:	71 05       	cpc	r23, r1
    1fe4:	08 f0       	brcs	.+2      	; 0x1fe8 <IsValidEveningDebounce+0x20>
    1fe6:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1fe8:	08 95       	ret

00001fea <WriteEEMorningThreshold>:

// wrtite daynight_morning_threshold (when morning debounce starts) to EEPROM
uint8_t WriteEEMorningThreshold() 
{
    uint16_t tmp_daynight_morning_threshold= eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)); 
    1fea:	86 e4       	ldi	r24, 0x46	; 70
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1ff2:	f9 99       	sbic	0x1f, 1	; 31
    1ff4:	0c c0       	rjmp	.+24     	; 0x200e <WriteEEMorningThreshold+0x24>
    {
        if (tmp_daynight_morning_threshold != ((uint16_t)daynight_morning_threshold) )
    1ff6:	60 91 9e 03 	lds	r22, 0x039E	; 0x80039e <daynight_morning_threshold>
    1ffa:	70 91 9f 03 	lds	r23, 0x039F	; 0x80039f <daynight_morning_threshold+0x1>
    1ffe:	86 17       	cp	r24, r22
    2000:	97 07       	cpc	r25, r23
    2002:	39 f0       	breq	.+14     	; 0x2012 <WriteEEMorningThreshold+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET), (uint16_t)daynight_morning_threshold);
    2004:	86 e4       	ldi	r24, 0x46	; 70
    2006:	90 e0       	ldi	r25, 0x00	; 0
    2008:	0e 94 4f 1b 	call	0x369e	; 0x369e <eeprom_write_word>
    200c:	02 c0       	rjmp	.+4      	; 0x2012 <WriteEEMorningThreshold+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    200e:	80 e0       	ldi	r24, 0x00	; 0
    2010:	08 95       	ret
    {
        if (tmp_daynight_morning_threshold != ((uint16_t)daynight_morning_threshold) )
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET), (uint16_t)daynight_morning_threshold);
        }
        return 1;
    2012:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    2014:	08 95       	ret

00002016 <WriteEEEveningThreshold>:

// wrtite daynight_evening_threshold (when evening debounce starts) to EEPROM
uint8_t WriteEEEveningThreshold() 
{
    uint16_t tmp_daynight_evening_threshold= eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET)); 
    2016:	88 e4       	ldi	r24, 0x48	; 72
    2018:	90 e0       	ldi	r25, 0x00	; 0
    201a:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    if ( eeprom_is_ready() )
    201e:	f9 99       	sbic	0x1f, 1	; 31
    2020:	0c c0       	rjmp	.+24     	; 0x203a <WriteEEEveningThreshold+0x24>
    {
        if (tmp_daynight_evening_threshold != ((uint16_t)daynight_evening_threshold) )
    2022:	60 91 a1 03 	lds	r22, 0x03A1	; 0x8003a1 <daynight_evening_threshold>
    2026:	70 91 a2 03 	lds	r23, 0x03A2	; 0x8003a2 <daynight_evening_threshold+0x1>
    202a:	86 17       	cp	r24, r22
    202c:	97 07       	cpc	r25, r23
    202e:	39 f0       	breq	.+14     	; 0x203e <WriteEEEveningThreshold+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET), (uint16_t)daynight_evening_threshold);
    2030:	88 e4       	ldi	r24, 0x48	; 72
    2032:	90 e0       	ldi	r25, 0x00	; 0
    2034:	0e 94 4f 1b 	call	0x369e	; 0x369e <eeprom_write_word>
    2038:	02 c0       	rjmp	.+4      	; 0x203e <WriteEEEveningThreshold+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    203a:	80 e0       	ldi	r24, 0x00	; 0
    203c:	08 95       	ret
    {
        if (tmp_daynight_evening_threshold != ((uint16_t)daynight_evening_threshold) )
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET), (uint16_t)daynight_evening_threshold);
        }
        return 1;
    203e:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    2040:	08 95       	ret

00002042 <WriteEEMorningDebounce>:

// wrtite daynight_morning_debounce (debounce time in millis) to EEPROM
uint8_t WriteEEMorningDebounce() 
{
    uint32_t tmp_daynight_morning_debounce= eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET)); 
    2042:	8a e4       	ldi	r24, 0x4A	; 74
    2044:	90 e0       	ldi	r25, 0x00	; 0
    2046:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_read_dword>
    204a:	dc 01       	movw	r26, r24
    204c:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    204e:	f9 99       	sbic	0x1f, 1	; 31
    2050:	12 c0       	rjmp	.+36     	; 0x2076 <WriteEEMorningDebounce+0x34>
    {
        if (tmp_daynight_morning_debounce != ((uint32_t)daynight_morning_debounce) )
    2052:	40 91 a3 03 	lds	r20, 0x03A3	; 0x8003a3 <daynight_morning_debounce>
    2056:	50 91 a4 03 	lds	r21, 0x03A4	; 0x8003a4 <daynight_morning_debounce+0x1>
    205a:	60 91 a5 03 	lds	r22, 0x03A5	; 0x8003a5 <daynight_morning_debounce+0x2>
    205e:	70 91 a6 03 	lds	r23, 0x03A6	; 0x8003a6 <daynight_morning_debounce+0x3>
    2062:	84 17       	cp	r24, r20
    2064:	95 07       	cpc	r25, r21
    2066:	a6 07       	cpc	r26, r22
    2068:	b7 07       	cpc	r27, r23
    206a:	39 f0       	breq	.+14     	; 0x207a <WriteEEMorningDebounce+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET), (uint32_t)daynight_morning_debounce);
    206c:	8a e4       	ldi	r24, 0x4A	; 74
    206e:	90 e0       	ldi	r25, 0x00	; 0
    2070:	0e 94 47 1b 	call	0x368e	; 0x368e <eeprom_write_dword>
    2074:	02 c0       	rjmp	.+4      	; 0x207a <WriteEEMorningDebounce+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    2076:	80 e0       	ldi	r24, 0x00	; 0
    2078:	08 95       	ret
    {
        if (tmp_daynight_morning_debounce != ((uint32_t)daynight_morning_debounce) )
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET), (uint32_t)daynight_morning_debounce);
        }
        return 1;
    207a:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    207c:	08 95       	ret

0000207e <WriteEEEveningDebounce>:

// wrtite daynight_evening_debounce (debounce time in millis) to EEPROM
uint8_t WriteEEEveningDebounce() 
{
    uint32_t tmp_daynight_evening_debounce= eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)); 
    207e:	8e e4       	ldi	r24, 0x4E	; 78
    2080:	90 e0       	ldi	r25, 0x00	; 0
    2082:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_read_dword>
    2086:	dc 01       	movw	r26, r24
    2088:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    208a:	f9 99       	sbic	0x1f, 1	; 31
    208c:	12 c0       	rjmp	.+36     	; 0x20b2 <WriteEEEveningDebounce+0x34>
    {
        if (tmp_daynight_evening_debounce != ((uint32_t)daynight_evening_debounce) )
    208e:	40 91 9a 03 	lds	r20, 0x039A	; 0x80039a <daynight_evening_debounce>
    2092:	50 91 9b 03 	lds	r21, 0x039B	; 0x80039b <daynight_evening_debounce+0x1>
    2096:	60 91 9c 03 	lds	r22, 0x039C	; 0x80039c <daynight_evening_debounce+0x2>
    209a:	70 91 9d 03 	lds	r23, 0x039D	; 0x80039d <daynight_evening_debounce+0x3>
    209e:	84 17       	cp	r24, r20
    20a0:	95 07       	cpc	r25, r21
    20a2:	a6 07       	cpc	r26, r22
    20a4:	b7 07       	cpc	r27, r23
    20a6:	39 f0       	breq	.+14     	; 0x20b6 <WriteEEEveningDebounce+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET), (uint32_t)daynight_evening_debounce);
    20a8:	8e e4       	ldi	r24, 0x4E	; 78
    20aa:	90 e0       	ldi	r25, 0x00	; 0
    20ac:	0e 94 47 1b 	call	0x368e	; 0x368e <eeprom_write_dword>
    20b0:	02 c0       	rjmp	.+4      	; 0x20b6 <WriteEEEveningDebounce+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    20b2:	80 e0       	ldi	r24, 0x00	; 0
    20b4:	08 95       	ret
    {
        if (tmp_daynight_evening_debounce != ((uint32_t)daynight_evening_debounce) )
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET), (uint32_t)daynight_evening_debounce);
        }
        return 1;
    20b6:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    20b8:	08 95       	ret

000020ba <LoadDayNightValuesFromEEPROM>:

// load day-night state machine values from EEPROM (or set defaults)
uint8_t LoadDayNightValuesFromEEPROM() 
{
    20ba:	cf 92       	push	r12
    20bc:	df 92       	push	r13
    20be:	ef 92       	push	r14
    20c0:	ff 92       	push	r15
    20c2:	1f 93       	push	r17
    20c4:	cf 93       	push	r28
    20c6:	df 93       	push	r29
    20c8:	cd b7       	in	r28, 0x3d	; 61
    20ca:	de b7       	in	r29, 0x3e	; 62
    20cc:	2c 97       	sbiw	r28, 0x0c	; 12
    20ce:	0f b6       	in	r0, 0x3f	; 63
    20d0:	f8 94       	cli
    20d2:	de bf       	out	0x3e, r29	; 62
    20d4:	0f be       	out	0x3f, r0	; 63
    20d6:	cd bf       	out	0x3d, r28	; 61
    uint8_t use_defaults = 0;
    int tmp_daynight_morning_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)));
    20d8:	86 e4       	ldi	r24, 0x46	; 70
    20da:	90 e0       	ldi	r25, 0x00	; 0
    20dc:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    20e0:	7c 01       	movw	r14, r24
    20e2:	9c 87       	std	Y+12, r25	; 0x0c
    20e4:	8b 87       	std	Y+11, r24	; 0x0b
    if ( IsValidMorningThresholdFor12V(&tmp_daynight_morning_threshold) || IsValidMorningThresholdFor24V(&tmp_daynight_morning_threshold) )
    20e6:	ce 01       	movw	r24, r28
    20e8:	0b 96       	adiw	r24, 0x0b	; 11
    20ea:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <IsValidMorningThresholdFor12V>
    20ee:	81 11       	cpse	r24, r1
    20f0:	06 c0       	rjmp	.+12     	; 0x20fe <LoadDayNightValuesFromEEPROM+0x44>
    20f2:	ce 01       	movw	r24, r28
    20f4:	0b 96       	adiw	r24, 0x0b	; 11
    20f6:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <IsValidMorningThresholdFor24V>
    20fa:	88 23       	and	r24, r24
    20fc:	31 f0       	breq	.+12     	; 0x210a <LoadDayNightValuesFromEEPROM+0x50>
    {
        daynight_morning_threshold = tmp_daynight_morning_threshold; 
    20fe:	f0 92 9f 03 	sts	0x039F, r15	; 0x80039f <daynight_morning_threshold+0x1>
    2102:	e0 92 9e 03 	sts	0x039E, r14	; 0x80039e <daynight_morning_threshold>
}

// load day-night state machine values from EEPROM (or set defaults)
uint8_t LoadDayNightValuesFromEEPROM() 
{
    uint8_t use_defaults = 0;
    2106:	10 e0       	ldi	r17, 0x00	; 0
    int tmp_daynight_morning_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)));
    if ( IsValidMorningThresholdFor12V(&tmp_daynight_morning_threshold) || IsValidMorningThresholdFor24V(&tmp_daynight_morning_threshold) )
    {
        daynight_morning_threshold = tmp_daynight_morning_threshold; 
    2108:	01 c0       	rjmp	.+2      	; 0x210c <LoadDayNightValuesFromEEPROM+0x52>
    }
    else
    {
        use_defaults = 1;
    210a:	11 e0       	ldi	r17, 0x01	; 1
    }
    int tmp_daynight_evening_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET)));
    210c:	88 e4       	ldi	r24, 0x48	; 72
    210e:	90 e0       	ldi	r25, 0x00	; 0
    2110:	0e 94 33 1b 	call	0x3666	; 0x3666 <eeprom_read_word>
    2114:	7c 01       	movw	r14, r24
    2116:	9a 87       	std	Y+10, r25	; 0x0a
    2118:	89 87       	std	Y+9, r24	; 0x09
    if ( (IsValidEveningThresholdFor12V(&tmp_daynight_evening_threshold) || IsValidEveningThresholdFor24V(&tmp_daynight_evening_threshold)) )
    211a:	ce 01       	movw	r24, r28
    211c:	09 96       	adiw	r24, 0x09	; 9
    211e:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <IsValidEveningThresholdFor12V>
    2122:	81 11       	cpse	r24, r1
    2124:	06 c0       	rjmp	.+12     	; 0x2132 <LoadDayNightValuesFromEEPROM+0x78>
    2126:	ce 01       	movw	r24, r28
    2128:	09 96       	adiw	r24, 0x09	; 9
    212a:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <IsValidEveningThresholdFor24V>
    212e:	88 23       	and	r24, r24
    2130:	29 f0       	breq	.+10     	; 0x213c <LoadDayNightValuesFromEEPROM+0x82>
    {
        daynight_evening_threshold = tmp_daynight_evening_threshold;
    2132:	f0 92 a2 03 	sts	0x03A2, r15	; 0x8003a2 <daynight_evening_threshold+0x1>
    2136:	e0 92 a1 03 	sts	0x03A1, r14	; 0x8003a1 <daynight_evening_threshold>
    213a:	01 c0       	rjmp	.+2      	; 0x213e <LoadDayNightValuesFromEEPROM+0x84>
    }
    else
    {
        use_defaults = 1;
    213c:	11 e0       	ldi	r17, 0x01	; 1
    }
    unsigned long tmp_daynight_morning_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET)));
    213e:	8a e4       	ldi	r24, 0x4A	; 74
    2140:	90 e0       	ldi	r25, 0x00	; 0
    2142:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_read_dword>
    2146:	6b 01       	movw	r12, r22
    2148:	7c 01       	movw	r14, r24
    214a:	6d 83       	std	Y+5, r22	; 0x05
    214c:	7e 83       	std	Y+6, r23	; 0x06
    214e:	8f 83       	std	Y+7, r24	; 0x07
    2150:	98 87       	std	Y+8, r25	; 0x08
    if ( IsValidMorningDebounce(&tmp_daynight_morning_debounce) )
    2152:	ce 01       	movw	r24, r28
    2154:	05 96       	adiw	r24, 0x05	; 5
    2156:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <IsValidEveningDebounce>
    215a:	88 23       	and	r24, r24
    215c:	49 f0       	breq	.+18     	; 0x2170 <LoadDayNightValuesFromEEPROM+0xb6>
    {
        daynight_morning_debounce = tmp_daynight_morning_debounce;
    215e:	c0 92 a3 03 	sts	0x03A3, r12	; 0x8003a3 <daynight_morning_debounce>
    2162:	d0 92 a4 03 	sts	0x03A4, r13	; 0x8003a4 <daynight_morning_debounce+0x1>
    2166:	e0 92 a5 03 	sts	0x03A5, r14	; 0x8003a5 <daynight_morning_debounce+0x2>
    216a:	f0 92 a6 03 	sts	0x03A6, r15	; 0x8003a6 <daynight_morning_debounce+0x3>
    216e:	01 c0       	rjmp	.+2      	; 0x2172 <LoadDayNightValuesFromEEPROM+0xb8>
    }
    else
    {
        use_defaults = 1;
    2170:	11 e0       	ldi	r17, 0x01	; 1
    }
    unsigned long tmp_daynight_evening_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)));
    2172:	8e e4       	ldi	r24, 0x4E	; 78
    2174:	90 e0       	ldi	r25, 0x00	; 0
    2176:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_read_dword>
    217a:	6b 01       	movw	r12, r22
    217c:	7c 01       	movw	r14, r24
    217e:	69 83       	std	Y+1, r22	; 0x01
    2180:	7a 83       	std	Y+2, r23	; 0x02
    2182:	8b 83       	std	Y+3, r24	; 0x03
    2184:	9c 83       	std	Y+4, r25	; 0x04
    if ( IsValidEveningDebounce(&tmp_daynight_evening_debounce) )
    2186:	ce 01       	movw	r24, r28
    2188:	01 96       	adiw	r24, 0x01	; 1
    218a:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <IsValidEveningDebounce>
    218e:	81 11       	cpse	r24, r1
    2190:	25 c0       	rjmp	.+74     	; 0x21dc <LoadDayNightValuesFromEEPROM+0x122>
        use_defaults = 1;
    }
    if (use_defaults)
    {
        // default values are for 12V PV measured with ALT_V channel with 5V referance
        daynight_morning_threshold = 80; // 4.3/(((5.0)/1024.0)*(110.0/10.0))
    2192:	80 e5       	ldi	r24, 0x50	; 80
    2194:	90 e0       	ldi	r25, 0x00	; 0
    2196:	90 93 9f 03 	sts	0x039F, r25	; 0x80039f <daynight_morning_threshold+0x1>
    219a:	80 93 9e 03 	sts	0x039E, r24	; 0x80039e <daynight_morning_threshold>
        daynight_evening_threshold = 40; // 2.15/(((5.0)/1024.0)*(110.0/10.0))
    219e:	88 e2       	ldi	r24, 0x28	; 40
    21a0:	90 e0       	ldi	r25, 0x00	; 0
    21a2:	90 93 a2 03 	sts	0x03A2, r25	; 0x8003a2 <daynight_evening_threshold+0x1>
    21a6:	80 93 a1 03 	sts	0x03A1, r24	; 0x8003a1 <daynight_evening_threshold>
        daynight_morning_debounce = 1200000UL; // 20 min
    21aa:	80 e8       	ldi	r24, 0x80	; 128
    21ac:	9f e4       	ldi	r25, 0x4F	; 79
    21ae:	a2 e1       	ldi	r26, 0x12	; 18
    21b0:	b0 e0       	ldi	r27, 0x00	; 0
    21b2:	80 93 a3 03 	sts	0x03A3, r24	; 0x8003a3 <daynight_morning_debounce>
    21b6:	90 93 a4 03 	sts	0x03A4, r25	; 0x8003a4 <daynight_morning_debounce+0x1>
    21ba:	a0 93 a5 03 	sts	0x03A5, r26	; 0x8003a5 <daynight_morning_debounce+0x2>
    21be:	b0 93 a6 03 	sts	0x03A6, r27	; 0x8003a6 <daynight_morning_debounce+0x3>
        daynight_evening_debounce = 1200000UL; // 20 min
    21c2:	80 93 9a 03 	sts	0x039A, r24	; 0x80039a <daynight_evening_debounce>
    21c6:	90 93 9b 03 	sts	0x039B, r25	; 0x80039b <daynight_evening_debounce+0x1>
    21ca:	a0 93 9c 03 	sts	0x039C, r26	; 0x80039c <daynight_evening_debounce+0x2>
    21ce:	b0 93 9d 03 	sts	0x039D, r27	; 0x80039d <daynight_evening_debounce+0x3>
        daynight_values_loaded = DAYNIGHT_VALUES_DEFAULT;
    21d2:	81 e0       	ldi	r24, 0x01	; 1
    21d4:	80 93 a0 03 	sts	0x03A0, r24	; 0x8003a0 <daynight_values_loaded>
        return 0;
    21d8:	80 e0       	ldi	r24, 0x00	; 0
    21da:	0d c0       	rjmp	.+26     	; 0x21f6 <LoadDayNightValuesFromEEPROM+0x13c>
        use_defaults = 1;
    }
    unsigned long tmp_daynight_evening_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)));
    if ( IsValidEveningDebounce(&tmp_daynight_evening_debounce) )
    {
        daynight_evening_debounce = tmp_daynight_evening_debounce;
    21dc:	c0 92 9a 03 	sts	0x039A, r12	; 0x80039a <daynight_evening_debounce>
    21e0:	d0 92 9b 03 	sts	0x039B, r13	; 0x80039b <daynight_evening_debounce+0x1>
    21e4:	e0 92 9c 03 	sts	0x039C, r14	; 0x80039c <daynight_evening_debounce+0x2>
    21e8:	f0 92 9d 03 	sts	0x039D, r15	; 0x80039d <daynight_evening_debounce+0x3>
    }
    else
    {
        use_defaults = 1;
    }
    if (use_defaults)
    21ec:	11 11       	cpse	r17, r1
    21ee:	d1 cf       	rjmp	.-94     	; 0x2192 <LoadDayNightValuesFromEEPROM+0xd8>
        daynight_values_loaded = DAYNIGHT_VALUES_DEFAULT;
        return 0;
    }
    else
    {
        daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
    21f0:	10 92 a0 03 	sts	0x03A0, r1	; 0x8003a0 <daynight_values_loaded>
        return 1;
    21f4:	81 e0       	ldi	r24, 0x01	; 1
    }
}
    21f6:	2c 96       	adiw	r28, 0x0c	; 12
    21f8:	0f b6       	in	r0, 0x3f	; 63
    21fa:	f8 94       	cli
    21fc:	de bf       	out	0x3e, r29	; 62
    21fe:	0f be       	out	0x3f, r0	; 63
    2200:	cd bf       	out	0x3d, r28	; 61
    2202:	df 91       	pop	r29
    2204:	cf 91       	pop	r28
    2206:	1f 91       	pop	r17
    2208:	ff 90       	pop	r15
    220a:	ef 90       	pop	r14
    220c:	df 90       	pop	r13
    220e:	cf 90       	pop	r12
    2210:	08 95       	ret

00002212 <DayNightValuesFromI2CtoEE>:

// Save day-night state machine values from I2C to EEPROM (if valid), one will change per loop, and I2C will take several loop cycles to get another.
void DayNightValuesFromI2CtoEE(void)
{
    if (daynight_values_loaded > DAYNIGHT_VALUES_DEFAULT)
    2212:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_values_loaded>
    2216:	82 30       	cpi	r24, 0x02	; 2
    2218:	08 f4       	brcc	.+2      	; 0x221c <DayNightValuesFromI2CtoEE+0xa>
    221a:	47 c0       	rjmp	.+142    	; 0x22aa <DayNightValuesFromI2CtoEE+0x98>
    {
        if (daynight_values_loaded == DAYNIGHT_MORNING_THRESHOLD_TOSAVE)
    221c:	82 30       	cpi	r24, 0x02	; 2
    221e:	99 f4       	brne	.+38     	; 0x2246 <DayNightValuesFromI2CtoEE+0x34>
        {
            if ( IsValidMorningThresholdFor12V(&daynight_morning_threshold) || IsValidMorningThresholdFor24V(&daynight_morning_threshold) )
    2220:	8e e9       	ldi	r24, 0x9E	; 158
    2222:	93 e0       	ldi	r25, 0x03	; 3
    2224:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <IsValidMorningThresholdFor12V>
    2228:	81 11       	cpse	r24, r1
    222a:	06 c0       	rjmp	.+12     	; 0x2238 <DayNightValuesFromI2CtoEE+0x26>
    222c:	8e e9       	ldi	r24, 0x9E	; 158
    222e:	93 e0       	ldi	r25, 0x03	; 3
    2230:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <IsValidMorningThresholdFor24V>
    2234:	88 23       	and	r24, r24
    2236:	39 f0       	breq	.+14     	; 0x2246 <DayNightValuesFromI2CtoEE+0x34>
            {
                if (WriteEEMorningThreshold())
    2238:	0e 94 f5 0f 	call	0x1fea	; 0x1fea <WriteEEMorningThreshold>
    223c:	88 23       	and	r24, r24
    223e:	19 f0       	breq	.+6      	; 0x2246 <DayNightValuesFromI2CtoEE+0x34>
                {
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
    2240:	10 92 a0 03 	sts	0x03A0, r1	; 0x8003a0 <daynight_values_loaded>
                    return; // all done
    2244:	08 95       	ret
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_EVENING_THRESHOLD_TOSAVE)
    2246:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_values_loaded>
    224a:	83 30       	cpi	r24, 0x03	; 3
    224c:	81 f4       	brne	.+32     	; 0x226e <DayNightValuesFromI2CtoEE+0x5c>
        {    
            if ( IsValidEveningThresholdFor12V(&daynight_evening_threshold) || IsValidEveningThresholdFor24V(&daynight_evening_threshold) )
    224e:	81 ea       	ldi	r24, 0xA1	; 161
    2250:	93 e0       	ldi	r25, 0x03	; 3
    2252:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <IsValidEveningThresholdFor12V>
    2256:	81 11       	cpse	r24, r1
    2258:	06 c0       	rjmp	.+12     	; 0x2266 <DayNightValuesFromI2CtoEE+0x54>
    225a:	81 ea       	ldi	r24, 0xA1	; 161
    225c:	93 e0       	ldi	r25, 0x03	; 3
    225e:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <IsValidEveningThresholdFor24V>
    2262:	88 23       	and	r24, r24
    2264:	21 f0       	breq	.+8      	; 0x226e <DayNightValuesFromI2CtoEE+0x5c>
            {
                if (WriteEEEveningThreshold())
    2266:	0e 94 0b 10 	call	0x2016	; 0x2016 <WriteEEEveningThreshold>
    226a:	81 11       	cpse	r24, r1
    226c:	e9 cf       	rjmp	.-46     	; 0x2240 <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_MORNING_DEBOUNCE_TOSAVE)
    226e:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_values_loaded>
    2272:	84 30       	cpi	r24, 0x04	; 4
    2274:	51 f4       	brne	.+20     	; 0x228a <DayNightValuesFromI2CtoEE+0x78>
        {
            if ( IsValidMorningDebounce(&daynight_morning_debounce) )
    2276:	83 ea       	ldi	r24, 0xA3	; 163
    2278:	93 e0       	ldi	r25, 0x03	; 3
    227a:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <IsValidEveningDebounce>
    227e:	88 23       	and	r24, r24
    2280:	21 f0       	breq	.+8      	; 0x228a <DayNightValuesFromI2CtoEE+0x78>
            {
                if (WriteEEMorningDebounce())
    2282:	0e 94 21 10 	call	0x2042	; 0x2042 <WriteEEMorningDebounce>
    2286:	81 11       	cpse	r24, r1
    2288:	db cf       	rjmp	.-74     	; 0x2240 <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_EVENING_DEBOUNCE_TOSAVE)
    228a:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_values_loaded>
    228e:	85 30       	cpi	r24, 0x05	; 5
    2290:	51 f4       	brne	.+20     	; 0x22a6 <DayNightValuesFromI2CtoEE+0x94>
        {
            if ( IsValidEveningDebounce(&daynight_evening_debounce) )
    2292:	8a e9       	ldi	r24, 0x9A	; 154
    2294:	93 e0       	ldi	r25, 0x03	; 3
    2296:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <IsValidEveningDebounce>
    229a:	88 23       	and	r24, r24
    229c:	21 f0       	breq	.+8      	; 0x22a6 <DayNightValuesFromI2CtoEE+0x94>
            {
                if (WriteEEEveningDebounce())
    229e:	0e 94 3f 10 	call	0x207e	; 0x207e <WriteEEEveningDebounce>
    22a2:	81 11       	cpse	r24, r1
    22a4:	cd cf       	rjmp	.-102    	; 0x2240 <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        LoadDayNightValuesFromEEPROM(); // I guess the values are not valid so reload from EEPROM
    22a6:	0c 94 5d 10 	jmp	0x20ba	; 0x20ba <LoadDayNightValuesFromEEPROM>
    22aa:	08 95       	ret

000022ac <check_daynight>:
    bit 6 is set when day_work needs done
    bit 5 is used with I2C, which if a 1 is passed then bits 7 and 6 are returned with the state
    bit 4 is used with I2C, which if set with the bytes from master/host will clear bits 7 and 6 if they are also clear on the data byte from master/host.
*/
void check_daynight()
{
    22ac:	0f 93       	push	r16
    22ae:	1f 93       	push	r17
    22b0:	cf 93       	push	r28
    22b2:	df 93       	push	r29
    // check light on solar pannel with ALT_V, reading are only taken when !ALT_EN.
    int sensor_val = analogRead(ALT_V);
    22b4:	81 e0       	ldi	r24, 0x01	; 1
    22b6:	0e 94 df 13 	call	0x27be	; 0x27be <analogRead>
    22ba:	ec 01       	movw	r28, r24
    uint8_t low_nibble_daynight_state = daynight_state & 0x0F; 
    22bc:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <daynight_state>
    22c0:	98 2f       	mov	r25, r24
    22c2:	9f 70       	andi	r25, 0x0F	; 15
    
    if(low_nibble_daynight_state == DAYNIGHT_START_STATE) 
    22c4:	79 f5       	brne	.+94     	; 0x2324 <check_daynight+0x78>
    { 
        unsigned long kRuntime= millis() - dayTmrStarted;
    22c6:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
        if ((kRuntime) > ((unsigned long)STARTUP_DELAY)) 
    22ca:	00 91 a8 03 	lds	r16, 0x03A8	; 0x8003a8 <dayTmrStarted>
    22ce:	10 91 a9 03 	lds	r17, 0x03A9	; 0x8003a9 <dayTmrStarted+0x1>
    22d2:	20 91 aa 03 	lds	r18, 0x03AA	; 0x8003aa <dayTmrStarted+0x2>
    22d6:	30 91 ab 03 	lds	r19, 0x03AB	; 0x8003ab <dayTmrStarted+0x3>
    22da:	dc 01       	movw	r26, r24
    22dc:	cb 01       	movw	r24, r22
    22de:	80 1b       	sub	r24, r16
    22e0:	91 0b       	sbc	r25, r17
    22e2:	a2 0b       	sbc	r26, r18
    22e4:	b3 0b       	sbc	r27, r19
    22e6:	89 3f       	cpi	r24, 0xF9	; 249
    22e8:	9a 42       	sbci	r25, 0x2A	; 42
    22ea:	a1 05       	cpc	r26, r1
    22ec:	b1 05       	cpc	r27, r1
    22ee:	08 f4       	brcc	.+2      	; 0x22f2 <check_daynight+0x46>
    22f0:	c7 c0       	rjmp	.+398    	; 0x2480 <check_daynight+0x1d4>
        {
            if(sensor_val > daynight_evening_threshold ) 
    22f2:	20 91 a1 03 	lds	r18, 0x03A1	; 0x8003a1 <daynight_evening_threshold>
    22f6:	30 91 a2 03 	lds	r19, 0x03A2	; 0x8003a2 <daynight_evening_threshold+0x1>
    22fa:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <daynight_state>
            {
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAY_STATE; 
    22fe:	80 7f       	andi	r24, 0xF0	; 240
    if(low_nibble_daynight_state == DAYNIGHT_START_STATE) 
    { 
        unsigned long kRuntime= millis() - dayTmrStarted;
        if ((kRuntime) > ((unsigned long)STARTUP_DELAY)) 
        {
            if(sensor_val > daynight_evening_threshold ) 
    2300:	2c 17       	cp	r18, r28
    2302:	3d 07       	cpc	r19, r29
    2304:	0c f4       	brge	.+2      	; 0x2308 <check_daynight+0x5c>
    2306:	48 c0       	rjmp	.+144    	; 0x2398 <check_daynight+0xec>
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAY_STATE; 
                dayTmrStarted = millis();
            } 
            else 
            {
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_NIGHT_STATE;
    2308:	8c 5f       	subi	r24, 0xFC	; 252
    230a:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <daynight_state>
                dayTmrStarted = millis();
    230e:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    2312:	60 93 a8 03 	sts	0x03A8, r22	; 0x8003a8 <dayTmrStarted>
    2316:	70 93 a9 03 	sts	0x03A9, r23	; 0x8003a9 <dayTmrStarted+0x1>
    231a:	80 93 aa 03 	sts	0x03AA, r24	; 0x8003aa <dayTmrStarted+0x2>
    231e:	90 93 ab 03 	sts	0x03AB, r25	; 0x8003ab <dayTmrStarted+0x3>
    2322:	ae c0       	rjmp	.+348    	; 0x2480 <check_daynight+0x1d4>
            }
        }
        return;
    } 
  
    if(low_nibble_daynight_state == DAYNIGHT_DAY_STATE) 
    2324:	91 30       	cpi	r25, 0x01	; 1
    2326:	59 f4       	brne	.+22     	; 0x233e <check_daynight+0x92>
    { //day
        if (sensor_val < daynight_evening_threshold ) 
    2328:	20 91 a1 03 	lds	r18, 0x03A1	; 0x8003a1 <daynight_evening_threshold>
    232c:	30 91 a2 03 	lds	r19, 0x03A2	; 0x8003a2 <daynight_evening_threshold+0x1>
    2330:	c2 17       	cp	r28, r18
    2332:	d3 07       	cpc	r29, r19
    2334:	0c f0       	brlt	.+2      	; 0x2338 <check_daynight+0x8c>
    2336:	4f c0       	rjmp	.+158    	; 0x23d6 <check_daynight+0x12a>
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_EVENING_DEBOUNCE_STATE;
    2338:	80 7f       	andi	r24, 0xF0	; 240
    233a:	8e 5f       	subi	r24, 0xFE	; 254
    233c:	40 c0       	rjmp	.+128    	; 0x23be <check_daynight+0x112>
            dayTmrStarted = millis();
        }
        return;
    }
  
    if(low_nibble_daynight_state == DAYNIGHT_EVENING_DEBOUNCE_STATE) 
    233e:	92 30       	cpi	r25, 0x02	; 2
    2340:	69 f5       	brne	.+90     	; 0x239c <check_daynight+0xf0>
    { //evening_debounce
        if (sensor_val < daynight_evening_threshold ) 
    2342:	20 91 a1 03 	lds	r18, 0x03A1	; 0x8003a1 <daynight_evening_threshold>
    2346:	30 91 a2 03 	lds	r19, 0x03A2	; 0x8003a2 <daynight_evening_threshold+0x1>
    234a:	c2 17       	cp	r28, r18
    234c:	d3 07       	cpc	r29, r19
    234e:	1c f5       	brge	.+70     	; 0x2396 <check_daynight+0xea>
        {
            unsigned long kRuntime= millis() - dayTmrStarted;
    2350:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
            if ((kRuntime) > (daynight_evening_debounce)) 
    2354:	00 91 a8 03 	lds	r16, 0x03A8	; 0x8003a8 <dayTmrStarted>
    2358:	10 91 a9 03 	lds	r17, 0x03A9	; 0x8003a9 <dayTmrStarted+0x1>
    235c:	20 91 aa 03 	lds	r18, 0x03AA	; 0x8003aa <dayTmrStarted+0x2>
    2360:	30 91 ab 03 	lds	r19, 0x03AB	; 0x8003ab <dayTmrStarted+0x3>
    2364:	dc 01       	movw	r26, r24
    2366:	cb 01       	movw	r24, r22
    2368:	80 1b       	sub	r24, r16
    236a:	91 0b       	sbc	r25, r17
    236c:	a2 0b       	sbc	r26, r18
    236e:	b3 0b       	sbc	r27, r19
    2370:	00 91 9a 03 	lds	r16, 0x039A	; 0x80039a <daynight_evening_debounce>
    2374:	10 91 9b 03 	lds	r17, 0x039B	; 0x80039b <daynight_evening_debounce+0x1>
    2378:	20 91 9c 03 	lds	r18, 0x039C	; 0x80039c <daynight_evening_debounce+0x2>
    237c:	30 91 9d 03 	lds	r19, 0x039D	; 0x80039d <daynight_evening_debounce+0x3>
    2380:	08 17       	cp	r16, r24
    2382:	19 07       	cpc	r17, r25
    2384:	2a 07       	cpc	r18, r26
    2386:	3b 07       	cpc	r19, r27
    2388:	08 f0       	brcs	.+2      	; 0x238c <check_daynight+0xe0>
    238a:	7a c0       	rjmp	.+244    	; 0x2480 <check_daynight+0x1d4>
            {
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_NIGHTWORK_STATE;
    238c:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <daynight_state>
    2390:	80 7f       	andi	r24, 0xF0	; 240
    2392:	8d 5f       	subi	r24, 0xFD	; 253
    2394:	ba cf       	rjmp	.-140    	; 0x230a <check_daynight+0x5e>
                dayTmrStarted = millis();
            } 
        } 
        else 
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAY_STATE;
    2396:	80 7f       	andi	r24, 0xF0	; 240
    2398:	8f 5f       	subi	r24, 0xFF	; 255
    239a:	b7 cf       	rjmp	.-146    	; 0x230a <check_daynight+0x5e>
            dayTmrStarted = millis();
        }
        return;
    }

    if(low_nibble_daynight_state == DAYNIGHT_NIGHTWORK_STATE) 
    239c:	93 30       	cpi	r25, 0x03	; 3
    239e:	21 f4       	brne	.+8      	; 0x23a8 <check_daynight+0xfc>
    { 
        //set the night work bit if not set
        if (!(daynight_state & 0x80) )
    23a0:	87 fd       	sbrc	r24, 7
    23a2:	6e c0       	rjmp	.+220    	; 0x2480 <check_daynight+0x1d4>
        {
            daynight_state |= (1<<7); 
    23a4:	80 68       	ori	r24, 0x80	; 128
    23a6:	6a c0       	rjmp	.+212    	; 0x247c <check_daynight+0x1d0>
            // should I clear the day work bit?
        }
        return;
    }

    if(low_nibble_daynight_state == DAYNIGHT_NIGHT_STATE) 
    23a8:	94 30       	cpi	r25, 0x04	; 4
    23aa:	81 f5       	brne	.+96     	; 0x240c <check_daynight+0x160>
    { //night
        if (sensor_val > daynight_morning_threshold ) 
    23ac:	20 91 9e 03 	lds	r18, 0x039E	; 0x80039e <daynight_morning_threshold>
    23b0:	30 91 9f 03 	lds	r19, 0x039F	; 0x80039f <daynight_morning_threshold+0x1>
    23b4:	2c 17       	cp	r18, r28
    23b6:	3d 07       	cpc	r19, r29
    23b8:	74 f4       	brge	.+28     	; 0x23d6 <check_daynight+0x12a>
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_MORNING_DEBOUNCE_STATE;
    23ba:	80 7f       	andi	r24, 0xF0	; 240
    23bc:	8b 5f       	subi	r24, 0xFB	; 251
    23be:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <daynight_state>
            dayTmrStarted = millis();
    23c2:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
    23c6:	60 93 a8 03 	sts	0x03A8, r22	; 0x8003a8 <dayTmrStarted>
    23ca:	70 93 a9 03 	sts	0x03A9, r23	; 0x8003a9 <dayTmrStarted+0x1>
    23ce:	80 93 aa 03 	sts	0x03AA, r24	; 0x8003aa <dayTmrStarted+0x2>
    23d2:	90 93 ab 03 	sts	0x03AB, r25	; 0x8003ab <dayTmrStarted+0x3>
        }
        unsigned long kRuntime= millis() - dayTmrStarted;
    23d6:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
        if ((kRuntime) > ((unsigned long)DAYNIGHT_TO_LONG)) 
    23da:	00 91 a8 03 	lds	r16, 0x03A8	; 0x8003a8 <dayTmrStarted>
    23de:	10 91 a9 03 	lds	r17, 0x03A9	; 0x8003a9 <dayTmrStarted+0x1>
    23e2:	20 91 aa 03 	lds	r18, 0x03AA	; 0x8003aa <dayTmrStarted+0x2>
    23e6:	30 91 ab 03 	lds	r19, 0x03AB	; 0x8003ab <dayTmrStarted+0x3>
    23ea:	dc 01       	movw	r26, r24
    23ec:	cb 01       	movw	r24, r22
    23ee:	80 1b       	sub	r24, r16
    23f0:	91 0b       	sbc	r25, r17
    23f2:	a2 0b       	sbc	r26, r18
    23f4:	b3 0b       	sbc	r27, r19
    23f6:	81 30       	cpi	r24, 0x01	; 1
    23f8:	92 4a       	sbci	r25, 0xA2	; 162
    23fa:	aa 44       	sbci	r26, 0x4A	; 74
    23fc:	b4 40       	sbci	r27, 0x04	; 4
    23fe:	08 f4       	brcc	.+2      	; 0x2402 <check_daynight+0x156>
    2400:	3f c0       	rjmp	.+126    	; 0x2480 <check_daynight+0x1d4>
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_FAIL_STATE;
    2402:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <daynight_state>
    2406:	80 7f       	andi	r24, 0xF0	; 240
    2408:	89 5f       	subi	r24, 0xF9	; 249
    240a:	7f cf       	rjmp	.-258    	; 0x230a <check_daynight+0x5e>
            dayTmrStarted = millis();
        }
        return;
    }

    if(low_nibble_daynight_state == DAYNIGHT_MORNING_DEBOUNCE_STATE) 
    240c:	95 30       	cpi	r25, 0x05	; 5
    240e:	61 f5       	brne	.+88     	; 0x2468 <check_daynight+0x1bc>
    { //morning_debounce
        if (sensor_val > daynight_morning_threshold ) 
    2410:	20 91 9e 03 	lds	r18, 0x039E	; 0x80039e <daynight_morning_threshold>
    2414:	30 91 9f 03 	lds	r19, 0x039F	; 0x80039f <daynight_morning_threshold+0x1>
    2418:	2c 17       	cp	r18, r28
    241a:	3d 07       	cpc	r19, r29
    241c:	14 f5       	brge	.+68     	; 0x2462 <check_daynight+0x1b6>
        {
            unsigned long kRuntime= millis() - dayTmrStarted;
    241e:	0e 94 55 14 	call	0x28aa	; 0x28aa <millis>
            if ((kRuntime) > (daynight_morning_debounce)) 
    2422:	00 91 a8 03 	lds	r16, 0x03A8	; 0x8003a8 <dayTmrStarted>
    2426:	10 91 a9 03 	lds	r17, 0x03A9	; 0x8003a9 <dayTmrStarted+0x1>
    242a:	20 91 aa 03 	lds	r18, 0x03AA	; 0x8003aa <dayTmrStarted+0x2>
    242e:	30 91 ab 03 	lds	r19, 0x03AB	; 0x8003ab <dayTmrStarted+0x3>
    2432:	dc 01       	movw	r26, r24
    2434:	cb 01       	movw	r24, r22
    2436:	80 1b       	sub	r24, r16
    2438:	91 0b       	sbc	r25, r17
    243a:	a2 0b       	sbc	r26, r18
    243c:	b3 0b       	sbc	r27, r19
    243e:	00 91 a3 03 	lds	r16, 0x03A3	; 0x8003a3 <daynight_morning_debounce>
    2442:	10 91 a4 03 	lds	r17, 0x03A4	; 0x8003a4 <daynight_morning_debounce+0x1>
    2446:	20 91 a5 03 	lds	r18, 0x03A5	; 0x8003a5 <daynight_morning_debounce+0x2>
    244a:	30 91 a6 03 	lds	r19, 0x03A6	; 0x8003a6 <daynight_morning_debounce+0x3>
    244e:	08 17       	cp	r16, r24
    2450:	19 07       	cpc	r17, r25
    2452:	2a 07       	cpc	r18, r26
    2454:	3b 07       	cpc	r19, r27
    2456:	a0 f4       	brcc	.+40     	; 0x2480 <check_daynight+0x1d4>
            {
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAYWORK_STATE;
    2458:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <daynight_state>
    245c:	80 7f       	andi	r24, 0xF0	; 240
    245e:	8a 5f       	subi	r24, 0xFA	; 250
    2460:	0d c0       	rjmp	.+26     	; 0x247c <check_daynight+0x1d0>
            }
        }
        else 
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_NIGHT_STATE;
    2462:	80 7f       	andi	r24, 0xF0	; 240
    2464:	8c 5f       	subi	r24, 0xFC	; 252
    2466:	0a c0       	rjmp	.+20     	; 0x247c <check_daynight+0x1d0>
        }
        return;
    }

    if(low_nibble_daynight_state == DAYNIGHT_DAYWORK_STATE) 
    2468:	96 30       	cpi	r25, 0x06	; 6
    246a:	21 f4       	brne	.+8      	; 0x2474 <check_daynight+0x1c8>
    { 
        //set the day work bit if not set
        if (!(daynight_state & 0x40) )
    246c:	86 fd       	sbrc	r24, 6
    246e:	08 c0       	rjmp	.+16     	; 0x2480 <check_daynight+0x1d4>
        {
            daynight_state |= (1<<6); 
    2470:	80 64       	ori	r24, 0x40	; 64
    2472:	04 c0       	rjmp	.+8      	; 0x247c <check_daynight+0x1d0>
        }
        return;
    }

    //index out of bounds? 
    if(low_nibble_daynight_state > DAYNIGHT_FAIL_STATE) 
    2474:	97 30       	cpi	r25, 0x07	; 7
    2476:	21 f0       	breq	.+8      	; 0x2480 <check_daynight+0x1d4>
    { 
        daynight_state = (daynight_state & 0xF0) + DAYNIGHT_FAIL_STATE;
    2478:	80 7f       	andi	r24, 0xF0	; 240
    247a:	89 5f       	subi	r24, 0xF9	; 249
    247c:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <daynight_state>
        return;
    }
    return;
    2480:	df 91       	pop	r29
    2482:	cf 91       	pop	r28
    2484:	1f 91       	pop	r17
    2486:	0f 91       	pop	r16
    2488:	08 95       	ret

0000248a <__vector_18>:
}

#if defined(AT90_UART) || defined(ATMEGA_USART) || defined(ATMEGA_USART0) 

ISR(UART0_RECEIVE_INTERRUPT)
{
    248a:	1f 92       	push	r1
    248c:	0f 92       	push	r0
    248e:	0f b6       	in	r0, 0x3f	; 63
    2490:	0f 92       	push	r0
    2492:	11 24       	eor	r1, r1
    2494:	2f 93       	push	r18
    2496:	3f 93       	push	r19
    2498:	4f 93       	push	r20
    249a:	5f 93       	push	r21
    249c:	8f 93       	push	r24
    249e:	9f 93       	push	r25
    24a0:	ef 93       	push	r30
    24a2:	ff 93       	push	r31
    uint8_t data;
    uint8_t usr;
    uint8_t lastRxError;
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    24a4:	20 91 c0 00 	lds	r18, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    data = UART0_DATA;
    24a8:	30 91 c6 00 	lds	r19, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
#if defined( AT90_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART0 )
    lastRxError = (usr & ((1<<FE0)|(1<<DOR0)) );
    24ac:	28 71       	andi	r18, 0x18	; 24
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    24ae:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    24b2:	90 e0       	ldi	r25, 0x00	; 0
    24b4:	01 96       	adiw	r24, 0x01	; 1
    24b6:	8f 71       	andi	r24, 0x1F	; 31
    24b8:	99 27       	eor	r25, r25
    
    if ( tmphead == UART0_RxTail ) {
    24ba:	40 91 a1 01 	lds	r20, 0x01A1	; 0x8001a1 <UART0_RxTail>
    24be:	50 e0       	ldi	r21, 0x00	; 0
    24c0:	84 17       	cp	r24, r20
    24c2:	95 07       	cpc	r25, r21
    24c4:	39 f0       	breq	.+14     	; 0x24d4 <__vector_18+0x4a>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    } else {
        /* store new index */
        UART0_RxHead = tmphead;
    24c6:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <UART0_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    24ca:	fc 01       	movw	r30, r24
    24cc:	eb 55       	subi	r30, 0x5B	; 91
    24ce:	fe 4f       	sbci	r31, 0xFE	; 254
    24d0:	30 83       	st	Z, r19
    24d2:	01 c0       	rjmp	.+2      	; 0x24d6 <__vector_18+0x4c>
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    
    if ( tmphead == UART0_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    24d4:	22 e0       	ldi	r18, 0x02	; 2
        /* store new index */
        UART0_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART0_LastRxError = lastRxError;   
    24d6:	20 93 a0 01 	sts	0x01A0, r18	; 0x8001a0 <UART0_LastRxError>
}
    24da:	ff 91       	pop	r31
    24dc:	ef 91       	pop	r30
    24de:	9f 91       	pop	r25
    24e0:	8f 91       	pop	r24
    24e2:	5f 91       	pop	r21
    24e4:	4f 91       	pop	r20
    24e6:	3f 91       	pop	r19
    24e8:	2f 91       	pop	r18
    24ea:	0f 90       	pop	r0
    24ec:	0f be       	out	0x3f, r0	; 63
    24ee:	0f 90       	pop	r0
    24f0:	1f 90       	pop	r1
    24f2:	18 95       	reti

000024f4 <__vector_19>:


ISR(UART0_TRANSMIT_INTERRUPT)
{
    24f4:	1f 92       	push	r1
    24f6:	0f 92       	push	r0
    24f8:	0f b6       	in	r0, 0x3f	; 63
    24fa:	0f 92       	push	r0
    24fc:	11 24       	eor	r1, r1
    24fe:	8f 93       	push	r24
    2500:	9f 93       	push	r25
    2502:	ef 93       	push	r30
    2504:	ff 93       	push	r31
    uint16_t tmptail;

    if ( UART0_TxHead != UART0_TxTail) {
    2506:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <UART0_TxHead>
    250a:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    250e:	98 17       	cp	r25, r24
    2510:	79 f0       	breq	.+30     	; 0x2530 <__vector_19+0x3c>
        /* calculate and store new buffer index */
        tmptail = (UART0_TxTail + 1) & UART_TX0_BUFFER_MASK;
    2512:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    2516:	90 e0       	ldi	r25, 0x00	; 0
    2518:	01 96       	adiw	r24, 0x01	; 1
    251a:	8f 71       	andi	r24, 0x1F	; 31
    251c:	99 27       	eor	r25, r25
        UART0_TxTail = tmptail;
    251e:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <UART0_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    2522:	fc 01       	movw	r30, r24
    2524:	eb 53       	subi	r30, 0x3B	; 59
    2526:	fe 4f       	sbci	r31, 0xFE	; 254
    2528:	80 81       	ld	r24, Z
    252a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    252e:	05 c0       	rjmp	.+10     	; 0x253a <__vector_19+0x46>
    } else {
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~(1<<UART0_UDRIE);
    2530:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2534:	8f 7d       	andi	r24, 0xDF	; 223
    2536:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    }
}
    253a:	ff 91       	pop	r31
    253c:	ef 91       	pop	r30
    253e:	9f 91       	pop	r25
    2540:	8f 91       	pop	r24
    2542:	0f 90       	pop	r0
    2544:	0f be       	out	0x3f, r0	; 63
    2546:	0f 90       	pop	r0
    2548:	1f 90       	pop	r1
    254a:	18 95       	reti

0000254c <uart0_init>:
          UART0_CONTROL = _BV(RXEN0) | _BV(TXEN0); // enable TX and RX glitch free
          UCSR0C = (1<<UCSZ00) | (1<<UCSZ01); // control frame format
          UBRR0L = (uint8_t)( (F_CPU + BAUD * 4L) / (BAUD * 8L) - 1 );
    */
    
    UART0_TxHead = 0;
    254c:	10 92 a4 01 	sts	0x01A4, r1	; 0x8001a4 <UART0_TxHead>
    UART0_TxTail = 0;
    2550:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <UART0_TxTail>
    UART0_RxHead = 0;
    2554:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <UART0_RxHead>
    UART0_RxTail = 0;
    2558:	10 92 a1 01 	sts	0x01A1, r1	; 0x8001a1 <UART0_RxTail>
    if ( baudrate & 0x8000 ) {
        UART0_STATUS = (1<<U2X);  //Enable 2x speed
        baudrate &= ~0x8000;
    }
#elif defined ( ATMEGA_USART0 )
    if ( baudrate & 0x8000 ) {
    255c:	97 ff       	sbrs	r25, 7
    255e:	04 c0       	rjmp	.+8      	; 0x2568 <uart0_init+0x1c>
        UART0_STATUS = (1<<U2X0);  //Enable 2x speed
    2560:	22 e0       	ldi	r18, 0x02	; 2
    2562:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
        baudrate &= ~0x8000;
    2566:	9f 77       	andi	r25, 0x7F	; 127
    UBRRH = (uint8_t)(baudrate>>8);
    UBRRL = (uint8_t) baudrate;

#elif defined ( ATMEGA_USART0 )
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = (1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0);
    2568:	28 e9       	ldi	r18, 0x98	; 152
    256a:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL0
    UCSR0C = (1<<URSEL0)|(3<<UCSZ00);
#else
    UCSR0C = (3<<UCSZ00);
    256e:	26 e0       	ldi	r18, 0x06	; 6
    2570:	20 93 c2 00 	sts	0x00C2, r18	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
#endif /* defined( ATMEGA_USART0 ) */

    /* Set ATMEGA_USART0 baud rate */
    UBRR0H = (uint8_t)(baudrate>>8);
    2574:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    UBRR0L = (uint8_t) baudrate;
    2578:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    257c:	08 95       	ret

0000257e <uart0_getc>:
uint16_t uart0_getc(void)
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
    257e:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <UART0_RxHead>
    2582:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    2586:	98 17       	cp	r25, r24
    2588:	a1 f0       	breq	.+40     	; 0x25b2 <uart0_getc+0x34>
        return UART_NO_DATA;   /* no data available */
    }

    /* calculate /store buffer index */
    tmptail = (UART0_RxTail + 1) & UART_RX0_BUFFER_MASK;
    258a:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    258e:	90 e0       	ldi	r25, 0x00	; 0
    2590:	01 96       	adiw	r24, 0x01	; 1
    2592:	8f 71       	andi	r24, 0x1F	; 31
    2594:	99 27       	eor	r25, r25
    UART0_RxTail = tmptail;
    2596:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <UART0_RxTail>

    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    259a:	fc 01       	movw	r30, r24
    259c:	eb 55       	subi	r30, 0x5B	; 91
    259e:	fe 4f       	sbci	r31, 0xFE	; 254
    25a0:	20 81       	ld	r18, Z

    return (UART0_LastRxError << 8) + data;
    25a2:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <UART0_LastRxError>
    25a6:	90 e0       	ldi	r25, 0x00	; 0
    25a8:	98 2f       	mov	r25, r24
    25aa:	88 27       	eor	r24, r24
    25ac:	82 0f       	add	r24, r18
    25ae:	91 1d       	adc	r25, r1
    25b0:	08 95       	ret
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
        return UART_NO_DATA;   /* no data available */
    25b2:	80 e0       	ldi	r24, 0x00	; 0
    25b4:	91 e0       	ldi	r25, 0x01	; 1
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];

    return (UART0_LastRxError << 8) + data;

} /* uart0_getc */
    25b6:	08 95       	ret

000025b8 <uart0_putc>:

void uart0_putc(uint8_t data)
{
    uint16_t tmphead;

    tmphead  = (UART0_TxHead + 1) & UART_TX0_BUFFER_MASK;
    25b8:	20 91 a4 01 	lds	r18, 0x01A4	; 0x8001a4 <UART0_TxHead>
    25bc:	30 e0       	ldi	r19, 0x00	; 0
    25be:	2f 5f       	subi	r18, 0xFF	; 255
    25c0:	3f 4f       	sbci	r19, 0xFF	; 255
    25c2:	2f 71       	andi	r18, 0x1F	; 31
    25c4:	33 27       	eor	r19, r19

    while ( tmphead == UART0_TxTail ) {
    25c6:	40 91 a3 01 	lds	r20, 0x01A3	; 0x8001a3 <UART0_TxTail>
    25ca:	50 e0       	ldi	r21, 0x00	; 0
    25cc:	24 17       	cp	r18, r20
    25ce:	35 07       	cpc	r19, r21
    25d0:	d1 f3       	breq	.-12     	; 0x25c6 <uart0_putc+0xe>
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
    25d2:	f9 01       	movw	r30, r18
    25d4:	eb 53       	subi	r30, 0x3B	; 59
    25d6:	fe 4f       	sbci	r31, 0xFE	; 254
    25d8:	80 83       	st	Z, r24
    UART0_TxHead = tmphead;
    25da:	20 93 a4 01 	sts	0x01A4, r18	; 0x8001a4 <UART0_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL    |= (1<<UART0_UDRIE);
    25de:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    25e2:	80 62       	ori	r24, 0x20	; 32
    25e4:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    25e8:	08 95       	ret

000025ea <uartstream0_putchar>:
	return &uartstream0_f;
}	

static int uartstream0_putchar(char c, FILE *stream)
{
	uart0_putc((uint8_t) c);
    25ea:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <uart0_putc>
	return 0;
}
    25ee:	80 e0       	ldi	r24, 0x00	; 0
    25f0:	90 e0       	ldi	r25, 0x00	; 0
    25f2:	08 95       	ret

000025f4 <uart0_available>:
} /* uart0_flush */

/* number of bytes available in the receive buffer */
uint16_t uart0_available(void)
{
    return (UART_RX0_BUFFER_SIZE + UART0_RxHead - UART0_RxTail) & UART_RX0_BUFFER_MASK;
    25f4:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    25f8:	20 91 a1 01 	lds	r18, 0x01A1	; 0x8001a1 <UART0_RxTail>
    25fc:	90 e0       	ldi	r25, 0x00	; 0
    25fe:	80 96       	adiw	r24, 0x20	; 32
    2600:	82 1b       	sub	r24, r18
    2602:	91 09       	sbc	r25, r1
} /* uart0_available */
    2604:	8f 71       	andi	r24, 0x1F	; 31
    2606:	99 27       	eor	r25, r25
    2608:	08 95       	ret

0000260a <uartstream0_getchar>:
}

static int uartstream0_getchar(FILE *stream)
{
	uint16_t res;
	while( !(uart0_available()) );  // wait for input
    260a:	0e 94 fa 12 	call	0x25f4	; 0x25f4 <uart0_available>
    260e:	89 2b       	or	r24, r25
    2610:	e1 f3       	breq	.-8      	; 0x260a <uartstream0_getchar>
    res = uart0_getc();
    2612:	0e 94 bf 12 	call	0x257e	; 0x257e <uart0_getc>
    if(res == '\r') res = '\n';
    2616:	8d 30       	cpi	r24, 0x0D	; 13
    2618:	91 05       	cpc	r25, r1
    261a:	11 f4       	brne	.+4      	; 0x2620 <uartstream0_getchar+0x16>
    261c:	8a e0       	ldi	r24, 0x0A	; 10
    261e:	90 e0       	ldi	r25, 0x00	; 0
	return (int) (res & 0xFF);
}
    2620:	99 27       	eor	r25, r25
    2622:	08 95       	ret

00002624 <uartstream0_init>:
// Stream declaration for stdio
static FILE uartstream0_f = FDEV_SETUP_STREAM(uartstream0_putchar, uartstream0_getchar, _FDEV_SETUP_RW);

/* Initialize the file handle, return the file handle  */
FILE *uartstream0_init(uint32_t baudrate)
{
    2624:	0f 93       	push	r16
    2626:	1f 93       	push	r17
    2628:	8b 01       	movw	r16, r22
    262a:	9c 01       	movw	r18, r24
	uart0_init(UART_BAUD_SELECT(baudrate, F_CPU));
    262c:	dc 01       	movw	r26, r24
    262e:	cb 01       	movw	r24, r22
    2630:	80 5a       	subi	r24, 0xA0	; 160
    2632:	9c 41       	sbci	r25, 0x1C	; 28
    2634:	a9 4e       	sbci	r26, 0xE9	; 233
    2636:	bf 4f       	sbci	r27, 0xFF	; 255
    2638:	bc 01       	movw	r22, r24
    263a:	cd 01       	movw	r24, r26
    263c:	43 e0       	ldi	r20, 0x03	; 3
    263e:	66 0f       	add	r22, r22
    2640:	77 1f       	adc	r23, r23
    2642:	88 1f       	adc	r24, r24
    2644:	99 1f       	adc	r25, r25
    2646:	4a 95       	dec	r20
    2648:	d1 f7       	brne	.-12     	; 0x263e <uartstream0_init+0x1a>
    264a:	a9 01       	movw	r20, r18
    264c:	98 01       	movw	r18, r16
    264e:	e4 e0       	ldi	r30, 0x04	; 4
    2650:	22 0f       	add	r18, r18
    2652:	33 1f       	adc	r19, r19
    2654:	44 1f       	adc	r20, r20
    2656:	55 1f       	adc	r21, r21
    2658:	ea 95       	dec	r30
    265a:	d1 f7       	brne	.-12     	; 0x2650 <uartstream0_init+0x2c>
    265c:	0e 94 dc 17 	call	0x2fb8	; 0x2fb8 <__udivmodsi4>
    2660:	c9 01       	movw	r24, r18
    2662:	01 97       	sbiw	r24, 0x01	; 1
    2664:	0e 94 a6 12 	call	0x254c	; 0x254c <uart0_init>
	return &uartstream0_f;
}	
    2668:	80 e0       	ldi	r24, 0x00	; 0
    266a:	91 e0       	ldi	r25, 0x01	; 1
    266c:	1f 91       	pop	r17
    266e:	0f 91       	pop	r16
    2670:	08 95       	ret

00002672 <__vector_21>:
volatile uint8_t analog_reference;

static uint8_t free_running;

// Interrupt service routine for enable_ADC_auto_conversion
ISR(ADC_vect){
    2672:	1f 92       	push	r1
    2674:	0f 92       	push	r0
    2676:	0f b6       	in	r0, 0x3f	; 63
    2678:	0f 92       	push	r0
    267a:	11 24       	eor	r1, r1
    267c:	2f 93       	push	r18
    267e:	8f 93       	push	r24
    2680:	9f 93       	push	r25
    2682:	ef 93       	push	r30
    2684:	ff 93       	push	r31
    // ADCL contain lower 8 bits, ADCH upper (two bits)
    // Must read ADCL first (news ADC is now defined for this)
    adc[adc_channel] = ADC;
    2686:	e0 91 ac 03 	lds	r30, 0x03AC	; 0x8003ac <adc_channel>
    268a:	f0 e0       	ldi	r31, 0x00	; 0
    268c:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    2690:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    2694:	ee 0f       	add	r30, r30
    2696:	ff 1f       	adc	r31, r31
    2698:	e2 55       	subi	r30, 0x52	; 82
    269a:	fc 4f       	sbci	r31, 0xFC	; 252
    269c:	91 83       	std	Z+1, r25	; 0x01
    269e:	80 83       	st	Z, r24
    //adc[adc_channel] = ADCL | (ADCH << 8);
    
    ++adc_channel;
    26a0:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    26a4:	8f 5f       	subi	r24, 0xFF	; 255
    26a6:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <adc_channel>
    
    // ch 0 is ALT_I, always read
    // ch 1 is ALT_V, only read when ALT_EN is low (e.g., at rest/not charging)
    if ( (adc_channel == 1) && digitalRead(ALT_EN) )
    26aa:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    26ae:	81 30       	cpi	r24, 0x01	; 1
    26b0:	29 f4       	brne	.+10     	; 0x26bc <__vector_21+0x4a>
    26b2:	1b 9b       	sbis	0x03, 3	; 3
    26b4:	03 c0       	rjmp	.+6      	; 0x26bc <__vector_21+0x4a>
    {
        adc_channel = 6; // skip channel 1
    26b6:	86 e0       	ldi	r24, 0x06	; 6
    26b8:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <adc_channel>
    }
    // skip channels 3..5
    if (adc_channel == 2)
    26bc:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    26c0:	82 30       	cpi	r24, 0x02	; 2
    26c2:	19 f4       	brne	.+6      	; 0x26ca <__vector_21+0x58>
    {
        adc_channel = 6;
    26c4:	86 e0       	ldi	r24, 0x06	; 6
    26c6:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <adc_channel>
    }
    // ch 6 is PWR_I, always read
    // ch 7 is PWR_V, only read when ALT_EN is low (e.g., at rest/not charging)
    if ( (adc_channel == 7) && digitalRead(ALT_EN) )
    26ca:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    26ce:	87 30       	cpi	r24, 0x07	; 7
    26d0:	29 f4       	brne	.+10     	; 0x26dc <__vector_21+0x6a>
    26d2:	1b 9b       	sbis	0x03, 3	; 3
    26d4:	03 c0       	rjmp	.+6      	; 0x26dc <__vector_21+0x6a>
    {
        adc_channel = 8; // skip channel 7
    26d6:	88 e0       	ldi	r24, 0x08	; 8
    26d8:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <adc_channel>
    }

    if (adc_channel >= ADC_CHANNELS) 
    26dc:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    26e0:	88 30       	cpi	r24, 0x08	; 8
    26e2:	b0 f4       	brcc	.+44     	; 0x2710 <__vector_21+0x9e>

    }

#if defined(ADMUX)
    // clear the mux to select the next channel to do conversion without changing the reference
    ADMUX &= ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    26e4:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    26e8:	80 7f       	andi	r24, 0xF0	; 240
    26ea:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
        
    // use a stack register to reset the referance, most likly it is not changed and fliping the hardware bit would mess up the reading.
    ADMUX = ( (ADMUX & ~(ADREFSMASK) & ~(1<<ADLAR) ) | analog_reference ) + adc_channel;
    26ee:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    26f2:	20 91 ad 03 	lds	r18, 0x03AD	; 0x8003ad <analog_reference>
    26f6:	90 91 ac 03 	lds	r25, 0x03AC	; 0x8003ac <adc_channel>
    26fa:	8f 71       	andi	r24, 0x1F	; 31
    26fc:	82 2b       	or	r24, r18
    26fe:	89 0f       	add	r24, r25
    2700:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#else
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
    2704:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    2708:	80 64       	ori	r24, 0x40	; 64
    270a:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    270e:	0c c0       	rjmp	.+24     	; 0x2728 <__vector_21+0xb6>
        adc_channel = 8; // skip channel 7
    }

    if (adc_channel >= ADC_CHANNELS) 
    {
        adc_channel = 0;
    2710:	10 92 ac 03 	sts	0x03AC, r1	; 0x8003ac <adc_channel>
        adc[ADC_CHANNELS] = 0x7FFF; // mark to notify that ADC burst is done
    2714:	8f ef       	ldi	r24, 0xFF	; 255
    2716:	9f e7       	ldi	r25, 0x7F	; 127
    2718:	90 93 bf 03 	sts	0x03BF, r25	; 0x8003bf <adc+0x11>
    271c:	80 93 be 03 	sts	0x03BE, r24	; 0x8003be <adc+0x10>
        if (!free_running)
    2720:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <free_running>
    2724:	81 11       	cpse	r24, r1
    2726:	de cf       	rjmp	.-68     	; 0x26e4 <__vector_21+0x72>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
}
    2728:	ff 91       	pop	r31
    272a:	ef 91       	pop	r30
    272c:	9f 91       	pop	r25
    272e:	8f 91       	pop	r24
    2730:	2f 91       	pop	r18
    2732:	0f 90       	pop	r0
    2734:	0f be       	out	0x3f, r0	; 63
    2736:	0f 90       	pop	r0
    2738:	1f 90       	pop	r1
    273a:	18 95       	reti

0000273c <init_ADC_single_conversion>:
void init_ADC_single_conversion(uint8_t reference)
{
    // The user must select the reference they want to initialization the ADC with, 
    // it should not be automagic. Smoke will get let out if AREF is connected to
    // another source while AVCC is selected. AREF should not be run to a pin.
    analog_reference = reference;
    273c:	80 93 ad 03 	sts	0x03AD, r24	; 0x8003ad <analog_reference>
    free_running = 0;
    2740:	10 92 e5 01 	sts	0x01E5, r1	; 0x8001e5 <free_running>

#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    2744:	ec e7       	ldi	r30, 0x7C	; 124
    2746:	f0 e0       	ldi	r31, 0x00	; 0
    2748:	90 81       	ld	r25, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | reference ;
    274a:	90 73       	andi	r25, 0x30	; 48
    274c:	89 2b       	or	r24, r25
    274e:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    2750:	ea e7       	ldi	r30, 0x7A	; 122
    2752:	f0 e0       	ldi	r31, 0x00	; 0
    2754:	80 81       	ld	r24, Z
    2756:	84 60       	ori	r24, 0x04	; 4
    2758:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    275a:	80 81       	ld	r24, Z
    275c:	82 60       	ori	r24, 0x02	; 2
    275e:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    2760:	80 81       	ld	r24, Z
    2762:	8e 7f       	andi	r24, 0xFE	; 254
    2764:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS2);
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
	// enable a2d conversions
	ADCSRA |= (1<<ADEN);
    2766:	80 81       	ld	r24, Z
    2768:	80 68       	ori	r24, 0x80	; 128
    276a:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which is used to set the prescaler range
#endif
    ADC_auto_conversion = 0;
    276c:	10 92 c0 03 	sts	0x03C0, r1	; 0x8003c0 <ADC_auto_conversion>
    2770:	08 95       	ret

00002772 <enable_ADC_auto_conversion>:

/* This changes the ADC to Auto Trigger mode. It will take readings on each 
    channel and hold them in an array. The array value is accessed by reading from adc[]  */
void enable_ADC_auto_conversion(uint8_t free_run)
{
    adc_channel = 0;
    2772:	10 92 ac 03 	sts	0x03AC, r1	; 0x8003ac <adc_channel>
    adc[ADC_CHANNELS] = 0x00;
    2776:	10 92 bf 03 	sts	0x03BF, r1	; 0x8003bf <adc+0x11>
    277a:	10 92 be 03 	sts	0x03BE, r1	; 0x8003be <adc+0x10>
    free_running = free_run;
    277e:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <free_running>
    //      EXTERNAL_AREF 0
    //      EXTERNAL_AVCC (1<<REFS0)
    //      INTERNAL_1V1 (1<<REFS1) | (1<<REFS0)
#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    2782:	ec e7       	ldi	r30, 0x7C	; 124
    2784:	f0 e0       	ldi	r31, 0x00	; 0
    2786:	80 81       	ld	r24, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | analog_reference ;
    2788:	90 91 ad 03 	lds	r25, 0x03AD	; 0x8003ad <analog_reference>
    278c:	80 73       	andi	r24, 0x30	; 48
    278e:	89 2b       	or	r24, r25
    2790:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    2792:	ea e7       	ldi	r30, 0x7A	; 122
    2794:	f0 e0       	ldi	r31, 0x00	; 0
    2796:	80 81       	ld	r24, Z
    2798:	84 60       	ori	r24, 0x04	; 4
    279a:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    279c:	80 81       	ld	r24, Z
    279e:	82 60       	ori	r24, 0x02	; 2
    27a0:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    27a2:	80 81       	ld	r24, Z
    27a4:	8e 7f       	andi	r24, 0xFE	; 254
    27a6:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
    
	// Power up the ADC and set it for a single conversion with interrupts enabled
    ADCSRA = ( (ADCSRA | (1<<ADEN) ) & ~(1<<ADATE) ) | (1 << ADIE);
    27a8:	80 81       	ld	r24, Z
    27aa:	87 75       	andi	r24, 0x57	; 87
    27ac:	88 68       	ori	r24, 0x88	; 136
    27ae:	80 83       	st	Z, r24

    // Start an ADC Conversion 
    ADCSRA |= (1<<ADSC);
    27b0:	80 81       	ld	r24, Z
    27b2:	80 64       	ori	r24, 0x40	; 64
    27b4:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif
    ADC_auto_conversion =1;
    27b6:	81 e0       	ldi	r24, 0x01	; 1
    27b8:	80 93 c0 03 	sts	0x03C0, r24	; 0x8003c0 <ADC_auto_conversion>
    27bc:	08 95       	ret

000027be <analogRead>:


// Use the ADC channel number only (not the pin number)
int analogRead(uint8_t channel)
{
    if (ADC_auto_conversion)
    27be:	90 91 c0 03 	lds	r25, 0x03C0	; 0x8003c0 <ADC_auto_conversion>
    27c2:	99 23       	and	r25, r25
    27c4:	61 f0       	breq	.+24     	; 0x27de <analogRead+0x20>
    {
        ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    27c6:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    27c8:	f8 94       	cli
        {
            // this moves two byes one at a time, so the ISR could change it durring the move
            return adc[channel];
    27ca:	e8 2f       	mov	r30, r24
    27cc:	f0 e0       	ldi	r31, 0x00	; 0
    27ce:	ee 0f       	add	r30, r30
    27d0:	ff 1f       	adc	r31, r31
    27d2:	e2 55       	subi	r30, 0x52	; 82
    27d4:	fc 4f       	sbci	r31, 0xFC	; 252
    27d6:	80 81       	ld	r24, Z
    27d8:	91 81       	ldd	r25, Z+1	; 0x01
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    27da:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    27dc:	08 95       	ret
        ADCSRB = (ADCSRB & ~(1 << MUX5)) | (((channel >> 3) & 0x01) << MUX5);
#endif
      
#if defined(ADMUX)
        // clear the channel select MUX, ADLAR is not changed (0 is the default).
        uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    27de:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

        // clear the reference bits REFS0, REFS1[,REFS2]
        local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    27e2:	20 73       	andi	r18, 0x30	; 48
        
        // select the reference
        local_ADMUX = local_ADMUX | analog_reference ;
    27e4:	90 91 ad 03 	lds	r25, 0x03AD	; 0x8003ad <analog_reference>
    
        // select the channel (note MUX4 has some things for advanced users).
        ADMUX = local_ADMUX | (channel & 0x07) ;
    27e8:	e8 2f       	mov	r30, r24
    27ea:	e7 70       	andi	r30, 0x07	; 7
    27ec:	82 2f       	mov	r24, r18
    27ee:	89 2b       	or	r24, r25
    27f0:	e8 2b       	or	r30, r24
    27f2:	e0 93 7c 00 	sts	0x007C, r30	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

#if defined(ADCSRA) && defined(ADCL)
        // start the conversion
        ADCSRA |= (1 <<ADSC);
    27f6:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    27fa:	80 64       	ori	r24, 0x40	; 64
    27fc:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>

        // ADSC is cleared when the conversion finishes
        while (ADCSRA & (1 <<ADSC));    
    2800:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    2804:	86 fd       	sbrc	r24, 6
    2806:	fc cf       	rjmp	.-8      	; 0x2800 <analogRead+0x42>

        // we have to read ADCL first; doing so locks both ADCL
        // and ADCH until ADCH is read. 
        low  = ADCL;
    2808:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
        high = ADCH;
    280c:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif

        // combine the two bytes
        return (high << 8) | low;
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	92 2b       	or	r25, r18
    }
    // this should never run.
    return -1;
}
    2814:	08 95       	ret

00002816 <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    2816:	1f 92       	push	r1
    2818:	0f 92       	push	r0
    281a:	0f b6       	in	r0, 0x3f	; 63
    281c:	0f 92       	push	r0
    281e:	11 24       	eor	r1, r1
    2820:	2f 93       	push	r18
    2822:	3f 93       	push	r19
    2824:	8f 93       	push	r24
    2826:	9f 93       	push	r25
    2828:	af 93       	push	r26
    282a:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    282c:	80 91 e7 01 	lds	r24, 0x01E7	; 0x8001e7 <timer0_millis>
    2830:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    2834:	a0 91 e9 01 	lds	r26, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    2838:	b0 91 ea 01 	lds	r27, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	unsigned char f = timer0_fract;
    283c:	30 91 e6 01 	lds	r19, 0x01E6	; 0x8001e6 <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
    2840:	2d e2       	ldi	r18, 0x2D	; 45
    2842:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
    2844:	2d 37       	cpi	r18, 0x7D	; 125
    2846:	20 f4       	brcc	.+8      	; 0x2850 <__vector_16+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
    2848:	01 96       	adiw	r24, 0x01	; 1
    284a:	a1 1d       	adc	r26, r1
    284c:	b1 1d       	adc	r27, r1
    284e:	05 c0       	rjmp	.+10     	; 0x285a <__vector_16+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
    2850:	20 eb       	ldi	r18, 0xB0	; 176
    2852:	23 0f       	add	r18, r19
		m += 1;
    2854:	02 96       	adiw	r24, 0x02	; 2
    2856:	a1 1d       	adc	r26, r1
    2858:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    285a:	20 93 e6 01 	sts	0x01E6, r18	; 0x8001e6 <timer0_fract>
	timer0_millis = m;
    285e:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <timer0_millis>
    2862:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <timer0_millis+0x1>
    2866:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <timer0_millis+0x2>
    286a:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <timer0_millis+0x3>
	timer0_overflow_count++;
    286e:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <timer0_overflow_count>
    2872:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <timer0_overflow_count+0x1>
    2876:	a0 91 ed 01 	lds	r26, 0x01ED	; 0x8001ed <timer0_overflow_count+0x2>
    287a:	b0 91 ee 01 	lds	r27, 0x01EE	; 0x8001ee <timer0_overflow_count+0x3>
    287e:	01 96       	adiw	r24, 0x01	; 1
    2880:	a1 1d       	adc	r26, r1
    2882:	b1 1d       	adc	r27, r1
    2884:	80 93 eb 01 	sts	0x01EB, r24	; 0x8001eb <timer0_overflow_count>
    2888:	90 93 ec 01 	sts	0x01EC, r25	; 0x8001ec <timer0_overflow_count+0x1>
    288c:	a0 93 ed 01 	sts	0x01ED, r26	; 0x8001ed <timer0_overflow_count+0x2>
    2890:	b0 93 ee 01 	sts	0x01EE, r27	; 0x8001ee <timer0_overflow_count+0x3>
}
    2894:	bf 91       	pop	r27
    2896:	af 91       	pop	r26
    2898:	9f 91       	pop	r25
    289a:	8f 91       	pop	r24
    289c:	3f 91       	pop	r19
    289e:	2f 91       	pop	r18
    28a0:	0f 90       	pop	r0
    28a2:	0f be       	out	0x3f, r0	; 63
    28a4:	0f 90       	pop	r0
    28a6:	1f 90       	pop	r1
    28a8:	18 95       	reti

000028aa <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    28aa:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    28ac:	f8 94       	cli
	m = timer0_millis;
    28ae:	60 91 e7 01 	lds	r22, 0x01E7	; 0x8001e7 <timer0_millis>
    28b2:	70 91 e8 01 	lds	r23, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    28b6:	80 91 e9 01 	lds	r24, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    28ba:	90 91 ea 01 	lds	r25, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	SREG = oldSREG;
    28be:	2f bf       	out	0x3f, r18	; 63

	return m;
}
    28c0:	08 95       	ret

000028c2 <initTimers>:
{
	// on the ATmega168, timer 0 is also set for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	TCCR0A |= (1<<WGM01);
    28c2:	84 b5       	in	r24, 0x24	; 36
    28c4:	82 60       	ori	r24, 0x02	; 2
    28c6:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM00);
    28c8:	84 b5       	in	r24, 0x24	; 36
    28ca:	81 60       	ori	r24, 0x01	; 1
    28cc:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	TCCR0 |= (1<<CS01);
	TCCR0 |= (1<<CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	TCCR0B |= (1<<CS01);
    28ce:	85 b5       	in	r24, 0x25	; 37
    28d0:	82 60       	ori	r24, 0x02	; 2
    28d2:	85 bd       	out	0x25, r24	; 37
	TCCR0B |= (1<<CS00);
    28d4:	85 b5       	in	r24, 0x25	; 37
    28d6:	81 60       	ori	r24, 0x01	; 1
    28d8:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	TIMSK |= (1<<TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	TIMSK0 |= (1<<TOIE0);
    28da:	ee e6       	ldi	r30, 0x6E	; 110
    28dc:	f0 e0       	ldi	r31, 0x00	; 0
    28de:	80 81       	ld	r24, Z
    28e0:	81 60       	ori	r24, 0x01	; 1
    28e2:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    28e4:	e1 e8       	ldi	r30, 0x81	; 129
    28e6:	f0 e0       	ldi	r31, 0x00	; 0
    28e8:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	TCCR1B |= (1<<CS11);
    28ea:	80 81       	ld	r24, Z
    28ec:	82 60       	ori	r24, 0x02	; 2
    28ee:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	TCCR1B |= (1<<CS10);
    28f0:	80 81       	ld	r24, Z
    28f2:	81 60       	ori	r24, 0x01	; 1
    28f4:	80 83       	st	Z, r24
	TCCR1 |= (1<<CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	TCCR1A |= (1<<WGM10);
    28f6:	e0 e8       	ldi	r30, 0x80	; 128
    28f8:	f0 e0       	ldi	r31, 0x00	; 0
    28fa:	80 81       	ld	r24, Z
    28fc:	81 60       	ori	r24, 0x01	; 1
    28fe:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	TCCR2 |= (1<<CS22);
#elif defined(TCCR2B) && defined(CS22)
	TCCR2B |= (1<<CS22);
    2900:	e1 eb       	ldi	r30, 0xB1	; 177
    2902:	f0 e0       	ldi	r31, 0x00	; 0
    2904:	80 81       	ld	r24, Z
    2906:	84 60       	ori	r24, 0x04	; 4
    2908:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	TCCR2 |= (1<<WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	TCCR2A |= (1<<WGM20);
    290a:	e0 eb       	ldi	r30, 0xB0	; 176
    290c:	f0 e0       	ldi	r31, 0x00	; 0
    290e:	80 81       	ld	r24, Z
    2910:	81 60       	ori	r24, 0x01	; 1
    2912:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	TCCR3B |= (1<<CS31);		// set timer 3 prescale factor to 64
    2914:	e1 e9       	ldi	r30, 0x91	; 145
    2916:	f0 e0       	ldi	r31, 0x00	; 0
    2918:	80 81       	ld	r24, Z
    291a:	82 60       	ori	r24, 0x02	; 2
    291c:	80 83       	st	Z, r24
	TCCR3B |= (1<<CS30);
    291e:	80 81       	ld	r24, Z
    2920:	81 60       	ori	r24, 0x01	; 1
    2922:	80 83       	st	Z, r24
	TCCR3A |= (1<<WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    2924:	e0 e9       	ldi	r30, 0x90	; 144
    2926:	f0 e0       	ldi	r31, 0x00	; 0
    2928:	80 81       	ld	r24, Z
    292a:	81 60       	ori	r24, 0x01	; 1
    292c:	80 83       	st	Z, r24
	TCCR4D |= (1<<WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	TCCR4A |= (1<<PWM4A);		// enable PWM mode for comparator OCR4A
	TCCR4C |= (1<<PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	TCCR4B |= (1<<CS41);		// set timer 4 prescale factor to 64
    292e:	e1 ea       	ldi	r30, 0xA1	; 161
    2930:	f0 e0       	ldi	r31, 0x00	; 0
    2932:	80 81       	ld	r24, Z
    2934:	82 60       	ori	r24, 0x02	; 2
    2936:	80 83       	st	Z, r24
	TCCR4B |= (1<<CS40);
    2938:	80 81       	ld	r24, Z
    293a:	81 60       	ori	r24, 0x01	; 1
    293c:	80 83       	st	Z, r24
	TCCR4A |= (1<<WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    293e:	e0 ea       	ldi	r30, 0xA0	; 160
    2940:	f0 e0       	ldi	r31, 0x00	; 0
    2942:	80 81       	ld	r24, Z
    2944:	81 60       	ori	r24, 0x01	; 1
    2946:	80 83       	st	Z, r24
    2948:	08 95       	ret

0000294a <transmit0_default>:
static volatile uint8_t twi0_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi0_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit0_default(void)
{
    294a:	08 95       	ret

0000294c <receive0_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive0_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    294c:	08 95       	ret

0000294e <twi0_init>:

/* init twi pins and set bitrate */
void twi0_init(uint8_t pull_up)
{
    // initialize state
    twi0_state = TWI0_READY;
    294e:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    twi0_sendStop = 1;		// default value
    2952:	91 e0       	ldi	r25, 0x01	; 1
    2954:	90 93 56 02 	sts	0x0256, r25	; 0x800256 <twi0_sendStop>
    twi0_inRepStart = 0;
    2958:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <twi0_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    295c:	88 23       	and	r24, r24
    295e:	21 f0       	breq	.+8      	; 0x2968 <twi0_init+0x1a>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRC &= ~(1 << DDC4);  // clear the ddr bit to set as an input
    2960:	3c 98       	cbi	0x07, 4	; 7
        PORTC |= (1 << PORTC4);  // write a one to the port bit to enable the pull-up
    2962:	44 9a       	sbi	0x08, 4	; 8
        DDRC &= ~(1 << DDC5);
    2964:	3d 98       	cbi	0x07, 5	; 7
        PORTC |= (1 << PORTC5); 
    2966:	45 9a       	sbi	0x08, 5	; 8
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR0 &= ~((1<<TWPS0));
    2968:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    296c:	8e 7f       	andi	r24, 0xFE	; 254
    296e:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWSR0 &= ~((1<<TWPS1));
    2972:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    2976:	8d 7f       	andi	r24, 0xFD	; 253
    2978:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWBR0 = ((F_CPU / TWI0_FREQ) - 16) / 2;
    297c:	84 e3       	ldi	r24, 0x34	; 52
    297e:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR0))
    note: TWBR0 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    2982:	85 e4       	ldi	r24, 0x45	; 69
    2984:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    2988:	08 95       	ret

0000298a <twi0_setAddress>:

/* init slave address and enable interrupt */
void twi0_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR0 = address << 1;
    298a:	88 0f       	add	r24, r24
    298c:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
    2990:	08 95       	ret

00002992 <twi0_transmit>:
uint8_t twi0_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    2992:	61 32       	cpi	r22, 0x21	; 33
    2994:	98 f4       	brcc	.+38     	; 0x29bc <twi0_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    2996:	20 91 58 02 	lds	r18, 0x0258	; 0x800258 <twi0_state>
    299a:	24 30       	cpi	r18, 0x04	; 4
    299c:	89 f4       	brne	.+34     	; 0x29c0 <twi0_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi0_txBufferLength = length;
    299e:	60 93 11 02 	sts	0x0211, r22	; 0x800211 <twi0_txBufferLength>
    29a2:	28 2f       	mov	r18, r24
    29a4:	a3 e1       	ldi	r26, 0x13	; 19
    29a6:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    29a8:	fc 01       	movw	r30, r24
    29aa:	8e 2f       	mov	r24, r30
    29ac:	82 1b       	sub	r24, r18
    29ae:	86 17       	cp	r24, r22
    29b0:	18 f4       	brcc	.+6      	; 0x29b8 <twi0_transmit+0x26>
    {
        twi0_txBuffer[i] = data[i];
    29b2:	81 91       	ld	r24, Z+
    29b4:	8d 93       	st	X+, r24
    29b6:	f9 cf       	rjmp	.-14     	; 0x29aa <twi0_transmit+0x18>
    }
  
    return 0;
    29b8:	80 e0       	ldi	r24, 0x00	; 0
    29ba:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    {
        return 1;
    29bc:	81 e0       	ldi	r24, 0x01	; 1
    29be:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    {
        return 2;
    29c0:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi0_txBuffer[i] = data[i];
    }
  
    return 0;
}
    29c2:	08 95       	ret

000029c4 <twi0_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi0_onSlaveReceive = function;
    29c4:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <twi0_onSlaveReceive+0x1>
    29c8:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <twi0_onSlaveReceive>
    29cc:	08 95       	ret

000029ce <twi0_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveTxEvent( void (*function)(void) )
{
    twi0_onSlaveTransmit = function;
    29ce:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <twi0_onSlaveTransmit+0x1>
    29d2:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <twi0_onSlaveTransmit>
    29d6:	08 95       	ret

000029d8 <twi0_stop>:

/* relinquishe bus master status */
void twi0_stop(void)
{
    // send stop condition
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    29d8:	85 ed       	ldi	r24, 0xD5	; 213
    29da:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR0 & (1<<TWSTO))
    29de:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    29e2:	84 fd       	sbrc	r24, 4
    29e4:	fc cf       	rjmp	.-8      	; 0x29de <twi0_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi0_state = TWI0_READY;
    29e6:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    29ea:	08 95       	ret

000029ec <twi0_releaseBus>:

/* release bus */
void twi0_releaseBus(void)
{
    // release bus
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    29ec:	85 ec       	ldi	r24, 0xC5	; 197
    29ee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // update twi state
    twi0_state = TWI0_READY;
    29f2:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    29f6:	08 95       	ret

000029f8 <__vector_24>:
}

ISR(TWI0_vect)
{
    29f8:	1f 92       	push	r1
    29fa:	0f 92       	push	r0
    29fc:	0f b6       	in	r0, 0x3f	; 63
    29fe:	0f 92       	push	r0
    2a00:	11 24       	eor	r1, r1
    2a02:	2f 93       	push	r18
    2a04:	3f 93       	push	r19
    2a06:	4f 93       	push	r20
    2a08:	5f 93       	push	r21
    2a0a:	6f 93       	push	r22
    2a0c:	7f 93       	push	r23
    2a0e:	8f 93       	push	r24
    2a10:	9f 93       	push	r25
    2a12:	af 93       	push	r26
    2a14:	bf 93       	push	r27
    2a16:	ef 93       	push	r30
    2a18:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    2a1a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    2a1e:	88 7f       	andi	r24, 0xF8	; 248
    2a20:	80 36       	cpi	r24, 0x60	; 96
    2a22:	09 f4       	brne	.+2      	; 0x2a26 <__vector_24+0x2e>
    2a24:	9e c0       	rjmp	.+316    	; 0x2b62 <__vector_24+0x16a>
    2a26:	78 f5       	brcc	.+94     	; 0x2a86 <__vector_24+0x8e>
    2a28:	88 32       	cpi	r24, 0x28	; 40
    2a2a:	09 f4       	brne	.+2      	; 0x2a2e <__vector_24+0x36>
    2a2c:	5d c0       	rjmp	.+186    	; 0x2ae8 <__vector_24+0xf0>
    2a2e:	90 f4       	brcc	.+36     	; 0x2a54 <__vector_24+0x5c>
    2a30:	80 31       	cpi	r24, 0x10	; 16
    2a32:	09 f4       	brne	.+2      	; 0x2a36 <__vector_24+0x3e>
    2a34:	56 c0       	rjmp	.+172    	; 0x2ae2 <__vector_24+0xea>
    2a36:	38 f4       	brcc	.+14     	; 0x2a46 <__vector_24+0x4e>
    2a38:	88 23       	and	r24, r24
    2a3a:	09 f4       	brne	.+2      	; 0x2a3e <__vector_24+0x46>
    2a3c:	f5 c0       	rjmp	.+490    	; 0x2c28 <__vector_24+0x230>
    2a3e:	88 30       	cpi	r24, 0x08	; 8
    2a40:	09 f4       	brne	.+2      	; 0x2a44 <__vector_24+0x4c>
    2a42:	4f c0       	rjmp	.+158    	; 0x2ae2 <__vector_24+0xea>
    2a44:	f5 c0       	rjmp	.+490    	; 0x2c30 <__vector_24+0x238>
    2a46:	88 31       	cpi	r24, 0x18	; 24
    2a48:	09 f4       	brne	.+2      	; 0x2a4c <__vector_24+0x54>
    2a4a:	4e c0       	rjmp	.+156    	; 0x2ae8 <__vector_24+0xf0>
    2a4c:	80 32       	cpi	r24, 0x20	; 32
    2a4e:	09 f4       	brne	.+2      	; 0x2a52 <__vector_24+0x5a>
    2a50:	5f c0       	rjmp	.+190    	; 0x2b10 <__vector_24+0x118>
    2a52:	ee c0       	rjmp	.+476    	; 0x2c30 <__vector_24+0x238>
    2a54:	80 34       	cpi	r24, 0x40	; 64
    2a56:	09 f4       	brne	.+2      	; 0x2a5a <__vector_24+0x62>
    2a58:	6a c0       	rjmp	.+212    	; 0x2b2e <__vector_24+0x136>
    2a5a:	58 f4       	brcc	.+22     	; 0x2a72 <__vector_24+0x7a>
    2a5c:	80 33       	cpi	r24, 0x30	; 48
    2a5e:	09 f4       	brne	.+2      	; 0x2a62 <__vector_24+0x6a>
    2a60:	57 c0       	rjmp	.+174    	; 0x2b10 <__vector_24+0x118>
    2a62:	88 33       	cpi	r24, 0x38	; 56
    2a64:	09 f0       	breq	.+2      	; 0x2a68 <__vector_24+0x70>
    2a66:	e4 c0       	rjmp	.+456    	; 0x2c30 <__vector_24+0x238>
            twi0_error = TW_MT_DATA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi0_error = TW_MT_ARB_LOST;
    2a68:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
            twi0_releaseBus();
    2a6c:	0e 94 f6 14 	call	0x29ec	; 0x29ec <twi0_releaseBus>
            break;
    2a70:	df c0       	rjmp	.+446    	; 0x2c30 <__vector_24+0x238>
}

ISR(TWI0_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    2a72:	80 35       	cpi	r24, 0x50	; 80
    2a74:	09 f4       	brne	.+2      	; 0x2a78 <__vector_24+0x80>
    2a76:	4f c0       	rjmp	.+158    	; 0x2b16 <__vector_24+0x11e>
    2a78:	88 35       	cpi	r24, 0x58	; 88
    2a7a:	09 f4       	brne	.+2      	; 0x2a7e <__vector_24+0x86>
    2a7c:	5d c0       	rjmp	.+186    	; 0x2b38 <__vector_24+0x140>
    2a7e:	88 34       	cpi	r24, 0x48	; 72
    2a80:	09 f0       	breq	.+2      	; 0x2a84 <__vector_24+0x8c>
    2a82:	d6 c0       	rjmp	.+428    	; 0x2c30 <__vector_24+0x238>
    2a84:	d3 c0       	rjmp	.+422    	; 0x2c2c <__vector_24+0x234>
    2a86:	88 39       	cpi	r24, 0x98	; 152
    2a88:	09 f4       	brne	.+2      	; 0x2a8c <__vector_24+0x94>
    2a8a:	c4 c0       	rjmp	.+392    	; 0x2c14 <__vector_24+0x21c>
    2a8c:	a8 f4       	brcc	.+42     	; 0x2ab8 <__vector_24+0xc0>
    2a8e:	88 37       	cpi	r24, 0x78	; 120
    2a90:	09 f4       	brne	.+2      	; 0x2a94 <__vector_24+0x9c>
    2a92:	67 c0       	rjmp	.+206    	; 0x2b62 <__vector_24+0x16a>
    2a94:	38 f4       	brcc	.+14     	; 0x2aa4 <__vector_24+0xac>
    2a96:	88 36       	cpi	r24, 0x68	; 104
    2a98:	09 f4       	brne	.+2      	; 0x2a9c <__vector_24+0xa4>
    2a9a:	63 c0       	rjmp	.+198    	; 0x2b62 <__vector_24+0x16a>
    2a9c:	80 37       	cpi	r24, 0x70	; 112
    2a9e:	09 f4       	brne	.+2      	; 0x2aa2 <__vector_24+0xaa>
    2aa0:	60 c0       	rjmp	.+192    	; 0x2b62 <__vector_24+0x16a>
    2aa2:	c6 c0       	rjmp	.+396    	; 0x2c30 <__vector_24+0x238>
    2aa4:	88 38       	cpi	r24, 0x88	; 136
    2aa6:	09 f4       	brne	.+2      	; 0x2aaa <__vector_24+0xb2>
    2aa8:	b5 c0       	rjmp	.+362    	; 0x2c14 <__vector_24+0x21c>
    2aaa:	80 39       	cpi	r24, 0x90	; 144
    2aac:	09 f4       	brne	.+2      	; 0x2ab0 <__vector_24+0xb8>
    2aae:	5f c0       	rjmp	.+190    	; 0x2b6e <__vector_24+0x176>
    2ab0:	80 38       	cpi	r24, 0x80	; 128
    2ab2:	09 f0       	breq	.+2      	; 0x2ab6 <__vector_24+0xbe>
    2ab4:	bd c0       	rjmp	.+378    	; 0x2c30 <__vector_24+0x238>
    2ab6:	5b c0       	rjmp	.+182    	; 0x2b6e <__vector_24+0x176>
    2ab8:	80 3b       	cpi	r24, 0xB0	; 176
    2aba:	09 f4       	brne	.+2      	; 0x2abe <__vector_24+0xc6>
    2abc:	83 c0       	rjmp	.+262    	; 0x2bc4 <__vector_24+0x1cc>
    2abe:	38 f4       	brcc	.+14     	; 0x2ace <__vector_24+0xd6>
    2ac0:	80 3a       	cpi	r24, 0xA0	; 160
    2ac2:	09 f4       	brne	.+2      	; 0x2ac6 <__vector_24+0xce>
    2ac4:	66 c0       	rjmp	.+204    	; 0x2b92 <__vector_24+0x19a>
    2ac6:	88 3a       	cpi	r24, 0xA8	; 168
    2ac8:	09 f4       	brne	.+2      	; 0x2acc <__vector_24+0xd4>
    2aca:	7c c0       	rjmp	.+248    	; 0x2bc4 <__vector_24+0x1cc>
    2acc:	b1 c0       	rjmp	.+354    	; 0x2c30 <__vector_24+0x238>
    2ace:	80 3c       	cpi	r24, 0xC0	; 192
    2ad0:	09 f4       	brne	.+2      	; 0x2ad4 <__vector_24+0xdc>
    2ad2:	a4 c0       	rjmp	.+328    	; 0x2c1c <__vector_24+0x224>
    2ad4:	88 3c       	cpi	r24, 0xC8	; 200
    2ad6:	09 f4       	brne	.+2      	; 0x2ada <__vector_24+0xe2>
    2ad8:	a1 c0       	rjmp	.+322    	; 0x2c1c <__vector_24+0x224>
    2ada:	88 3b       	cpi	r24, 0xB8	; 184
    2adc:	09 f4       	brne	.+2      	; 0x2ae0 <__vector_24+0xe8>
    2ade:	87 c0       	rjmp	.+270    	; 0x2bee <__vector_24+0x1f6>
    2ae0:	a7 c0       	rjmp	.+334    	; 0x2c30 <__vector_24+0x238>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR0 = twi0_slarw;
    2ae2:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <twi0_slarw>
    2ae6:	10 c0       	rjmp	.+32     	; 0x2b08 <__vector_24+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    2ae8:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2aec:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    2af0:	98 17       	cp	r25, r24
    2af2:	70 f5       	brcc	.+92     	; 0x2b50 <__vector_24+0x158>
            {
                // copy data to output register and ack
                TWDR0 = twi0_masterBuffer[twi0_masterBufferIndex++];
    2af4:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2af8:	81 e0       	ldi	r24, 0x01	; 1
    2afa:	8e 0f       	add	r24, r30
    2afc:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    2b00:	f0 e0       	ldi	r31, 0x00	; 0
    2b02:	eb 5c       	subi	r30, 0xCB	; 203
    2b04:	fd 4f       	sbci	r31, 0xFD	; 253
    2b06:	80 81       	ld	r24, Z
    2b08:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2b0c:	85 ec       	ldi	r24, 0xC5	; 197
    2b0e:	83 c0       	rjmp	.+262    	; 0x2c16 <__vector_24+0x21e>
            twi0_error = TW_MT_SLA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi0_error = TW_MT_DATA_NACK;
    2b10:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
    2b14:	8b c0       	rjmp	.+278    	; 0x2c2c <__vector_24+0x234>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    2b16:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2b1a:	81 e0       	ldi	r24, 0x01	; 1
    2b1c:	8e 0f       	add	r24, r30
    2b1e:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    2b22:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2b26:	f0 e0       	ldi	r31, 0x00	; 0
    2b28:	eb 5c       	subi	r30, 0xCB	; 203
    2b2a:	fd 4f       	sbci	r31, 0xFD	; 253
    2b2c:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    2b2e:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2b32:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    2b36:	6b c0       	rjmp	.+214    	; 0x2c0e <__vector_24+0x216>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    2b38:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2b3c:	81 e0       	ldi	r24, 0x01	; 1
    2b3e:	8e 0f       	add	r24, r30
    2b40:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    2b44:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2b48:	f0 e0       	ldi	r31, 0x00	; 0
    2b4a:	eb 5c       	subi	r30, 0xCB	; 203
    2b4c:	fd 4f       	sbci	r31, 0xFD	; 253
    2b4e:	80 83       	st	Z, r24
            if (twi0_sendStop)
    2b50:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <twi0_sendStop>
    2b54:	81 11       	cpse	r24, r1
    2b56:	6a c0       	rjmp	.+212    	; 0x2c2c <__vector_24+0x234>
                twi0_stop();
            else 
            {
                twi0_inRepStart = true;	// we're gonna send the START
    2b58:	81 e0       	ldi	r24, 0x01	; 1
    2b5a:	80 93 55 02 	sts	0x0255, r24	; 0x800255 <twi0_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR0 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    2b5e:	84 ea       	ldi	r24, 0xA4	; 164
    2b60:	5e c0       	rjmp	.+188    	; 0x2c1e <__vector_24+0x226>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi0_state = TWI0_SRX;
    2b62:	83 e0       	ldi	r24, 0x03	; 3
    2b64:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // indicate that rx buffer can be overwritten and ack
            twi0_rxBufferIndex = 0;
    2b68:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
    2b6c:	cf cf       	rjmp	.-98     	; 0x2b0c <__vector_24+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    2b6e:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2b72:	80 32       	cpi	r24, 0x20	; 32
    2b74:	08 f0       	brcs	.+2      	; 0x2b78 <__vector_24+0x180>
    2b76:	4e c0       	rjmp	.+156    	; 0x2c14 <__vector_24+0x21c>
            {
                // put byte in buffer and ack
                twi0_rxBuffer[twi0_rxBufferIndex++] = TWDR0;
    2b78:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2b7c:	81 e0       	ldi	r24, 0x01	; 1
    2b7e:	8e 0f       	add	r24, r30
    2b80:	80 93 f0 01 	sts	0x01F0, r24	; 0x8001f0 <twi0_rxBufferIndex>
    2b84:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2b88:	f0 e0       	ldi	r31, 0x00	; 0
    2b8a:	ef 50       	subi	r30, 0x0F	; 15
    2b8c:	fe 4f       	sbci	r31, 0xFE	; 254
    2b8e:	80 83       	st	Z, r24
    2b90:	bd cf       	rjmp	.-134    	; 0x2b0c <__vector_24+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi0_releaseBus();
    2b92:	0e 94 f6 14 	call	0x29ec	; 0x29ec <twi0_releaseBus>
            // put a null char after data if there's room
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    2b96:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2b9a:	80 32       	cpi	r24, 0x20	; 32
    2b9c:	30 f4       	brcc	.+12     	; 0x2baa <__vector_24+0x1b2>
            {
                twi0_rxBuffer[twi0_rxBufferIndex] = '\0';
    2b9e:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2ba2:	f0 e0       	ldi	r31, 0x00	; 0
    2ba4:	ef 50       	subi	r30, 0x0F	; 15
    2ba6:	fe 4f       	sbci	r31, 0xFE	; 254
    2ba8:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi0_onSlaveReceive(twi0_rxBuffer, twi0_rxBufferIndex);
    2baa:	60 91 f0 01 	lds	r22, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2bae:	70 e0       	ldi	r23, 0x00	; 0
    2bb0:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <twi0_onSlaveReceive>
    2bb4:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <twi0_onSlaveReceive+0x1>
    2bb8:	81 ef       	ldi	r24, 0xF1	; 241
    2bba:	91 e0       	ldi	r25, 0x01	; 1
    2bbc:	09 95       	icall
            // since we submit rx buffer to "wire" library, we can reset it
            twi0_rxBufferIndex = 0;
    2bbe:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
            break;
    2bc2:	36 c0       	rjmp	.+108    	; 0x2c30 <__vector_24+0x238>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi0_state = TWI0_STX;
    2bc4:	84 e0       	ldi	r24, 0x04	; 4
    2bc6:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // ready the tx buffer index for iteration
            twi0_txBufferIndex = 0;
    2bca:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <twi0_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi0_txBufferLength = 0;
    2bce:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <twi0_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi0_transmit(bytes, length) to do this
            twi0_onSlaveTransmit();
    2bd2:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <twi0_onSlaveTransmit>
    2bd6:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <twi0_onSlaveTransmit+0x1>
    2bda:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi0_txBufferLength)
    2bdc:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    2be0:	81 11       	cpse	r24, r1
    2be2:	05 c0       	rjmp	.+10     	; 0x2bee <__vector_24+0x1f6>
            {
                twi0_txBufferLength = 1;
    2be4:	81 e0       	ldi	r24, 0x01	; 1
    2be6:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <twi0_txBufferLength>
                twi0_txBuffer[0] = 0x00;
    2bea:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <twi0_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR0 = twi0_txBuffer[twi0_txBufferIndex++];
    2bee:	e0 91 12 02 	lds	r30, 0x0212	; 0x800212 <twi0_txBufferIndex>
    2bf2:	81 e0       	ldi	r24, 0x01	; 1
    2bf4:	8e 0f       	add	r24, r30
    2bf6:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <twi0_txBufferIndex>
    2bfa:	f0 e0       	ldi	r31, 0x00	; 0
    2bfc:	ed 5e       	subi	r30, 0xED	; 237
    2bfe:	fd 4f       	sbci	r31, 0xFD	; 253
    2c00:	80 81       	ld	r24, Z
    2c02:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
            // if there is more to send, ack, otherwise nack
            if(twi0_txBufferIndex < twi0_txBufferLength)
    2c06:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <twi0_txBufferIndex>
    2c0a:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    2c0e:	98 17       	cp	r25, r24
    2c10:	08 f4       	brcc	.+2      	; 0x2c14 <__vector_24+0x21c>
    2c12:	7c cf       	rjmp	.-264    	; 0x2b0c <__vector_24+0x114>
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2c14:	85 e8       	ldi	r24, 0x85	; 133
    2c16:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    2c1a:	0a c0       	rjmp	.+20     	; 0x2c30 <__vector_24+0x238>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2c1c:	85 ec       	ldi	r24, 0xC5	; 197
    2c1e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi0_reply(1);
            // leave slave receiver state
            twi0_state = TWI0_READY;
    2c22:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
            break;
    2c26:	04 c0       	rjmp	.+8      	; 0x2c30 <__vector_24+0x238>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi0_error = TW_BUS_ERROR;
    2c28:	10 92 ef 01 	sts	0x01EF, r1	; 0x8001ef <twi0_error>
            twi0_stop();
    2c2c:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <twi0_stop>
            break;
    }
}
    2c30:	ff 91       	pop	r31
    2c32:	ef 91       	pop	r30
    2c34:	bf 91       	pop	r27
    2c36:	af 91       	pop	r26
    2c38:	9f 91       	pop	r25
    2c3a:	8f 91       	pop	r24
    2c3c:	7f 91       	pop	r23
    2c3e:	6f 91       	pop	r22
    2c40:	5f 91       	pop	r21
    2c42:	4f 91       	pop	r20
    2c44:	3f 91       	pop	r19
    2c46:	2f 91       	pop	r18
    2c48:	0f 90       	pop	r0
    2c4a:	0f be       	out	0x3f, r0	; 63
    2c4c:	0f 90       	pop	r0
    2c4e:	1f 90       	pop	r1
    2c50:	18 95       	reti

00002c52 <transmit1_default>:
static volatile uint8_t twi1_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi1_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit1_default(void)
{
    2c52:	08 95       	ret

00002c54 <receive1_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive1_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    2c54:	08 95       	ret

00002c56 <twi1_init>:

/* init twi pins and set bitrate */
void twi1_init(uint8_t pull_up)
{
    // use buffer A to start
    twi1_rxBuffer = twi1_rxBufferA;
    2c56:	2d e7       	ldi	r18, 0x7D	; 125
    2c58:	32 e0       	ldi	r19, 0x02	; 2
    2c5a:	30 93 5c 02 	sts	0x025C, r19	; 0x80025c <twi1_rxBuffer+0x1>
    2c5e:	20 93 5b 02 	sts	0x025B, r18	; 0x80025b <twi1_rxBuffer>
    
    // initialize state
    twi1_state = TWI1_READY;
    2c62:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    twi1_sendStop = 1;		// default value
    2c66:	91 e0       	ldi	r25, 0x01	; 1
    2c68:	90 93 e2 02 	sts	0x02E2, r25	; 0x8002e2 <twi1_sendStop>
    twi1_inRepStart = 0;
    2c6c:	10 92 e1 02 	sts	0x02E1, r1	; 0x8002e1 <twi1_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    2c70:	88 23       	and	r24, r24
    2c72:	21 f0       	breq	.+8      	; 0x2c7c <twi1_init+0x26>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRE &= ~(1 << DDE0);  // clear the ddr bit to set as an input
    2c74:	68 98       	cbi	0x0d, 0	; 13
        PORTE |= (1 << PORTE0);  // write a one to the port bit to enable the pull-up
    2c76:	70 9a       	sbi	0x0e, 0	; 14
        DDRE &= ~(1 << DDE1);
    2c78:	69 98       	cbi	0x0d, 1	; 13
        PORTE |= (1 << PORTE1); 
    2c7a:	71 9a       	sbi	0x0e, 1	; 14
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR1 &= ~((1<<TWPS0));
    2c7c:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2c80:	8e 7f       	andi	r24, 0xFE	; 254
    2c82:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWSR1 &= ~((1<<TWPS1));
    2c86:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2c8a:	8d 7f       	andi	r24, 0xFD	; 253
    2c8c:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWBR1 = ((F_CPU / TWI1_FREQ) - 16) / 2;
    2c90:	84 e3       	ldi	r24, 0x34	; 52
    2c92:	80 93 d8 00 	sts	0x00D8, r24	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7e00d8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR1))
    note: TWBR1 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    2c96:	85 e4       	ldi	r24, 0x45	; 69
    2c98:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2c9c:	08 95       	ret

00002c9e <twi1_setAddress>:

/* init slave address and enable interrupt */
void twi1_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR1 = address << 1;
    2c9e:	88 0f       	add	r24, r24
    2ca0:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7e00da>
    2ca4:	08 95       	ret

00002ca6 <twi1_transmit>:
uint8_t twi1_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    2ca6:	61 32       	cpi	r22, 0x21	; 33
    2ca8:	98 f4       	brcc	.+38     	; 0x2cd0 <twi1_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    2caa:	20 91 e4 02 	lds	r18, 0x02E4	; 0x8002e4 <twi1_state>
    2cae:	24 30       	cpi	r18, 0x04	; 4
    2cb0:	89 f4       	brne	.+34     	; 0x2cd4 <twi1_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi1_txBufferLength = length;
    2cb2:	60 93 9d 02 	sts	0x029D, r22	; 0x80029d <twi1_txBufferLength>
    2cb6:	28 2f       	mov	r18, r24
    2cb8:	af e9       	ldi	r26, 0x9F	; 159
    2cba:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    2cbc:	fc 01       	movw	r30, r24
    2cbe:	8e 2f       	mov	r24, r30
    2cc0:	82 1b       	sub	r24, r18
    2cc2:	86 17       	cp	r24, r22
    2cc4:	18 f4       	brcc	.+6      	; 0x2ccc <twi1_transmit+0x26>
    {
        twi1_txBuffer[i] = data[i];
    2cc6:	81 91       	ld	r24, Z+
    2cc8:	8d 93       	st	X+, r24
    2cca:	f9 cf       	rjmp	.-14     	; 0x2cbe <twi1_transmit+0x18>
    }
  
    return 0;
    2ccc:	80 e0       	ldi	r24, 0x00	; 0
    2cce:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    {
        return 1;
    2cd0:	81 e0       	ldi	r24, 0x01	; 1
    2cd2:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    {
        return 2;
    2cd4:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi1_txBuffer[i] = data[i];
    }
  
    return 0;
}
    2cd6:	08 95       	ret

00002cd8 <twi1_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi1_onSlaveReceive = function;
    2cd8:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <twi1_onSlaveReceive+0x1>
    2cdc:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <twi1_onSlaveReceive>
    2ce0:	08 95       	ret

00002ce2 <twi1_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveTxEvent( void (*function)(void) )
{
    twi1_onSlaveTransmit = function;
    2ce2:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <twi1_onSlaveTransmit+0x1>
    2ce6:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <twi1_onSlaveTransmit>
    2cea:	08 95       	ret

00002cec <twi1_stop>:

/* relinquishe bus master status */
void twi1_stop(void)
{
    // send stop condition
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    2cec:	85 ed       	ldi	r24, 0xD5	; 213
    2cee:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR1 & (1<<TWSTO))
    2cf2:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2cf6:	84 fd       	sbrc	r24, 4
    2cf8:	fc cf       	rjmp	.-8      	; 0x2cf2 <twi1_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi1_state = TWI1_READY;
    2cfa:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    2cfe:	08 95       	ret

00002d00 <twi1_releaseBus>:

/* release bus */
void twi1_releaseBus(void)
{
    // release bus
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    2d00:	85 ec       	ldi	r24, 0xC5	; 197
    2d02:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // update twi state
    twi1_state = TWI1_READY;
    2d06:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    2d0a:	08 95       	ret

00002d0c <__vector_40>:
}

ISR(TWI1_vect)
{
    2d0c:	1f 92       	push	r1
    2d0e:	0f 92       	push	r0
    2d10:	0f b6       	in	r0, 0x3f	; 63
    2d12:	0f 92       	push	r0
    2d14:	11 24       	eor	r1, r1
    2d16:	2f 93       	push	r18
    2d18:	3f 93       	push	r19
    2d1a:	4f 93       	push	r20
    2d1c:	5f 93       	push	r21
    2d1e:	6f 93       	push	r22
    2d20:	7f 93       	push	r23
    2d22:	8f 93       	push	r24
    2d24:	9f 93       	push	r25
    2d26:	af 93       	push	r26
    2d28:	bf 93       	push	r27
    2d2a:	ef 93       	push	r30
    2d2c:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    2d2e:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2d32:	88 7f       	andi	r24, 0xF8	; 248
    2d34:	80 36       	cpi	r24, 0x60	; 96
    2d36:	09 f4       	brne	.+2      	; 0x2d3a <__vector_40+0x2e>
    2d38:	9e c0       	rjmp	.+316    	; 0x2e76 <__vector_40+0x16a>
    2d3a:	78 f5       	brcc	.+94     	; 0x2d9a <__vector_40+0x8e>
    2d3c:	88 32       	cpi	r24, 0x28	; 40
    2d3e:	09 f4       	brne	.+2      	; 0x2d42 <__vector_40+0x36>
    2d40:	5d c0       	rjmp	.+186    	; 0x2dfc <__vector_40+0xf0>
    2d42:	90 f4       	brcc	.+36     	; 0x2d68 <__vector_40+0x5c>
    2d44:	80 31       	cpi	r24, 0x10	; 16
    2d46:	09 f4       	brne	.+2      	; 0x2d4a <__vector_40+0x3e>
    2d48:	56 c0       	rjmp	.+172    	; 0x2df6 <__vector_40+0xea>
    2d4a:	38 f4       	brcc	.+14     	; 0x2d5a <__vector_40+0x4e>
    2d4c:	88 23       	and	r24, r24
    2d4e:	09 f4       	brne	.+2      	; 0x2d52 <__vector_40+0x46>
    2d50:	0a c1       	rjmp	.+532    	; 0x2f66 <__vector_40+0x25a>
    2d52:	88 30       	cpi	r24, 0x08	; 8
    2d54:	09 f4       	brne	.+2      	; 0x2d58 <__vector_40+0x4c>
    2d56:	4f c0       	rjmp	.+158    	; 0x2df6 <__vector_40+0xea>
    2d58:	0a c1       	rjmp	.+532    	; 0x2f6e <__vector_40+0x262>
    2d5a:	88 31       	cpi	r24, 0x18	; 24
    2d5c:	09 f4       	brne	.+2      	; 0x2d60 <__vector_40+0x54>
    2d5e:	4e c0       	rjmp	.+156    	; 0x2dfc <__vector_40+0xf0>
    2d60:	80 32       	cpi	r24, 0x20	; 32
    2d62:	09 f4       	brne	.+2      	; 0x2d66 <__vector_40+0x5a>
    2d64:	5f c0       	rjmp	.+190    	; 0x2e24 <__vector_40+0x118>
    2d66:	03 c1       	rjmp	.+518    	; 0x2f6e <__vector_40+0x262>
    2d68:	80 34       	cpi	r24, 0x40	; 64
    2d6a:	09 f4       	brne	.+2      	; 0x2d6e <__vector_40+0x62>
    2d6c:	6a c0       	rjmp	.+212    	; 0x2e42 <__vector_40+0x136>
    2d6e:	58 f4       	brcc	.+22     	; 0x2d86 <__vector_40+0x7a>
    2d70:	80 33       	cpi	r24, 0x30	; 48
    2d72:	09 f4       	brne	.+2      	; 0x2d76 <__vector_40+0x6a>
    2d74:	57 c0       	rjmp	.+174    	; 0x2e24 <__vector_40+0x118>
    2d76:	88 33       	cpi	r24, 0x38	; 56
    2d78:	09 f0       	breq	.+2      	; 0x2d7c <__vector_40+0x70>
    2d7a:	f9 c0       	rjmp	.+498    	; 0x2f6e <__vector_40+0x262>
            twi1_error = TW_MT_DATA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi1_error = TW_MT_ARB_LOST;
    2d7c:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
            twi1_releaseBus();
    2d80:	0e 94 80 16 	call	0x2d00	; 0x2d00 <twi1_releaseBus>
            break;
    2d84:	f4 c0       	rjmp	.+488    	; 0x2f6e <__vector_40+0x262>
}

ISR(TWI1_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    2d86:	80 35       	cpi	r24, 0x50	; 80
    2d88:	09 f4       	brne	.+2      	; 0x2d8c <__vector_40+0x80>
    2d8a:	4f c0       	rjmp	.+158    	; 0x2e2a <__vector_40+0x11e>
    2d8c:	88 35       	cpi	r24, 0x58	; 88
    2d8e:	09 f4       	brne	.+2      	; 0x2d92 <__vector_40+0x86>
    2d90:	5d c0       	rjmp	.+186    	; 0x2e4c <__vector_40+0x140>
    2d92:	88 34       	cpi	r24, 0x48	; 72
    2d94:	09 f0       	breq	.+2      	; 0x2d98 <__vector_40+0x8c>
    2d96:	eb c0       	rjmp	.+470    	; 0x2f6e <__vector_40+0x262>
    2d98:	e8 c0       	rjmp	.+464    	; 0x2f6a <__vector_40+0x25e>
    2d9a:	88 39       	cpi	r24, 0x98	; 152
    2d9c:	09 f4       	brne	.+2      	; 0x2da0 <__vector_40+0x94>
    2d9e:	d9 c0       	rjmp	.+434    	; 0x2f52 <__vector_40+0x246>
    2da0:	a8 f4       	brcc	.+42     	; 0x2dcc <__vector_40+0xc0>
    2da2:	88 37       	cpi	r24, 0x78	; 120
    2da4:	09 f4       	brne	.+2      	; 0x2da8 <__vector_40+0x9c>
    2da6:	67 c0       	rjmp	.+206    	; 0x2e76 <__vector_40+0x16a>
    2da8:	38 f4       	brcc	.+14     	; 0x2db8 <__vector_40+0xac>
    2daa:	88 36       	cpi	r24, 0x68	; 104
    2dac:	09 f4       	brne	.+2      	; 0x2db0 <__vector_40+0xa4>
    2dae:	63 c0       	rjmp	.+198    	; 0x2e76 <__vector_40+0x16a>
    2db0:	80 37       	cpi	r24, 0x70	; 112
    2db2:	09 f4       	brne	.+2      	; 0x2db6 <__vector_40+0xaa>
    2db4:	60 c0       	rjmp	.+192    	; 0x2e76 <__vector_40+0x16a>
    2db6:	db c0       	rjmp	.+438    	; 0x2f6e <__vector_40+0x262>
    2db8:	88 38       	cpi	r24, 0x88	; 136
    2dba:	09 f4       	brne	.+2      	; 0x2dbe <__vector_40+0xb2>
    2dbc:	ca c0       	rjmp	.+404    	; 0x2f52 <__vector_40+0x246>
    2dbe:	80 39       	cpi	r24, 0x90	; 144
    2dc0:	09 f4       	brne	.+2      	; 0x2dc4 <__vector_40+0xb8>
    2dc2:	5f c0       	rjmp	.+190    	; 0x2e82 <__vector_40+0x176>
    2dc4:	80 38       	cpi	r24, 0x80	; 128
    2dc6:	09 f0       	breq	.+2      	; 0x2dca <__vector_40+0xbe>
    2dc8:	d2 c0       	rjmp	.+420    	; 0x2f6e <__vector_40+0x262>
    2dca:	5b c0       	rjmp	.+182    	; 0x2e82 <__vector_40+0x176>
    2dcc:	80 3b       	cpi	r24, 0xB0	; 176
    2dce:	09 f4       	brne	.+2      	; 0x2dd2 <__vector_40+0xc6>
    2dd0:	98 c0       	rjmp	.+304    	; 0x2f02 <__vector_40+0x1f6>
    2dd2:	38 f4       	brcc	.+14     	; 0x2de2 <__vector_40+0xd6>
    2dd4:	80 3a       	cpi	r24, 0xA0	; 160
    2dd6:	09 f4       	brne	.+2      	; 0x2dda <__vector_40+0xce>
    2dd8:	69 c0       	rjmp	.+210    	; 0x2eac <__vector_40+0x1a0>
    2dda:	88 3a       	cpi	r24, 0xA8	; 168
    2ddc:	09 f4       	brne	.+2      	; 0x2de0 <__vector_40+0xd4>
    2dde:	91 c0       	rjmp	.+290    	; 0x2f02 <__vector_40+0x1f6>
    2de0:	c6 c0       	rjmp	.+396    	; 0x2f6e <__vector_40+0x262>
    2de2:	80 3c       	cpi	r24, 0xC0	; 192
    2de4:	09 f4       	brne	.+2      	; 0x2de8 <__vector_40+0xdc>
    2de6:	b9 c0       	rjmp	.+370    	; 0x2f5a <__vector_40+0x24e>
    2de8:	88 3c       	cpi	r24, 0xC8	; 200
    2dea:	09 f4       	brne	.+2      	; 0x2dee <__vector_40+0xe2>
    2dec:	b6 c0       	rjmp	.+364    	; 0x2f5a <__vector_40+0x24e>
    2dee:	88 3b       	cpi	r24, 0xB8	; 184
    2df0:	09 f4       	brne	.+2      	; 0x2df4 <__vector_40+0xe8>
    2df2:	9c c0       	rjmp	.+312    	; 0x2f2c <__vector_40+0x220>
    2df4:	bc c0       	rjmp	.+376    	; 0x2f6e <__vector_40+0x262>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR1 = twi1_slarw;
    2df6:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <twi1_slarw>
    2dfa:	10 c0       	rjmp	.+32     	; 0x2e1c <__vector_40+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    2dfc:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2e00:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    2e04:	98 17       	cp	r25, r24
    2e06:	70 f5       	brcc	.+92     	; 0x2e64 <__vector_40+0x158>
            {
                // copy data to output register and ack
                TWDR1 = twi1_masterBuffer[twi1_masterBufferIndex++];
    2e08:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2e0c:	81 e0       	ldi	r24, 0x01	; 1
    2e0e:	8e 0f       	add	r24, r30
    2e10:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2e14:	f0 e0       	ldi	r31, 0x00	; 0
    2e16:	ef 53       	subi	r30, 0x3F	; 63
    2e18:	fd 4f       	sbci	r31, 0xFD	; 253
    2e1a:	80 81       	ld	r24, Z
    2e1c:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2e20:	85 ec       	ldi	r24, 0xC5	; 197
    2e22:	98 c0       	rjmp	.+304    	; 0x2f54 <__vector_40+0x248>
            twi1_error = TW_MT_SLA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi1_error = TW_MT_DATA_NACK;
    2e24:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
    2e28:	a0 c0       	rjmp	.+320    	; 0x2f6a <__vector_40+0x25e>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    2e2a:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2e2e:	81 e0       	ldi	r24, 0x01	; 1
    2e30:	8e 0f       	add	r24, r30
    2e32:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2e36:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2e3a:	f0 e0       	ldi	r31, 0x00	; 0
    2e3c:	ef 53       	subi	r30, 0x3F	; 63
    2e3e:	fd 4f       	sbci	r31, 0xFD	; 253
    2e40:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    2e42:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2e46:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    2e4a:	80 c0       	rjmp	.+256    	; 0x2f4c <__vector_40+0x240>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    2e4c:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2e50:	81 e0       	ldi	r24, 0x01	; 1
    2e52:	8e 0f       	add	r24, r30
    2e54:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2e58:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2e5c:	f0 e0       	ldi	r31, 0x00	; 0
    2e5e:	ef 53       	subi	r30, 0x3F	; 63
    2e60:	fd 4f       	sbci	r31, 0xFD	; 253
    2e62:	80 83       	st	Z, r24
            if (twi1_sendStop)
    2e64:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <twi1_sendStop>
    2e68:	81 11       	cpse	r24, r1
    2e6a:	7f c0       	rjmp	.+254    	; 0x2f6a <__vector_40+0x25e>
                twi1_stop();
            else 
            {
                twi1_inRepStart = true;	// we're gonna send the START
    2e6c:	81 e0       	ldi	r24, 0x01	; 1
    2e6e:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <twi1_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR1 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    2e72:	84 ea       	ldi	r24, 0xA4	; 164
    2e74:	73 c0       	rjmp	.+230    	; 0x2f5c <__vector_40+0x250>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi1_state = TWI1_SRX;
    2e76:	83 e0       	ldi	r24, 0x03	; 3
    2e78:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // indicate that rx buffer can be overwritten and ack
            twi1_rxBufferIndex = 0;
    2e7c:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
    2e80:	cf cf       	rjmp	.-98     	; 0x2e20 <__vector_40+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    2e82:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2e86:	80 32       	cpi	r24, 0x20	; 32
    2e88:	08 f0       	brcs	.+2      	; 0x2e8c <__vector_40+0x180>
    2e8a:	63 c0       	rjmp	.+198    	; 0x2f52 <__vector_40+0x246>
            {
                // put byte in buffer and ack
                twi1_rxBuffer[twi1_rxBufferIndex++] = TWDR1;
    2e8c:	e0 91 5b 02 	lds	r30, 0x025B	; 0x80025b <twi1_rxBuffer>
    2e90:	f0 91 5c 02 	lds	r31, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2e94:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2e98:	91 e0       	ldi	r25, 0x01	; 1
    2e9a:	98 0f       	add	r25, r24
    2e9c:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <twi1_rxBufferIndex>
    2ea0:	90 91 db 00 	lds	r25, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2ea4:	e8 0f       	add	r30, r24
    2ea6:	f1 1d       	adc	r31, r1
    2ea8:	90 83       	st	Z, r25
    2eaa:	ba cf       	rjmp	.-140    	; 0x2e20 <__vector_40+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi1_releaseBus();
    2eac:	0e 94 80 16 	call	0x2d00	; 0x2d00 <twi1_releaseBus>
            // put a null char after data if there's room
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    2eb0:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2eb4:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    2eb8:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2ebc:	20 32       	cpi	r18, 0x20	; 32
    2ebe:	30 f4       	brcc	.+12     	; 0x2ecc <__vector_40+0x1c0>
            {
                twi1_rxBuffer[twi1_rxBufferIndex] = '\0';
    2ec0:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2ec4:	fc 01       	movw	r30, r24
    2ec6:	e2 0f       	add	r30, r18
    2ec8:	f1 1d       	adc	r31, r1
    2eca:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi1_onSlaveReceive(twi1_rxBuffer, twi1_rxBufferIndex);
    2ecc:	60 91 5a 02 	lds	r22, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2ed0:	70 e0       	ldi	r23, 0x00	; 0
    2ed2:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <twi1_onSlaveReceive>
    2ed6:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <twi1_onSlaveReceive+0x1>
    2eda:	09 95       	icall
            // assume user has the rx buffer so we can swap to the other twi1_rxBuffer and reset the index
            if (twi1_rxBuffer == twi1_rxBufferA) 
    2edc:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    2ee0:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2ee4:	8d 57       	subi	r24, 0x7D	; 125
    2ee6:	92 40       	sbci	r25, 0x02	; 2
    2ee8:	19 f4       	brne	.+6      	; 0x2ef0 <__vector_40+0x1e4>
            {
                twi1_rxBuffer = twi1_rxBufferB;
    2eea:	8d e5       	ldi	r24, 0x5D	; 93
    2eec:	92 e0       	ldi	r25, 0x02	; 2
    2eee:	02 c0       	rjmp	.+4      	; 0x2ef4 <__vector_40+0x1e8>
            }
            else
            {
                twi1_rxBuffer = twi1_rxBufferA;
    2ef0:	8d e7       	ldi	r24, 0x7D	; 125
    2ef2:	92 e0       	ldi	r25, 0x02	; 2
    2ef4:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <twi1_rxBuffer+0x1>
    2ef8:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <twi1_rxBuffer>
            }
            twi1_rxBufferIndex = 0;
    2efc:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
            break;
    2f00:	36 c0       	rjmp	.+108    	; 0x2f6e <__vector_40+0x262>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi1_state = TWI1_STX;
    2f02:	84 e0       	ldi	r24, 0x04	; 4
    2f04:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // ready the tx buffer index for iteration
            twi1_txBufferIndex = 0;
    2f08:	10 92 9e 02 	sts	0x029E, r1	; 0x80029e <twi1_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi1_txBufferLength = 0;
    2f0c:	10 92 9d 02 	sts	0x029D, r1	; 0x80029d <twi1_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi1_transmit(bytes, length) to do this
            twi1_onSlaveTransmit();
    2f10:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <twi1_onSlaveTransmit>
    2f14:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <twi1_onSlaveTransmit+0x1>
    2f18:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi1_txBufferLength)
    2f1a:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2f1e:	81 11       	cpse	r24, r1
    2f20:	05 c0       	rjmp	.+10     	; 0x2f2c <__vector_40+0x220>
            {
                twi1_txBufferLength = 1;
    2f22:	81 e0       	ldi	r24, 0x01	; 1
    2f24:	80 93 9d 02 	sts	0x029D, r24	; 0x80029d <twi1_txBufferLength>
                twi1_txBuffer[0] = 0x00;
    2f28:	10 92 9f 02 	sts	0x029F, r1	; 0x80029f <twi1_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR1 = twi1_txBuffer[twi1_txBufferIndex++];
    2f2c:	e0 91 9e 02 	lds	r30, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2f30:	81 e0       	ldi	r24, 0x01	; 1
    2f32:	8e 0f       	add	r24, r30
    2f34:	80 93 9e 02 	sts	0x029E, r24	; 0x80029e <twi1_txBufferIndex>
    2f38:	f0 e0       	ldi	r31, 0x00	; 0
    2f3a:	e1 56       	subi	r30, 0x61	; 97
    2f3c:	fd 4f       	sbci	r31, 0xFD	; 253
    2f3e:	80 81       	ld	r24, Z
    2f40:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
            // if there is more to send, ack, otherwise nack
            if(twi1_txBufferIndex < twi1_txBufferLength)
    2f44:	90 91 9e 02 	lds	r25, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2f48:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2f4c:	98 17       	cp	r25, r24
    2f4e:	08 f4       	brcc	.+2      	; 0x2f52 <__vector_40+0x246>
    2f50:	67 cf       	rjmp	.-306    	; 0x2e20 <__vector_40+0x114>
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2f52:	85 e8       	ldi	r24, 0x85	; 133
    2f54:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2f58:	0a c0       	rjmp	.+20     	; 0x2f6e <__vector_40+0x262>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2f5a:	85 ec       	ldi	r24, 0xC5	; 197
    2f5c:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi1_reply(1);
            // leave slave receiver state
            twi1_state = TWI1_READY;
    2f60:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
            break;
    2f64:	04 c0       	rjmp	.+8      	; 0x2f6e <__vector_40+0x262>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi1_error = TW_BUS_ERROR;
    2f66:	10 92 59 02 	sts	0x0259, r1	; 0x800259 <twi1_error>
            twi1_stop();
    2f6a:	0e 94 76 16 	call	0x2cec	; 0x2cec <twi1_stop>
            break;
    }
}
    2f6e:	ff 91       	pop	r31
    2f70:	ef 91       	pop	r30
    2f72:	bf 91       	pop	r27
    2f74:	af 91       	pop	r26
    2f76:	9f 91       	pop	r25
    2f78:	8f 91       	pop	r24
    2f7a:	7f 91       	pop	r23
    2f7c:	6f 91       	pop	r22
    2f7e:	5f 91       	pop	r21
    2f80:	4f 91       	pop	r20
    2f82:	3f 91       	pop	r19
    2f84:	2f 91       	pop	r18
    2f86:	0f 90       	pop	r0
    2f88:	0f be       	out	0x3f, r0	; 63
    2f8a:	0f 90       	pop	r0
    2f8c:	1f 90       	pop	r1
    2f8e:	18 95       	reti

00002f90 <__divmodhi4>:
    2f90:	97 fb       	bst	r25, 7
    2f92:	07 2e       	mov	r0, r23
    2f94:	16 f4       	brtc	.+4      	; 0x2f9a <__divmodhi4+0xa>
    2f96:	00 94       	com	r0
    2f98:	07 d0       	rcall	.+14     	; 0x2fa8 <__divmodhi4_neg1>
    2f9a:	77 fd       	sbrc	r23, 7
    2f9c:	09 d0       	rcall	.+18     	; 0x2fb0 <__divmodhi4_neg2>
    2f9e:	0e 94 fe 17 	call	0x2ffc	; 0x2ffc <__udivmodhi4>
    2fa2:	07 fc       	sbrc	r0, 7
    2fa4:	05 d0       	rcall	.+10     	; 0x2fb0 <__divmodhi4_neg2>
    2fa6:	3e f4       	brtc	.+14     	; 0x2fb6 <__divmodhi4_exit>

00002fa8 <__divmodhi4_neg1>:
    2fa8:	90 95       	com	r25
    2faa:	81 95       	neg	r24
    2fac:	9f 4f       	sbci	r25, 0xFF	; 255
    2fae:	08 95       	ret

00002fb0 <__divmodhi4_neg2>:
    2fb0:	70 95       	com	r23
    2fb2:	61 95       	neg	r22
    2fb4:	7f 4f       	sbci	r23, 0xFF	; 255

00002fb6 <__divmodhi4_exit>:
    2fb6:	08 95       	ret

00002fb8 <__udivmodsi4>:
    2fb8:	a1 e2       	ldi	r26, 0x21	; 33
    2fba:	1a 2e       	mov	r1, r26
    2fbc:	aa 1b       	sub	r26, r26
    2fbe:	bb 1b       	sub	r27, r27
    2fc0:	fd 01       	movw	r30, r26
    2fc2:	0d c0       	rjmp	.+26     	; 0x2fde <__udivmodsi4_ep>

00002fc4 <__udivmodsi4_loop>:
    2fc4:	aa 1f       	adc	r26, r26
    2fc6:	bb 1f       	adc	r27, r27
    2fc8:	ee 1f       	adc	r30, r30
    2fca:	ff 1f       	adc	r31, r31
    2fcc:	a2 17       	cp	r26, r18
    2fce:	b3 07       	cpc	r27, r19
    2fd0:	e4 07       	cpc	r30, r20
    2fd2:	f5 07       	cpc	r31, r21
    2fd4:	20 f0       	brcs	.+8      	; 0x2fde <__udivmodsi4_ep>
    2fd6:	a2 1b       	sub	r26, r18
    2fd8:	b3 0b       	sbc	r27, r19
    2fda:	e4 0b       	sbc	r30, r20
    2fdc:	f5 0b       	sbc	r31, r21

00002fde <__udivmodsi4_ep>:
    2fde:	66 1f       	adc	r22, r22
    2fe0:	77 1f       	adc	r23, r23
    2fe2:	88 1f       	adc	r24, r24
    2fe4:	99 1f       	adc	r25, r25
    2fe6:	1a 94       	dec	r1
    2fe8:	69 f7       	brne	.-38     	; 0x2fc4 <__udivmodsi4_loop>
    2fea:	60 95       	com	r22
    2fec:	70 95       	com	r23
    2fee:	80 95       	com	r24
    2ff0:	90 95       	com	r25
    2ff2:	9b 01       	movw	r18, r22
    2ff4:	ac 01       	movw	r20, r24
    2ff6:	bd 01       	movw	r22, r26
    2ff8:	cf 01       	movw	r24, r30
    2ffa:	08 95       	ret

00002ffc <__udivmodhi4>:
    2ffc:	aa 1b       	sub	r26, r26
    2ffe:	bb 1b       	sub	r27, r27
    3000:	51 e1       	ldi	r21, 0x11	; 17
    3002:	07 c0       	rjmp	.+14     	; 0x3012 <__udivmodhi4_ep>

00003004 <__udivmodhi4_loop>:
    3004:	aa 1f       	adc	r26, r26
    3006:	bb 1f       	adc	r27, r27
    3008:	a6 17       	cp	r26, r22
    300a:	b7 07       	cpc	r27, r23
    300c:	10 f0       	brcs	.+4      	; 0x3012 <__udivmodhi4_ep>
    300e:	a6 1b       	sub	r26, r22
    3010:	b7 0b       	sbc	r27, r23

00003012 <__udivmodhi4_ep>:
    3012:	88 1f       	adc	r24, r24
    3014:	99 1f       	adc	r25, r25
    3016:	5a 95       	dec	r21
    3018:	a9 f7       	brne	.-22     	; 0x3004 <__udivmodhi4_loop>
    301a:	80 95       	com	r24
    301c:	90 95       	com	r25
    301e:	bc 01       	movw	r22, r24
    3020:	cd 01       	movw	r24, r26
    3022:	08 95       	ret

00003024 <__cmpsf2>:
    3024:	0e 94 17 18 	call	0x302e	; 0x302e <__fp_cmp>
    3028:	08 f4       	brcc	.+2      	; 0x302c <__cmpsf2+0x8>
    302a:	81 e0       	ldi	r24, 0x01	; 1
    302c:	08 95       	ret

0000302e <__fp_cmp>:
    302e:	99 0f       	add	r25, r25
    3030:	00 08       	sbc	r0, r0
    3032:	55 0f       	add	r21, r21
    3034:	aa 0b       	sbc	r26, r26
    3036:	e0 e8       	ldi	r30, 0x80	; 128
    3038:	fe ef       	ldi	r31, 0xFE	; 254
    303a:	16 16       	cp	r1, r22
    303c:	17 06       	cpc	r1, r23
    303e:	e8 07       	cpc	r30, r24
    3040:	f9 07       	cpc	r31, r25
    3042:	c0 f0       	brcs	.+48     	; 0x3074 <__fp_cmp+0x46>
    3044:	12 16       	cp	r1, r18
    3046:	13 06       	cpc	r1, r19
    3048:	e4 07       	cpc	r30, r20
    304a:	f5 07       	cpc	r31, r21
    304c:	98 f0       	brcs	.+38     	; 0x3074 <__fp_cmp+0x46>
    304e:	62 1b       	sub	r22, r18
    3050:	73 0b       	sbc	r23, r19
    3052:	84 0b       	sbc	r24, r20
    3054:	95 0b       	sbc	r25, r21
    3056:	39 f4       	brne	.+14     	; 0x3066 <__fp_cmp+0x38>
    3058:	0a 26       	eor	r0, r26
    305a:	61 f0       	breq	.+24     	; 0x3074 <__fp_cmp+0x46>
    305c:	23 2b       	or	r18, r19
    305e:	24 2b       	or	r18, r20
    3060:	25 2b       	or	r18, r21
    3062:	21 f4       	brne	.+8      	; 0x306c <__fp_cmp+0x3e>
    3064:	08 95       	ret
    3066:	0a 26       	eor	r0, r26
    3068:	09 f4       	brne	.+2      	; 0x306c <__fp_cmp+0x3e>
    306a:	a1 40       	sbci	r26, 0x01	; 1
    306c:	a6 95       	lsr	r26
    306e:	8f ef       	ldi	r24, 0xFF	; 255
    3070:	81 1d       	adc	r24, r1
    3072:	81 1d       	adc	r24, r1
    3074:	08 95       	ret

00003076 <__gesf2>:
    3076:	0e 94 17 18 	call	0x302e	; 0x302e <__fp_cmp>
    307a:	08 f4       	brcc	.+2      	; 0x307e <__gesf2+0x8>
    307c:	8f ef       	ldi	r24, 0xFF	; 255
    307e:	08 95       	ret

00003080 <fgetc>:
    3080:	cf 93       	push	r28
    3082:	df 93       	push	r29
    3084:	ec 01       	movw	r28, r24
    3086:	2b 81       	ldd	r18, Y+3	; 0x03
    3088:	20 ff       	sbrs	r18, 0
    308a:	33 c0       	rjmp	.+102    	; 0x30f2 <fgetc+0x72>
    308c:	26 ff       	sbrs	r18, 6
    308e:	0a c0       	rjmp	.+20     	; 0x30a4 <fgetc+0x24>
    3090:	2f 7b       	andi	r18, 0xBF	; 191
    3092:	2b 83       	std	Y+3, r18	; 0x03
    3094:	8e 81       	ldd	r24, Y+6	; 0x06
    3096:	9f 81       	ldd	r25, Y+7	; 0x07
    3098:	01 96       	adiw	r24, 0x01	; 1
    309a:	9f 83       	std	Y+7, r25	; 0x07
    309c:	8e 83       	std	Y+6, r24	; 0x06
    309e:	8a 81       	ldd	r24, Y+2	; 0x02
    30a0:	90 e0       	ldi	r25, 0x00	; 0
    30a2:	29 c0       	rjmp	.+82     	; 0x30f6 <fgetc+0x76>
    30a4:	22 ff       	sbrs	r18, 2
    30a6:	0f c0       	rjmp	.+30     	; 0x30c6 <fgetc+0x46>
    30a8:	e8 81       	ld	r30, Y
    30aa:	f9 81       	ldd	r31, Y+1	; 0x01
    30ac:	80 81       	ld	r24, Z
    30ae:	08 2e       	mov	r0, r24
    30b0:	00 0c       	add	r0, r0
    30b2:	99 0b       	sbc	r25, r25
    30b4:	00 97       	sbiw	r24, 0x00	; 0
    30b6:	19 f4       	brne	.+6      	; 0x30be <fgetc+0x3e>
    30b8:	20 62       	ori	r18, 0x20	; 32
    30ba:	2b 83       	std	Y+3, r18	; 0x03
    30bc:	1a c0       	rjmp	.+52     	; 0x30f2 <fgetc+0x72>
    30be:	31 96       	adiw	r30, 0x01	; 1
    30c0:	f9 83       	std	Y+1, r31	; 0x01
    30c2:	e8 83       	st	Y, r30
    30c4:	0e c0       	rjmp	.+28     	; 0x30e2 <fgetc+0x62>
    30c6:	ea 85       	ldd	r30, Y+10	; 0x0a
    30c8:	fb 85       	ldd	r31, Y+11	; 0x0b
    30ca:	09 95       	icall
    30cc:	97 ff       	sbrs	r25, 7
    30ce:	09 c0       	rjmp	.+18     	; 0x30e2 <fgetc+0x62>
    30d0:	2b 81       	ldd	r18, Y+3	; 0x03
    30d2:	01 96       	adiw	r24, 0x01	; 1
    30d4:	11 f0       	breq	.+4      	; 0x30da <fgetc+0x5a>
    30d6:	80 e2       	ldi	r24, 0x20	; 32
    30d8:	01 c0       	rjmp	.+2      	; 0x30dc <fgetc+0x5c>
    30da:	80 e1       	ldi	r24, 0x10	; 16
    30dc:	82 2b       	or	r24, r18
    30de:	8b 83       	std	Y+3, r24	; 0x03
    30e0:	08 c0       	rjmp	.+16     	; 0x30f2 <fgetc+0x72>
    30e2:	2e 81       	ldd	r18, Y+6	; 0x06
    30e4:	3f 81       	ldd	r19, Y+7	; 0x07
    30e6:	2f 5f       	subi	r18, 0xFF	; 255
    30e8:	3f 4f       	sbci	r19, 0xFF	; 255
    30ea:	3f 83       	std	Y+7, r19	; 0x07
    30ec:	2e 83       	std	Y+6, r18	; 0x06
    30ee:	99 27       	eor	r25, r25
    30f0:	02 c0       	rjmp	.+4      	; 0x30f6 <fgetc+0x76>
    30f2:	8f ef       	ldi	r24, 0xFF	; 255
    30f4:	9f ef       	ldi	r25, 0xFF	; 255
    30f6:	df 91       	pop	r29
    30f8:	cf 91       	pop	r28
    30fa:	08 95       	ret

000030fc <printf>:
    30fc:	a0 e0       	ldi	r26, 0x00	; 0
    30fe:	b0 e0       	ldi	r27, 0x00	; 0
    3100:	e4 e8       	ldi	r30, 0x84	; 132
    3102:	f8 e1       	ldi	r31, 0x18	; 24
    3104:	0c 94 74 1b 	jmp	0x36e8	; 0x36e8 <__prologue_saves__+0x20>
    3108:	ae 01       	movw	r20, r28
    310a:	4b 5f       	subi	r20, 0xFB	; 251
    310c:	5f 4f       	sbci	r21, 0xFF	; 255
    310e:	fa 01       	movw	r30, r20
    3110:	61 91       	ld	r22, Z+
    3112:	71 91       	ld	r23, Z+
    3114:	af 01       	movw	r20, r30
    3116:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <__iob+0x2>
    311a:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <__iob+0x3>
    311e:	0e 94 94 18 	call	0x3128	; 0x3128 <vfprintf>
    3122:	e2 e0       	ldi	r30, 0x02	; 2
    3124:	0c 94 90 1b 	jmp	0x3720	; 0x3720 <__epilogue_restores__+0x20>

00003128 <vfprintf>:
    3128:	ab e0       	ldi	r26, 0x0B	; 11
    312a:	b0 e0       	ldi	r27, 0x00	; 0
    312c:	ea e9       	ldi	r30, 0x9A	; 154
    312e:	f8 e1       	ldi	r31, 0x18	; 24
    3130:	0c 94 64 1b 	jmp	0x36c8	; 0x36c8 <__prologue_saves__>
    3134:	6c 01       	movw	r12, r24
    3136:	7b 01       	movw	r14, r22
    3138:	8a 01       	movw	r16, r20
    313a:	fc 01       	movw	r30, r24
    313c:	17 82       	std	Z+7, r1	; 0x07
    313e:	16 82       	std	Z+6, r1	; 0x06
    3140:	83 81       	ldd	r24, Z+3	; 0x03
    3142:	81 ff       	sbrs	r24, 1
    3144:	cc c1       	rjmp	.+920    	; 0x34de <vfprintf+0x3b6>
    3146:	ce 01       	movw	r24, r28
    3148:	01 96       	adiw	r24, 0x01	; 1
    314a:	3c 01       	movw	r6, r24
    314c:	f6 01       	movw	r30, r12
    314e:	93 81       	ldd	r25, Z+3	; 0x03
    3150:	f7 01       	movw	r30, r14
    3152:	93 fd       	sbrc	r25, 3
    3154:	85 91       	lpm	r24, Z+
    3156:	93 ff       	sbrs	r25, 3
    3158:	81 91       	ld	r24, Z+
    315a:	7f 01       	movw	r14, r30
    315c:	88 23       	and	r24, r24
    315e:	09 f4       	brne	.+2      	; 0x3162 <vfprintf+0x3a>
    3160:	ba c1       	rjmp	.+884    	; 0x34d6 <vfprintf+0x3ae>
    3162:	85 32       	cpi	r24, 0x25	; 37
    3164:	39 f4       	brne	.+14     	; 0x3174 <vfprintf+0x4c>
    3166:	93 fd       	sbrc	r25, 3
    3168:	85 91       	lpm	r24, Z+
    316a:	93 ff       	sbrs	r25, 3
    316c:	81 91       	ld	r24, Z+
    316e:	7f 01       	movw	r14, r30
    3170:	85 32       	cpi	r24, 0x25	; 37
    3172:	29 f4       	brne	.+10     	; 0x317e <vfprintf+0x56>
    3174:	b6 01       	movw	r22, r12
    3176:	90 e0       	ldi	r25, 0x00	; 0
    3178:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    317c:	e7 cf       	rjmp	.-50     	; 0x314c <vfprintf+0x24>
    317e:	91 2c       	mov	r9, r1
    3180:	21 2c       	mov	r2, r1
    3182:	31 2c       	mov	r3, r1
    3184:	ff e1       	ldi	r31, 0x1F	; 31
    3186:	f3 15       	cp	r31, r3
    3188:	d8 f0       	brcs	.+54     	; 0x31c0 <vfprintf+0x98>
    318a:	8b 32       	cpi	r24, 0x2B	; 43
    318c:	79 f0       	breq	.+30     	; 0x31ac <vfprintf+0x84>
    318e:	38 f4       	brcc	.+14     	; 0x319e <vfprintf+0x76>
    3190:	80 32       	cpi	r24, 0x20	; 32
    3192:	79 f0       	breq	.+30     	; 0x31b2 <vfprintf+0x8a>
    3194:	83 32       	cpi	r24, 0x23	; 35
    3196:	a1 f4       	brne	.+40     	; 0x31c0 <vfprintf+0x98>
    3198:	23 2d       	mov	r18, r3
    319a:	20 61       	ori	r18, 0x10	; 16
    319c:	1d c0       	rjmp	.+58     	; 0x31d8 <vfprintf+0xb0>
    319e:	8d 32       	cpi	r24, 0x2D	; 45
    31a0:	61 f0       	breq	.+24     	; 0x31ba <vfprintf+0x92>
    31a2:	80 33       	cpi	r24, 0x30	; 48
    31a4:	69 f4       	brne	.+26     	; 0x31c0 <vfprintf+0x98>
    31a6:	23 2d       	mov	r18, r3
    31a8:	21 60       	ori	r18, 0x01	; 1
    31aa:	16 c0       	rjmp	.+44     	; 0x31d8 <vfprintf+0xb0>
    31ac:	83 2d       	mov	r24, r3
    31ae:	82 60       	ori	r24, 0x02	; 2
    31b0:	38 2e       	mov	r3, r24
    31b2:	e3 2d       	mov	r30, r3
    31b4:	e4 60       	ori	r30, 0x04	; 4
    31b6:	3e 2e       	mov	r3, r30
    31b8:	2a c0       	rjmp	.+84     	; 0x320e <vfprintf+0xe6>
    31ba:	f3 2d       	mov	r31, r3
    31bc:	f8 60       	ori	r31, 0x08	; 8
    31be:	1d c0       	rjmp	.+58     	; 0x31fa <vfprintf+0xd2>
    31c0:	37 fc       	sbrc	r3, 7
    31c2:	2d c0       	rjmp	.+90     	; 0x321e <vfprintf+0xf6>
    31c4:	20 ed       	ldi	r18, 0xD0	; 208
    31c6:	28 0f       	add	r18, r24
    31c8:	2a 30       	cpi	r18, 0x0A	; 10
    31ca:	40 f0       	brcs	.+16     	; 0x31dc <vfprintf+0xb4>
    31cc:	8e 32       	cpi	r24, 0x2E	; 46
    31ce:	b9 f4       	brne	.+46     	; 0x31fe <vfprintf+0xd6>
    31d0:	36 fc       	sbrc	r3, 6
    31d2:	81 c1       	rjmp	.+770    	; 0x34d6 <vfprintf+0x3ae>
    31d4:	23 2d       	mov	r18, r3
    31d6:	20 64       	ori	r18, 0x40	; 64
    31d8:	32 2e       	mov	r3, r18
    31da:	19 c0       	rjmp	.+50     	; 0x320e <vfprintf+0xe6>
    31dc:	36 fe       	sbrs	r3, 6
    31de:	06 c0       	rjmp	.+12     	; 0x31ec <vfprintf+0xc4>
    31e0:	8a e0       	ldi	r24, 0x0A	; 10
    31e2:	98 9e       	mul	r9, r24
    31e4:	20 0d       	add	r18, r0
    31e6:	11 24       	eor	r1, r1
    31e8:	92 2e       	mov	r9, r18
    31ea:	11 c0       	rjmp	.+34     	; 0x320e <vfprintf+0xe6>
    31ec:	ea e0       	ldi	r30, 0x0A	; 10
    31ee:	2e 9e       	mul	r2, r30
    31f0:	20 0d       	add	r18, r0
    31f2:	11 24       	eor	r1, r1
    31f4:	22 2e       	mov	r2, r18
    31f6:	f3 2d       	mov	r31, r3
    31f8:	f0 62       	ori	r31, 0x20	; 32
    31fa:	3f 2e       	mov	r3, r31
    31fc:	08 c0       	rjmp	.+16     	; 0x320e <vfprintf+0xe6>
    31fe:	8c 36       	cpi	r24, 0x6C	; 108
    3200:	21 f4       	brne	.+8      	; 0x320a <vfprintf+0xe2>
    3202:	83 2d       	mov	r24, r3
    3204:	80 68       	ori	r24, 0x80	; 128
    3206:	38 2e       	mov	r3, r24
    3208:	02 c0       	rjmp	.+4      	; 0x320e <vfprintf+0xe6>
    320a:	88 36       	cpi	r24, 0x68	; 104
    320c:	41 f4       	brne	.+16     	; 0x321e <vfprintf+0xf6>
    320e:	f7 01       	movw	r30, r14
    3210:	93 fd       	sbrc	r25, 3
    3212:	85 91       	lpm	r24, Z+
    3214:	93 ff       	sbrs	r25, 3
    3216:	81 91       	ld	r24, Z+
    3218:	7f 01       	movw	r14, r30
    321a:	81 11       	cpse	r24, r1
    321c:	b3 cf       	rjmp	.-154    	; 0x3184 <vfprintf+0x5c>
    321e:	98 2f       	mov	r25, r24
    3220:	9f 7d       	andi	r25, 0xDF	; 223
    3222:	95 54       	subi	r25, 0x45	; 69
    3224:	93 30       	cpi	r25, 0x03	; 3
    3226:	28 f4       	brcc	.+10     	; 0x3232 <vfprintf+0x10a>
    3228:	0c 5f       	subi	r16, 0xFC	; 252
    322a:	1f 4f       	sbci	r17, 0xFF	; 255
    322c:	9f e3       	ldi	r25, 0x3F	; 63
    322e:	99 83       	std	Y+1, r25	; 0x01
    3230:	0d c0       	rjmp	.+26     	; 0x324c <vfprintf+0x124>
    3232:	83 36       	cpi	r24, 0x63	; 99
    3234:	31 f0       	breq	.+12     	; 0x3242 <vfprintf+0x11a>
    3236:	83 37       	cpi	r24, 0x73	; 115
    3238:	71 f0       	breq	.+28     	; 0x3256 <vfprintf+0x12e>
    323a:	83 35       	cpi	r24, 0x53	; 83
    323c:	09 f0       	breq	.+2      	; 0x3240 <vfprintf+0x118>
    323e:	59 c0       	rjmp	.+178    	; 0x32f2 <vfprintf+0x1ca>
    3240:	21 c0       	rjmp	.+66     	; 0x3284 <vfprintf+0x15c>
    3242:	f8 01       	movw	r30, r16
    3244:	80 81       	ld	r24, Z
    3246:	89 83       	std	Y+1, r24	; 0x01
    3248:	0e 5f       	subi	r16, 0xFE	; 254
    324a:	1f 4f       	sbci	r17, 0xFF	; 255
    324c:	88 24       	eor	r8, r8
    324e:	83 94       	inc	r8
    3250:	91 2c       	mov	r9, r1
    3252:	53 01       	movw	r10, r6
    3254:	13 c0       	rjmp	.+38     	; 0x327c <vfprintf+0x154>
    3256:	28 01       	movw	r4, r16
    3258:	f2 e0       	ldi	r31, 0x02	; 2
    325a:	4f 0e       	add	r4, r31
    325c:	51 1c       	adc	r5, r1
    325e:	f8 01       	movw	r30, r16
    3260:	a0 80       	ld	r10, Z
    3262:	b1 80       	ldd	r11, Z+1	; 0x01
    3264:	36 fe       	sbrs	r3, 6
    3266:	03 c0       	rjmp	.+6      	; 0x326e <vfprintf+0x146>
    3268:	69 2d       	mov	r22, r9
    326a:	70 e0       	ldi	r23, 0x00	; 0
    326c:	02 c0       	rjmp	.+4      	; 0x3272 <vfprintf+0x14a>
    326e:	6f ef       	ldi	r22, 0xFF	; 255
    3270:	7f ef       	ldi	r23, 0xFF	; 255
    3272:	c5 01       	movw	r24, r10
    3274:	0e 94 80 1a 	call	0x3500	; 0x3500 <strnlen>
    3278:	4c 01       	movw	r8, r24
    327a:	82 01       	movw	r16, r4
    327c:	f3 2d       	mov	r31, r3
    327e:	ff 77       	andi	r31, 0x7F	; 127
    3280:	3f 2e       	mov	r3, r31
    3282:	16 c0       	rjmp	.+44     	; 0x32b0 <vfprintf+0x188>
    3284:	28 01       	movw	r4, r16
    3286:	22 e0       	ldi	r18, 0x02	; 2
    3288:	42 0e       	add	r4, r18
    328a:	51 1c       	adc	r5, r1
    328c:	f8 01       	movw	r30, r16
    328e:	a0 80       	ld	r10, Z
    3290:	b1 80       	ldd	r11, Z+1	; 0x01
    3292:	36 fe       	sbrs	r3, 6
    3294:	03 c0       	rjmp	.+6      	; 0x329c <vfprintf+0x174>
    3296:	69 2d       	mov	r22, r9
    3298:	70 e0       	ldi	r23, 0x00	; 0
    329a:	02 c0       	rjmp	.+4      	; 0x32a0 <vfprintf+0x178>
    329c:	6f ef       	ldi	r22, 0xFF	; 255
    329e:	7f ef       	ldi	r23, 0xFF	; 255
    32a0:	c5 01       	movw	r24, r10
    32a2:	0e 94 75 1a 	call	0x34ea	; 0x34ea <strnlen_P>
    32a6:	4c 01       	movw	r8, r24
    32a8:	f3 2d       	mov	r31, r3
    32aa:	f0 68       	ori	r31, 0x80	; 128
    32ac:	3f 2e       	mov	r3, r31
    32ae:	82 01       	movw	r16, r4
    32b0:	33 fc       	sbrc	r3, 3
    32b2:	1b c0       	rjmp	.+54     	; 0x32ea <vfprintf+0x1c2>
    32b4:	82 2d       	mov	r24, r2
    32b6:	90 e0       	ldi	r25, 0x00	; 0
    32b8:	88 16       	cp	r8, r24
    32ba:	99 06       	cpc	r9, r25
    32bc:	b0 f4       	brcc	.+44     	; 0x32ea <vfprintf+0x1c2>
    32be:	b6 01       	movw	r22, r12
    32c0:	80 e2       	ldi	r24, 0x20	; 32
    32c2:	90 e0       	ldi	r25, 0x00	; 0
    32c4:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    32c8:	2a 94       	dec	r2
    32ca:	f4 cf       	rjmp	.-24     	; 0x32b4 <vfprintf+0x18c>
    32cc:	f5 01       	movw	r30, r10
    32ce:	37 fc       	sbrc	r3, 7
    32d0:	85 91       	lpm	r24, Z+
    32d2:	37 fe       	sbrs	r3, 7
    32d4:	81 91       	ld	r24, Z+
    32d6:	5f 01       	movw	r10, r30
    32d8:	b6 01       	movw	r22, r12
    32da:	90 e0       	ldi	r25, 0x00	; 0
    32dc:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    32e0:	21 10       	cpse	r2, r1
    32e2:	2a 94       	dec	r2
    32e4:	21 e0       	ldi	r18, 0x01	; 1
    32e6:	82 1a       	sub	r8, r18
    32e8:	91 08       	sbc	r9, r1
    32ea:	81 14       	cp	r8, r1
    32ec:	91 04       	cpc	r9, r1
    32ee:	71 f7       	brne	.-36     	; 0x32cc <vfprintf+0x1a4>
    32f0:	e8 c0       	rjmp	.+464    	; 0x34c2 <vfprintf+0x39a>
    32f2:	84 36       	cpi	r24, 0x64	; 100
    32f4:	11 f0       	breq	.+4      	; 0x32fa <vfprintf+0x1d2>
    32f6:	89 36       	cpi	r24, 0x69	; 105
    32f8:	41 f5       	brne	.+80     	; 0x334a <vfprintf+0x222>
    32fa:	f8 01       	movw	r30, r16
    32fc:	37 fe       	sbrs	r3, 7
    32fe:	07 c0       	rjmp	.+14     	; 0x330e <vfprintf+0x1e6>
    3300:	60 81       	ld	r22, Z
    3302:	71 81       	ldd	r23, Z+1	; 0x01
    3304:	82 81       	ldd	r24, Z+2	; 0x02
    3306:	93 81       	ldd	r25, Z+3	; 0x03
    3308:	0c 5f       	subi	r16, 0xFC	; 252
    330a:	1f 4f       	sbci	r17, 0xFF	; 255
    330c:	08 c0       	rjmp	.+16     	; 0x331e <vfprintf+0x1f6>
    330e:	60 81       	ld	r22, Z
    3310:	71 81       	ldd	r23, Z+1	; 0x01
    3312:	07 2e       	mov	r0, r23
    3314:	00 0c       	add	r0, r0
    3316:	88 0b       	sbc	r24, r24
    3318:	99 0b       	sbc	r25, r25
    331a:	0e 5f       	subi	r16, 0xFE	; 254
    331c:	1f 4f       	sbci	r17, 0xFF	; 255
    331e:	f3 2d       	mov	r31, r3
    3320:	ff 76       	andi	r31, 0x6F	; 111
    3322:	3f 2e       	mov	r3, r31
    3324:	97 ff       	sbrs	r25, 7
    3326:	09 c0       	rjmp	.+18     	; 0x333a <vfprintf+0x212>
    3328:	90 95       	com	r25
    332a:	80 95       	com	r24
    332c:	70 95       	com	r23
    332e:	61 95       	neg	r22
    3330:	7f 4f       	sbci	r23, 0xFF	; 255
    3332:	8f 4f       	sbci	r24, 0xFF	; 255
    3334:	9f 4f       	sbci	r25, 0xFF	; 255
    3336:	f0 68       	ori	r31, 0x80	; 128
    3338:	3f 2e       	mov	r3, r31
    333a:	2a e0       	ldi	r18, 0x0A	; 10
    333c:	30 e0       	ldi	r19, 0x00	; 0
    333e:	a3 01       	movw	r20, r6
    3340:	0e 94 c7 1a 	call	0x358e	; 0x358e <__ultoa_invert>
    3344:	88 2e       	mov	r8, r24
    3346:	86 18       	sub	r8, r6
    3348:	45 c0       	rjmp	.+138    	; 0x33d4 <vfprintf+0x2ac>
    334a:	85 37       	cpi	r24, 0x75	; 117
    334c:	31 f4       	brne	.+12     	; 0x335a <vfprintf+0x232>
    334e:	23 2d       	mov	r18, r3
    3350:	2f 7e       	andi	r18, 0xEF	; 239
    3352:	b2 2e       	mov	r11, r18
    3354:	2a e0       	ldi	r18, 0x0A	; 10
    3356:	30 e0       	ldi	r19, 0x00	; 0
    3358:	25 c0       	rjmp	.+74     	; 0x33a4 <vfprintf+0x27c>
    335a:	93 2d       	mov	r25, r3
    335c:	99 7f       	andi	r25, 0xF9	; 249
    335e:	b9 2e       	mov	r11, r25
    3360:	8f 36       	cpi	r24, 0x6F	; 111
    3362:	c1 f0       	breq	.+48     	; 0x3394 <vfprintf+0x26c>
    3364:	18 f4       	brcc	.+6      	; 0x336c <vfprintf+0x244>
    3366:	88 35       	cpi	r24, 0x58	; 88
    3368:	79 f0       	breq	.+30     	; 0x3388 <vfprintf+0x260>
    336a:	b5 c0       	rjmp	.+362    	; 0x34d6 <vfprintf+0x3ae>
    336c:	80 37       	cpi	r24, 0x70	; 112
    336e:	19 f0       	breq	.+6      	; 0x3376 <vfprintf+0x24e>
    3370:	88 37       	cpi	r24, 0x78	; 120
    3372:	21 f0       	breq	.+8      	; 0x337c <vfprintf+0x254>
    3374:	b0 c0       	rjmp	.+352    	; 0x34d6 <vfprintf+0x3ae>
    3376:	e9 2f       	mov	r30, r25
    3378:	e0 61       	ori	r30, 0x10	; 16
    337a:	be 2e       	mov	r11, r30
    337c:	b4 fe       	sbrs	r11, 4
    337e:	0d c0       	rjmp	.+26     	; 0x339a <vfprintf+0x272>
    3380:	fb 2d       	mov	r31, r11
    3382:	f4 60       	ori	r31, 0x04	; 4
    3384:	bf 2e       	mov	r11, r31
    3386:	09 c0       	rjmp	.+18     	; 0x339a <vfprintf+0x272>
    3388:	34 fe       	sbrs	r3, 4
    338a:	0a c0       	rjmp	.+20     	; 0x33a0 <vfprintf+0x278>
    338c:	29 2f       	mov	r18, r25
    338e:	26 60       	ori	r18, 0x06	; 6
    3390:	b2 2e       	mov	r11, r18
    3392:	06 c0       	rjmp	.+12     	; 0x33a0 <vfprintf+0x278>
    3394:	28 e0       	ldi	r18, 0x08	; 8
    3396:	30 e0       	ldi	r19, 0x00	; 0
    3398:	05 c0       	rjmp	.+10     	; 0x33a4 <vfprintf+0x27c>
    339a:	20 e1       	ldi	r18, 0x10	; 16
    339c:	30 e0       	ldi	r19, 0x00	; 0
    339e:	02 c0       	rjmp	.+4      	; 0x33a4 <vfprintf+0x27c>
    33a0:	20 e1       	ldi	r18, 0x10	; 16
    33a2:	32 e0       	ldi	r19, 0x02	; 2
    33a4:	f8 01       	movw	r30, r16
    33a6:	b7 fe       	sbrs	r11, 7
    33a8:	07 c0       	rjmp	.+14     	; 0x33b8 <vfprintf+0x290>
    33aa:	60 81       	ld	r22, Z
    33ac:	71 81       	ldd	r23, Z+1	; 0x01
    33ae:	82 81       	ldd	r24, Z+2	; 0x02
    33b0:	93 81       	ldd	r25, Z+3	; 0x03
    33b2:	0c 5f       	subi	r16, 0xFC	; 252
    33b4:	1f 4f       	sbci	r17, 0xFF	; 255
    33b6:	06 c0       	rjmp	.+12     	; 0x33c4 <vfprintf+0x29c>
    33b8:	60 81       	ld	r22, Z
    33ba:	71 81       	ldd	r23, Z+1	; 0x01
    33bc:	80 e0       	ldi	r24, 0x00	; 0
    33be:	90 e0       	ldi	r25, 0x00	; 0
    33c0:	0e 5f       	subi	r16, 0xFE	; 254
    33c2:	1f 4f       	sbci	r17, 0xFF	; 255
    33c4:	a3 01       	movw	r20, r6
    33c6:	0e 94 c7 1a 	call	0x358e	; 0x358e <__ultoa_invert>
    33ca:	88 2e       	mov	r8, r24
    33cc:	86 18       	sub	r8, r6
    33ce:	fb 2d       	mov	r31, r11
    33d0:	ff 77       	andi	r31, 0x7F	; 127
    33d2:	3f 2e       	mov	r3, r31
    33d4:	36 fe       	sbrs	r3, 6
    33d6:	0d c0       	rjmp	.+26     	; 0x33f2 <vfprintf+0x2ca>
    33d8:	23 2d       	mov	r18, r3
    33da:	2e 7f       	andi	r18, 0xFE	; 254
    33dc:	a2 2e       	mov	r10, r18
    33de:	89 14       	cp	r8, r9
    33e0:	58 f4       	brcc	.+22     	; 0x33f8 <vfprintf+0x2d0>
    33e2:	34 fe       	sbrs	r3, 4
    33e4:	0b c0       	rjmp	.+22     	; 0x33fc <vfprintf+0x2d4>
    33e6:	32 fc       	sbrc	r3, 2
    33e8:	09 c0       	rjmp	.+18     	; 0x33fc <vfprintf+0x2d4>
    33ea:	83 2d       	mov	r24, r3
    33ec:	8e 7e       	andi	r24, 0xEE	; 238
    33ee:	a8 2e       	mov	r10, r24
    33f0:	05 c0       	rjmp	.+10     	; 0x33fc <vfprintf+0x2d4>
    33f2:	b8 2c       	mov	r11, r8
    33f4:	a3 2c       	mov	r10, r3
    33f6:	03 c0       	rjmp	.+6      	; 0x33fe <vfprintf+0x2d6>
    33f8:	b8 2c       	mov	r11, r8
    33fa:	01 c0       	rjmp	.+2      	; 0x33fe <vfprintf+0x2d6>
    33fc:	b9 2c       	mov	r11, r9
    33fe:	a4 fe       	sbrs	r10, 4
    3400:	0f c0       	rjmp	.+30     	; 0x3420 <vfprintf+0x2f8>
    3402:	fe 01       	movw	r30, r28
    3404:	e8 0d       	add	r30, r8
    3406:	f1 1d       	adc	r31, r1
    3408:	80 81       	ld	r24, Z
    340a:	80 33       	cpi	r24, 0x30	; 48
    340c:	21 f4       	brne	.+8      	; 0x3416 <vfprintf+0x2ee>
    340e:	9a 2d       	mov	r25, r10
    3410:	99 7e       	andi	r25, 0xE9	; 233
    3412:	a9 2e       	mov	r10, r25
    3414:	09 c0       	rjmp	.+18     	; 0x3428 <vfprintf+0x300>
    3416:	a2 fe       	sbrs	r10, 2
    3418:	06 c0       	rjmp	.+12     	; 0x3426 <vfprintf+0x2fe>
    341a:	b3 94       	inc	r11
    341c:	b3 94       	inc	r11
    341e:	04 c0       	rjmp	.+8      	; 0x3428 <vfprintf+0x300>
    3420:	8a 2d       	mov	r24, r10
    3422:	86 78       	andi	r24, 0x86	; 134
    3424:	09 f0       	breq	.+2      	; 0x3428 <vfprintf+0x300>
    3426:	b3 94       	inc	r11
    3428:	a3 fc       	sbrc	r10, 3
    342a:	11 c0       	rjmp	.+34     	; 0x344e <vfprintf+0x326>
    342c:	a0 fe       	sbrs	r10, 0
    342e:	06 c0       	rjmp	.+12     	; 0x343c <vfprintf+0x314>
    3430:	b2 14       	cp	r11, r2
    3432:	88 f4       	brcc	.+34     	; 0x3456 <vfprintf+0x32e>
    3434:	28 0c       	add	r2, r8
    3436:	92 2c       	mov	r9, r2
    3438:	9b 18       	sub	r9, r11
    343a:	0e c0       	rjmp	.+28     	; 0x3458 <vfprintf+0x330>
    343c:	b2 14       	cp	r11, r2
    343e:	60 f4       	brcc	.+24     	; 0x3458 <vfprintf+0x330>
    3440:	b6 01       	movw	r22, r12
    3442:	80 e2       	ldi	r24, 0x20	; 32
    3444:	90 e0       	ldi	r25, 0x00	; 0
    3446:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    344a:	b3 94       	inc	r11
    344c:	f7 cf       	rjmp	.-18     	; 0x343c <vfprintf+0x314>
    344e:	b2 14       	cp	r11, r2
    3450:	18 f4       	brcc	.+6      	; 0x3458 <vfprintf+0x330>
    3452:	2b 18       	sub	r2, r11
    3454:	02 c0       	rjmp	.+4      	; 0x345a <vfprintf+0x332>
    3456:	98 2c       	mov	r9, r8
    3458:	21 2c       	mov	r2, r1
    345a:	a4 fe       	sbrs	r10, 4
    345c:	10 c0       	rjmp	.+32     	; 0x347e <vfprintf+0x356>
    345e:	b6 01       	movw	r22, r12
    3460:	80 e3       	ldi	r24, 0x30	; 48
    3462:	90 e0       	ldi	r25, 0x00	; 0
    3464:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    3468:	a2 fe       	sbrs	r10, 2
    346a:	17 c0       	rjmp	.+46     	; 0x349a <vfprintf+0x372>
    346c:	a1 fc       	sbrc	r10, 1
    346e:	03 c0       	rjmp	.+6      	; 0x3476 <vfprintf+0x34e>
    3470:	88 e7       	ldi	r24, 0x78	; 120
    3472:	90 e0       	ldi	r25, 0x00	; 0
    3474:	02 c0       	rjmp	.+4      	; 0x347a <vfprintf+0x352>
    3476:	88 e5       	ldi	r24, 0x58	; 88
    3478:	90 e0       	ldi	r25, 0x00	; 0
    347a:	b6 01       	movw	r22, r12
    347c:	0c c0       	rjmp	.+24     	; 0x3496 <vfprintf+0x36e>
    347e:	8a 2d       	mov	r24, r10
    3480:	86 78       	andi	r24, 0x86	; 134
    3482:	59 f0       	breq	.+22     	; 0x349a <vfprintf+0x372>
    3484:	a1 fe       	sbrs	r10, 1
    3486:	02 c0       	rjmp	.+4      	; 0x348c <vfprintf+0x364>
    3488:	8b e2       	ldi	r24, 0x2B	; 43
    348a:	01 c0       	rjmp	.+2      	; 0x348e <vfprintf+0x366>
    348c:	80 e2       	ldi	r24, 0x20	; 32
    348e:	a7 fc       	sbrc	r10, 7
    3490:	8d e2       	ldi	r24, 0x2D	; 45
    3492:	b6 01       	movw	r22, r12
    3494:	90 e0       	ldi	r25, 0x00	; 0
    3496:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    349a:	89 14       	cp	r8, r9
    349c:	38 f4       	brcc	.+14     	; 0x34ac <vfprintf+0x384>
    349e:	b6 01       	movw	r22, r12
    34a0:	80 e3       	ldi	r24, 0x30	; 48
    34a2:	90 e0       	ldi	r25, 0x00	; 0
    34a4:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    34a8:	9a 94       	dec	r9
    34aa:	f7 cf       	rjmp	.-18     	; 0x349a <vfprintf+0x372>
    34ac:	8a 94       	dec	r8
    34ae:	f3 01       	movw	r30, r6
    34b0:	e8 0d       	add	r30, r8
    34b2:	f1 1d       	adc	r31, r1
    34b4:	80 81       	ld	r24, Z
    34b6:	b6 01       	movw	r22, r12
    34b8:	90 e0       	ldi	r25, 0x00	; 0
    34ba:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    34be:	81 10       	cpse	r8, r1
    34c0:	f5 cf       	rjmp	.-22     	; 0x34ac <vfprintf+0x384>
    34c2:	22 20       	and	r2, r2
    34c4:	09 f4       	brne	.+2      	; 0x34c8 <vfprintf+0x3a0>
    34c6:	42 ce       	rjmp	.-892    	; 0x314c <vfprintf+0x24>
    34c8:	b6 01       	movw	r22, r12
    34ca:	80 e2       	ldi	r24, 0x20	; 32
    34cc:	90 e0       	ldi	r25, 0x00	; 0
    34ce:	0e 94 8b 1a 	call	0x3516	; 0x3516 <fputc>
    34d2:	2a 94       	dec	r2
    34d4:	f6 cf       	rjmp	.-20     	; 0x34c2 <vfprintf+0x39a>
    34d6:	f6 01       	movw	r30, r12
    34d8:	86 81       	ldd	r24, Z+6	; 0x06
    34da:	97 81       	ldd	r25, Z+7	; 0x07
    34dc:	02 c0       	rjmp	.+4      	; 0x34e2 <vfprintf+0x3ba>
    34de:	8f ef       	ldi	r24, 0xFF	; 255
    34e0:	9f ef       	ldi	r25, 0xFF	; 255
    34e2:	2b 96       	adiw	r28, 0x0b	; 11
    34e4:	e2 e1       	ldi	r30, 0x12	; 18
    34e6:	0c 94 80 1b 	jmp	0x3700	; 0x3700 <__epilogue_restores__>

000034ea <strnlen_P>:
    34ea:	fc 01       	movw	r30, r24
    34ec:	05 90       	lpm	r0, Z+
    34ee:	61 50       	subi	r22, 0x01	; 1
    34f0:	70 40       	sbci	r23, 0x00	; 0
    34f2:	01 10       	cpse	r0, r1
    34f4:	d8 f7       	brcc	.-10     	; 0x34ec <strnlen_P+0x2>
    34f6:	80 95       	com	r24
    34f8:	90 95       	com	r25
    34fa:	8e 0f       	add	r24, r30
    34fc:	9f 1f       	adc	r25, r31
    34fe:	08 95       	ret

00003500 <strnlen>:
    3500:	fc 01       	movw	r30, r24
    3502:	61 50       	subi	r22, 0x01	; 1
    3504:	70 40       	sbci	r23, 0x00	; 0
    3506:	01 90       	ld	r0, Z+
    3508:	01 10       	cpse	r0, r1
    350a:	d8 f7       	brcc	.-10     	; 0x3502 <strnlen+0x2>
    350c:	80 95       	com	r24
    350e:	90 95       	com	r25
    3510:	8e 0f       	add	r24, r30
    3512:	9f 1f       	adc	r25, r31
    3514:	08 95       	ret

00003516 <fputc>:
    3516:	0f 93       	push	r16
    3518:	1f 93       	push	r17
    351a:	cf 93       	push	r28
    351c:	df 93       	push	r29
    351e:	fb 01       	movw	r30, r22
    3520:	23 81       	ldd	r18, Z+3	; 0x03
    3522:	21 fd       	sbrc	r18, 1
    3524:	03 c0       	rjmp	.+6      	; 0x352c <fputc+0x16>
    3526:	8f ef       	ldi	r24, 0xFF	; 255
    3528:	9f ef       	ldi	r25, 0xFF	; 255
    352a:	2c c0       	rjmp	.+88     	; 0x3584 <fputc+0x6e>
    352c:	22 ff       	sbrs	r18, 2
    352e:	16 c0       	rjmp	.+44     	; 0x355c <fputc+0x46>
    3530:	46 81       	ldd	r20, Z+6	; 0x06
    3532:	57 81       	ldd	r21, Z+7	; 0x07
    3534:	24 81       	ldd	r18, Z+4	; 0x04
    3536:	35 81       	ldd	r19, Z+5	; 0x05
    3538:	42 17       	cp	r20, r18
    353a:	53 07       	cpc	r21, r19
    353c:	44 f4       	brge	.+16     	; 0x354e <fputc+0x38>
    353e:	a0 81       	ld	r26, Z
    3540:	b1 81       	ldd	r27, Z+1	; 0x01
    3542:	9d 01       	movw	r18, r26
    3544:	2f 5f       	subi	r18, 0xFF	; 255
    3546:	3f 4f       	sbci	r19, 0xFF	; 255
    3548:	31 83       	std	Z+1, r19	; 0x01
    354a:	20 83       	st	Z, r18
    354c:	8c 93       	st	X, r24
    354e:	26 81       	ldd	r18, Z+6	; 0x06
    3550:	37 81       	ldd	r19, Z+7	; 0x07
    3552:	2f 5f       	subi	r18, 0xFF	; 255
    3554:	3f 4f       	sbci	r19, 0xFF	; 255
    3556:	37 83       	std	Z+7, r19	; 0x07
    3558:	26 83       	std	Z+6, r18	; 0x06
    355a:	14 c0       	rjmp	.+40     	; 0x3584 <fputc+0x6e>
    355c:	8b 01       	movw	r16, r22
    355e:	ec 01       	movw	r28, r24
    3560:	fb 01       	movw	r30, r22
    3562:	00 84       	ldd	r0, Z+8	; 0x08
    3564:	f1 85       	ldd	r31, Z+9	; 0x09
    3566:	e0 2d       	mov	r30, r0
    3568:	09 95       	icall
    356a:	89 2b       	or	r24, r25
    356c:	e1 f6       	brne	.-72     	; 0x3526 <fputc+0x10>
    356e:	d8 01       	movw	r26, r16
    3570:	16 96       	adiw	r26, 0x06	; 6
    3572:	8d 91       	ld	r24, X+
    3574:	9c 91       	ld	r25, X
    3576:	17 97       	sbiw	r26, 0x07	; 7
    3578:	01 96       	adiw	r24, 0x01	; 1
    357a:	17 96       	adiw	r26, 0x07	; 7
    357c:	9c 93       	st	X, r25
    357e:	8e 93       	st	-X, r24
    3580:	16 97       	sbiw	r26, 0x06	; 6
    3582:	ce 01       	movw	r24, r28
    3584:	df 91       	pop	r29
    3586:	cf 91       	pop	r28
    3588:	1f 91       	pop	r17
    358a:	0f 91       	pop	r16
    358c:	08 95       	ret

0000358e <__ultoa_invert>:
    358e:	fa 01       	movw	r30, r20
    3590:	aa 27       	eor	r26, r26
    3592:	28 30       	cpi	r18, 0x08	; 8
    3594:	51 f1       	breq	.+84     	; 0x35ea <__ultoa_invert+0x5c>
    3596:	20 31       	cpi	r18, 0x10	; 16
    3598:	81 f1       	breq	.+96     	; 0x35fa <__ultoa_invert+0x6c>
    359a:	e8 94       	clt
    359c:	6f 93       	push	r22
    359e:	6e 7f       	andi	r22, 0xFE	; 254
    35a0:	6e 5f       	subi	r22, 0xFE	; 254
    35a2:	7f 4f       	sbci	r23, 0xFF	; 255
    35a4:	8f 4f       	sbci	r24, 0xFF	; 255
    35a6:	9f 4f       	sbci	r25, 0xFF	; 255
    35a8:	af 4f       	sbci	r26, 0xFF	; 255
    35aa:	b1 e0       	ldi	r27, 0x01	; 1
    35ac:	3e d0       	rcall	.+124    	; 0x362a <__ultoa_invert+0x9c>
    35ae:	b4 e0       	ldi	r27, 0x04	; 4
    35b0:	3c d0       	rcall	.+120    	; 0x362a <__ultoa_invert+0x9c>
    35b2:	67 0f       	add	r22, r23
    35b4:	78 1f       	adc	r23, r24
    35b6:	89 1f       	adc	r24, r25
    35b8:	9a 1f       	adc	r25, r26
    35ba:	a1 1d       	adc	r26, r1
    35bc:	68 0f       	add	r22, r24
    35be:	79 1f       	adc	r23, r25
    35c0:	8a 1f       	adc	r24, r26
    35c2:	91 1d       	adc	r25, r1
    35c4:	a1 1d       	adc	r26, r1
    35c6:	6a 0f       	add	r22, r26
    35c8:	71 1d       	adc	r23, r1
    35ca:	81 1d       	adc	r24, r1
    35cc:	91 1d       	adc	r25, r1
    35ce:	a1 1d       	adc	r26, r1
    35d0:	20 d0       	rcall	.+64     	; 0x3612 <__ultoa_invert+0x84>
    35d2:	09 f4       	brne	.+2      	; 0x35d6 <__ultoa_invert+0x48>
    35d4:	68 94       	set
    35d6:	3f 91       	pop	r19
    35d8:	2a e0       	ldi	r18, 0x0A	; 10
    35da:	26 9f       	mul	r18, r22
    35dc:	11 24       	eor	r1, r1
    35de:	30 19       	sub	r19, r0
    35e0:	30 5d       	subi	r19, 0xD0	; 208
    35e2:	31 93       	st	Z+, r19
    35e4:	de f6       	brtc	.-74     	; 0x359c <__ultoa_invert+0xe>
    35e6:	cf 01       	movw	r24, r30
    35e8:	08 95       	ret
    35ea:	46 2f       	mov	r20, r22
    35ec:	47 70       	andi	r20, 0x07	; 7
    35ee:	40 5d       	subi	r20, 0xD0	; 208
    35f0:	41 93       	st	Z+, r20
    35f2:	b3 e0       	ldi	r27, 0x03	; 3
    35f4:	0f d0       	rcall	.+30     	; 0x3614 <__ultoa_invert+0x86>
    35f6:	c9 f7       	brne	.-14     	; 0x35ea <__ultoa_invert+0x5c>
    35f8:	f6 cf       	rjmp	.-20     	; 0x35e6 <__ultoa_invert+0x58>
    35fa:	46 2f       	mov	r20, r22
    35fc:	4f 70       	andi	r20, 0x0F	; 15
    35fe:	40 5d       	subi	r20, 0xD0	; 208
    3600:	4a 33       	cpi	r20, 0x3A	; 58
    3602:	18 f0       	brcs	.+6      	; 0x360a <__ultoa_invert+0x7c>
    3604:	49 5d       	subi	r20, 0xD9	; 217
    3606:	31 fd       	sbrc	r19, 1
    3608:	40 52       	subi	r20, 0x20	; 32
    360a:	41 93       	st	Z+, r20
    360c:	02 d0       	rcall	.+4      	; 0x3612 <__ultoa_invert+0x84>
    360e:	a9 f7       	brne	.-22     	; 0x35fa <__ultoa_invert+0x6c>
    3610:	ea cf       	rjmp	.-44     	; 0x35e6 <__ultoa_invert+0x58>
    3612:	b4 e0       	ldi	r27, 0x04	; 4
    3614:	a6 95       	lsr	r26
    3616:	97 95       	ror	r25
    3618:	87 95       	ror	r24
    361a:	77 95       	ror	r23
    361c:	67 95       	ror	r22
    361e:	ba 95       	dec	r27
    3620:	c9 f7       	brne	.-14     	; 0x3614 <__ultoa_invert+0x86>
    3622:	00 97       	sbiw	r24, 0x00	; 0
    3624:	61 05       	cpc	r22, r1
    3626:	71 05       	cpc	r23, r1
    3628:	08 95       	ret
    362a:	9b 01       	movw	r18, r22
    362c:	ac 01       	movw	r20, r24
    362e:	0a 2e       	mov	r0, r26
    3630:	06 94       	lsr	r0
    3632:	57 95       	ror	r21
    3634:	47 95       	ror	r20
    3636:	37 95       	ror	r19
    3638:	27 95       	ror	r18
    363a:	ba 95       	dec	r27
    363c:	c9 f7       	brne	.-14     	; 0x3630 <__ultoa_invert+0xa2>
    363e:	62 0f       	add	r22, r18
    3640:	73 1f       	adc	r23, r19
    3642:	84 1f       	adc	r24, r20
    3644:	95 1f       	adc	r25, r21
    3646:	a0 1d       	adc	r26, r0
    3648:	08 95       	ret

0000364a <eeprom_read_byte>:
    364a:	f9 99       	sbic	0x1f, 1	; 31
    364c:	fe cf       	rjmp	.-4      	; 0x364a <eeprom_read_byte>
    364e:	92 bd       	out	0x22, r25	; 34
    3650:	81 bd       	out	0x21, r24	; 33
    3652:	f8 9a       	sbi	0x1f, 0	; 31
    3654:	99 27       	eor	r25, r25
    3656:	80 b5       	in	r24, 0x20	; 32
    3658:	08 95       	ret

0000365a <eeprom_read_dword>:
    365a:	a6 e1       	ldi	r26, 0x16	; 22
    365c:	b0 e0       	ldi	r27, 0x00	; 0
    365e:	44 e0       	ldi	r20, 0x04	; 4
    3660:	50 e0       	ldi	r21, 0x00	; 0
    3662:	0c 94 56 1b 	jmp	0x36ac	; 0x36ac <eeprom_read_blraw>

00003666 <eeprom_read_word>:
    3666:	a8 e1       	ldi	r26, 0x18	; 24
    3668:	b0 e0       	ldi	r27, 0x00	; 0
    366a:	42 e0       	ldi	r20, 0x02	; 2
    366c:	50 e0       	ldi	r21, 0x00	; 0
    366e:	0c 94 56 1b 	jmp	0x36ac	; 0x36ac <eeprom_read_blraw>

00003672 <eeprom_write_byte>:
    3672:	26 2f       	mov	r18, r22

00003674 <eeprom_write_r18>:
    3674:	f9 99       	sbic	0x1f, 1	; 31
    3676:	fe cf       	rjmp	.-4      	; 0x3674 <eeprom_write_r18>
    3678:	1f ba       	out	0x1f, r1	; 31
    367a:	92 bd       	out	0x22, r25	; 34
    367c:	81 bd       	out	0x21, r24	; 33
    367e:	20 bd       	out	0x20, r18	; 32
    3680:	0f b6       	in	r0, 0x3f	; 63
    3682:	f8 94       	cli
    3684:	fa 9a       	sbi	0x1f, 2	; 31
    3686:	f9 9a       	sbi	0x1f, 1	; 31
    3688:	0f be       	out	0x3f, r0	; 63
    368a:	01 96       	adiw	r24, 0x01	; 1
    368c:	08 95       	ret

0000368e <eeprom_write_dword>:
    368e:	24 2f       	mov	r18, r20
    3690:	0e 94 3a 1b 	call	0x3674	; 0x3674 <eeprom_write_r18>
    3694:	25 2f       	mov	r18, r21
    3696:	0e 94 3a 1b 	call	0x3674	; 0x3674 <eeprom_write_r18>
    369a:	0c 94 4f 1b 	jmp	0x369e	; 0x369e <eeprom_write_word>

0000369e <eeprom_write_word>:
    369e:	0e 94 39 1b 	call	0x3672	; 0x3672 <eeprom_write_byte>
    36a2:	27 2f       	mov	r18, r23
    36a4:	0c 94 3a 1b 	jmp	0x3674	; 0x3674 <eeprom_write_r18>

000036a8 <eeprom_read_block>:
    36a8:	dc 01       	movw	r26, r24
    36aa:	cb 01       	movw	r24, r22

000036ac <eeprom_read_blraw>:
    36ac:	fc 01       	movw	r30, r24
    36ae:	f9 99       	sbic	0x1f, 1	; 31
    36b0:	fe cf       	rjmp	.-4      	; 0x36ae <eeprom_read_blraw+0x2>
    36b2:	06 c0       	rjmp	.+12     	; 0x36c0 <eeprom_read_blraw+0x14>
    36b4:	f2 bd       	out	0x22, r31	; 34
    36b6:	e1 bd       	out	0x21, r30	; 33
    36b8:	f8 9a       	sbi	0x1f, 0	; 31
    36ba:	31 96       	adiw	r30, 0x01	; 1
    36bc:	00 b4       	in	r0, 0x20	; 32
    36be:	0d 92       	st	X+, r0
    36c0:	41 50       	subi	r20, 0x01	; 1
    36c2:	50 40       	sbci	r21, 0x00	; 0
    36c4:	b8 f7       	brcc	.-18     	; 0x36b4 <eeprom_read_blraw+0x8>
    36c6:	08 95       	ret

000036c8 <__prologue_saves__>:
    36c8:	2f 92       	push	r2
    36ca:	3f 92       	push	r3
    36cc:	4f 92       	push	r4
    36ce:	5f 92       	push	r5
    36d0:	6f 92       	push	r6
    36d2:	7f 92       	push	r7
    36d4:	8f 92       	push	r8
    36d6:	9f 92       	push	r9
    36d8:	af 92       	push	r10
    36da:	bf 92       	push	r11
    36dc:	cf 92       	push	r12
    36de:	df 92       	push	r13
    36e0:	ef 92       	push	r14
    36e2:	ff 92       	push	r15
    36e4:	0f 93       	push	r16
    36e6:	1f 93       	push	r17
    36e8:	cf 93       	push	r28
    36ea:	df 93       	push	r29
    36ec:	cd b7       	in	r28, 0x3d	; 61
    36ee:	de b7       	in	r29, 0x3e	; 62
    36f0:	ca 1b       	sub	r28, r26
    36f2:	db 0b       	sbc	r29, r27
    36f4:	0f b6       	in	r0, 0x3f	; 63
    36f6:	f8 94       	cli
    36f8:	de bf       	out	0x3e, r29	; 62
    36fa:	0f be       	out	0x3f, r0	; 63
    36fc:	cd bf       	out	0x3d, r28	; 61
    36fe:	09 94       	ijmp

00003700 <__epilogue_restores__>:
    3700:	2a 88       	ldd	r2, Y+18	; 0x12
    3702:	39 88       	ldd	r3, Y+17	; 0x11
    3704:	48 88       	ldd	r4, Y+16	; 0x10
    3706:	5f 84       	ldd	r5, Y+15	; 0x0f
    3708:	6e 84       	ldd	r6, Y+14	; 0x0e
    370a:	7d 84       	ldd	r7, Y+13	; 0x0d
    370c:	8c 84       	ldd	r8, Y+12	; 0x0c
    370e:	9b 84       	ldd	r9, Y+11	; 0x0b
    3710:	aa 84       	ldd	r10, Y+10	; 0x0a
    3712:	b9 84       	ldd	r11, Y+9	; 0x09
    3714:	c8 84       	ldd	r12, Y+8	; 0x08
    3716:	df 80       	ldd	r13, Y+7	; 0x07
    3718:	ee 80       	ldd	r14, Y+6	; 0x06
    371a:	fd 80       	ldd	r15, Y+5	; 0x05
    371c:	0c 81       	ldd	r16, Y+4	; 0x04
    371e:	1b 81       	ldd	r17, Y+3	; 0x03
    3720:	aa 81       	ldd	r26, Y+2	; 0x02
    3722:	b9 81       	ldd	r27, Y+1	; 0x01
    3724:	ce 0f       	add	r28, r30
    3726:	d1 1d       	adc	r29, r1
    3728:	0f b6       	in	r0, 0x3f	; 63
    372a:	f8 94       	cli
    372c:	de bf       	out	0x3e, r29	; 62
    372e:	0f be       	out	0x3f, r0	; 63
    3730:	cd bf       	out	0x3d, r28	; 61
    3732:	ed 01       	movw	r28, r26
    3734:	08 95       	ret

00003736 <_exit>:
    3736:	f8 94       	cli

00003738 <__stop_program>:
    3738:	ff cf       	rjmp	.-2      	; 0x3738 <__stop_program>
