/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [4:0] _08_;
  wire [2:0] _09_;
  wire [16:0] _10_;
  wire [3:0] _11_;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire [31:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_9z[2] & celloutsig_1_0z);
  assign celloutsig_1_19z = ~(in_data[100] & celloutsig_1_11z);
  assign celloutsig_1_1z = !(in_data[153] ? in_data[136] : in_data[178]);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? in_data[130] : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_4z ? celloutsig_1_10z : celloutsig_1_8z[2]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z | _00_);
  assign celloutsig_0_8z = ~(_01_ | celloutsig_0_7z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z | celloutsig_0_13z);
  assign celloutsig_0_46z = ~celloutsig_0_29z;
  assign celloutsig_0_13z = ~((_02_ | celloutsig_0_10z[2]) & celloutsig_0_12z);
  assign celloutsig_0_15z = ~((_03_ | _04_) & _05_);
  assign celloutsig_0_2z = ~((_06_ | in_data[84]) & (_01_ | in_data[89]));
  assign celloutsig_1_0z = ~((in_data[159] | in_data[178]) & (in_data[133] | in_data[185]));
  assign celloutsig_0_20z = ~((_07_ | _06_) & (celloutsig_0_10z[1] | celloutsig_0_6z));
  assign celloutsig_0_28z = ~((in_data[17] | celloutsig_0_20z) & (celloutsig_0_27z | _06_));
  assign celloutsig_0_39z = _07_ | ~(celloutsig_0_28z);
  assign celloutsig_0_6z = ~(in_data[37] ^ celloutsig_0_4z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_4z);
  assign celloutsig_0_12z = ~(in_data[71] ^ celloutsig_0_4z);
  assign celloutsig_0_27z = ~(celloutsig_0_12z ^ celloutsig_0_6z);
  assign celloutsig_0_5z = { _08_[4], _06_, _02_, _08_[1:0] } + in_data[65:61];
  reg [3:0] _33_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _33_ <= 4'h0;
    else _33_ <= in_data[54:51];
  assign { _11_[3], _01_, _00_, _11_[0] } = _33_;
  reg [2:0] _34_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _34_ <= 3'h0;
    else _34_ <= { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _09_[2], _04_, _07_ } = _34_;
  reg [16:0] _35_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _35_ <= 17'h00000;
    else _35_ <= { celloutsig_0_5z[2], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, _08_[4], _06_, _02_, _08_[1:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z };
  assign { _10_[16:5], _05_, _10_[3:2], _03_, _10_[0] } = _35_;
  reg [4:0] _36_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _36_ <= 5'h00;
    else _36_ <= { in_data[17], _11_[3], _01_, _00_, _11_[0] };
  assign { _08_[4], _06_, _02_, _08_[1:0] } = _36_;
  assign celloutsig_1_6z = { in_data[167:153], celloutsig_1_1z } === { in_data[110:96], celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_18z[13:6], celloutsig_0_12z, _08_[4], _06_, _02_, _08_[1:0] } === celloutsig_0_17z[16:3];
  assign celloutsig_0_31z = { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_8z } <= celloutsig_0_5z[2:0];
  assign celloutsig_0_26z = ! celloutsig_0_22z[4:1];
  assign celloutsig_0_33z = { _08_[4], _06_, _02_, _08_[1:0], celloutsig_0_12z } || { celloutsig_0_18z[4:0], celloutsig_0_20z };
  assign celloutsig_1_3z = { in_data[179:166], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } || { in_data[137:128], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_12z & ~(celloutsig_0_10z[0]);
  assign celloutsig_0_10z = { celloutsig_0_6z, _09_[2], _04_, _07_, celloutsig_0_7z } % { 1'h1, _09_[2], _04_, _07_, celloutsig_0_2z };
  assign { celloutsig_0_17z[22:2], celloutsig_0_17z[0] } = in_data[9] ? { _10_[3:2], _03_, _10_[0], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, _08_[4], _06_, _02_, _08_[1:0], celloutsig_0_8z, celloutsig_0_3z, _09_[2], _04_, _07_, celloutsig_0_16z } : { _10_[14:13], _11_[3], _01_, _00_, _11_[0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_3z = { _08_[4], _06_, _02_, _08_[1] } != in_data[75:72];
  assign celloutsig_1_10z = { in_data[111], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z } != { in_data[147], celloutsig_1_5z[5:3], 1'h0, celloutsig_1_5z[1:0] };
  assign celloutsig_0_29z = { _11_[3], _01_, celloutsig_0_16z, celloutsig_0_15z } !== celloutsig_0_10z[4:1];
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } !== { in_data[135:131], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_37z = ^ { _01_, _00_, _11_[0], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_33z, _08_[4], _06_, _02_, _08_[1:0], celloutsig_0_6z };
  assign celloutsig_0_47z = { celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_39z } >>> { celloutsig_0_18z[1:0], celloutsig_0_10z };
  assign celloutsig_1_9z = { celloutsig_1_5z[4:3], 1'h0, celloutsig_1_5z[1] } >>> { celloutsig_1_7z[6], celloutsig_1_7z[4], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_22z = { celloutsig_0_18z[28:26], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_7z, _11_[3], _01_, _00_, _11_[0], celloutsig_0_16z } >>> { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_18z = in_data[75:44] ^ { in_data[89:83], _09_[2], _04_, _07_, _10_[16:5], _05_, _10_[3:2], _03_, _10_[0], celloutsig_0_4z, _09_[2], _04_, _07_, celloutsig_0_3z };
  assign { celloutsig_1_5z[1:0], celloutsig_1_5z[5:3] } = { celloutsig_1_4z, celloutsig_1_0z, in_data[177:175] } ^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign { celloutsig_1_7z[2], celloutsig_1_7z[3], celloutsig_1_7z[6], celloutsig_1_7z[1], celloutsig_1_7z[4], celloutsig_1_7z[17:7] } = ~ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[150:140] };
  assign { celloutsig_1_8z[0], celloutsig_1_8z[2], celloutsig_1_8z[10:9], celloutsig_1_8z[4:3], celloutsig_1_8z[8:6] } = ~ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z[1:0], celloutsig_1_5z[5:3] };
  assign _08_[3:2] = { _06_, _02_ };
  assign _09_[1:0] = { _04_, _07_ };
  assign { _10_[4], _10_[1] } = { _05_, _03_ };
  assign _11_[2:1] = { _01_, _00_ };
  assign celloutsig_0_17z[1] = celloutsig_0_3z;
  assign celloutsig_1_5z[2] = 1'h0;
  assign { celloutsig_1_7z[5], celloutsig_1_7z[0] } = { celloutsig_1_7z[6], celloutsig_1_7z[2] };
  assign { celloutsig_1_8z[5], celloutsig_1_8z[1] } = { 1'h1, celloutsig_1_8z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
