OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/usb/runs/28-01_06-18/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/usb/runs/28-01_06-18/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/usb/runs/28-01_06-18/tmp/floorplan/12-pdn.def
Notice 0: Design: usb
Notice 0:     Created 46 pins.
Notice 0:     Created 1498 components and 8686 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1021 nets and 3450 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/usb/runs/28-01_06-18/tmp/floorplan/12-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 171580 176800
[INFO GPL-0006] NumInstances: 1498
[INFO GPL-0007] NumPlaceInstances: 998
[INFO GPL-0008] NumFixedInstances: 500
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 1021
[INFO GPL-0011] NumPins: 3494
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 177545 188265
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 171580 176800
[INFO GPL-0016] CoreArea: 27552675200
[INFO GPL-0017] NonPlaceInstsArea: 930892800
[INFO GPL-0018] PlaceInstsArea: 11089385600
[INFO GPL-0019] Util(%): 41.66
[INFO GPL-0020] StdInstsArea: 11089385600
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00000279 HPWL: 16578980
[InitialPlace]  Iter: 2 CG Error: 0.00000059 HPWL: 15241268
[InitialPlace]  Iter: 3 CG Error: 0.00000108 HPWL: 15243279
[InitialPlace]  Iter: 4 CG Error: 0.00000071 HPWL: 15278950
[InitialPlace]  Iter: 5 CG Error: 0.00000093 HPWL: 15273570
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 1081
[INFO GPL-0032] FillerInit: NumGNets: 1021
[INFO GPL-0033] FillerInit: NumGPins: 3494
[INFO GPL-0023] TargetDensity: 0.45
[INFO GPL-0024] AveragePlaceInstArea: 11111608
[INFO GPL-0025] IdealBinArea: 24692462
[INFO GPL-0026] IdealBinCnt: 1115
[INFO GPL-0027] TotalBinArea: 27552675200
[INFO GPL-0028] BinCnt: 32 32
[INFO GPL-0029] BinSize: 5190 5185
[INFO GPL-0030] NumBins: 1024
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.933499 HPWL: 9397022
[NesterovSolve] Iter: 10 overflow: 0.851029 HPWL: 11877727
[NesterovSolve] Iter: 20 overflow: 0.835949 HPWL: 12108349
[NesterovSolve] Iter: 30 overflow: 0.831652 HPWL: 12139719
[NesterovSolve] Iter: 40 overflow: 0.832787 HPWL: 12110541
[NesterovSolve] Iter: 50 overflow: 0.833067 HPWL: 12105913
[NesterovSolve] Iter: 60 overflow: 0.832008 HPWL: 12109346
[NesterovSolve] Iter: 70 overflow: 0.831867 HPWL: 12110154
[NesterovSolve] Iter: 80 overflow: 0.832024 HPWL: 12110053
[NesterovSolve] Iter: 90 overflow: 0.832201 HPWL: 12108183
[NesterovSolve] Iter: 100 overflow: 0.832154 HPWL: 12115238
[NesterovSolve] Iter: 110 overflow: 0.831703 HPWL: 12131856
[NesterovSolve] Iter: 120 overflow: 0.831084 HPWL: 12152781
[NesterovSolve] Iter: 130 overflow: 0.830055 HPWL: 12186204
[NesterovSolve] Iter: 140 overflow: 0.828145 HPWL: 12244134
[NesterovSolve] Iter: 150 overflow: 0.824536 HPWL: 12336811
[NesterovSolve] Iter: 160 overflow: 0.820333 HPWL: 12472192
[NesterovSolve] Iter: 170 overflow: 0.813618 HPWL: 12665722
[NesterovSolve] Iter: 180 overflow: 0.801232 HPWL: 12910982
[NesterovSolve] Iter: 190 overflow: 0.790285 HPWL: 13250868
[NesterovSolve] Iter: 200 overflow: 0.769239 HPWL: 13623738
[NesterovSolve] Iter: 210 overflow: 0.751027 HPWL: 14061390
[NesterovSolve] Iter: 220 overflow: 0.728241 HPWL: 14537509
[NesterovSolve] Iter: 230 overflow: 0.695171 HPWL: 15021969
[NesterovSolve] Iter: 240 overflow: 0.657144 HPWL: 15518832
[NesterovSolve] Iter: 250 overflow: 0.618921 HPWL: 15840965
[NesterovSolve] Iter: 260 overflow: 0.576804 HPWL: 16106400
[NesterovSolve] Iter: 270 overflow: 0.543858 HPWL: 16661570
[NesterovSolve] Iter: 280 overflow: 0.509325 HPWL: 17052899
[NesterovSolve] Iter: 290 overflow: 0.471907 HPWL: 17396054
[NesterovSolve] Iter: 300 overflow: 0.431721 HPWL: 17709914
[NesterovSolve] Iter: 310 overflow: 0.387559 HPWL: 17988307
[NesterovSolve] Iter: 320 overflow: 0.346049 HPWL: 18237927
[NesterovSolve] Iter: 330 overflow: 0.31524 HPWL: 18393541
[NesterovSolve] Iter: 340 overflow: 0.280032 HPWL: 18540405
[NesterovSolve] Iter: 350 overflow: 0.248814 HPWL: 18687689
[NesterovSolve] Iter: 360 overflow: 0.21833 HPWL: 18819335
[NesterovSolve] Iter: 370 overflow: 0.19213 HPWL: 18982871
[NesterovSolve] Iter: 380 overflow: 0.166883 HPWL: 19126418
[NesterovSolve] Iter: 390 overflow: 0.139606 HPWL: 19223230
[NesterovSolve] Iter: 400 overflow: 0.120233 HPWL: 19355134
[NesterovSolve] Iter: 410 overflow: 0.105599 HPWL: 19479491
[NesterovSolve] Finished with Overflow: 0.098623
Warning: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.5100000000000002
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.5100000000000002
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _1772_ (rising edge-triggered flip-flop clocked by clk_48)
Endpoint: _1694_ (removal check against rising-edge clock clk_48)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_48 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1772_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.06    0.23    0.23 ^ _1772_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.01                           tx.state[0] (net)
                  0.06    0.00    0.23 ^ _0838_/B (sky130_fd_sc_hd__nor2_2)
                  0.03    0.03    0.26 v _0838_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _0447_ (net)
                  0.03    0.00    0.26 v _0840_/A (sky130_fd_sc_hd__nand2_2)
                  0.06    0.06    0.31 ^ _0840_/Y (sky130_fd_sc_hd__nand2_2)
     3    0.01                           _0449_ (net)
                  0.06    0.00    0.31 ^ _0846_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    0.36 v _0846_/Y (sky130_fd_sc_hd__inv_2)
     4    0.02                           _0454_ (net)
                  0.04    0.00    0.36 v _1452_/B (sky130_fd_sc_hd__nor2_2)
                  0.51    0.39    0.75 ^ _1452_/Y (sky130_fd_sc_hd__nor2_2)
    16    0.07                           tx.tx_crc.rst_n (net)
                  0.51    0.00    0.75 ^ _1694_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.75   data arrival time

                  0.00    0.00    0.00   clock clk_48 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _1694_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.11    0.11   library removal time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _1606_ (rising edge-triggered flip-flop clocked by clk_48)
Endpoint: _1607_ (rising edge-triggered flip-flop clocked by clk_48)
Path Group: clk_48
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_48 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1606_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.19    0.19 ^ _1606_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           recv.d_filter.r[0] (net)
                  0.04    0.00    0.19 ^ _1607_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.19   data arrival time

                  0.00    0.00    0.00   clock clk_48 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _1607_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)


Startpoint: rst_n (input port clocked by clk_48)
Endpoint: _1755_ (recovery check against rising-edge clock clk_48)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_48 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.51    2.51 ^ input external delay
                  0.93    0.67    3.18 ^ rst_n (in)
    93    0.40                           rst_n (net)
                  0.93    0.00    3.18 ^ _1450_/A (sky130_fd_sc_hd__inv_2)
                  0.21    0.34    3.52 v _1450_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _0396_ (net)
                  0.21    0.00    3.52 v _1451_/B (sky130_fd_sc_hd__nor2_2)
                  1.52    1.21    4.73 ^ _1451_/Y (sky130_fd_sc_hd__nor2_2)
    21    0.09                           recv.sm.crc16.rst_n (net)
                  1.52    0.01    4.74 ^ _1755_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  4.74   data arrival time

                  0.00   12.55   12.55   clock clk_48 (rise edge)
                          0.00   12.55   clock network delay (ideal)
                          0.00   12.55   clock reconvergence pessimism
                                 12.55 ^ _1755_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.05   12.60   library recovery time
                                 12.60   data required time
-----------------------------------------------------------------------------
                                 12.60   data required time
                                 -4.74   data arrival time
-----------------------------------------------------------------------------
                                  7.86   slack (MET)


Startpoint: handshake[1] (input port clocked by clk_48)
Endpoint: _1649_ (rising edge-triggered flip-flop clocked by clk_48)
Path Group: clk_48
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_48 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.51    2.51 ^ input external delay
                  0.04    0.02    2.53 ^ handshake[1] (in)
     2    0.01                           handshake[1] (net)
                  0.04    0.00    2.53 ^ _1256_/A (sky130_fd_sc_hd__buf_1)
                  0.66    0.56    3.09 ^ _1256_/X (sky130_fd_sc_hd__buf_1)
     6    0.04                           _0750_ (net)
                  0.66    0.00    3.09 ^ _1398_/A (sky130_fd_sc_hd__inv_2)
                  0.22    0.38    3.47 v _1398_/Y (sky130_fd_sc_hd__inv_2)
     6    0.03                           _0037_ (net)
                  0.22    0.00    3.47 v _1594_/S (sky130_fd_sc_hd__mux2_1)
                  0.10    0.73    4.20 v _1594_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _0085_ (net)
                  0.10    0.00    4.20 v _1595_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.66    4.86 v _1595_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _0086_ (net)
                  0.13    0.00    4.86 v _1548_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.63    5.49 v _1548_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _0087_ (net)
                  0.10    0.00    5.49 v _1549_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.63    6.12 v _1549_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _0088_ (net)
                  0.11    0.00    6.12 v _1550_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.14    0.70    6.81 v _1550_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _0787_ (net)
                  0.14    0.00    6.81 v _1277_/B (sky130_fd_sc_hd__nand2_2)
                  0.11    0.14    6.95 ^ _1277_/Y (sky130_fd_sc_hd__nand2_2)
     1    0.01                           _0768_ (net)
                  0.11    0.00    6.95 ^ _1278_/B (sky130_fd_sc_hd__nand2_2)
                  0.05    0.10    7.05 v _1278_/Y (sky130_fd_sc_hd__nand2_2)
     1    0.00                           _0184_ (net)
                  0.05    0.00    7.05 v _1649_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.05   data arrival time

                  0.00   12.55   12.55   clock clk_48 (rise edge)
                          0.00   12.55   clock network delay (ideal)
                          0.00   12.55   clock reconvergence pessimism
                                 12.55 ^ _1649_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.28   12.27   library setup time
                                 12.27   data required time
-----------------------------------------------------------------------------
                                 12.27   data required time
                                 -7.05   data arrival time
-----------------------------------------------------------------------------
                                  5.22   slack (MET)


No paths found.
wns 0.00
tns 0.00
