

================================================================
== Synthesis Summary Report of 'event_queue_kernel'
================================================================
+ General Information: 
    * Date:           Sun Jul 28 03:49:54 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        pdes_fpga_vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |                     Modules                    | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |    |            |           |     |
    |                     & Loops                    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |    LUT    | URAM|
    +------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |+ event_queue_kernel                            |     -|  0.03|        -|       -|         -|        -|     -|        no|  6 (~0%)|   -|  1538 (~0%)|  2305 (1%)|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_49_1  |     -|  0.03|        -|       -|         -|        -|     -|        no|        -|   -|   660 (~0%)|  871 (~0%)|    -|
    |  o VITIS_LOOP_49_1                             |    II|  3.65|        -|       -|         5|        3|     -|       yes|        -|   -|           -|          -|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_33_1  |     -|  0.40|        -|       -|         -|        -|     -|        no|        -|   -|   138 (~0%)|  369 (~0%)|    -|
    |  o VITIS_LOOP_33_1                             |    II|  3.65|        -|       -|         3|        2|     -|       yes|        -|   -|           -|          -|    -|
    +------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+--------------+--------+----------+
| Interface    | Mode   | Bitwidth |
+--------------+--------+----------+
| input_r      | ap_vld | 130      |
| output_event | ap_vld | 129      |
| success      | ap_vld | 1        |
+--------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+------------------+
| Argument     | Direction | Datatype         |
+--------------+-----------+------------------+
| input        | in        | EventQueueInput& |
| output_event | out       | TimeWarpEvent&   |
| success      | out       | bool&            |
+--------------+-----------+------------------+

* SW-to-HW Mapping
+--------------+---------------------+---------+
| Argument     | HW Interface        | HW Type |
+--------------+---------------------+---------+
| input        | input_r             | port    |
| input        | input_r_ap_vld      | port    |
| output_event | output_event        | port    |
| output_event | output_event_ap_vld | port    |
| success      | success             | port    |
| success      | success_ap_vld      | port    |
+--------------+---------------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                           | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + event_queue_kernel                           | 0   |        |              |     |        |         |
|   add_ln887_fu_628_p2                          | -   |        | add_ln887    | add | fabric | 0       |
|   add_ln886_fu_612_p2                          | -   |        | add_ln886    | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_49_1 | 0   |        |              |     |        |         |
|    ret_V_fu_386_p2                             | -   |        | ret_V        | add | fabric | 0       |
|    child_V_fu_456_p2                           | -   |        | child_V      | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_33_1 | 0   |        |              |     |        |         |
|    i_2_fu_351_p2                               | -   |        | i_2          | add | fabric | 0       |
|    add_ln1559_fu_289_p2                        | -   |        | add_ln1559   | add | fabric | 0       |
|    sub_ln1559_fu_303_p2                        | -   |        | sub_ln1559   | sub | fabric | 0       |
|    sub_ln1559_1_fu_319_p2                      | -   |        | sub_ln1559_1 | sub | fabric | 0       |
+------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+
| Name                                     | BRAM | URAM | Pragma | Variable                             | Storage | Impl | Latency |
+------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+
| + event_queue_kernel                     | 6    | 0    |        |                                      |         |      |         |
|   g_event_queue_heap_send_time_V_U       | 1    | -    |        | g_event_queue_heap_send_time_V       | ram_1p  | auto | 1       |
|   g_event_queue_heap_recv_time_V_U       | 2    | -    |        | g_event_queue_heap_recv_time_V       | ram_s2p | auto | 1       |
|   g_event_queue_heap_data_V_U            | 1    | -    |        | g_event_queue_heap_data_V            | ram_1p  | auto | 1       |
|   g_event_queue_heap_sender_id_V_U       | 1    | -    |        | g_event_queue_heap_sender_id_V       | ram_1p  | auto | 1       |
|   g_event_queue_heap_receiver_id_V_U     | 1    | -    |        | g_event_queue_heap_receiver_id_V     | ram_1p  | auto | 1       |
|   g_event_queue_heap_is_anti_message_V_U | -    | -    |        | g_event_queue_heap_is_anti_message_V | ram_1p  | auto | 1       |
+------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+-----------------------------------------------------------+
| Type      | Options                  | Location                                                  |
+-----------+--------------------------+-----------------------------------------------------------+
| interface | ap_vld port=input        | cpp/EventQueue.cpp:16 in event_queue_kernel, input        |
| interface | ap_vld port=output_event | cpp/EventQueue.cpp:17 in event_queue_kernel, output_event |
| interface | ap_vld port=success      | cpp/EventQueue.cpp:18 in event_queue_kernel, success      |
| inline    |                          | cpp/EventQueue.hpp:31 in siftup                           |
| inline    |                          | cpp/EventQueue.hpp:47 in siftdown                         |
| inline    |                          | cpp/EventQueue.hpp:66 in enqueue                          |
| inline    |                          | cpp/EventQueue.hpp:76 in dequeue                          |
| inline    |                          | cpp/EventQueue.hpp:89 in peek                             |
| inline    |                          | cpp/EventQueue.hpp:94 in empty                            |
| inline    |                          | cpp/EventQueue.hpp:99 in is_full                          |
| interface | ap_ctrl_hs port=return   | cpp/StateBuffer.cpp:25 in state_buffer_kernel, return     |
| interface | ap_vld port=input        | cpp/StateBuffer.cpp:26 in state_buffer_kernel, input      |
| interface | ap_vld port=success      | cpp/StateBuffer.cpp:27 in state_buffer_kernel, success    |
| inline    |                          | cpp/StateBuffer.hpp:47 in push                            |
| inline    |                          | cpp/StateBuffer.hpp:66 in pop                             |
| inline    |                          | cpp/StateBuffer.hpp:82 in rollback                        |
| inline    |                          | cpp/StateBuffer.hpp:105 in commit                         |
| pipeline  | II=1                     | cpp/StateBuffer.hpp:109 in commit                         |
| inline    |                          | cpp/StateBuffer.hpp:150 in is_full                        |
| inline    |                          | cpp/StateBuffer.hpp:155 in get_gvt                        |
| inline    |                          | cpp/StateBuffer.hpp:160 in peek                           |
+-----------+--------------------------+-----------------------------------------------------------+


