0.7
2020.2
May  7 2023
15:24:31
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sim_1/new/alu_tester.v,1696704228,verilog,,,,alu_tester,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sim_1/new/extendedCPU_tester.v,1696704715,verilog,,,,extendedCPU_tester,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/adder.v,1696703272,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/alu.v,,adder,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/alu.v,1696705536,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/control.v,,alu,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/control.v,1696705346,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/extender.v,,control,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/extender.v,1696703305,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/memory.v,,extender,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/memory.v,1696705941,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/mux2_1.v,,memory,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/mux2_1.v,1696703335,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/nanocpu.v,,mux2_1,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/nanocpu.v,1696704448,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/regfile.v,,nanocpu,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sources_1/new/regfile.v,1696703400,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab5/Lab5.srcs/sim_1/new/extendedCPU_tester.v,,regfile,,,,,,,,
