
(pcb
 "C:\Users\tyler.davis5\Documents\Sumer Work 2015\Sandwich Board\0Schematic\Sandwich Board\Sandwich Board.S_PADS95.S.db"
	(version "5.0.0")
	(units "basic")
	(config_properties
		(attributes
			(attval "PcbConfigName"
 "C:\MentorGraphics\9.5PADS\SDD_HOME/standard/pads95.cfg")
			(attval "CnsFile"
 "C:\MentorGraphics\9.5PADS\SDD_HOME\standard\isis\pads95.cns")
			(attval "BeAdapter" "PADS95")
			(attval "FeAdapter" "DxDesigner")
			(attval "SYSCONFIG" "pcbfwd")
			(attval "LASTSYSCONFIG" "pcbfwd"))
		(constraints
			(cnsval "U:Velocity" "Unknown:3")
			(cnsval "U:Time" "Unknown:3")
			(cnsval "U:Ampere" "Unknown:3")
			(cnsval "U:Capacitance" "Unknown:3")
			(cnsval "U:Inductance" "Unknown:3")
			(cnsval "U:Ohm" "Unknown:3")
			(cnsval "U:Volt" "Unknown:3")
			(cnsval "U:Power" "Unknown:3")
			(cnsval "U:Unknown" "Unknown:3")
			(cnsval "U:Angle" "Unknown:3")
			(cnsval "U:Linear" "THOUSANDTHS:3")))
	(project_properties
		(attributes
			(attval "EPLANNER_DSN" "1.0")))
	(part_library
		(part "TP_25PIN_52THRU100")
		(logical_part_mapping "TP_25PIN_52THRU100"
			(comp "J6"))
		(logical_part "TP_25PIN_52THRU100"
			(slots
				(slot "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1"
					(attributes
						(attval "DEVICE" "TP_25PIN_52THRU100")
						(attval "PKG_TYPE" "TP_25PIN")
						(attval "REFDES" "J?"))))
			(pin 1  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_98" 0)
			(pin 10  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_96" 0)
			(pin 18  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_94" 0)
			(pin 2  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_92" 0)
			(pin 11  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_90" 0)
			(pin 19  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_88" 0)
			(pin 3  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_86" 0)
			(pin 12  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_84" 0)
			(pin 20  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_82" 0)
			(pin 4  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_80" 0)
			(pin 13  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_78" 0)
			(pin 21  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_76" 0)
			(pin 5  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_74" 0)
			(pin 14  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_72" 0)
			(pin 22  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_70" 0)
			(pin 6  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_68" 0)
			(pin 15  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_66" 0)
			(pin 23  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_64" 0)
			(pin 7  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_62" 0)
			(pin 16  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_60" 0)
			(pin 24  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_58" 0)
			(pin 8  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_56" 0)
			(pin 17  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_54" 0)
			(pin 25  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_52" 0)
			(pin 9  3 "TP_25PIN_52THRU100__TP_25PIN_52THRU100_1" 0 "PIN_100" 0))
		(part "TP_25PIN_51THRU99")
		(logical_part_mapping "TP_25PIN_51THRU99"
			(comp "J4"))
		(logical_part "TP_25PIN_51THRU99"
			(slots
				(slot "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1"
					(attributes
						(attval "DEVICE" "TP_25PIN_51THRU99")
						(attval "PKG_TYPE" "TP_25PIN")
						(attval "REFDES" "J?"))))
			(pin 8  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_99" 0)
			(pin 7  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_97" 0)
			(pin 6  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_95" 0)
			(pin 5  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_93" 0)
			(pin 4  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_91" 0)
			(pin 3  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_89" 0)
			(pin 2  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_87" 0)
			(pin 1  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_85" 0)
			(pin 17  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_83" 0)
			(pin 16  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_81" 0)
			(pin 15  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_79" 0)
			(pin 14  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_77" 0)
			(pin 13  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_75" 0)
			(pin 12  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_73" 0)
			(pin 11  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_71" 0)
			(pin 10  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_69" 0)
			(pin 9  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_67" 0)
			(pin 25  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_65" 0)
			(pin 24  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_63" 0)
			(pin 23  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_61" 0)
			(pin 22  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_59" 0)
			(pin 21  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_57" 0)
			(pin 20  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_55" 0)
			(pin 19  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_53" 0)
			(pin 18  3 "TP_25PIN_51THRU99__TP_25PIN_51THRU99_1" 0 "PIN_51" 0))
		(part "TP_25PIN_2THRU50")
		(logical_part_mapping "TP_25PIN_2THRU50"
			(comp "J5"))
		(logical_part "TP_25PIN_2THRU50"
			(slots
				(slot "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1"
					(attributes
						(attval "DEVICE" "TP_25PIN_2THRU50")
						(attval "PKG_TYPE" "TP_25PIN")
						(attval "REFDES" "J?"))))
			(pin 8  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_50" 0)
			(pin 7  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_48" 0)
			(pin 6  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_46" 0)
			(pin 5  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_44" 0)
			(pin 4  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_42" 0)
			(pin 3  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_40" 0)
			(pin 2  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_38" 0)
			(pin 1  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_36" 0)
			(pin 17  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_34" 0)
			(pin 16  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_32" 0)
			(pin 15  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_30" 0)
			(pin 14  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_28" 0)
			(pin 13  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_26" 0)
			(pin 12  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_24" 0)
			(pin 11  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_22" 0)
			(pin 10  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_20" 0)
			(pin 9  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_18" 0)
			(pin 25  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_16" 0)
			(pin 24  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_14" 0)
			(pin 23  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_12" 0)
			(pin 22  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_10" 0)
			(pin 21  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_08" 0)
			(pin 20  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_06" 0)
			(pin 19  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_04" 0)
			(pin 18  3 "TP_25PIN_2THRU50__TP_25PIN_2THRU50_1" 0 "PIN_02" 0))
		(part "TP_25PIN_1THRU49")
		(logical_part_mapping "TP_25PIN_1THRU49"
			(comp "J3"))
		(logical_part "TP_25PIN_1THRU49"
			(slots
				(slot "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1"
					(attributes
						(attval "DEVICE" "TP_25PIN_1THRU49")
						(attval "PKG_TYPE" "TP_25PIN")
						(attval "REFDES" "J?"))))
			(pin 9  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_49" 0)
			(pin 1  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_47" 0)
			(pin 10  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_45" 0)
			(pin 18  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_43" 0)
			(pin 2  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_41" 0)
			(pin 11  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_39" 0)
			(pin 19  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_37" 0)
			(pin 3  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_35" 0)
			(pin 12  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_33" 0)
			(pin 20  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_31" 0)
			(pin 4  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_29" 0)
			(pin 13  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_27" 0)
			(pin 21  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_25" 0)
			(pin 5  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_23" 0)
			(pin 14  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_21" 0)
			(pin 22  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_19" 0)
			(pin 6  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_17" 0)
			(pin 15  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_15" 0)
			(pin 23  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_13" 0)
			(pin 7  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_11" 0)
			(pin 16  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_09" 0)
			(pin 24  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_07" 0)
			(pin 8  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_05" 0)
			(pin 17  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_03" 0)
			(pin 25  3 "TP_25PIN_1THRU49__TP_25PIN_1THRU49_1" 0 "PIN_01" 0))
		(part "B2B_50POS_RECEPTACLE")
		(logical_part_mapping "B2B_50POS_RECEPTACLE"
			(comp "J2"))
		(logical_part "B2B_50POS_RECEPTACLE"
			(slots
				(slot "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1"
					(attributes
						(attval "DEVICE" "B2B_50POS_RECEPTACLE")
						(attval "HETERO" "B2B_50POS_RECEP_J1,B2B_50POS_RECEP_J2")
						(attval "Part Number" "529910508")
						(attval "PKG_TYPE" "BOARD_TO_BOARD_50POS_RECEPTACLE_TEMPLATE")
						(attval "REFDES" "J?")))
				(slot "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2"
					(attributes
						(attval "DEVICE" "B2B_50POS_RECEPTACLE")
						(attval "HETERO" "B2B_50POS_RECEP_J1,B2B_50POS_RECEP_J2")
						(attval "Part Number" "529910508")
						(attval "PKG_TYPE" "BOARD_TO_BOARD_50POS_RECEPTACLE_TEMPLATE")
						(attval "REFDES" "J?"))))
			(pin 50  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "50_GND" 0)
			(pin 49  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "49_I2C_SCL" 0)
			(pin 48  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "48_M_CPLD_15" 0)
			(pin 47  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "47_I2C_SDA" 0)
			(pin 46  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "46_M_CPLD_14" 0)
			(pin 45  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "45_GND" 0)
			(pin 44  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "44_M_CPLD_13" 0)
			(pin 43  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "43_PWR_MAIN" 0)
			(pin 42  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "42_M_CPLD_12" 0)
			(pin 41  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "41_PWR_MAIN" 0)
			(pin 40  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "40_M_CPLD_11" 0)
			(pin 39  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "39_VCC1P8_AUX" 0)
			(pin 38  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "38_M_CPLD_10" 0)
			(pin 37  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "37_GND" 0)
			(pin 36  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "36_M_CPLD_09" 0)
			(pin 35  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "35_M_FPGA_8A_01" 0)
			(pin 34  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "34_M_CPLD_08" 0)
			(pin 33  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "33_M_FPGA_8A_00" 0)
			(pin 32  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "32_M_CPLD_07" 0)
			(pin 31  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "31_M_FPGA_8A_02" 0)
			(pin 30  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "30_M_CPLD_06" 0)
			(pin 29  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "29_M_FPGA_7A_06" 0)
			(pin 28  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "28_M_CPLD_05" 0)
			(pin 27  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "27_M_FPGA_7A_00" 0)
			(pin 26  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "26_M_CPLD_04" 0)
			(pin 25  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "25_GND" 0)
			(pin 24  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "24_M_CPLD_03" 0)
			(pin 23  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "23_M_FPGA_7A_01" 0)
			(pin 22  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "22_M_CPLD_02" 0)
			(pin 21  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "21_M_FPGA_7A_07" 0)
			(pin 20  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "20_M_CPLD_01" 0)
			(pin 19  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "19_M_FPGA_7A_02" 0)
			(pin 18  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "18_M_CPLD_00" 0)
			(pin 17  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "17_M_FPGA_7A_03" 0)
			(pin 16  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "16_CPLDON_02" 0)
			(pin 15  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "15_M_FPGA_7A_08" 0)
			(pin 14  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "14_CPLDON_01" 0)
			(pin 13  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "13_GND" 0)
			(pin 12  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "12_CPLDON_00" 0)
			(pin 11  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0
 "11_M_FPGA_7A_04" 0)
			(pin 10  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "10_GND" 0)
			(pin 9  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "09_M_FPGA_7A_09" 0)
			(pin 8  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "08_VCC1P8" 0)
			(pin 7  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "07_M_FPGA_7A_05" 0)
			(pin 6  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "06_VCC1P8" 0)
			(pin 5  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "05_M_FPGA_7A_10" 0)
			(pin 4  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "04_FPGA_3P3V" 0)
			(pin 3  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "03_M_FPGA_7A_12" 0)
			(pin 2  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "02_FPGA_3P3V" 0)
			(pin 1  3 "B2B_50POS_RECEP_J1__B2B_50POS_RECEPTACLE_1" 0 "01_M_FPGA_7A_11" 0)
			(pin 99  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "99_ESH_AUX_VCC" 0)
			(pin 98  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "98_ESH_AUX_VCC" 0)
			(pin 97  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "97_ESH_AUX_VCC" 0)
			(pin 96  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "96_GND" 0)
			(pin 95  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "95_VCC1P1" 0)
			(pin 94  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "94_M_FPGA_3B_07" 0)
			(pin 93  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "93_VCC1P1" 0)
			(pin 92  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "92_M_FPGA_3B_08" 0)
			(pin 91  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "91_GND" 0)
			(pin 90  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "90_M_FPGA_3B_05" 0)
			(pin 89  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "89_ESH_FORCE_STARTUP" 0)
			(pin 88  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "88_ESH_FPGA_USB_DPLUS" 0)
			(pin 87  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "87_ESH_FPGA_SPI_CLK" 0)
			(pin 86  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "86_ESH_FPGA_USB_DMINUS" 0)
			(pin 85  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "85_ESH_JTAG_TCK" 0)
			(pin 84  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "84_M_FPGA_3B_12" 0)
			(pin 83  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "83_ESH_JTAG_TMS_SPI_CS" 0)
			(pin 82  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "82_M_FPGA_3B_09" 0)
			(pin 81  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "81_ESH_JTAG_TDI_SPI_MOSI" 0)
			(pin 80  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "80_M_FPGA_3B_13" 0)
			(pin 79  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "79_ESH_JTAG_TDO_SPI_MISO" 0)
			(pin 78  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "78_M_FPGA_3B_10" 0)
			(pin 77  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "77_M_FPGA_3B_03" 0)
			(pin 76  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "76_M_FPGA_3B_01" 0)
			(pin 75  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "75_M_FPGA_3B_06" 0)
			(pin 74  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "74_M_FPGA_3B_11" 0)
			(pin 73  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "73_M_FPGA_3B_02" 0)
			(pin 72  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "72_M_FPGA_3B_00" 0)
			(pin 71  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "71_M_FPGA_3B_04" 0)
			(pin 70  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "70_M_FPGA_4A_06" 0)
			(pin 69  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "69_M_FPGA_4A_00" 0)
			(pin 68  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "68_M_FPGA_4A_01" 0)
			(pin 67  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "67_GND" 0)
			(pin 66  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "66_FPGA_2P5V" 0)
			(pin 65  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "65_VCC2P5" 0)
			(pin 64  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "64_M_FPGA_4A_02" 0)
			(pin 63  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "63_VCC2P5" 0)
			(pin 62  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "62_M_FPGA_4A_03" 0)
			(pin 61  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "61_FPGA_1P8V" 0)
			(pin 60  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "60_M_FPGA_4A_07" 0)
			(pin 59  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "59_FPGA_1P8V" 0)
			(pin 58  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "58_M_FPGA_4A_04" 0)
			(pin 57  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "57_PWR_MAIN" 0)
			(pin 56  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "56_M_FPGA_4A_08" 0)
			(pin 55  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "55_PWR_MAIN" 0)
			(pin 54  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "54_M_FPGA_4A_09" 0)
			(pin 53  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "53_VCC3P3" 0)
			(pin 52  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "52_M_FPGA_4A_05" 0)
			(pin 51  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0 "51_VCC3P3" 0)
			(pin 100  3 "B2B_50POS_RECEP_J2__B2B_50POS_RECEPTACLE_2" 0
 "100_ESH_AUX_VCC" 0))
		(part "B2B_50POS_PLUG")
		(logical_part_mapping "B2B_50POS_PLUG"
			(comp "J1"))
		(logical_part "B2B_50POS_PLUG"
			(slots
				(slot "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1"
					(attributes
						(attval "DEVICE" "B2B_50POS_PLUG")
						(attval "HETERO" "B2B_50POS_PLUG_J1,B2B_50POS_PLUG_J2")
						(attval "Part Number" "529910508")
						(attval "PKG_TYPE" "BOARD_TO_BOARD_50POS_PLUG_TEMPLATE")
						(attval "REFDES" "J?")))
				(slot "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2"
					(attributes
						(attval "DEVICE" "B2B_50POS_PLUG")
						(attval "HETERO" "B2B_50POS_PLUG_J1,B2B_50POS_PLUG_J2")
						(attval "Part Number" "529910508")
						(attval "PKG_TYPE" "BOARD_TO_BOARD_50POS_PLUG_TEMPLATE")
						(attval "REFDES" "J?"))))
			(pin 50  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "50_GND" 0)
			(pin 49  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "49_I2C_SCL" 0)
			(pin 48  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "48_M_CPLD_15" 0)
			(pin 47  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "47_I2C_SDA" 0)
			(pin 46  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "46_M_CPLD_14" 0)
			(pin 45  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "45_GND" 0)
			(pin 44  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "44_M_CPLD_13" 0)
			(pin 43  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "43_PWR_MAIN" 0)
			(pin 42  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "42_M_CPLD_12" 0)
			(pin 41  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "41_PWR_MAIN" 0)
			(pin 40  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "40_M_CPLD_11" 0)
			(pin 39  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "39_VCC1P8_AUX" 0)
			(pin 38  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "38_M_CPLD_10" 0)
			(pin 37  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "37_GND" 0)
			(pin 36  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "36_M_CPLD_09" 0)
			(pin 35  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "35_M_FPGA_8A_01" 0)
			(pin 34  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "34_M_CPLD_08" 0)
			(pin 33  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "33_M_FPGA_8A_00" 0)
			(pin 32  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "32_M_CPLD_07" 0)
			(pin 31  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "31_M_FPGA_8A_02" 0)
			(pin 30  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "30_M_CPLD_06" 0)
			(pin 29  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "29_M_FPGA_7A_06" 0)
			(pin 28  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "28_M_CPLD_05" 0)
			(pin 27  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "27_M_FPGA_7A_00" 0)
			(pin 26  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "26_M_CPLD_04" 0)
			(pin 25  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "25_GND" 0)
			(pin 24  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "24_M_CPLD_03" 0)
			(pin 23  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "23_M_FPGA_7A_01" 0)
			(pin 22  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "22_M_CPLD_02" 0)
			(pin 21  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "21_M_FPGA_7A_07" 0)
			(pin 20  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "20_M_CPLD_01" 0)
			(pin 19  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "19_M_FPGA_7A_02" 0)
			(pin 18  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "18_M_CPLD_00" 0)
			(pin 17  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "17_M_FPGA_7A_03" 0)
			(pin 16  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "16_CPLDON_02" 0)
			(pin 15  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "15_M_FPGA_7A_08" 0)
			(pin 14  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "14_CPLDON_01" 0)
			(pin 13  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "13_GND" 0)
			(pin 12  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "12_CPLDON_00" 0)
			(pin 11  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "11_M_FPGA_7A_04" 0)
			(pin 10  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "10_GND" 0)
			(pin 9  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "09_M_FPGA_7A_09" 0)
			(pin 8  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "08_VCC1P8" 0)
			(pin 7  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "07_M_FPGA_7A_05" 0)
			(pin 6  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "06_VCC1P8" 0)
			(pin 5  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "05_M_FPGA_7A_10" 0)
			(pin 4  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "04_FPGA_3P3V" 0)
			(pin 3  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "03_M_FPGA_7A_12" 0)
			(pin 2  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "02_FPGA_3P3V" 0)
			(pin 1  3 "B2B_50POS_PLUG_J1__B2B_50POS_PLUG_1" 0 "01_M_FPGA_7A_11" 0)
			(pin 99  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "99_ESH_AUX_VCC" 0)
			(pin 98  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "98_ESH_AUX_VCC" 0)
			(pin 97  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "97_ESH_AUX_VCC" 0)
			(pin 96  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "96_GND" 0)
			(pin 95  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "95_VCC1P1" 0)
			(pin 94  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "94_M_FPGA_3B_07" 0)
			(pin 93  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "93_VCC1P1" 0)
			(pin 92  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "92_M_FPGA_3B_08" 0)
			(pin 91  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "91_GND" 0)
			(pin 90  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "90_M_FPGA_3B_05" 0)
			(pin 89  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "89_ESH_FORCE_STARTUP" 0)
			(pin 88  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "88_ESH_FPGA_USB_DPLUS" 0)
			(pin 87  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "87_ESH_FPGA_SPI_CLK" 0)
			(pin 86  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0
 "86_ESH_FPGA_USB_DMINUS" 0)
			(pin 85  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "85_ESH_JTAG_TCK" 0)
			(pin 84  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "84_M_FPGA_3B_12" 0)
			(pin 83  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0
 "83_ESH_JTAG_TMS_SPI_CS" 0)
			(pin 82  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "82_M_FPGA_3B_09" 0)
			(pin 81  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0
 "81_ESH_JTAG_TDI_SPI_MOSI" 0)
			(pin 80  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "80_M_FPGA_3B_13" 0)
			(pin 79  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0
 "79_ESH_JTAG_TDO_SPI_MISO" 0)
			(pin 78  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "78_M_FPGA_3B_10" 0)
			(pin 77  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "77_M_FPGA_3B_03" 0)
			(pin 76  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "76_M_FPGA_3B_01" 0)
			(pin 75  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "75_M_FPGA_3B_06" 0)
			(pin 74  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "74_M_FPGA_3B_11" 0)
			(pin 73  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "73_M_FPGA_3B_02" 0)
			(pin 72  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "72_M_FPGA_3B_00" 0)
			(pin 71  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "71_M_FPGA_3B_04" 0)
			(pin 70  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "70_M_FPGA_4A_06" 0)
			(pin 69  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "69_M_FPGA_4A_00" 0)
			(pin 68  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "68_M_FPGA_4A_01" 0)
			(pin 67  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "67_GND" 0)
			(pin 66  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "66_FPGA_2P5V" 0)
			(pin 65  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "65_VCC2P5" 0)
			(pin 64  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "64_M_FPGA_4A_02" 0)
			(pin 63  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "63_VCC2P5" 0)
			(pin 62  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "62_M_FPGA_4A_03" 0)
			(pin 61  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "61_FPGA_1P8V" 0)
			(pin 60  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "60_M_FPGA_4A_07" 0)
			(pin 59  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "59_FPGA_1P8V" 0)
			(pin 58  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "58_M_FPGA_4A_04" 0)
			(pin 57  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "57_PWR_MAIN" 0)
			(pin 56  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "56_M_FPGA_4A_08" 0)
			(pin 55  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "55_PWR_MAIN" 0)
			(pin 54  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "54_M_FPGA_4A_09" 0)
			(pin 53  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "53_VCC3P3" 0)
			(pin 52  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "52_M_FPGA_4A_05" 0)
			(pin 51  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "51_VCC3P3" 0)
			(pin 100  3 "B2B_50POS_PLUG_J2__B2B_50POS_PLUG_2" 0 "100_ESH_AUX_VCC" 0)))
	(placement
		(component "TP_25PIN"
			(place "J6" 0.0 0.0 top 0.0
				(comp_pin "1" 0.0 0.0 "IN")
				(comp_pin "10" 0.0 0.0 "IN")
				(comp_pin "18" 0.0 0.0 "IN")
				(comp_pin "2" 0.0 0.0 "IN")
				(comp_pin "11" 0.0 0.0 "IN")
				(comp_pin "19" 0.0 0.0 "IN")
				(comp_pin "3" 0.0 0.0 "IN")
				(comp_pin "12" 0.0 0.0 "IN")
				(comp_pin "20" 0.0 0.0 "IN")
				(comp_pin "4" 0.0 0.0 "IN")
				(comp_pin "13" 0.0 0.0 "IN")
				(comp_pin "21" 0.0 0.0 "IN")
				(comp_pin "5" 0.0 0.0 "IN")
				(comp_pin "14" 0.0 0.0 "IN")
				(comp_pin "22" 0.0 0.0 "IN")
				(comp_pin "6" 0.0 0.0 "IN")
				(comp_pin "15" 0.0 0.0 "IN")
				(comp_pin "23" 0.0 0.0 "IN")
				(comp_pin "7" 0.0 0.0 "IN")
				(comp_pin "16" 0.0 0.0 "IN")
				(comp_pin "24" 0.0 0.0 "IN")
				(comp_pin "8" 0.0 0.0 "IN")
				(comp_pin "17" 0.0 0.0 "IN")
				(comp_pin "25" 0.0 0.0 "IN")
				(comp_pin "9" 0.0 0.0 "IN"))
			(attributes
				(attval "DEVICE" "TP_25PIN_52THRU100")
				(attval "REFDES" "J6")))
		(component "TP_25PIN"
			(place "J5" 0.0 0.0 top 0.0
				(comp_pin "8" 0.0 0.0 "IN")
				(comp_pin "7" 0.0 0.0 "IN")
				(comp_pin "6" 0.0 0.0 "IN")
				(comp_pin "5" 0.0 0.0 "IN")
				(comp_pin "4" 0.0 0.0 "IN")
				(comp_pin "3" 0.0 0.0 "IN")
				(comp_pin "2" 0.0 0.0 "IN")
				(comp_pin "1" 0.0 0.0 "IN")
				(comp_pin "17" 0.0 0.0 "IN")
				(comp_pin "16" 0.0 0.0 "IN")
				(comp_pin "15" 0.0 0.0 "IN")
				(comp_pin "14" 0.0 0.0 "IN")
				(comp_pin "13" 0.0 0.0 "IN")
				(comp_pin "12" 0.0 0.0 "IN")
				(comp_pin "11" 0.0 0.0 "IN")
				(comp_pin "10" 0.0 0.0 "IN")
				(comp_pin "9" 0.0 0.0 "IN")
				(comp_pin "25" 0.0 0.0 "IN")
				(comp_pin "24" 0.0 0.0 "IN")
				(comp_pin "23" 0.0 0.0 "IN")
				(comp_pin "22" 0.0 0.0 "IN")
				(comp_pin "21" 0.0 0.0 "IN")
				(comp_pin "20" 0.0 0.0 "IN")
				(comp_pin "19" 0.0 0.0 "IN")
				(comp_pin "18" 0.0 0.0 "IN"))
			(attributes
				(attval "DEVICE" "TP_25PIN_2THRU50")
				(attval "REFDES" "J5")))
		(component "TP_25PIN"
			(place "J4" 0.0 0.0 top 0.0
				(comp_pin "8" 0.0 0.0 "IN")
				(comp_pin "7" 0.0 0.0 "IN")
				(comp_pin "6" 0.0 0.0 "IN")
				(comp_pin "5" 0.0 0.0 "IN")
				(comp_pin "4" 0.0 0.0 "IN")
				(comp_pin "3" 0.0 0.0 "IN")
				(comp_pin "2" 0.0 0.0 "IN")
				(comp_pin "1" 0.0 0.0 "IN")
				(comp_pin "17" 0.0 0.0 "IN")
				(comp_pin "16" 0.0 0.0 "IN")
				(comp_pin "15" 0.0 0.0 "IN")
				(comp_pin "14" 0.0 0.0 "IN")
				(comp_pin "13" 0.0 0.0 "IN")
				(comp_pin "12" 0.0 0.0 "IN")
				(comp_pin "11" 0.0 0.0 "IN")
				(comp_pin "10" 0.0 0.0 "IN")
				(comp_pin "9" 0.0 0.0 "IN")
				(comp_pin "25" 0.0 0.0 "IN")
				(comp_pin "24" 0.0 0.0 "IN")
				(comp_pin "23" 0.0 0.0 "IN")
				(comp_pin "22" 0.0 0.0 "IN")
				(comp_pin "21" 0.0 0.0 "IN")
				(comp_pin "20" 0.0 0.0 "IN")
				(comp_pin "19" 0.0 0.0 "IN")
				(comp_pin "18" 0.0 0.0 "IN"))
			(attributes
				(attval "DEVICE" "TP_25PIN_51THRU99")
				(attval "REFDES" "J4")))
		(component "TP_25PIN"
			(place "J3" 0.0 0.0 top 0.0
				(comp_pin "9" 0.0 0.0 "IN")
				(comp_pin "1" 0.0 0.0 "IN")
				(comp_pin "10" 0.0 0.0 "IN")
				(comp_pin "18" 0.0 0.0 "IN")
				(comp_pin "2" 0.0 0.0 "IN")
				(comp_pin "11" 0.0 0.0 "IN")
				(comp_pin "19" 0.0 0.0 "IN")
				(comp_pin "3" 0.0 0.0 "IN")
				(comp_pin "12" 0.0 0.0 "IN")
				(comp_pin "20" 0.0 0.0 "IN")
				(comp_pin "4" 0.0 0.0 "IN")
				(comp_pin "13" 0.0 0.0 "IN")
				(comp_pin "21" 0.0 0.0 "IN")
				(comp_pin "5" 0.0 0.0 "IN")
				(comp_pin "14" 0.0 0.0 "IN")
				(comp_pin "22" 0.0 0.0 "IN")
				(comp_pin "6" 0.0 0.0 "IN")
				(comp_pin "15" 0.0 0.0 "IN")
				(comp_pin "23" 0.0 0.0 "IN")
				(comp_pin "7" 0.0 0.0 "IN")
				(comp_pin "16" 0.0 0.0 "IN")
				(comp_pin "24" 0.0 0.0 "IN")
				(comp_pin "8" 0.0 0.0 "IN")
				(comp_pin "17" 0.0 0.0 "IN")
				(comp_pin "25" 0.0 0.0 "IN"))
			(attributes
				(attval "DEVICE" "TP_25PIN_1THRU49")
				(attval "REFDES" "J3")))
		(component "BOARD_TO_BOARD_50POS_RECEPTACLE_TEMPLATE"
			(place "J2" 0.0 0.0 top 0.0
				(comp_pin "99" 0.0 0.0 "IN")
				(comp_pin "98" 0.0 0.0 "IN")
				(comp_pin "97" 0.0 0.0 "IN")
				(comp_pin "96" 0.0 0.0 "IN")
				(comp_pin "95" 0.0 0.0 "IN")
				(comp_pin "94" 0.0 0.0 "IN")
				(comp_pin "93" 0.0 0.0 "IN")
				(comp_pin "92" 0.0 0.0 "IN")
				(comp_pin "91" 0.0 0.0 "IN")
				(comp_pin "90" 0.0 0.0 "IN")
				(comp_pin "89" 0.0 0.0 "IN")
				(comp_pin "88" 0.0 0.0 "IN")
				(comp_pin "87" 0.0 0.0 "IN")
				(comp_pin "86" 0.0 0.0 "IN")
				(comp_pin "85" 0.0 0.0 "IN")
				(comp_pin "84" 0.0 0.0 "IN")
				(comp_pin "83" 0.0 0.0 "IN")
				(comp_pin "82" 0.0 0.0 "IN")
				(comp_pin "81" 0.0 0.0 "IN")
				(comp_pin "80" 0.0 0.0 "IN")
				(comp_pin "79" 0.0 0.0 "IN")
				(comp_pin "78" 0.0 0.0 "IN")
				(comp_pin "77" 0.0 0.0 "IN")
				(comp_pin "76" 0.0 0.0 "IN")
				(comp_pin "75" 0.0 0.0 "IN")
				(comp_pin "74" 0.0 0.0 "IN")
				(comp_pin "73" 0.0 0.0 "IN")
				(comp_pin "72" 0.0 0.0 "IN")
				(comp_pin "71" 0.0 0.0 "IN")
				(comp_pin "70" 0.0 0.0 "IN")
				(comp_pin "69" 0.0 0.0 "IN")
				(comp_pin "68" 0.0 0.0 "IN")
				(comp_pin "67" 0.0 0.0 "IN")
				(comp_pin "66" 0.0 0.0 "IN")
				(comp_pin "65" 0.0 0.0 "IN")
				(comp_pin "64" 0.0 0.0 "IN")
				(comp_pin "63" 0.0 0.0 "IN")
				(comp_pin "62" 0.0 0.0 "IN")
				(comp_pin "61" 0.0 0.0 "IN")
				(comp_pin "60" 0.0 0.0 "IN")
				(comp_pin "59" 0.0 0.0 "IN")
				(comp_pin "58" 0.0 0.0 "IN")
				(comp_pin "57" 0.0 0.0 "IN")
				(comp_pin "56" 0.0 0.0 "IN")
				(comp_pin "55" 0.0 0.0 "IN")
				(comp_pin "54" 0.0 0.0 "IN")
				(comp_pin "53" 0.0 0.0 "IN")
				(comp_pin "52" 0.0 0.0 "IN")
				(comp_pin "51" 0.0 0.0 "IN")
				(comp_pin "100" 0.0 0.0 "IN")
				(comp_pin "50" 0.0 0.0 "IN")
				(comp_pin "49" 0.0 0.0 "IN")
				(comp_pin "48" 0.0 0.0 "IN")
				(comp_pin "47" 0.0 0.0 "IN")
				(comp_pin "46" 0.0 0.0 "IN")
				(comp_pin "45" 0.0 0.0 "IN")
				(comp_pin "44" 0.0 0.0 "IN")
				(comp_pin "43" 0.0 0.0 "IN")
				(comp_pin "42" 0.0 0.0 "IN")
				(comp_pin "41" 0.0 0.0 "IN")
				(comp_pin "40" 0.0 0.0 "IN")
				(comp_pin "39" 0.0 0.0 "IN")
				(comp_pin "38" 0.0 0.0 "IN")
				(comp_pin "37" 0.0 0.0 "IN")
				(comp_pin "36" 0.0 0.0 "IN")
				(comp_pin "35" 0.0 0.0 "IN")
				(comp_pin "34" 0.0 0.0 "IN")
				(comp_pin "33" 0.0 0.0 "IN")
				(comp_pin "32" 0.0 0.0 "IN")
				(comp_pin "31" 0.0 0.0 "IN")
				(comp_pin "30" 0.0 0.0 "IN")
				(comp_pin "29" 0.0 0.0 "IN")
				(comp_pin "28" 0.0 0.0 "IN")
				(comp_pin "27" 0.0 0.0 "IN")
				(comp_pin "26" 0.0 0.0 "IN")
				(comp_pin "25" 0.0 0.0 "IN")
				(comp_pin "24" 0.0 0.0 "IN")
				(comp_pin "23" 0.0 0.0 "IN")
				(comp_pin "22" 0.0 0.0 "IN")
				(comp_pin "21" 0.0 0.0 "IN")
				(comp_pin "20" 0.0 0.0 "IN")
				(comp_pin "19" 0.0 0.0 "IN")
				(comp_pin "18" 0.0 0.0 "IN")
				(comp_pin "17" 0.0 0.0 "IN")
				(comp_pin "16" 0.0 0.0 "IN")
				(comp_pin "15" 0.0 0.0 "IN")
				(comp_pin "14" 0.0 0.0 "IN")
				(comp_pin "13" 0.0 0.0 "IN")
				(comp_pin "12" 0.0 0.0 "IN")
				(comp_pin "11" 0.0 0.0 "IN")
				(comp_pin "10" 0.0 0.0 "IN")
				(comp_pin "9" 0.0 0.0 "IN")
				(comp_pin "8" 0.0 0.0 "IN")
				(comp_pin "7" 0.0 0.0 "IN")
				(comp_pin "6" 0.0 0.0 "IN")
				(comp_pin "5" 0.0 0.0 "IN")
				(comp_pin "4" 0.0 0.0 "IN")
				(comp_pin "3" 0.0 0.0 "IN")
				(comp_pin "2" 0.0 0.0 "IN")
				(comp_pin "1" 0.0 0.0 "IN"))
			(attributes
				(attval "Part Number" "529910508")
				(attval "DEVICE" "B2B_50POS_RECEPTACLE")
				(attval "REFDES" "J2")))
		(component "BOARD_TO_BOARD_50POS_PLUG_TEMPLATE"
			(place "J1" 0.0 0.0 top 0.0
				(comp_pin "99" 0.0 0.0 "IN")
				(comp_pin "98" 0.0 0.0 "IN")
				(comp_pin "97" 0.0 0.0 "IN")
				(comp_pin "96" 0.0 0.0 "IN")
				(comp_pin "95" 0.0 0.0 "IN")
				(comp_pin "94" 0.0 0.0 "IN")
				(comp_pin "93" 0.0 0.0 "IN")
				(comp_pin "92" 0.0 0.0 "IN")
				(comp_pin "91" 0.0 0.0 "IN")
				(comp_pin "90" 0.0 0.0 "IN")
				(comp_pin "89" 0.0 0.0 "IN")
				(comp_pin "88" 0.0 0.0 "IN")
				(comp_pin "87" 0.0 0.0 "IN")
				(comp_pin "86" 0.0 0.0 "IN")
				(comp_pin "85" 0.0 0.0 "IN")
				(comp_pin "84" 0.0 0.0 "IN")
				(comp_pin "83" 0.0 0.0 "IN")
				(comp_pin "82" 0.0 0.0 "IN")
				(comp_pin "81" 0.0 0.0 "IN")
				(comp_pin "80" 0.0 0.0 "IN")
				(comp_pin "79" 0.0 0.0 "IN")
				(comp_pin "78" 0.0 0.0 "IN")
				(comp_pin "77" 0.0 0.0 "IN")
				(comp_pin "76" 0.0 0.0 "IN")
				(comp_pin "75" 0.0 0.0 "IN")
				(comp_pin "74" 0.0 0.0 "IN")
				(comp_pin "73" 0.0 0.0 "IN")
				(comp_pin "72" 0.0 0.0 "IN")
				(comp_pin "71" 0.0 0.0 "IN")
				(comp_pin "70" 0.0 0.0 "IN")
				(comp_pin "69" 0.0 0.0 "IN")
				(comp_pin "68" 0.0 0.0 "IN")
				(comp_pin "67" 0.0 0.0 "IN")
				(comp_pin "66" 0.0 0.0 "IN")
				(comp_pin "65" 0.0 0.0 "IN")
				(comp_pin "64" 0.0 0.0 "IN")
				(comp_pin "63" 0.0 0.0 "IN")
				(comp_pin "62" 0.0 0.0 "IN")
				(comp_pin "61" 0.0 0.0 "IN")
				(comp_pin "60" 0.0 0.0 "IN")
				(comp_pin "59" 0.0 0.0 "IN")
				(comp_pin "58" 0.0 0.0 "IN")
				(comp_pin "57" 0.0 0.0 "IN")
				(comp_pin "56" 0.0 0.0 "IN")
				(comp_pin "55" 0.0 0.0 "IN")
				(comp_pin "54" 0.0 0.0 "IN")
				(comp_pin "53" 0.0 0.0 "IN")
				(comp_pin "52" 0.0 0.0 "IN")
				(comp_pin "51" 0.0 0.0 "IN")
				(comp_pin "100" 0.0 0.0 "IN")
				(comp_pin "50" 0.0 0.0 "IN")
				(comp_pin "49" 0.0 0.0 "IN")
				(comp_pin "48" 0.0 0.0 "IN")
				(comp_pin "47" 0.0 0.0 "IN")
				(comp_pin "46" 0.0 0.0 "IN")
				(comp_pin "45" 0.0 0.0 "IN")
				(comp_pin "44" 0.0 0.0 "IN")
				(comp_pin "43" 0.0 0.0 "IN")
				(comp_pin "42" 0.0 0.0 "IN")
				(comp_pin "41" 0.0 0.0 "IN")
				(comp_pin "40" 0.0 0.0 "IN")
				(comp_pin "39" 0.0 0.0 "IN")
				(comp_pin "38" 0.0 0.0 "IN")
				(comp_pin "37" 0.0 0.0 "IN")
				(comp_pin "36" 0.0 0.0 "IN")
				(comp_pin "35" 0.0 0.0 "IN")
				(comp_pin "34" 0.0 0.0 "IN")
				(comp_pin "33" 0.0 0.0 "IN")
				(comp_pin "32" 0.0 0.0 "IN")
				(comp_pin "31" 0.0 0.0 "IN")
				(comp_pin "30" 0.0 0.0 "IN")
				(comp_pin "29" 0.0 0.0 "IN")
				(comp_pin "28" 0.0 0.0 "IN")
				(comp_pin "27" 0.0 0.0 "IN")
				(comp_pin "26" 0.0 0.0 "IN")
				(comp_pin "25" 0.0 0.0 "IN")
				(comp_pin "24" 0.0 0.0 "IN")
				(comp_pin "23" 0.0 0.0 "IN")
				(comp_pin "22" 0.0 0.0 "IN")
				(comp_pin "21" 0.0 0.0 "IN")
				(comp_pin "20" 0.0 0.0 "IN")
				(comp_pin "19" 0.0 0.0 "IN")
				(comp_pin "18" 0.0 0.0 "IN")
				(comp_pin "17" 0.0 0.0 "IN")
				(comp_pin "16" 0.0 0.0 "IN")
				(comp_pin "15" 0.0 0.0 "IN")
				(comp_pin "14" 0.0 0.0 "IN")
				(comp_pin "13" 0.0 0.0 "IN")
				(comp_pin "12" 0.0 0.0 "IN")
				(comp_pin "11" 0.0 0.0 "IN")
				(comp_pin "10" 0.0 0.0 "IN")
				(comp_pin "9" 0.0 0.0 "IN")
				(comp_pin "8" 0.0 0.0 "IN")
				(comp_pin "7" 0.0 0.0 "IN")
				(comp_pin "6" 0.0 0.0 "IN")
				(comp_pin "5" 0.0 0.0 "IN")
				(comp_pin "4" 0.0 0.0 "IN")
				(comp_pin "3" 0.0 0.0 "IN")
				(comp_pin "2" 0.0 0.0 "IN")
				(comp_pin "1" 0.0 0.0 "IN"))
			(attributes
				(attval "Part Number" "529910508")
				(attval "DEVICE" "B2B_50POS_PLUG")
				(attval "REFDES" "J1"))))
	(functions
		(func "$4I776" "" "J6" 1)
		(func "$4I749" "" "J5" 1)
		(func "$4I722" "" "J4" 1)
		(func "$4I695" "" "J3" 1)
		(func "$2I372" "" "J2" 1)
		(func "$2I524" "" "J2" 2)
		(func "$3I1" "" "J1" 1)
		(func "$3I153" "" "J1" 2))
	(network
		(net "01_M_FPGA_7A_11"
			(pins J3-25 J1-1 J2-1))
		(net "02_FPGA_3P3V"
			(pins J1-2 J5-18 J2-2))
		(net "03_M_FPGA_7A_12"
			(pins J3-17 J1-3 J2-3))
		(net "04_FPGA_3P3V"
			(pins J1-4 J5-19 J2-4))
		(net "05_M_FPGA_7A_10"
			(pins J3-8 J1-5 J2-5))
		(net "06_VCC1P8"
			(pins J1-6 J5-20 J2-6))
		(net "07_M_FPGA_7A_05"
			(pins J3-24 J1-7 J2-7))
		(net "08_VCC1P8"
			(pins J1-8 J5-21 J2-8))
		(net "09_M_FPGA_7A_09"
			(pins J3-16 J1-9 J2-9))
		(net "10_GND"
			(pins J1-10 J5-22 J2-10))
		(net "11_M_FPGA_7A_04"
			(pins J3-7 J1-11 J2-11))
		(net "12_CPLDON_00"
			(pins J1-12 J5-23 J2-12))
		(net "13_GND"
			(pins J3-23 J1-13 J2-13))
		(net "14_CPLDON_01"
			(pins J1-14 J5-24 J2-14))
		(net "15_M_FPGA_7A_08"
			(pins J3-15 J1-15 J2-15))
		(net "16_CPLDON_02"
			(pins J1-16 J5-25 J2-16))
		(net "17_M_FPGA_7A_03"
			(pins J3-6 J1-17 J2-17))
		(net "18_M_CPLD_00"
			(pins J1-18 J5-9 J2-18))
		(net "19_M_FPGA_7A_02"
			(pins J3-22 J1-19 J2-19))
		(net "20_M_CPLD_01"
			(pins J1-20 J5-10 J2-20))
		(net "21_M_FPGA_7A_07"
			(pins J3-14 J1-21 J2-21))
		(net "22_M_CPLD_02"
			(pins J1-22 J5-11 J2-22))
		(net "23_M_FPGA_7A_01"
			(pins J3-5 J1-23 J2-23))
		(net "24_M_CPLD_03"
			(pins J1-24 J5-12 J2-24))
		(net "25_GND"
			(pins J3-21 J1-25 J2-25))
		(net "26_M_CPLD_04"
			(pins J1-26 J5-13 J2-26))
		(net "27_M_FPGA_7A_00"
			(pins J3-13 J1-27 J2-27))
		(net "28_M_CPLD_05"
			(pins J1-28 J5-14 J2-28))
		(net "29_M_FPGA_7A_06"
			(pins J3-4 J1-29 J2-29))
		(net "30_M_CPLD_06"
			(pins J1-30 J5-15 J2-30))
		(net "31_M_FPGA_8A_02"
			(pins J3-20 J1-31 J2-31))
		(net "32_M_CPLD_07"
			(pins J1-32 J5-16 J2-32))
		(net "33_M_FPGA_8A_00"
			(pins J3-12 J1-33 J2-33))
		(net "34_M_CPLD_08"
			(pins J1-34 J5-17 J2-34))
		(net "35_M_FPGA_8A_01"
			(pins J3-3 J1-35 J2-35))
		(net "36_M_CPLD_09"
			(pins J1-36 J5-1 J2-36))
		(net "37_GND"
			(pins J3-19 J1-37 J2-37))
		(net "38_M_CPLD_10"
			(pins J1-38 J5-2 J2-38))
		(net "39_VCC1P8_AUX"
			(pins J3-11 J1-39 J2-39))
		(net "40_M_CPLD_11"
			(pins J1-40 J5-3 J2-40))
		(net "41_PWR_MAIN"
			(pins J3-2 J1-41 J2-41))
		(net "42_M_CPLD_12"
			(pins J1-42 J5-4 J2-42))
		(net "43_PWR_MAIN"
			(pins J3-18 J1-43 J2-43))
		(net "44_M_CPLD_13"
			(pins J1-44 J5-5 J2-44))
		(net "45_GND"
			(pins J3-10 J1-45 J2-45))
		(net "46_M_CPLD_14"
			(pins J1-46 J5-6 J2-46))
		(net "47_I2C_SDA"
			(pins J3-1 J1-47 J2-47))
		(net "48_M_CPLD_15"
			(pins J1-48 J5-7 J2-48))
		(net "49_I2C_SCL"
			(pins J3-9 J1-49 J2-49))
		(net "50_GND"
			(pins J1-50 J5-8 J2-50))
		(net "51_VCC3P3"
			(pins J1-51 J4-18 J2-51))
		(net "52_M_FPGA_4A_05"
			(pins J1-52 J6-25 J2-52))
		(net "53_VCC3P3"
			(pins J1-53 J4-19 J2-53))
		(net "54_M_FPGA_4A_09"
			(pins J1-54 J6-17 J2-54))
		(net "55_PWR_MAIN"
			(pins J1-55 J4-20 J2-55))
		(net "56_M_FPGA_4A_08"
			(pins J1-56 J6-8 J2-56))
		(net "57_PWR_MAIN"
			(pins J1-57 J4-21 J2-57))
		(net "58_M_FPGA_4A_04"
			(pins J1-58 J6-24 J2-58))
		(net "59_FPGA_1P8V"
			(pins J1-59 J4-22 J2-59))
		(net "60_M_FPGA_4A_07"
			(pins J1-60 J6-16 J2-60))
		(net "61_FPGA_1P8V"
			(pins J1-61 J4-23 J2-61))
		(net "62_M_FPGA_4A_03"
			(pins J1-62 J6-7 J2-62))
		(net "63_VCC2P5"
			(pins J1-63 J4-24 J2-63))
		(net "64_M_FPGA_4A_02"
			(pins J1-64 J6-23 J2-64))
		(net "65_VCC2P5"
			(pins J1-65 J4-25 J2-65))
		(net "66_FPGA_2P5V"
			(pins J1-66 J6-15 J2-66))
		(net "67_GND"
			(pins J1-67 J4-9 J2-67))
		(net "68_M_FPGA_4A_01"
			(pins J1-68 J6-6 J2-68))
		(net "69_M_FPGA_4A_00"
			(pins J1-69 J4-10 J2-69))
		(net "70_M_FPGA_4A_06"
			(pins J1-70 J6-22 J2-70))
		(net "71_M_FPGA_3B_04"
			(pins J1-71 J4-11 J2-71))
		(net "72_M_FPGA_3B_00"
			(pins J1-72 J6-14 J2-72))
		(net "73_M_FPGA_3B_02"
			(pins J1-73 J4-12 J2-73))
		(net "74_M_FPGA_3B_11"
			(pins J1-74 J6-5 J2-74))
		(net "75_M_FPGA_3B_06"
			(pins J1-75 J4-13 J2-75))
		(net "76_M_FPGA_3B_01"
			(pins J1-76 J6-21 J2-76))
		(net "77_M_FPGA_3B_03"
			(pins J1-77 J4-14 J2-77))
		(net "78_M_FPGA_3B_10"
			(pins J1-78 J6-13 J2-78))
		(net "79_ESH_JTAG_TDO_SPI_MISO"
			(pins J1-79 J4-15 J2-79))
		(net "80_M_FPGA_3B_13"
			(pins J1-80 J6-4 J2-80))
		(net "81_ESH_JTAG_TDI_SPI_MOSI"
			(pins J1-81 J4-16 J2-81))
		(net "82_M_FPGA_3B_09"
			(pins J1-82 J6-20 J2-82))
		(net "83_ESH_JTAG_TMS_SPI_CS"
			(pins J1-83 J4-17 J2-83))
		(net "84_M_FPGA_3B_12"
			(pins J1-84 J6-12 J2-84))
		(net "85_ESH_JTAG_TCK"
			(pins J1-85 J4-1 J2-85))
		(net "86_ESH_FPGA_USB_DMINUS"
			(pins J1-86 J6-3 J2-86))
		(net "87_ESH_FPGA_SPI_CLK"
			(pins J1-87 J4-2 J2-87))
		(net "88_ESH_FPGA_USB_DPLUS"
			(pins J1-88 J6-19 J2-88))
		(net "89_ESH_FORCE_STARTUP"
			(pins J1-89 J4-3 J2-89))
		(net "90_M_FPGA_3B_05"
			(pins J1-90 J6-11 J2-90))
		(net "91_GND"
			(pins J1-91 J4-4 J2-91))
		(net "92_M_FPGA_3B_08"
			(pins J1-92 J6-2 J2-92))
		(net "93_VCC1P1"
			(pins J1-93 J4-5 J2-93))
		(net "94_M_FPGA_3B_07"
			(pins J1-94 J6-18 J2-94))
		(net "95_VCC1P1"
			(pins J1-95 J4-6 J2-95))
		(net "96_GND"
			(pins J1-96 J6-10 J2-96))
		(net "97_ESH_AUX_VCC"
			(pins J1-97 J4-7 J2-97))
		(net "98_ESH_AUX_VCC"
			(pins J1-98 J6-1 J2-98))
		(net "99_ESH_AUX_VCC"
			(pins J1-99 J4-8 J2-99))
		(net "100_ESH_AUX_VCC"
			(pins J1-100 J6-9 J2-100)))
	(network_electrical
		(net_scalar "100_ESH_AUX_VCC"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "99_ESH_AUX_VCC"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "98_ESH_AUX_VCC"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "97_ESH_AUX_VCC"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "96_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "95_VCC1P1"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "94_M_FPGA_3B_07"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "93_VCC1P1"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "92_M_FPGA_3B_08"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "91_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "90_M_FPGA_3B_05"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "89_ESH_FORCE_STARTUP"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "88_ESH_FPGA_USB_DPLUS"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "87_ESH_FPGA_SPI_CLK"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "86_ESH_FPGA_USB_DMINUS"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "85_ESH_JTAG_TCK"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "84_M_FPGA_3B_12"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "83_ESH_JTAG_TMS_SPI_CS"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "82_M_FPGA_3B_09"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "81_ESH_JTAG_TDI_SPI_MOSI"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "80_M_FPGA_3B_13"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "79_ESH_JTAG_TDO_SPI_MISO"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "78_M_FPGA_3B_10"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "77_M_FPGA_3B_03"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "76_M_FPGA_3B_01"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "75_M_FPGA_3B_06"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "74_M_FPGA_3B_11"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "73_M_FPGA_3B_02"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "72_M_FPGA_3B_00"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "71_M_FPGA_3B_04"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "70_M_FPGA_4A_06"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "69_M_FPGA_4A_00"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "68_M_FPGA_4A_01"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "67_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "66_FPGA_2P5V"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "65_VCC2P5"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "64_M_FPGA_4A_02"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "63_VCC2P5"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "62_M_FPGA_4A_03"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "61_FPGA_1P8V"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "60_M_FPGA_4A_07"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "59_FPGA_1P8V"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "58_M_FPGA_4A_04"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "57_PWR_MAIN"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "56_M_FPGA_4A_08"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "55_PWR_MAIN"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "54_M_FPGA_4A_09"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "53_VCC3P3"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "52_M_FPGA_4A_05"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "51_VCC3P3"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "50_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "49_I2C_SCL"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "48_M_CPLD_15"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "47_I2C_SDA"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "46_M_CPLD_14"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "45_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "44_M_CPLD_13"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "43_PWR_MAIN"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "42_M_CPLD_12"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "41_PWR_MAIN"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "40_M_CPLD_11"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "39_VCC1P8_AUX"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "38_M_CPLD_10"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "37_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "36_M_CPLD_09"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "35_M_FPGA_8A_01"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "34_M_CPLD_08"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "33_M_FPGA_8A_00"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "32_M_CPLD_07"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "31_M_FPGA_8A_02"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "30_M_CPLD_06"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "29_M_FPGA_7A_06"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "28_M_CPLD_05"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "27_M_FPGA_7A_00"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "26_M_CPLD_04"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "25_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "24_M_CPLD_03"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "23_M_FPGA_7A_01"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "22_M_CPLD_02"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "21_M_FPGA_7A_07"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "20_M_CPLD_01"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "19_M_FPGA_7A_02"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "18_M_CPLD_00"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "17_M_FPGA_7A_03"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "16_CPLDON_02"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "15_M_FPGA_7A_08"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "14_CPLDON_01"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "13_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "12_CPLDON_00"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "11_M_FPGA_7A_04"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "10_GND"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "09_M_FPGA_7A_09"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "08_VCC1P8"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "07_M_FPGA_7A_05"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "06_VCC1P8"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "05_M_FPGA_7A_10"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "04_FPGA_3P3V"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "03_M_FPGA_7A_12"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "02_FPGA_3P3V"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))
		(net_scalar "01_M_FPGA_7A_11"
			(constraints
				(cnsval "SCHEDULED" "FALSE")))))
