{"path":"Revision/Que/PYQ/COA/media/Pasted image 20231031200650.png","text":"@®louc<tion GATE-2005 ~ == ‘\\L:),,A\\“i_ _j,_ Oll UF- — - The ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycles are needed for memory read operation — the 4 = first one for loading address in the MAR and the next one for loading data from the memory bus into the MDR. / N MAR MDR \\ ‘ 1S 4 4 S i ES ] (1 L[] s T IR PC / GPRs <t NN | AN ALU The instruction \"call Rn, sub™ is a two word nstruction. Assuming that PC is incremented during the fetch cycle of the first ’UnaCad word of the instruction, its register transfer interpretation is ‘ Rn«+ PC+1; PC « M|PC); The minimum number of CPU clock cycles needed during the execution cycle of this instruction is: A. 2 B. 3 C. 4 D. 5","libVersion":"0.2.3","langs":"eng"}