Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 15 23:38:58 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1031 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8145 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.569        0.000                      0                18079        0.048        0.000                      0                18079        3.000        0.000                       0                  8151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.569        0.000                      0                18079        0.132        0.000                      0                18079        8.750        0.000                       0                  8147  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.571        0.000                      0                18079        0.132        0.000                      0                18079        8.750        0.000                       0                  8147  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.569        0.000                      0                18079        0.048        0.000                      0                18079  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.569        0.000                      0                18079        0.048        0.000                      0                18079  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.774ns  (logic 5.173ns (27.554%)  route 13.601ns (72.446%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.174    16.973    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.097 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.923    18.020    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.205    
                         clock uncertainty           -0.084    19.121    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.589    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.738ns  (logic 5.173ns (27.607%)  route 13.565ns (72.393%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.174    16.973    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.097 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.888    17.985    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.205    
                         clock uncertainty           -0.084    19.121    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.589    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 5.173ns (27.642%)  route 13.541ns (72.357%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.145    16.943    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.067 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.893    17.960    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.960    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 5.173ns (27.835%)  route 13.412ns (72.165%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.055    16.854    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X18Y19         LUT3 (Prop_lut3_I2_O)        0.124    16.978 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.853    17.831    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 5.173ns (27.835%)  route 13.412ns (72.165%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.055    16.854    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X18Y19         LUT3 (Prop_lut3_I2_O)        0.124    16.978 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.853    17.831    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.573ns  (logic 5.173ns (27.852%)  route 13.400ns (72.148%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.020    16.819    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.943 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.876    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 5.173ns (27.862%)  route 13.393ns (72.138%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.020    16.819    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.943 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.870    17.813    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 5.173ns (27.870%)  route 13.388ns (72.130%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.182    16.981    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.105 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.702    17.807    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 5.173ns (27.870%)  route 13.388ns (72.130%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.182    16.981    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.105 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.702    17.807    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.523ns  (logic 5.173ns (27.927%)  route 13.350ns (72.073%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.145    16.943    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.067 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.702    17.769    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.769    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.580%)  route 0.230ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/Q
                         net (fo=22, routed)          0.230    -0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/Q[1]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.272    -0.444    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.621    -0.543    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.335    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.893    -0.780    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.238    -0.543    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.075    -0.468    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/Q
                         net (fo=22, routed)          0.232    -0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/Q[4]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.272    -0.444    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X48Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.336    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[10]_i_1__72/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[10]
    SLICE_X49Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.091    -0.427    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X48Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.336    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[3]
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[11]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[11]
    SLICE_X49Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.091    -0.427    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X32Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[5]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[29]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[29]
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[20]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[20]_i_1__36/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[20]
    SLICE_X12Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.904    -0.769    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.657    -0.507    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=1, routed)           0.087    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[30]
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[30]_i_1__23/O
                         net (fo=1, routed)           0.000    -0.234    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[30]
    SLICE_X6Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.931    -0.742    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120    -0.374    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__208/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X12Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.903    -0.770    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.251    -0.520    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_out1
    SLICE_X29Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.327    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/Q[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[2]_i_1__127/O
                         net (fo=1, routed)           0.000    -0.282    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[2]
    SLICE_X28Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.912    -0.761    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.248    -0.514    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.091    -0.423    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y26     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y27     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y28     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.774ns  (logic 5.173ns (27.554%)  route 13.601ns (72.446%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.174    16.973    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.097 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.923    18.020    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.205    
                         clock uncertainty           -0.082    19.123    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.591    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.738ns  (logic 5.173ns (27.607%)  route 13.565ns (72.393%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.174    16.973    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.097 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.888    17.985    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.205    
                         clock uncertainty           -0.082    19.123    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.591    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 5.173ns (27.642%)  route 13.541ns (72.357%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.145    16.943    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.067 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.893    17.960    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.082    19.118    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.586    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -17.960    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 5.173ns (27.835%)  route 13.412ns (72.165%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.055    16.854    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X18Y19         LUT3 (Prop_lut3_I2_O)        0.124    16.978 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.853    17.831    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.082    19.113    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.581    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 5.173ns (27.835%)  route 13.412ns (72.165%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.055    16.854    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X18Y19         LUT3 (Prop_lut3_I2_O)        0.124    16.978 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.853    17.831    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.082    19.113    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.581    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.573ns  (logic 5.173ns (27.852%)  route 13.400ns (72.148%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.020    16.819    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.943 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.876    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.082    19.113    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.581    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 5.173ns (27.862%)  route 13.393ns (72.138%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.020    16.819    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.943 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.870    17.813    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.082    19.113    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.581    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 5.173ns (27.870%)  route 13.388ns (72.130%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.182    16.981    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.105 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.702    17.807    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.082    19.118    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.586    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 5.173ns (27.870%)  route 13.388ns (72.130%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.182    16.981    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.105 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.702    17.807    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.082    19.118    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.586    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.523ns  (logic 5.173ns (27.927%)  route 13.350ns (72.073%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.145    16.943    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.067 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.702    17.769    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.082    19.118    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.586    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -17.769    
  -------------------------------------------------------------------
                         slack                                  0.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.580%)  route 0.230ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/Q
                         net (fo=22, routed)          0.230    -0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/Q[1]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.272    -0.444    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.621    -0.543    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.335    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.893    -0.780    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.238    -0.543    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.075    -0.468    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/Q
                         net (fo=22, routed)          0.232    -0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/Q[4]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.272    -0.444    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X48Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.336    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[10]_i_1__72/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[10]
    SLICE_X49Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.091    -0.427    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X48Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.336    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[3]
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[11]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[11]
    SLICE_X49Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.091    -0.427    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X32Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[5]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[29]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[29]
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[20]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[20]_i_1__36/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[20]
    SLICE_X12Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.904    -0.769    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.657    -0.507    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=1, routed)           0.087    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[30]
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[30]_i_1__23/O
                         net (fo=1, routed)           0.000    -0.234    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[30]
    SLICE_X6Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.931    -0.742    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120    -0.374    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__208/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X12Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.903    -0.770    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.251    -0.520    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_out1
    SLICE_X29Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.327    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/Q[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[2]_i_1__127/O
                         net (fo=1, routed)           0.000    -0.282    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[2]
    SLICE_X28Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.912    -0.761    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.248    -0.514    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.091    -0.423    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y26     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y27     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y28     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.774ns  (logic 5.173ns (27.554%)  route 13.601ns (72.446%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.174    16.973    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.097 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.923    18.020    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.205    
                         clock uncertainty           -0.084    19.121    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.589    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.738ns  (logic 5.173ns (27.607%)  route 13.565ns (72.393%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.174    16.973    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.097 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.888    17.985    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.205    
                         clock uncertainty           -0.084    19.121    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.589    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 5.173ns (27.642%)  route 13.541ns (72.357%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.145    16.943    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.067 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.893    17.960    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.960    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 5.173ns (27.835%)  route 13.412ns (72.165%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.055    16.854    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X18Y19         LUT3 (Prop_lut3_I2_O)        0.124    16.978 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.853    17.831    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 5.173ns (27.835%)  route 13.412ns (72.165%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.055    16.854    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X18Y19         LUT3 (Prop_lut3_I2_O)        0.124    16.978 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.853    17.831    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.573ns  (logic 5.173ns (27.852%)  route 13.400ns (72.148%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.020    16.819    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.943 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.876    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 5.173ns (27.862%)  route 13.393ns (72.138%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.020    16.819    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.943 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.870    17.813    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 5.173ns (27.870%)  route 13.388ns (72.130%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.182    16.981    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.105 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.702    17.807    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 5.173ns (27.870%)  route 13.388ns (72.130%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.182    16.981    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.105 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.702    17.807    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.523ns  (logic 5.173ns (27.927%)  route 13.350ns (72.073%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.145    16.943    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.067 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.702    17.769    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.769    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.580%)  route 0.230ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/Q
                         net (fo=22, routed)          0.230    -0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/Q[1]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.272    -0.444    
                         clock uncertainty            0.084    -0.361    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.621    -0.543    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.335    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.893    -0.780    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.238    -0.543    
                         clock uncertainty            0.084    -0.459    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.075    -0.384    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/Q
                         net (fo=22, routed)          0.232    -0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/Q[4]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.272    -0.444    
                         clock uncertainty            0.084    -0.361    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X48Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.336    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[10]_i_1__72/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[10]
    SLICE_X49Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.248    -0.518    
                         clock uncertainty            0.084    -0.434    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.091    -0.343    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X48Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.336    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[3]
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[11]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[11]
    SLICE_X49Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/C
                         clock pessimism              0.248    -0.518    
                         clock uncertainty            0.084    -0.434    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.091    -0.343    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X32Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[5]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[29]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[29]
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.340    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[20]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[20]_i_1__36/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[20]
    SLICE_X12Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.904    -0.769    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.084    -0.436    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120    -0.316    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.657    -0.507    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=1, routed)           0.087    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[30]
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[30]_i_1__23/O
                         net (fo=1, routed)           0.000    -0.234    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[30]
    SLICE_X6Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.931    -0.742    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.249    -0.494    
                         clock uncertainty            0.084    -0.410    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120    -0.290    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__208/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X12Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.903    -0.770    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.251    -0.520    
                         clock uncertainty            0.084    -0.436    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.316    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_out1
    SLICE_X29Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.327    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/Q[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[2]_i_1__127/O
                         net (fo=1, routed)           0.000    -0.282    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[2]
    SLICE_X28Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.912    -0.761    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.248    -0.514    
                         clock uncertainty            0.084    -0.430    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.091    -0.339    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.774ns  (logic 5.173ns (27.554%)  route 13.601ns (72.446%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.174    16.973    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.097 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.923    18.020    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.205    
                         clock uncertainty           -0.084    19.121    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.589    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.738ns  (logic 5.173ns (27.607%)  route 13.565ns (72.393%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.174    16.973    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.097 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.888    17.985    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.205    
                         clock uncertainty           -0.084    19.121    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.589    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 5.173ns (27.642%)  route 13.541ns (72.357%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.145    16.943    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.067 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.893    17.960    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.960    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 5.173ns (27.835%)  route 13.412ns (72.165%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.055    16.854    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X18Y19         LUT3 (Prop_lut3_I2_O)        0.124    16.978 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.853    17.831    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 5.173ns (27.835%)  route 13.412ns (72.165%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.055    16.854    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X18Y19         LUT3 (Prop_lut3_I2_O)        0.124    16.978 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.853    17.831    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.573ns  (logic 5.173ns (27.852%)  route 13.400ns (72.148%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.020    16.819    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.943 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.876    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 5.173ns (27.862%)  route 13.393ns (72.138%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.020    16.819    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.943 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.870    17.813    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.195    
                         clock uncertainty           -0.084    19.111    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 5.173ns (27.870%)  route 13.388ns (72.130%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.182    16.981    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.105 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.702    17.807    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 5.173ns (27.870%)  route 13.388ns (72.130%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.182    16.981    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.105 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.702    17.807    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.523ns  (logic 5.173ns (27.927%)  route 13.350ns (72.073%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.786    -0.754    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X54Y19         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.236 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.172     0.937    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y16         LUT5 (Prop_lut5_I1_O)        0.124     1.061 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.435     1.495    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.619 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.132 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.132    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.934     3.184    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.308 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.252    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.658     5.035    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          0.888     6.047    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.171    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.721 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.721    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.878 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.461     7.338    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329     7.667 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.478     8.145    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.303     8.572    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.696 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.174     8.871    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.479     9.474    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.598 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.614    10.212    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.336 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.605    10.941    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    11.065 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.736    11.801    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.118    11.919 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.651    12.570    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.352    12.922 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.309    13.231    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.332    13.563 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.469    14.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.517    14.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.119    14.792 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.675    15.467    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.332    15.799 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.145    16.943    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.067 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.702    17.769    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.769    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.580%)  route 0.230ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/Q
                         net (fo=22, routed)          0.230    -0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/Q[1]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.272    -0.444    
                         clock uncertainty            0.084    -0.361    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.621    -0.543    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.335    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.893    -0.780    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X53Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.238    -0.543    
                         clock uncertainty            0.084    -0.459    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.075    -0.384    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[14]/Q
                         net (fo=22, routed)          0.232    -0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/Q[4]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.272    -0.444    
                         clock uncertainty            0.084    -0.361    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X48Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.336    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[10]_i_1__72/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[10]
    SLICE_X49Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.248    -0.518    
                         clock uncertainty            0.084    -0.434    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.091    -0.343    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X48Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.336    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[3]
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[11]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[11]
    SLICE_X49Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]/C
                         clock pessimism              0.248    -0.518    
                         clock uncertainty            0.084    -0.434    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.091    -0.343    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X32Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[5]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[29]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[29]
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.340    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[20]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[20]_i_1__36/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[20]
    SLICE_X12Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.904    -0.769    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y28         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.084    -0.436    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120    -0.316    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.657    -0.507    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X7Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=1, routed)           0.087    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[30]
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[30]_i_1__23/O
                         net (fo=1, routed)           0.000    -0.234    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[30]
    SLICE_X6Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.931    -0.742    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X6Y26          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.249    -0.494    
                         clock uncertainty            0.084    -0.410    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120    -0.290    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__208/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X12Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.903    -0.770    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y22         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.251    -0.520    
                         clock uncertainty            0.084    -0.436    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.316    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_out1
    SLICE_X29Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.327    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/Q[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[2]_i_1__127/O
                         net (fo=1, routed)           0.000    -0.282    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[2]
    SLICE_X28Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8145, routed)        0.912    -0.761    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y8          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.248    -0.514    
                         clock uncertainty            0.084    -0.430    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.091    -0.339    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.057    





