<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|100971|1791|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109583084|START|impl_1|ROLLUP_1",
      "[OPTRACE]|100971|1792|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109583085|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|100971|1793|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109583085|START|Design Initialization: pre hook|",
      "[OPTRACE]|100971|1794|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109583110|END|Design Initialization: pre hook|",
      "[OPTRACE]|100971|1795|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109583111|START|create in-memory project|",
      "[OPTRACE]|100971|1796|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109587844|END|create in-memory project|",
      "[OPTRACE]|100971|1797|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109587844|START|set parameters|",
      "[OPTRACE]|100971|1798|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109589973|END|set parameters|",
      "[OPTRACE]|100971|1799|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109589973|START|add files|",
      "[OPTRACE]|100971|1800|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109601798|START|read constraints: implementation|",
      "[OPTRACE]|100971|1801|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109601799|END|read constraints: implementation|",
      "[OPTRACE]|100971|1802|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109601801|END|add files|",
      "[OPTRACE]|100971|1803|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694109601801|START|link_design|",
      "[OPTRACE]|100971|1804|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110304323|END|link_design|",
      "[OPTRACE]|100971|1805|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110304323|START|gray box cells|",
      "[OPTRACE]|100971|1806|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110304323|END|gray box cells|",
      "[OPTRACE]|100971|1807|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110304323|START|Design Initialization: post hook|",
      "[OPTRACE]|100971|1808|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110338349|END|Design Initialization: post hook|",
      "[OPTRACE]|100971|1809|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110338349|START|init_design_reports|REPORT",
      "[OPTRACE]|100971|1810|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110338349|END|init_design_reports|",
      "[OPTRACE]|100971|1811|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110338349|START|init_design_write_hwdef|",
      "[OPTRACE]|100971|1812|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110338349|END|init_design_write_hwdef|",
      "[OPTRACE]|100971|1813|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110338350|END|Phase: Init Design|",
      "[OPTRACE]|100971|1814|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110338350|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|100971|1815|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110338350|START|Opt Design: pre hook|",
      "[OPTRACE]|100971|1816|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110389001|END|Opt Design: pre hook|",
      "[OPTRACE]|100971|1817|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110389001|START|read constraints: opt_design|",
      "[OPTRACE]|100971|1818|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110389001|END|read constraints: opt_design|",
      "[OPTRACE]|100971|1819|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110389001|START|opt_design|",
      "[OPTRACE]|100971|1820|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684572|END|opt_design|",
      "[OPTRACE]|100971|1821|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684573|START|read constraints: opt_design_post|",
      "[OPTRACE]|100971|1822|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684573|END|read constraints: opt_design_post|",
      "[OPTRACE]|100971|1823|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684573|START|Opt Design: post hook|",
      "[OPTRACE]|100971|1824|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684602|END|Opt Design: post hook|",
      "[OPTRACE]|100971|1825|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684603|START|opt_design reports|REPORT",
      "[OPTRACE]|100971|1826|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684603|END|opt_design reports|",
      "[OPTRACE]|100971|1827|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684603|END|Phase: Opt Design|",
      "[OPTRACE]|100971|1828|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684603|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|100971|1829|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684604|START|Place Design: pre hook|",
      "[OPTRACE]|100971|1830|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684644|END|Place Design: pre hook|",
      "[OPTRACE]|100971|1831|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684644|START|read constraints: place_design|",
      "[OPTRACE]|100971|1832|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684644|END|read constraints: place_design|",
      "[OPTRACE]|100971|1833|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684645|START|implement_debug_core|",
      "[OPTRACE]|100971|1834|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684695|END|implement_debug_core|",
      "[OPTRACE]|100971|1835|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694110684696|START|place_design|",
      "[OPTRACE]|100971|1836|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114185975|END|place_design|",
      "[OPTRACE]|100971|1837|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114185975|START|read constraints: place_design_post|",
      "[OPTRACE]|100971|1838|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114185975|END|read constraints: place_design_post|",
      "[OPTRACE]|100971|1839|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114185975|START|Place Design: post hook|",
      "[OPTRACE]|100971|1840|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114322503|END|Place Design: post hook|",
      "[OPTRACE]|100971|1841|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114322503|START|place_design reports|REPORT",
      "[OPTRACE]|100971|1842|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114322503|END|place_design reports|",
      "[OPTRACE]|100971|1843|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114322504|END|Phase: Place Design|",
      "[OPTRACE]|100971|1844|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114322504|START|Phase: Physical Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|100971|1845|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114322505|START|read constraints: phys_opt_design|",
      "[OPTRACE]|100971|1846|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114322505|END|read constraints: phys_opt_design|",
      "[OPTRACE]|100971|1847|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114322505|START|phys_opt_design|",
      "[OPTRACE]|100971|1848|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446817|END|phys_opt_design|",
      "[OPTRACE]|100971|1849|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446818|START|read constraints: phys_opt_design_post|",
      "[OPTRACE]|100971|1850|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446818|END|read constraints: phys_opt_design_post|",
      "[OPTRACE]|100971|1851|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446818|START|phys_opt_design report|REPORT",
      "[OPTRACE]|100971|1852|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446818|END|phys_opt_design report|",
      "[OPTRACE]|100971|1853|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446819|END|Phase: Physical Opt Design|",
      "[OPTRACE]|100971|1854|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446819|START|Phase: Route Design|ROLLUP_AUTO",
      "[OPTRACE]|100971|1855|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446822|START|read constraints: route_design|",
      "[OPTRACE]|100971|1856|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446822|END|read constraints: route_design|",
      "[OPTRACE]|100971|1857|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694114446822|START|route_design|",
      "[OPTRACE]|100971|1858|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117176366|END|route_design|",
      "[OPTRACE]|100971|1859|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117176367|START|read constraints: route_design_post|",
      "[OPTRACE]|100971|1860|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117176367|END|read constraints: route_design_post|",
      "[OPTRACE]|100971|1861|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117176367|START|Route Design: post hook|",
      "[OPTRACE]|100971|1862|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117556364|END|Route Design: post hook|",
      "[OPTRACE]|100971|1863|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117556364|START|Route Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|100971|1864|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117682703|END|Route Design: write_checkpoint|",
      "[OPTRACE]|100971|1865|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117682704|START|route_design reports|REPORT",
      "[OPTRACE]|100971|1866|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117716715|END|route_design reports|",
      "[OPTRACE]|100971|1867|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117716715|START|route_design misc|",
      "[OPTRACE]|100971|1868|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117716717|END|route_design misc|",
      "[OPTRACE]|100971|1869|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117716717|END|Phase: Route Design|",
      "[OPTRACE]|100971|1870|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117716717|START|Phase: Phys-Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|100971|1871|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117716718|START|phys_opt_design|",
      "[OPTRACE]|100971|1872|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117719818|END|phys_opt_design|",
      "[OPTRACE]|100971|1873|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117719818|START|Post-Route Phys Opt Design: post hook|",
      "[OPTRACE]|100971|1874|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117719820|END|Post-Route Phys Opt Design: post hook|",
      "[OPTRACE]|100971|1875|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117719820|START|Post-Route Phys Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|100971|1876|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117842875|END|Post-Route Phys Opt Design: write_checkpoint|",
      "[OPTRACE]|100971|1877|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117842876|START|phys_opt_design reports|REPORT",
      "[OPTRACE]|100971|1878|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117874099|END|phys_opt_design reports|",
      "[OPTRACE]|100971|1879|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117874100|START|phys_opt_design misc|",
      "[OPTRACE]|100971|1880|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117874101|END|phys_opt_design misc|",
      "[OPTRACE]|100971|1881|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117874101|END|Phase: Phys-Opt Design|",
      "[OPTRACE]|100971|1882|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117874102|START|Phase: Write Bitstream|ROLLUP_AUTO",
      "[OPTRACE]|100971|1883|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117874102|START|write_bitstream setup|",
      "[OPTRACE]|100971|1884|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117874102|START|Write Bitstream: pre hook|",
      "[OPTRACE]|100971|1885|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117925019|END|Write Bitstream: pre hook|",
      "[OPTRACE]|100971|1886|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117925019|START|read constraints: write_bitstream|",
      "[OPTRACE]|100971|1887|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117925020|END|read constraints: write_bitstream|",
      "[OPTRACE]|100971|1888|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117925027|END|write_bitstream setup|",
      "[OPTRACE]|100971|1889|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694117925027|START|write_bitstream|",
      "[OPTRACE]|100971|1890|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778617|END|write_bitstream|",
      "[OPTRACE]|100971|1891|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778617|START|write_bitstream misc|",
      "[OPTRACE]|100971|1892|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778617|START|read constraints: write_bitstream_post|",
      "[OPTRACE]|100971|1893|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778618|END|read constraints: write_bitstream_post|",
      "[OPTRACE]|100971|1894|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778618|START|Write Bitstream: post hook|",
      "[OPTRACE]|100971|1895|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778620|END|Write Bitstream: post hook|",
      "[OPTRACE]|100971|1896|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778625|END|write_bitstream misc|",
      "[OPTRACE]|100971|1897|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778625|END|Phase: Write Bitstream|",
      "[OPTRACE]|100971|1898|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1694118778625|END|impl_1|",
      "[OPTRACE]|13183|101|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105642921|START|Adding files|",
      "[OPTRACE]|13183|138|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105643218|END|Adding files|",
      "[OPTRACE]|13183|139|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105643219|START|Configure IP Cache|",
      "[OPTRACE]|13183|140|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105643263|END|Configure IP Cache|",
      "[OPTRACE]|13183|141|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105643264|START|synth_design|",
      "[OPTRACE]|13183|188|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105713129|END|synth_design|",
      "[OPTRACE]|13183|189|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105713129|START|Write IP Cache|",
      "[OPTRACE]|13183|195|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105714853|END|Write IP Cache|",
      "[OPTRACE]|13183|196|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105714855|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13183|198|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105715438|END|write_checkpoint|",
      "[OPTRACE]|13183|199|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105715438|START|synth reports|REPORT",
      "[OPTRACE]|13183|200|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105715953|END|synth reports|",
      "[OPTRACE]|13183|203|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105717153|END|bd_58f6_xsdbm_0_synth_1|",
      "[OPTRACE]|13183|89|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105635676|START|bd_58f6_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13183|92|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105635677|START|Creating in-memory project|",
      "[OPTRACE]|13183|99|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1694105642920|END|Creating in-memory project|",
      "[OPTRACE]|13184|100|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105642921|START|Adding files|",
      "[OPTRACE]|13184|142|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105644472|END|Adding files|",
      "[OPTRACE]|13184|143|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105644474|START|Configure IP Cache|",
      "[OPTRACE]|13184|144|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105644476|END|Configure IP Cache|",
      "[OPTRACE]|13184|145|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105644476|START|synth_design|",
      "[OPTRACE]|13184|201|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105716696|END|synth_design|",
      "[OPTRACE]|13184|202|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105716696|START|Write IP Cache|",
      "[OPTRACE]|13184|204|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105720954|END|Write IP Cache|",
      "[OPTRACE]|13184|205|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105720956|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13184|206|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105722915|END|write_checkpoint|",
      "[OPTRACE]|13184|207|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105722916|START|synth reports|REPORT",
      "[OPTRACE]|13184|208|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105723441|END|synth reports|",
      "[OPTRACE]|13184|211|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105726309|END|ulp_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|13184|82|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105635674|START|ulp_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13184|88|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105635675|START|Creating in-memory project|",
      "[OPTRACE]|13184|98|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1694105642920|END|Creating in-memory project|",
      "[OPTRACE]|13185|104|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105642922|END|Creating in-memory project|",
      "[OPTRACE]|13185|107|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105642922|START|Adding files|",
      "[OPTRACE]|13185|126|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105643115|END|Adding files|",
      "[OPTRACE]|13185|127|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105643116|START|Configure IP Cache|",
      "[OPTRACE]|13185|128|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105643119|END|Configure IP Cache|",
      "[OPTRACE]|13185|129|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105643120|START|synth_design|",
      "[OPTRACE]|13185|154|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105702944|END|synth_design|",
      "[OPTRACE]|13185|155|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105702944|START|Write IP Cache|",
      "[OPTRACE]|13185|156|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105704750|END|Write IP Cache|",
      "[OPTRACE]|13185|157|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105704751|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13185|158|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105705361|END|write_checkpoint|",
      "[OPTRACE]|13185|159|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105705361|START|synth reports|REPORT",
      "[OPTRACE]|13185|160|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105705911|END|synth reports|",
      "[OPTRACE]|13185|161|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105706931|END|bd_7cf0_bs_switch_1_0_synth_1|",
      "[OPTRACE]|13185|85|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105635675|START|bd_7cf0_bs_switch_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13185|90|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1694105635676|START|Creating in-memory project|",
      "[OPTRACE]|13186|108|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105642923|END|Creating in-memory project|",
      "[OPTRACE]|13186|109|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105642923|START|Adding files|",
      "[OPTRACE]|13186|130|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105643127|END|Adding files|",
      "[OPTRACE]|13186|131|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105643128|START|Configure IP Cache|",
      "[OPTRACE]|13186|132|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105643130|END|Configure IP Cache|",
      "[OPTRACE]|13186|133|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105643130|START|synth_design|",
      "[OPTRACE]|13186|170|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105710445|END|synth_design|",
      "[OPTRACE]|13186|171|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105710445|START|Write IP Cache|",
      "[OPTRACE]|13186|180|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105712114|END|Write IP Cache|",
      "[OPTRACE]|13186|181|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105712115|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13186|186|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105712842|END|write_checkpoint|",
      "[OPTRACE]|13186|187|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105712842|START|synth reports|REPORT",
      "[OPTRACE]|13186|192|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105713398|END|synth reports|",
      "[OPTRACE]|13186|194|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105714357|END|bd_85ad_slice1_0_0_synth_1|",
      "[OPTRACE]|13186|83|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105635674|START|bd_85ad_slice1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13186|86|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1694105635675|START|Creating in-memory project|",
      "[OPTRACE]|13187|112|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105643004|END|Creating in-memory project|",
      "[OPTRACE]|13187|113|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105643004|START|Adding files|",
      "[OPTRACE]|13187|134|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105643214|END|Adding files|",
      "[OPTRACE]|13187|135|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105643215|START|Configure IP Cache|",
      "[OPTRACE]|13187|136|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105643217|END|Configure IP Cache|",
      "[OPTRACE]|13187|137|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105643218|START|synth_design|",
      "[OPTRACE]|13187|146|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105698152|END|synth_design|",
      "[OPTRACE]|13187|147|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105698152|START|Write IP Cache|",
      "[OPTRACE]|13187|148|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105699804|END|Write IP Cache|",
      "[OPTRACE]|13187|149|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105699805|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13187|150|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105700345|END|write_checkpoint|",
      "[OPTRACE]|13187|151|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105700345|START|synth reports|REPORT",
      "[OPTRACE]|13187|152|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105700905|END|synth reports|",
      "[OPTRACE]|13187|153|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105701973|END|bd_58f6_lut_buffer_0_synth_1|",
      "[OPTRACE]|13187|91|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105635676|START|bd_58f6_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13187|93|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1694105635678|START|Creating in-memory project|",
      "[OPTRACE]|13188|103|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105642922|END|Creating in-memory project|",
      "[OPTRACE]|13188|106|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105642922|START|Adding files|",
      "[OPTRACE]|13188|114|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105643095|END|Adding files|",
      "[OPTRACE]|13188|116|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105643097|START|Configure IP Cache|",
      "[OPTRACE]|13188|118|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105643098|END|Configure IP Cache|",
      "[OPTRACE]|13188|120|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105643098|START|synth_design|",
      "[OPTRACE]|13188|164|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105708782|END|synth_design|",
      "[OPTRACE]|13188|165|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105708783|START|Write IP Cache|",
      "[OPTRACE]|13188|168|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105710361|END|Write IP Cache|",
      "[OPTRACE]|13188|169|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105710362|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13188|174|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105710879|END|write_checkpoint|",
      "[OPTRACE]|13188|175|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105710879|START|synth reports|REPORT",
      "[OPTRACE]|13188|178|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105711362|END|synth reports|",
      "[OPTRACE]|13188|183|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105712285|END|bd_7cf0_bsip_0_synth_1|",
      "[OPTRACE]|13188|96|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105635700|START|bd_7cf0_bsip_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13188|97|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1694105635701|START|Creating in-memory project|",
      "[OPTRACE]|13189|102|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105642922|END|Creating in-memory project|",
      "[OPTRACE]|13189|105|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105642922|START|Adding files|",
      "[OPTRACE]|13189|115|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105643096|END|Adding files|",
      "[OPTRACE]|13189|117|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105643097|START|Configure IP Cache|",
      "[OPTRACE]|13189|121|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105643098|END|Configure IP Cache|",
      "[OPTRACE]|13189|122|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105643099|START|synth_design|",
      "[OPTRACE]|13189|162|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105708603|END|synth_design|",
      "[OPTRACE]|13189|163|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105708603|START|Write IP Cache|",
      "[OPTRACE]|13189|166|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105710218|END|Write IP Cache|",
      "[OPTRACE]|13189|167|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105710220|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13189|172|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105710834|END|write_checkpoint|",
      "[OPTRACE]|13189|173|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105710834|START|synth reports|REPORT",
      "[OPTRACE]|13189|179|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105711429|END|synth reports|",
      "[OPTRACE]|13189|182|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105712220|END|bd_097b_build_info_0_synth_1|",
      "[OPTRACE]|13189|84|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105635674|START|bd_097b_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13189|87|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1694105635675|START|Creating in-memory project|",
      "[OPTRACE]|13190|110|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105642923|END|Creating in-memory project|",
      "[OPTRACE]|13190|111|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105642923|START|Adding files|",
      "[OPTRACE]|13190|119|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105643098|END|Adding files|",
      "[OPTRACE]|13190|123|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105643099|START|Configure IP Cache|",
      "[OPTRACE]|13190|124|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105643100|END|Configure IP Cache|",
      "[OPTRACE]|13190|125|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105643101|START|synth_design|",
      "[OPTRACE]|13190|176|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105710907|END|synth_design|",
      "[OPTRACE]|13190|177|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105710907|START|Write IP Cache|",
      "[OPTRACE]|13190|184|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105712655|END|Write IP Cache|",
      "[OPTRACE]|13190|185|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105712656|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13190|190|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105713285|END|write_checkpoint|",
      "[OPTRACE]|13190|191|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105713285|START|synth reports|REPORT",
      "[OPTRACE]|13190|193|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105713828|END|synth reports|",
      "[OPTRACE]|13190|197|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105714935|END|bd_7cf0_axi_jtag_0_synth_1|",
      "[OPTRACE]|13190|94|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105635694|START|bd_7cf0_axi_jtag_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13190|95|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1694105635695|START|Creating in-memory project|",
      "[OPTRACE]|16960|209|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105725947|START|bd_85ad_hbm_reset_sync_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16960|210|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105725948|START|Creating in-memory project|",
      "[OPTRACE]|16960|218|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105733245|END|Creating in-memory project|",
      "[OPTRACE]|16960|219|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105733246|START|Adding files|",
      "[OPTRACE]|16960|220|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105733404|END|Adding files|",
      "[OPTRACE]|16960|221|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105733406|START|Configure IP Cache|",
      "[OPTRACE]|16960|222|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105733408|END|Configure IP Cache|",
      "[OPTRACE]|16960|223|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105733409|START|synth_design|",
      "[OPTRACE]|16960|274|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105796931|END|synth_design|",
      "[OPTRACE]|16960|275|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105796931|START|Write IP Cache|",
      "[OPTRACE]|16960|276|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105798318|END|Write IP Cache|",
      "[OPTRACE]|16960|277|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105798320|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16960|278|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105798845|END|write_checkpoint|",
      "[OPTRACE]|16960|279|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105798845|START|synth reports|REPORT",
      "[OPTRACE]|16960|280|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105799327|END|synth reports|",
      "[OPTRACE]|16960|281|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1694105800124|END|bd_85ad_hbm_reset_sync_SLR2_0_synth_1|",
      "[OPTRACE]|17827|212|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105727805|START|bd_85ad_interconnect1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17827|213|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105727806|START|Creating in-memory project|",
      "[OPTRACE]|17827|224|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105734742|END|Creating in-memory project|",
      "[OPTRACE]|17827|225|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105734742|START|Adding files|",
      "[OPTRACE]|17827|228|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105735731|END|Adding files|",
      "[OPTRACE]|17827|229|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105735733|START|Configure IP Cache|",
      "[OPTRACE]|17827|230|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105735804|END|Configure IP Cache|",
      "[OPTRACE]|17827|231|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105735805|START|synth_design|",
      "[OPTRACE]|17827|372|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105854312|END|synth_design|",
      "[OPTRACE]|17827|373|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105854312|START|Write IP Cache|",
      "[OPTRACE]|17827|384|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105860032|END|Write IP Cache|",
      "[OPTRACE]|17827|385|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105860036|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17827|386|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105862508|END|write_checkpoint|",
      "[OPTRACE]|17827|387|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105862509|START|synth reports|REPORT",
      "[OPTRACE]|17827|388|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105863082|END|synth reports|",
      "[OPTRACE]|17827|400|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1694105866563|END|bd_85ad_interconnect1_0_0_synth_1|",
      "[OPTRACE]|18188|216|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105733190|START|bd_22c0_psreset_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18188|217|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105733191|START|Creating in-memory project|",
      "[OPTRACE]|18188|236|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105739635|END|Creating in-memory project|",
      "[OPTRACE]|18188|237|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105739635|START|Adding files|",
      "[OPTRACE]|18188|238|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105739786|END|Adding files|",
      "[OPTRACE]|18188|239|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105739787|START|Configure IP Cache|",
      "[OPTRACE]|18188|240|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105739789|END|Configure IP Cache|",
      "[OPTRACE]|18188|241|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105739790|START|synth_design|",
      "[OPTRACE]|18188|282|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105800410|END|synth_design|",
      "[OPTRACE]|18188|283|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105800410|START|Write IP Cache|",
      "[OPTRACE]|18188|284|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105801862|END|Write IP Cache|",
      "[OPTRACE]|18188|285|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105801863|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18188|286|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105802412|END|write_checkpoint|",
      "[OPTRACE]|18188|287|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105802413|START|synth reports|REPORT",
      "[OPTRACE]|18188|288|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105802926|END|synth reports|",
      "[OPTRACE]|18188|289|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1694105803793|END|bd_22c0_psreset_kernel_00_0_synth_1|",
      "[OPTRACE]|18285|214|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105733134|START|bd_85ad_axi_apb_bridge_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18285|215|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105733136|START|Creating in-memory project|",
      "[OPTRACE]|18285|242|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105740119|END|Creating in-memory project|",
      "[OPTRACE]|18285|243|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105740119|START|Adding files|",
      "[OPTRACE]|18285|244|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105740303|END|Adding files|",
      "[OPTRACE]|18285|245|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105740304|START|Configure IP Cache|",
      "[OPTRACE]|18285|246|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105740307|END|Configure IP Cache|",
      "[OPTRACE]|18285|247|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105740308|START|synth_design|",
      "[OPTRACE]|18285|290|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105804146|END|synth_design|",
      "[OPTRACE]|18285|291|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105804146|START|Write IP Cache|",
      "[OPTRACE]|18285|292|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105805746|END|Write IP Cache|",
      "[OPTRACE]|18285|293|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105805747|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18285|298|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105806349|END|write_checkpoint|",
      "[OPTRACE]|18285|299|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105806350|START|synth reports|REPORT",
      "[OPTRACE]|18285|300|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105806897|END|synth reports|",
      "[OPTRACE]|18285|305|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1694105807731|END|bd_85ad_axi_apb_bridge_inst_0_synth_1|",
      "[OPTRACE]|18452|226|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105735065|START|bd_85ad_vip_S00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18452|227|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105735066|START|Creating in-memory project|",
      "[OPTRACE]|18452|248|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105742130|END|Creating in-memory project|",
      "[OPTRACE]|18452|249|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105742130|START|Adding files|",
      "[OPTRACE]|18452|250|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105742335|END|Adding files|",
      "[OPTRACE]|18452|251|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105742337|START|Configure IP Cache|",
      "[OPTRACE]|18452|252|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105742339|END|Configure IP Cache|",
      "[OPTRACE]|18452|253|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105742340|START|synth_design|",
      "[OPTRACE]|18452|294|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105806080|END|synth_design|",
      "[OPTRACE]|18452|295|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105806080|START|Write IP Cache|",
      "[OPTRACE]|18452|301|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105807581|END|Write IP Cache|",
      "[OPTRACE]|18452|302|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105807582|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18452|306|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105808157|END|write_checkpoint|",
      "[OPTRACE]|18452|307|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105808157|START|synth reports|REPORT",
      "[OPTRACE]|18452|310|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105808674|END|synth reports|",
      "[OPTRACE]|18452|313|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1694105809607|END|bd_85ad_vip_S00_0_synth_1|",
      "[OPTRACE]|18554|232|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105736123|START|bd_097b_user_debug_bridge_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18554|233|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105736124|START|Creating in-memory project|",
      "[OPTRACE]|18554|254|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105743017|END|Creating in-memory project|",
      "[OPTRACE]|18554|255|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105743017|START|Adding files|",
      "[OPTRACE]|18554|256|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105743277|END|Adding files|",
      "[OPTRACE]|18554|257|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105743278|START|Configure IP Cache|",
      "[OPTRACE]|18554|258|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105743349|END|Configure IP Cache|",
      "[OPTRACE]|18554|259|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105743349|START|synth_design|",
      "[OPTRACE]|18554|296|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105806150|END|synth_design|",
      "[OPTRACE]|18554|297|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105806151|START|Write IP Cache|",
      "[OPTRACE]|18554|303|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105807657|END|Write IP Cache|",
      "[OPTRACE]|18554|304|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105807658|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18554|308|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105808172|END|write_checkpoint|",
      "[OPTRACE]|18554|309|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105808172|START|synth reports|REPORT",
      "[OPTRACE]|18554|311|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105808681|END|synth reports|",
      "[OPTRACE]|18554|312|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1694105809560|END|bd_097b_user_debug_bridge_0_synth_1|",
      "[OPTRACE]|18685|234|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105738066|START|bd_097b_user_debug_hub_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18685|235|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105738068|START|Creating in-memory project|",
      "[OPTRACE]|18685|260|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105744999|END|Creating in-memory project|",
      "[OPTRACE]|18685|261|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105744999|START|Adding files|",
      "[OPTRACE]|18685|262|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105745355|END|Adding files|",
      "[OPTRACE]|18685|263|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105745357|START|Configure IP Cache|",
      "[OPTRACE]|18685|264|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105745386|END|Configure IP Cache|",
      "[OPTRACE]|18685|265|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105745387|START|synth_design|",
      "[OPTRACE]|18685|314|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105809762|END|synth_design|",
      "[OPTRACE]|18685|315|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105809763|START|Write IP Cache|",
      "[OPTRACE]|18685|316|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105811282|END|Write IP Cache|",
      "[OPTRACE]|18685|317|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105811283|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18685|318|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105811809|END|write_checkpoint|",
      "[OPTRACE]|18685|319|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105811810|START|synth reports|REPORT",
      "[OPTRACE]|18685|320|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105812320|END|synth reports|",
      "[OPTRACE]|18685|321|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1694105813188|END|bd_097b_user_debug_hub_0_synth_1|",
      "[OPTRACE]|18889|266|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105747209|START|bd_85ad_hbm_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18889|267|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105747210|START|Creating in-memory project|",
      "[OPTRACE]|18889|268|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105754177|END|Creating in-memory project|",
      "[OPTRACE]|18889|269|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105754177|START|Adding files|",
      "[OPTRACE]|18889|270|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105755858|END|Adding files|",
      "[OPTRACE]|18889|271|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105755860|START|Configure IP Cache|",
      "[OPTRACE]|18889|272|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105755864|END|Configure IP Cache|",
      "[OPTRACE]|18889|273|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105755864|START|synth_design|",
      "[OPTRACE]|18889|378|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105859035|END|synth_design|",
      "[OPTRACE]|18889|379|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105859035|START|Write IP Cache|",
      "[OPTRACE]|18889|389|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105863321|END|Write IP Cache|",
      "[OPTRACE]|18889|390|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105863322|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18889|397|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105864556|END|write_checkpoint|",
      "[OPTRACE]|18889|398|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105864556|START|synth reports|REPORT",
      "[OPTRACE]|18889|399|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105865039|END|synth reports|",
      "[OPTRACE]|18889|401|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1694105867914|END|bd_85ad_hbm_inst_0_synth_1|",
      "[OPTRACE]|22454|322|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694105824043|START|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22454|323|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694105824045|START|Creating in-memory project|",
      "[OPTRACE]|22454|332|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694105831626|END|Creating in-memory project|",
      "[OPTRACE]|22454|333|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694105831626|START|Adding files|",
      "[OPTRACE]|22454|336|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694105831781|END|Adding files|",
      "[OPTRACE]|22454|337|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694105831782|START|Configure IP Cache|",
      "[OPTRACE]|22454|339|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694105831790|END|Configure IP Cache|",
      "[OPTRACE]|22454|341|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1694105831791|END|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|",
      "[OPTRACE]|22751|324|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105824158|START|bd_22c0_psreset_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22751|325|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105824159|START|Creating in-memory project|",
      "[OPTRACE]|22751|334|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105831629|END|Creating in-memory project|",
      "[OPTRACE]|22751|335|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105831630|START|Adding files|",
      "[OPTRACE]|22751|338|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105831789|END|Adding files|",
      "[OPTRACE]|22751|340|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105831790|START|Configure IP Cache|",
      "[OPTRACE]|22751|342|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105831792|END|Configure IP Cache|",
      "[OPTRACE]|22751|343|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105831793|START|synth_design|",
      "[OPTRACE]|22751|408|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105894598|END|synth_design|",
      "[OPTRACE]|22751|409|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105894599|START|Write IP Cache|",
      "[OPTRACE]|22751|414|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105895984|END|Write IP Cache|",
      "[OPTRACE]|22751|415|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105895986|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|22751|417|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105896455|END|write_checkpoint|",
      "[OPTRACE]|22751|418|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105896455|START|synth reports|REPORT",
      "[OPTRACE]|22751|420|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105896924|END|synth reports|",
      "[OPTRACE]|22751|433|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1694105897681|END|bd_22c0_psreset_kernel_01_0_synth_1|",
      "[OPTRACE]|22908|326|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105828443|START|bd_85ad_slice0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22908|327|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105828444|START|Creating in-memory project|",
      "[OPTRACE]|22908|346|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105835293|END|Creating in-memory project|",
      "[OPTRACE]|22908|347|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105835293|START|Adding files|",
      "[OPTRACE]|22908|348|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105835493|END|Adding files|",
      "[OPTRACE]|22908|349|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105835494|START|Configure IP Cache|",
      "[OPTRACE]|22908|350|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105835497|END|Configure IP Cache|",
      "[OPTRACE]|22908|351|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105835498|START|synth_design|",
      "[OPTRACE]|22908|468|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105933288|END|synth_design|",
      "[OPTRACE]|22908|469|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105933289|START|Write IP Cache|",
      "[OPTRACE]|22908|476|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105937601|END|Write IP Cache|",
      "[OPTRACE]|22908|477|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105937609|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|22908|478|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105939424|END|write_checkpoint|",
      "[OPTRACE]|22908|479|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105939425|START|synth reports|REPORT",
      "[OPTRACE]|22908|480|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105940035|END|synth reports|",
      "[OPTRACE]|22908|481|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1694105942192|END|bd_85ad_slice0_1_0_synth_1|",
      "[OPTRACE]|23027|328|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105830034|START|bd_85ad_init_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23027|329|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105830035|START|Creating in-memory project|",
      "[OPTRACE]|23027|352|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105836866|END|Creating in-memory project|",
      "[OPTRACE]|23027|353|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105836866|START|Adding files|",
      "[OPTRACE]|23027|354|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105837011|END|Adding files|",
      "[OPTRACE]|23027|355|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105837013|START|Configure IP Cache|",
      "[OPTRACE]|23027|356|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105837014|END|Configure IP Cache|",
      "[OPTRACE]|23027|357|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105837015|START|synth_design|",
      "[OPTRACE]|23027|406|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105893594|END|synth_design|",
      "[OPTRACE]|23027|407|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105893594|START|Write IP Cache|",
      "[OPTRACE]|23027|410|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105894954|END|Write IP Cache|",
      "[OPTRACE]|23027|411|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105894954|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23027|412|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105895499|END|write_checkpoint|",
      "[OPTRACE]|23027|413|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105895500|START|synth reports|REPORT",
      "[OPTRACE]|23027|416|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105896013|END|synth reports|",
      "[OPTRACE]|23027|419|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1694105896714|END|bd_85ad_init_reduce_0_synth_1|",
      "[OPTRACE]|23120|330|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694105830239|START|bd_85ad_vip_S01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23120|331|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694105830240|START|Creating in-memory project|",
      "[OPTRACE]|23120|358|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694105837146|END|Creating in-memory project|",
      "[OPTRACE]|23120|359|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694105837147|START|Adding files|",
      "[OPTRACE]|23120|360|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694105837348|END|Adding files|",
      "[OPTRACE]|23120|361|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694105837350|START|Configure IP Cache|",
      "[OPTRACE]|23120|362|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694105837367|END|Configure IP Cache|",
      "[OPTRACE]|23120|363|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1694105837369|END|bd_85ad_vip_S01_0_synth_1|",
      "[OPTRACE]|23271|344|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105834120|START|ulp_ulp_cmp_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23271|345|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105834121|START|Creating in-memory project|",
      "[OPTRACE]|23271|364|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105840820|END|Creating in-memory project|",
      "[OPTRACE]|23271|365|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105840821|START|Adding files|",
      "[OPTRACE]|23271|366|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105842137|END|Adding files|",
      "[OPTRACE]|23271|367|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105842140|START|Configure IP Cache|",
      "[OPTRACE]|23271|368|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105842142|END|Configure IP Cache|",
      "[OPTRACE]|23271|369|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105842143|START|synth_design|",
      "[OPTRACE]|23271|434|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105902201|END|synth_design|",
      "[OPTRACE]|23271|435|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105902201|START|Write IP Cache|",
      "[OPTRACE]|23271|436|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105903708|END|Write IP Cache|",
      "[OPTRACE]|23271|437|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105903709|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23271|438|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105904281|END|write_checkpoint|",
      "[OPTRACE]|23271|439|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105904282|START|synth reports|REPORT",
      "[OPTRACE]|23271|440|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105904797|END|synth reports|",
      "[OPTRACE]|23271|441|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1694105905641|END|ulp_ulp_cmp_0_synth_1|",
      "[OPTRACE]|23543|370|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105851326|START|bd_85ad_interconnect0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23543|371|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105851327|START|Creating in-memory project|",
      "[OPTRACE]|23543|376|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105858445|END|Creating in-memory project|",
      "[OPTRACE]|23543|377|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105858445|START|Adding files|",
      "[OPTRACE]|23543|380|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105859396|END|Adding files|",
      "[OPTRACE]|23543|381|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105859398|START|Configure IP Cache|",
      "[OPTRACE]|23543|382|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105859462|END|Configure IP Cache|",
      "[OPTRACE]|23543|383|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105859464|START|synth_design|",
      "[OPTRACE]|23543|514|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105973571|END|synth_design|",
      "[OPTRACE]|23543|515|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105973572|START|Write IP Cache|",
      "[OPTRACE]|23543|516|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105979595|END|Write IP Cache|",
      "[OPTRACE]|23543|517|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105979598|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23543|524|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105981854|END|write_checkpoint|",
      "[OPTRACE]|23543|525|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105981855|START|synth reports|REPORT",
      "[OPTRACE]|23543|528|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105982423|END|synth reports|",
      "[OPTRACE]|23543|533|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1694105985763|END|bd_85ad_interconnect0_1_0_synth_1|",
      "[OPTRACE]|23787|374|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105856581|START|ulp_axi_vip_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23787|375|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105856582|START|Creating in-memory project|",
      "[OPTRACE]|23787|391|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105863977|END|Creating in-memory project|",
      "[OPTRACE]|23787|392|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105863977|START|Adding files|",
      "[OPTRACE]|23787|393|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105864187|END|Adding files|",
      "[OPTRACE]|23787|394|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105864188|START|Configure IP Cache|",
      "[OPTRACE]|23787|395|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105864191|END|Configure IP Cache|",
      "[OPTRACE]|23787|396|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105864192|START|synth_design|",
      "[OPTRACE]|23787|460|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105928247|END|synth_design|",
      "[OPTRACE]|23787|461|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105928247|START|Write IP Cache|",
      "[OPTRACE]|23787|462|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105930167|END|Write IP Cache|",
      "[OPTRACE]|23787|463|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105930168|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23787|464|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105930858|END|write_checkpoint|",
      "[OPTRACE]|23787|465|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105930858|START|synth reports|REPORT",
      "[OPTRACE]|23787|466|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105931432|END|synth reports|",
      "[OPTRACE]|23787|467|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1694105932592|END|ulp_axi_vip_data_0_synth_1|",
      "[OPTRACE]|25410|402|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105889702|START|bd_22c0_clock_throttling_avg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25410|403|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105889703|START|Creating in-memory project|",
      "[OPTRACE]|25410|423|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105896969|END|Creating in-memory project|",
      "[OPTRACE]|25410|424|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105896970|START|Adding files|",
      "[OPTRACE]|25410|429|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105897148|END|Adding files|",
      "[OPTRACE]|25410|430|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105897150|START|Configure IP Cache|",
      "[OPTRACE]|25410|431|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105897151|END|Configure IP Cache|",
      "[OPTRACE]|25410|432|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105897152|START|synth_design|",
      "[OPTRACE]|25410|484|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105957057|END|synth_design|",
      "[OPTRACE]|25410|485|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105957058|START|Write IP Cache|",
      "[OPTRACE]|25410|486|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105958573|END|Write IP Cache|",
      "[OPTRACE]|25410|487|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105958574|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|25410|488|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105959149|END|write_checkpoint|",
      "[OPTRACE]|25410|489|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105959150|START|synth reports|REPORT",
      "[OPTRACE]|25410|490|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105959679|END|synth reports|",
      "[OPTRACE]|25410|491|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1694105960592|END|bd_22c0_clock_throttling_avg_0_synth_1|",
      "[OPTRACE]|25513|404|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105889761|START|bd_22c0_gpio_ucs_control_status_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25513|405|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105889762|START|Creating in-memory project|",
      "[OPTRACE]|25513|421|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105896949|END|Creating in-memory project|",
      "[OPTRACE]|25513|422|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105896949|START|Adding files|",
      "[OPTRACE]|25513|425|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105897122|END|Adding files|",
      "[OPTRACE]|25513|426|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105897124|START|Configure IP Cache|",
      "[OPTRACE]|25513|427|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105897127|END|Configure IP Cache|",
      "[OPTRACE]|25513|428|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105897128|START|synth_design|",
      "[OPTRACE]|25513|492|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105962302|END|synth_design|",
      "[OPTRACE]|25513|493|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105962303|START|Write IP Cache|",
      "[OPTRACE]|25513|496|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105963940|END|Write IP Cache|",
      "[OPTRACE]|25513|497|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105963941|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|25513|501|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105964557|END|write_checkpoint|",
      "[OPTRACE]|25513|502|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105964557|START|synth reports|REPORT",
      "[OPTRACE]|25513|506|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105965173|END|synth reports|",
      "[OPTRACE]|25513|507|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1694105966130|END|bd_22c0_gpio_ucs_control_status_0_synth_1|",
      "[OPTRACE]|27047|442|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105917407|START|bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27047|443|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105917408|START|Creating in-memory project|",
      "[OPTRACE]|27047|446|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105924268|END|Creating in-memory project|",
      "[OPTRACE]|27047|447|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105924268|START|Adding files|",
      "[OPTRACE]|27047|448|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105924413|END|Adding files|",
      "[OPTRACE]|27047|449|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105924414|START|Configure IP Cache|",
      "[OPTRACE]|27047|450|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105924415|END|Configure IP Cache|",
      "[OPTRACE]|27047|451|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105924416|START|synth_design|",
      "[OPTRACE]|27047|518|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105980206|END|synth_design|",
      "[OPTRACE]|27047|519|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105980206|START|Write IP Cache|",
      "[OPTRACE]|27047|520|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105981613|END|Write IP Cache|",
      "[OPTRACE]|27047|521|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105981614|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27047|526|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105982153|END|write_checkpoint|",
      "[OPTRACE]|27047|527|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105982154|START|synth reports|REPORT",
      "[OPTRACE]|27047|529|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105982673|END|synth reports|",
      "[OPTRACE]|27047|530|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1694105983480|END|bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1|",
      "[OPTRACE]|27167|444|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105918489|START|bd_22c0_clock_shutdown_latch_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27167|445|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105918491|START|Creating in-memory project|",
      "[OPTRACE]|27167|452|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105925128|END|Creating in-memory project|",
      "[OPTRACE]|27167|453|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105925129|START|Adding files|",
      "[OPTRACE]|27167|454|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105925274|END|Adding files|",
      "[OPTRACE]|27167|455|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105925276|START|Configure IP Cache|",
      "[OPTRACE]|27167|456|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105925277|END|Configure IP Cache|",
      "[OPTRACE]|27167|457|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105925277|START|synth_design|",
      "[OPTRACE]|27167|531|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105985307|END|synth_design|",
      "[OPTRACE]|27167|532|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105985307|START|Write IP Cache|",
      "[OPTRACE]|27167|534|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105986784|END|Write IP Cache|",
      "[OPTRACE]|27167|535|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105986785|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27167|536|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105987268|END|write_checkpoint|",
      "[OPTRACE]|27167|537|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105987268|START|synth reports|REPORT",
      "[OPTRACE]|27167|540|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105987732|END|synth reports|",
      "[OPTRACE]|27167|541|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1694105988629|END|bd_22c0_clock_shutdown_latch_0_synth_1|",
      "[OPTRACE]|27532|458|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105926261|START|bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27532|459|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105926262|START|Creating in-memory project|",
      "[OPTRACE]|27532|470|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105933442|END|Creating in-memory project|",
      "[OPTRACE]|27532|471|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105933443|START|Adding files|",
      "[OPTRACE]|27532|472|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105933590|END|Adding files|",
      "[OPTRACE]|27532|473|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105933591|START|Configure IP Cache|",
      "[OPTRACE]|27532|474|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105933592|END|Configure IP Cache|",
      "[OPTRACE]|27532|475|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105933593|START|synth_design|",
      "[OPTRACE]|27532|548|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105989288|END|synth_design|",
      "[OPTRACE]|27532|549|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105989288|START|Write IP Cache|",
      "[OPTRACE]|27532|550|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105990893|END|Write IP Cache|",
      "[OPTRACE]|27532|551|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105990894|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27532|552|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105991448|END|write_checkpoint|",
      "[OPTRACE]|27532|553|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105991449|START|synth reports|REPORT",
      "[OPTRACE]|27532|554|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105992002|END|synth reports|",
      "[OPTRACE]|27532|555|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1694105992877|END|bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1|",
      "[OPTRACE]|28836|482|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694105956921|START|bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28836|483|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694105956922|START|Creating in-memory project|",
      "[OPTRACE]|28836|498|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694105964373|END|Creating in-memory project|",
      "[OPTRACE]|28836|499|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694105964373|START|Adding files|",
      "[OPTRACE]|28836|500|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694105964556|END|Adding files|",
      "[OPTRACE]|28836|503|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694105964558|START|Configure IP Cache|",
      "[OPTRACE]|28836|504|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694105964559|END|Configure IP Cache|",
      "[OPTRACE]|28836|505|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694105964560|START|synth_design|",
      "[OPTRACE]|28836|588|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694106022239|END|synth_design|",
      "[OPTRACE]|28836|589|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694106022240|START|Write IP Cache|",
      "[OPTRACE]|28836|590|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694106023729|END|Write IP Cache|",
      "[OPTRACE]|28836|591|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694106023730|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28836|592|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694106024300|END|write_checkpoint|",
      "[OPTRACE]|28836|593|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694106024301|START|synth reports|REPORT",
      "[OPTRACE]|28836|594|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694106024833|END|synth reports|",
      "[OPTRACE]|28836|597|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1694106025663|END|bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1|",
      "[OPTRACE]|29141|494|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694105963622|START|bd_22c0_clkwiz_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|29141|495|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694105963623|START|Creating in-memory project|",
      "[OPTRACE]|29141|508|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694105970541|END|Creating in-memory project|",
      "[OPTRACE]|29141|509|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694105970541|START|Adding files|",
      "[OPTRACE]|29141|510|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694105970769|END|Adding files|",
      "[OPTRACE]|29141|511|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694105970771|START|Configure IP Cache|",
      "[OPTRACE]|29141|512|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694105970773|END|Configure IP Cache|",
      "[OPTRACE]|29141|513|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694105970774|START|synth_design|",
      "[OPTRACE]|29141|750|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694106127471|END|synth_design|",
      "[OPTRACE]|29141|751|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694106127471|START|Write IP Cache|",
      "[OPTRACE]|29141|752|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694106129340|END|Write IP Cache|",
      "[OPTRACE]|29141|753|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694106129341|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|29141|754|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694106130123|END|write_checkpoint|",
      "[OPTRACE]|29141|755|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694106130123|START|synth reports|REPORT",
      "[OPTRACE]|29141|756|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694106130667|END|synth reports|",
      "[OPTRACE]|29141|757|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1694106131737|END|bd_22c0_clkwiz_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|30134|522|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694105981720|START|bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|30134|523|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694105981721|START|Creating in-memory project|",
      "[OPTRACE]|30134|542|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694105989005|END|Creating in-memory project|",
      "[OPTRACE]|30134|543|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694105989005|START|Adding files|",
      "[OPTRACE]|30134|544|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694105989165|END|Adding files|",
      "[OPTRACE]|30134|545|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694105989166|START|Configure IP Cache|",
      "[OPTRACE]|30134|546|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694105989168|END|Configure IP Cache|",
      "[OPTRACE]|30134|547|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694105989168|START|synth_design|",
      "[OPTRACE]|30134|616|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694106051189|END|synth_design|",
      "[OPTRACE]|30134|617|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694106051189|START|Write IP Cache|",
      "[OPTRACE]|30134|623|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694106052532|END|Write IP Cache|",
      "[OPTRACE]|30134|624|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694106052533|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|30134|632|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694106052997|END|write_checkpoint|",
      "[OPTRACE]|30134|633|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694106052997|START|synth reports|REPORT",
      "[OPTRACE]|30134|634|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694106053458|END|synth reports|",
      "[OPTRACE]|30134|635|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1694106054318|END|bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|30559|538|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694105987683|START|bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|30559|539|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694105987684|START|Creating in-memory project|",
      "[OPTRACE]|30559|556|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694105994472|END|Creating in-memory project|",
      "[OPTRACE]|30559|557|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694105994473|START|Adding files|",
      "[OPTRACE]|30559|558|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694105994611|END|Adding files|",
      "[OPTRACE]|30559|559|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694105994612|START|Configure IP Cache|",
      "[OPTRACE]|30559|560|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694105994614|END|Configure IP Cache|",
      "[OPTRACE]|30559|561|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694105994615|START|synth_design|",
      "[OPTRACE]|30559|614|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694106049768|END|synth_design|",
      "[OPTRACE]|30559|615|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694106049768|START|Write IP Cache|",
      "[OPTRACE]|30559|618|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694106051240|END|Write IP Cache|",
      "[OPTRACE]|30559|619|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694106051241|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|30559|620|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694106051704|END|write_checkpoint|",
      "[OPTRACE]|30559|621|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694106051705|START|synth reports|REPORT",
      "[OPTRACE]|30559|622|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694106052160|END|synth reports|",
      "[OPTRACE]|30559|631|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1694106052864|END|bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1|",
      "[OPTRACE]|32266|562|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694106004481|START|bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|32266|563|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694106004483|START|Creating in-memory project|",
      "[OPTRACE]|32266|568|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694106011757|END|Creating in-memory project|",
      "[OPTRACE]|32266|569|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694106011757|START|Adding files|",
      "[OPTRACE]|32266|570|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694106011904|END|Adding files|",
      "[OPTRACE]|32266|571|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694106011905|START|Configure IP Cache|",
      "[OPTRACE]|32266|572|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694106011914|END|Configure IP Cache|",
      "[OPTRACE]|32266|573|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1694106011914|END|bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1|",
      "[OPTRACE]|32389|564|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106007038|START|bd_22c0_clkwiz_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|32389|565|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106007039|START|Creating in-memory project|",
      "[OPTRACE]|32389|574|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106014397|END|Creating in-memory project|",
      "[OPTRACE]|32389|575|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106014397|START|Adding files|",
      "[OPTRACE]|32389|576|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106014638|END|Adding files|",
      "[OPTRACE]|32389|577|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106014640|START|Configure IP Cache|",
      "[OPTRACE]|32389|578|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106014642|END|Configure IP Cache|",
      "[OPTRACE]|32389|579|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106014642|START|synth_design|",
      "[OPTRACE]|32389|820|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106166407|END|synth_design|",
      "[OPTRACE]|32389|821|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106166407|START|Write IP Cache|",
      "[OPTRACE]|32389|822|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106168475|END|Write IP Cache|",
      "[OPTRACE]|32389|823|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106168476|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|32389|824|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106169280|END|write_checkpoint|",
      "[OPTRACE]|32389|825|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106169281|START|synth reports|REPORT",
      "[OPTRACE]|32389|826|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106169814|END|synth reports|",
      "[OPTRACE]|32389|829|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1694106170994|END|bd_22c0_clkwiz_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|32519|566|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106009280|START|ulp_hmss_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|32519|567|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106009281|START|Creating in-memory project|",
      "[OPTRACE]|32519|580|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106016409|END|Creating in-memory project|",
      "[OPTRACE]|32519|581|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106016409|START|Adding files|",
      "[OPTRACE]|32519|584|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106019824|END|Adding files|",
      "[OPTRACE]|32519|585|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106019828|START|Configure IP Cache|",
      "[OPTRACE]|32519|586|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106019892|END|Configure IP Cache|",
      "[OPTRACE]|32519|587|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106019893|START|synth_design|",
      "[OPTRACE]|32519|676|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106084389|END|synth_design|",
      "[OPTRACE]|32519|677|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106084389|START|Write IP Cache|",
      "[OPTRACE]|32519|686|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106086583|END|Write IP Cache|",
      "[OPTRACE]|32519|687|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106086584|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|32519|688|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106087493|END|write_checkpoint|",
      "[OPTRACE]|32519|689|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106087494|START|synth reports|REPORT",
      "[OPTRACE]|32519|690|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106088039|END|synth reports|",
      "[OPTRACE]|32519|691|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1694106089253|END|ulp_hmss_0_0_synth_1|",
      "[OPTRACE]|32769|582|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694106017324|START|bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|32769|583|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694106017325|START|Creating in-memory project|",
      "[OPTRACE]|32769|595|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694106025505|END|Creating in-memory project|",
      "[OPTRACE]|32769|596|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694106025505|START|Adding files|",
      "[OPTRACE]|32769|598|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694106025685|END|Adding files|",
      "[OPTRACE]|32769|599|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694106025686|START|Configure IP Cache|",
      "[OPTRACE]|32769|600|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694106025697|END|Configure IP Cache|",
      "[OPTRACE]|32769|601|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1694106025699|END|bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1|",
      "[OPTRACE]|33187|602|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694106031914|START|bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33187|603|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694106031915|START|Creating in-memory project|",
      "[OPTRACE]|33187|604|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694106038811|END|Creating in-memory project|",
      "[OPTRACE]|33187|605|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694106038812|START|Adding files|",
      "[OPTRACE]|33187|606|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694106038957|END|Adding files|",
      "[OPTRACE]|33187|607|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694106038958|START|Configure IP Cache|",
      "[OPTRACE]|33187|608|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694106038967|END|Configure IP Cache|",
      "[OPTRACE]|33187|609|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1694106038969|END|bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1|",
      "[OPTRACE]|33909|610|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694106045691|START|bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33909|611|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694106045692|START|Creating in-memory project|",
      "[OPTRACE]|33909|625|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694106052638|END|Creating in-memory project|",
      "[OPTRACE]|33909|626|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694106052638|START|Adding files|",
      "[OPTRACE]|33909|627|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694106052797|END|Adding files|",
      "[OPTRACE]|33909|628|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694106052798|START|Configure IP Cache|",
      "[OPTRACE]|33909|629|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694106052804|END|Configure IP Cache|",
      "[OPTRACE]|33909|630|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1694106052806|END|bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1|",
      "[OPTRACE]|34030|612|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694106047240|START|bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34030|613|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694106047242|START|Creating in-memory project|",
      "[OPTRACE]|34030|636|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694106054569|END|Creating in-memory project|",
      "[OPTRACE]|34030|637|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694106054569|START|Adding files|",
      "[OPTRACE]|34030|638|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694106054714|END|Adding files|",
      "[OPTRACE]|34030|639|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694106054715|START|Configure IP Cache|",
      "[OPTRACE]|34030|640|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694106054721|END|Configure IP Cache|",
      "[OPTRACE]|34030|641|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1694106054721|END|bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1|",
      "[OPTRACE]|34261|642|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694106058139|START|bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34261|643|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694106058141|START|Creating in-memory project|",
      "[OPTRACE]|34261|644|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694106064995|END|Creating in-memory project|",
      "[OPTRACE]|34261|645|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694106064995|START|Adding files|",
      "[OPTRACE]|34261|646|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694106065146|END|Adding files|",
      "[OPTRACE]|34261|647|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694106065147|START|Configure IP Cache|",
      "[OPTRACE]|34261|648|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694106065153|END|Configure IP Cache|",
      "[OPTRACE]|34261|649|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1694106065155|END|bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1|",
      "[OPTRACE]|35227|650|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694106072184|START|bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35227|651|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694106072185|START|Creating in-memory project|",
      "[OPTRACE]|35227|658|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694106079212|END|Creating in-memory project|",
      "[OPTRACE]|35227|659|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694106079212|START|Adding files|",
      "[OPTRACE]|35227|660|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694106079354|END|Adding files|",
      "[OPTRACE]|35227|661|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694106079355|START|Configure IP Cache|",
      "[OPTRACE]|35227|662|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694106079367|END|Configure IP Cache|",
      "[OPTRACE]|35227|663|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1694106079369|END|bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1|",
      "[OPTRACE]|35343|652|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694106073389|START|bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35343|653|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694106073390|START|Creating in-memory project|",
      "[OPTRACE]|35343|664|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694106080282|END|Creating in-memory project|",
      "[OPTRACE]|35343|665|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694106080283|START|Adding files|",
      "[OPTRACE]|35343|666|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694106080438|END|Adding files|",
      "[OPTRACE]|35343|667|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694106080439|START|Configure IP Cache|",
      "[OPTRACE]|35343|668|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694106080445|END|Configure IP Cache|",
      "[OPTRACE]|35343|669|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1694106080447|END|bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1|",
      "[OPTRACE]|35445|654|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694106074237|START|bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35445|655|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694106074238|START|Creating in-memory project|",
      "[OPTRACE]|35445|670|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694106081192|END|Creating in-memory project|",
      "[OPTRACE]|35445|671|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694106081193|START|Adding files|",
      "[OPTRACE]|35445|672|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694106081342|END|Adding files|",
      "[OPTRACE]|35445|673|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694106081343|START|Configure IP Cache|",
      "[OPTRACE]|35445|674|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694106081349|END|Configure IP Cache|",
      "[OPTRACE]|35445|675|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1694106081350|END|bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1|",
      "[OPTRACE]|35559|656|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694106077795|START|bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35559|657|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694106077796|START|Creating in-memory project|",
      "[OPTRACE]|35559|680|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694106084796|END|Creating in-memory project|",
      "[OPTRACE]|35559|681|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694106084796|START|Adding files|",
      "[OPTRACE]|35559|682|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694106084939|END|Adding files|",
      "[OPTRACE]|35559|683|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694106084940|START|Configure IP Cache|",
      "[OPTRACE]|35559|684|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694106084945|END|Configure IP Cache|",
      "[OPTRACE]|35559|685|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1694106084946|END|bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1|",
      "[OPTRACE]|35782|678|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694106084784|START|bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35782|679|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694106084785|START|Creating in-memory project|",
      "[OPTRACE]|35782|692|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694106091681|END|Creating in-memory project|",
      "[OPTRACE]|35782|693|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694106091681|START|Adding files|",
      "[OPTRACE]|35782|694|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694106091827|END|Adding files|",
      "[OPTRACE]|35782|695|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694106091828|START|Configure IP Cache|",
      "[OPTRACE]|35782|696|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694106091840|END|Configure IP Cache|",
      "[OPTRACE]|35782|697|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1694106091844|END|bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1|",
      "[OPTRACE]|36374|698|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106099149|START|bd_22c0_psreset_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36374|699|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106099151|START|Creating in-memory project|",
      "[OPTRACE]|36374|706|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106106652|END|Creating in-memory project|",
      "[OPTRACE]|36374|707|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106106653|START|Adding files|",
      "[OPTRACE]|36374|708|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106106849|END|Adding files|",
      "[OPTRACE]|36374|709|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106106850|START|Configure IP Cache|",
      "[OPTRACE]|36374|710|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106106853|END|Configure IP Cache|",
      "[OPTRACE]|36374|711|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106106855|START|synth_design|",
      "[OPTRACE]|36374|827|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106169829|END|synth_design|",
      "[OPTRACE]|36374|828|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106169829|START|Write IP Cache|",
      "[OPTRACE]|36374|830|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106171357|END|Write IP Cache|",
      "[OPTRACE]|36374|831|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106171358|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|36374|832|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106171888|END|write_checkpoint|",
      "[OPTRACE]|36374|833|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106171888|START|synth reports|REPORT",
      "[OPTRACE]|36374|842|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106172424|END|synth reports|",
      "[OPTRACE]|36374|843|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1694106173292|END|bd_22c0_psreset_hbm_0_synth_1|",
      "[OPTRACE]|36490|700|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694106099942|START|bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36490|701|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694106099944|START|Creating in-memory project|",
      "[OPTRACE]|36490|712|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694106107079|END|Creating in-memory project|",
      "[OPTRACE]|36490|713|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694106107079|START|Adding files|",
      "[OPTRACE]|36490|714|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694106107232|END|Adding files|",
      "[OPTRACE]|36490|715|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694106107233|START|Configure IP Cache|",
      "[OPTRACE]|36490|716|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694106107240|END|Configure IP Cache|",
      "[OPTRACE]|36490|717|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1694106107241|END|bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1|",
      "[OPTRACE]|36596|702|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694106100420|START|bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36596|703|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694106100421|START|Creating in-memory project|",
      "[OPTRACE]|36596|718|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694106107463|END|Creating in-memory project|",
      "[OPTRACE]|36596|719|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694106107464|START|Adding files|",
      "[OPTRACE]|36596|720|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694106107605|END|Adding files|",
      "[OPTRACE]|36596|721|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694106107606|START|Configure IP Cache|",
      "[OPTRACE]|36596|722|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694106107615|END|Configure IP Cache|",
      "[OPTRACE]|36596|723|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1694106107618|END|bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1|",
      "[OPTRACE]|36730|704|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694106105254|START|bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36730|705|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694106105256|START|Creating in-memory project|",
      "[OPTRACE]|36730|728|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694106112260|END|Creating in-memory project|",
      "[OPTRACE]|36730|729|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694106112260|START|Adding files|",
      "[OPTRACE]|36730|730|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694106112418|END|Adding files|",
      "[OPTRACE]|36730|731|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694106112419|START|Configure IP Cache|",
      "[OPTRACE]|36730|732|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694106112428|END|Configure IP Cache|",
      "[OPTRACE]|36730|733|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1694106112429|END|bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1|",
      "[OPTRACE]|36907|724|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694106109739|START|bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36907|725|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694106109741|START|Creating in-memory project|",
      "[OPTRACE]|36907|734|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694106116573|END|Creating in-memory project|",
      "[OPTRACE]|36907|735|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694106116573|START|Adding files|",
      "[OPTRACE]|36907|736|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694106116721|END|Adding files|",
      "[OPTRACE]|36907|737|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694106116722|START|Configure IP Cache|",
      "[OPTRACE]|36907|738|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694106116728|END|Configure IP Cache|",
      "[OPTRACE]|36907|739|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1694106116729|END|bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1|",
      "[OPTRACE]|37024|726|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106111044|START|bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|37024|727|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106111045|START|Creating in-memory project|",
      "[OPTRACE]|37024|740|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106118189|END|Creating in-memory project|",
      "[OPTRACE]|37024|741|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106118190|START|Adding files|",
      "[OPTRACE]|37024|742|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106118328|END|Adding files|",
      "[OPTRACE]|37024|743|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106118329|START|Configure IP Cache|",
      "[OPTRACE]|37024|744|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106118331|END|Configure IP Cache|",
      "[OPTRACE]|37024|745|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106118331|START|synth_design|",
      "[OPTRACE]|37024|836|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106172276|END|synth_design|",
      "[OPTRACE]|37024|837|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106172276|START|Write IP Cache|",
      "[OPTRACE]|37024|844|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106173663|END|Write IP Cache|",
      "[OPTRACE]|37024|845|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106173664|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|37024|846|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106174211|END|write_checkpoint|",
      "[OPTRACE]|37024|847|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106174212|START|synth reports|REPORT",
      "[OPTRACE]|37024|848|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106174749|END|synth reports|",
      "[OPTRACE]|37024|849|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1694106175606|END|bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1|",
      "[OPTRACE]|37271|746|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694106126730|START|bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|37271|747|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694106126731|START|Creating in-memory project|",
      "[OPTRACE]|37271|760|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694106133654|END|Creating in-memory project|",
      "[OPTRACE]|37271|761|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694106133654|START|Adding files|",
      "[OPTRACE]|37271|762|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694106133799|END|Adding files|",
      "[OPTRACE]|37271|763|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694106133801|START|Configure IP Cache|",
      "[OPTRACE]|37271|764|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694106133806|END|Configure IP Cache|",
      "[OPTRACE]|37271|765|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1694106133807|END|bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1|",
      "[OPTRACE]|37371|748|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694106127076|START|bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|37371|749|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694106127077|START|Creating in-memory project|",
      "[OPTRACE]|37371|766|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694106133925|END|Creating in-memory project|",
      "[OPTRACE]|37371|767|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694106133925|START|Adding files|",
      "[OPTRACE]|37371|768|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694106134068|END|Adding files|",
      "[OPTRACE]|37371|769|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694106134070|START|Configure IP Cache|",
      "[OPTRACE]|37371|770|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694106134075|END|Configure IP Cache|",
      "[OPTRACE]|37371|771|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1694106134076|END|bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1|",
      "[OPTRACE]|37609|758|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694106131872|START|bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|37609|759|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694106131874|START|Creating in-memory project|",
      "[OPTRACE]|37609|772|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694106139013|END|Creating in-memory project|",
      "[OPTRACE]|37609|773|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694106139014|START|Adding files|",
      "[OPTRACE]|37609|776|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694106139156|END|Adding files|",
      "[OPTRACE]|37609|777|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694106139157|START|Configure IP Cache|",
      "[OPTRACE]|37609|778|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694106139163|END|Configure IP Cache|",
      "[OPTRACE]|37609|779|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1694106139164|END|bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1|",
      "[OPTRACE]|37755|774|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694106139126|START|bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|37755|775|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694106139127|START|Creating in-memory project|",
      "[OPTRACE]|37755|780|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694106146122|END|Creating in-memory project|",
      "[OPTRACE]|37755|781|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694106146122|START|Adding files|",
      "[OPTRACE]|37755|782|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694106146274|END|Adding files|",
      "[OPTRACE]|37755|783|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694106146275|START|Configure IP Cache|",
      "[OPTRACE]|37755|784|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694106146284|END|Configure IP Cache|",
      "[OPTRACE]|37755|785|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1694106146288|END|bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1|",
      "[OPTRACE]|38505|786|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694106152800|START|bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|38505|787|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694106152802|START|Creating in-memory project|",
      "[OPTRACE]|38505|796|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694106160025|END|Creating in-memory project|",
      "[OPTRACE]|38505|797|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694106160025|START|Adding files|",
      "[OPTRACE]|38505|804|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694106160180|END|Adding files|",
      "[OPTRACE]|38505|805|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694106160181|START|Configure IP Cache|",
      "[OPTRACE]|38505|806|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694106160200|END|Configure IP Cache|",
      "[OPTRACE]|38505|807|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1694106160205|END|bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1|",
      "[OPTRACE]|38626|788|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694106152955|START|bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|38626|789|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694106152956|START|Creating in-memory project|",
      "[OPTRACE]|38626|794|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694106159998|END|Creating in-memory project|",
      "[OPTRACE]|38626|795|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694106159999|START|Adding files|",
      "[OPTRACE]|38626|798|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694106160147|END|Adding files|",
      "[OPTRACE]|38626|799|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694106160148|START|Configure IP Cache|",
      "[OPTRACE]|38626|800|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694106160154|END|Configure IP Cache|",
      "[OPTRACE]|38626|801|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1694106160155|END|bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1|",
      "[OPTRACE]|38709|790|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694106153364|START|bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|38709|791|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694106153365|START|Creating in-memory project|",
      "[OPTRACE]|38709|802|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694106160169|END|Creating in-memory project|",
      "[OPTRACE]|38709|803|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694106160169|START|Adding files|",
      "[OPTRACE]|38709|808|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694106160333|END|Adding files|",
      "[OPTRACE]|38709|809|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694106160334|START|Configure IP Cache|",
      "[OPTRACE]|38709|810|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694106160339|END|Configure IP Cache|",
      "[OPTRACE]|38709|811|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1694106160342|END|bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1|",
      "[OPTRACE]|38865|792|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694106158826|START|bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|38865|793|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694106158827|START|Creating in-memory project|",
      "[OPTRACE]|38865|814|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694106165694|END|Creating in-memory project|",
      "[OPTRACE]|38865|815|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694106165695|START|Adding files|",
      "[OPTRACE]|38865|816|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694106165837|END|Adding files|",
      "[OPTRACE]|38865|817|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694106165838|START|Configure IP Cache|",
      "[OPTRACE]|38865|818|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694106165844|END|Configure IP Cache|",
      "[OPTRACE]|38865|819|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1694106165845|END|bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1|",
      "[OPTRACE]|39031|812|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694106165357|START|bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39031|813|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694106165359|START|Creating in-memory project|",
      "[OPTRACE]|39031|834|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694106172243|END|Creating in-memory project|",
      "[OPTRACE]|39031|835|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694106172243|START|Adding files|",
      "[OPTRACE]|39031|838|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694106172390|END|Adding files|",
      "[OPTRACE]|39031|839|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694106172391|START|Configure IP Cache|",
      "[OPTRACE]|39031|840|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694106172403|END|Configure IP Cache|",
      "[OPTRACE]|39031|841|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1694106172404|END|bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1|",
      "[OPTRACE]|39848|854|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694106179636|START|bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39848|855|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694106179637|START|Creating in-memory project|",
      "[OPTRACE]|39848|864|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694106186667|END|Creating in-memory project|",
      "[OPTRACE]|39848|865|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694106186667|START|Adding files|",
      "[OPTRACE]|39848|872|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694106186811|END|Adding files|",
      "[OPTRACE]|39848|873|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694106186812|START|Configure IP Cache|",
      "[OPTRACE]|39848|874|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694106186818|END|Configure IP Cache|",
      "[OPTRACE]|39848|875|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1694106186819|END|bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1|",
      "[OPTRACE]|39858|852|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694106179566|START|bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39858|853|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694106179567|START|Creating in-memory project|",
      "[OPTRACE]|39858|858|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694106186516|END|Creating in-memory project|",
      "[OPTRACE]|39858|859|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694106186516|START|Adding files|",
      "[OPTRACE]|39858|862|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694106186662|END|Adding files|",
      "[OPTRACE]|39858|863|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694106186664|START|Configure IP Cache|",
      "[OPTRACE]|39858|866|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694106186669|END|Configure IP Cache|",
      "[OPTRACE]|39858|867|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1694106186670|END|bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1|",
      "[OPTRACE]|39955|850|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694106179404|START|bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39955|851|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694106179405|START|Creating in-memory project|",
      "[OPTRACE]|39955|860|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694106186574|END|Creating in-memory project|",
      "[OPTRACE]|39955|861|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694106186574|START|Adding files|",
      "[OPTRACE]|39955|868|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694106186759|END|Adding files|",
      "[OPTRACE]|39955|869|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694106186761|START|Configure IP Cache|",
      "[OPTRACE]|39955|870|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694106186776|END|Configure IP Cache|",
      "[OPTRACE]|39955|871|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1694106186778|END|bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1|",
      "[OPTRACE]|40739|856|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694106184684|START|bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40739|857|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694106184686|START|Creating in-memory project|",
      "[OPTRACE]|40739|876|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694106191399|END|Creating in-memory project|",
      "[OPTRACE]|40739|877|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694106191399|START|Adding files|",
      "[OPTRACE]|40739|878|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694106191546|END|Adding files|",
      "[OPTRACE]|40739|879|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694106191547|START|Configure IP Cache|",
      "[OPTRACE]|40739|880|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694106191552|END|Configure IP Cache|",
      "[OPTRACE]|40739|881|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1694106191553|END|bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1|",
      "[OPTRACE]|41010|884|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694106191879|START|bd_22c0_aclk_kernel_01_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41010|885|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694106191880|START|Creating in-memory project|",
      "[OPTRACE]|41010|890|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694106198875|END|Creating in-memory project|",
      "[OPTRACE]|41010|891|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694106198876|START|Adding files|",
      "[OPTRACE]|41010|896|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694106199086|END|Adding files|",
      "[OPTRACE]|41010|897|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694106199088|START|Configure IP Cache|",
      "[OPTRACE]|41010|900|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694106199109|END|Configure IP Cache|",
      "[OPTRACE]|41010|901|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1694106199111|END|bd_22c0_aclk_kernel_01_adapt_0_synth_1|",
      "[OPTRACE]|41011|882|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694106191686|START|bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41011|883|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694106191688|START|Creating in-memory project|",
      "[OPTRACE]|41011|892|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694106198934|END|Creating in-memory project|",
      "[OPTRACE]|41011|893|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694106198935|START|Adding files|",
      "[OPTRACE]|41011|894|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694106199081|END|Adding files|",
      "[OPTRACE]|41011|895|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694106199083|START|Configure IP Cache|",
      "[OPTRACE]|41011|898|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694106199089|END|Configure IP Cache|",
      "[OPTRACE]|41011|899|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1694106199089|END|bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1|",
      "[OPTRACE]|41138|886|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694106194094|START|bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41138|887|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694106194096|START|Creating in-memory project|",
      "[OPTRACE]|41138|902|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694106200808|END|Creating in-memory project|",
      "[OPTRACE]|41138|903|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694106200809|START|Adding files|",
      "[OPTRACE]|41138|904|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694106200946|END|Adding files|",
      "[OPTRACE]|41138|905|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694106200947|START|Configure IP Cache|",
      "[OPTRACE]|41138|906|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694106200952|END|Configure IP Cache|",
      "[OPTRACE]|41138|907|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1694106200953|END|bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1|",
      "[OPTRACE]|41249|888|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694106198062|START|bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41249|889|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694106198063|START|Creating in-memory project|",
      "[OPTRACE]|41249|908|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694106205146|END|Creating in-memory project|",
      "[OPTRACE]|41249|909|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694106205146|START|Adding files|",
      "[OPTRACE]|41249|910|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694106205303|END|Adding files|",
      "[OPTRACE]|41249|911|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694106205304|START|Configure IP Cache|",
      "[OPTRACE]|41249|912|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694106205310|END|Configure IP Cache|",
      "[OPTRACE]|41249|913|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1694106205311|END|bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1|",
      "[OPTRACE]|41682|916|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694106206213|START|bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41682|917|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694106206214|START|Creating in-memory project|",
      "[OPTRACE]|41682|926|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694106213493|END|Creating in-memory project|",
      "[OPTRACE]|41682|927|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694106213493|START|Adding files|",
      "[OPTRACE]|41682|936|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694106213653|END|Adding files|",
      "[OPTRACE]|41682|937|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694106213655|START|Configure IP Cache|",
      "[OPTRACE]|41682|938|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694106213660|END|Configure IP Cache|",
      "[OPTRACE]|41682|939|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1694106213661|END|bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1|",
      "[OPTRACE]|41683|1056|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106275947|END|synth_design|",
      "[OPTRACE]|41683|1057|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106275947|START|Write IP Cache|",
      "[OPTRACE]|41683|1058|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106277512|END|Write IP Cache|",
      "[OPTRACE]|41683|1059|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106277513|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|41683|1060|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106278027|END|write_checkpoint|",
      "[OPTRACE]|41683|1061|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106278027|START|synth reports|REPORT",
      "[OPTRACE]|41683|1066|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106278511|END|synth reports|",
      "[OPTRACE]|41683|1077|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106279334|END|bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|41683|914|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106206187|START|bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41683|915|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106206188|START|Creating in-memory project|",
      "[OPTRACE]|41683|924|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106213364|END|Creating in-memory project|",
      "[OPTRACE]|41683|925|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106213364|START|Adding files|",
      "[OPTRACE]|41683|932|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106213543|END|Adding files|",
      "[OPTRACE]|41683|933|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106213545|START|Configure IP Cache|",
      "[OPTRACE]|41683|934|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106213546|END|Configure IP Cache|",
      "[OPTRACE]|41683|935|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1694106213547|START|synth_design|",
      "[OPTRACE]|41684|1036|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106269873|END|synth_design|",
      "[OPTRACE]|41684|1037|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106269873|START|Write IP Cache|",
      "[OPTRACE]|41684|1044|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106271213|END|Write IP Cache|",
      "[OPTRACE]|41684|1045|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106271213|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|41684|1046|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106271683|END|write_checkpoint|",
      "[OPTRACE]|41684|1047|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106271684|START|synth reports|REPORT",
      "[OPTRACE]|41684|1052|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106272209|END|synth reports|",
      "[OPTRACE]|41684|1055|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106273061|END|bd_22c0_aclk_kernel_00_adapt_0_synth_1|",
      "[OPTRACE]|41684|918|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106206283|START|bd_22c0_aclk_kernel_00_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41684|919|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106206286|START|Creating in-memory project|",
      "[OPTRACE]|41684|922|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106213297|END|Creating in-memory project|",
      "[OPTRACE]|41684|923|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106213298|START|Adding files|",
      "[OPTRACE]|41684|928|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106213509|END|Adding files|",
      "[OPTRACE]|41684|929|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106213510|START|Configure IP Cache|",
      "[OPTRACE]|41684|930|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106213512|END|Configure IP Cache|",
      "[OPTRACE]|41684|931|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1694106213514|START|synth_design|",
      "[OPTRACE]|41834|920|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694106210473|START|bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41834|921|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694106210475|START|Creating in-memory project|",
      "[OPTRACE]|41834|940|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694106217239|END|Creating in-memory project|",
      "[OPTRACE]|41834|941|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694106217239|START|Adding files|",
      "[OPTRACE]|41834|942|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694106217387|END|Adding files|",
      "[OPTRACE]|41834|943|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694106217388|START|Configure IP Cache|",
      "[OPTRACE]|41834|944|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694106217399|END|Configure IP Cache|",
      "[OPTRACE]|41834|945|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1694106217399|END|bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1|",
      "[OPTRACE]|42114|946|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694106218179|START|bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42114|947|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694106218181|START|Creating in-memory project|",
      "[OPTRACE]|42114|956|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694106225515|END|Creating in-memory project|",
      "[OPTRACE]|42114|957|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694106225515|START|Adding files|",
      "[OPTRACE]|42114|962|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694106225691|END|Adding files|",
      "[OPTRACE]|42114|963|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694106225692|START|Configure IP Cache|",
      "[OPTRACE]|42114|964|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694106225703|END|Configure IP Cache|",
      "[OPTRACE]|42114|965|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1694106225704|END|bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1|",
      "[OPTRACE]|42115|948|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694106218356|START|bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42115|949|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694106218358|START|Creating in-memory project|",
      "[OPTRACE]|42115|954|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694106225497|END|Creating in-memory project|",
      "[OPTRACE]|42115|955|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694106225497|START|Adding files|",
      "[OPTRACE]|42115|958|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694106225642|END|Adding files|",
      "[OPTRACE]|42115|959|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694106225643|START|Configure IP Cache|",
      "[OPTRACE]|42115|960|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694106225649|END|Configure IP Cache|",
      "[OPTRACE]|42115|961|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1694106225650|END|bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1|",
      "[OPTRACE]|42230|950|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694106220054|START|bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42230|951|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694106220056|START|Creating in-memory project|",
      "[OPTRACE]|42230|966|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694106226785|END|Creating in-memory project|",
      "[OPTRACE]|42230|967|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694106226785|START|Adding files|",
      "[OPTRACE]|42230|968|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694106226929|END|Adding files|",
      "[OPTRACE]|42230|969|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694106226930|START|Configure IP Cache|",
      "[OPTRACE]|42230|970|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694106226935|END|Configure IP Cache|",
      "[OPTRACE]|42230|971|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1694106226936|END|bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1|",
      "[OPTRACE]|42379|952|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694106224967|START|bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42379|953|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694106224968|START|Creating in-memory project|",
      "[OPTRACE]|42379|972|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694106231852|END|Creating in-memory project|",
      "[OPTRACE]|42379|973|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694106231853|START|Adding files|",
      "[OPTRACE]|42379|974|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694106231993|END|Adding files|",
      "[OPTRACE]|42379|975|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694106231994|START|Configure IP Cache|",
      "[OPTRACE]|42379|976|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694106232005|END|Configure IP Cache|",
      "[OPTRACE]|42379|977|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1694106232006|END|bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1|",
      "[OPTRACE]|42610|978|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694106232985|START|bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42610|979|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694106232986|START|Creating in-memory project|",
      "[OPTRACE]|42610|982|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694106240386|END|Creating in-memory project|",
      "[OPTRACE]|42610|983|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694106240387|START|Adding files|",
      "[OPTRACE]|42610|984|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694106240594|END|Adding files|",
      "[OPTRACE]|42610|985|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694106240596|START|Configure IP Cache|",
      "[OPTRACE]|42610|986|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694106240606|END|Configure IP Cache|",
      "[OPTRACE]|42610|987|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1694106240607|END|bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1|",
      "[OPTRACE]|42949|980|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694106236887|START|bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42949|981|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694106236889|START|Creating in-memory project|",
      "[OPTRACE]|42949|988|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694106244088|END|Creating in-memory project|",
      "[OPTRACE]|42949|989|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694106244088|START|Adding files|",
      "[OPTRACE]|42949|990|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694106244281|END|Adding files|",
      "[OPTRACE]|42949|991|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694106244283|START|Configure IP Cache|",
      "[OPTRACE]|42949|992|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694106244289|END|Configure IP Cache|",
      "[OPTRACE]|42949|993|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1694106244290|END|bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1|",
      "[OPTRACE]|43233|1008|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694106252153|END|Creating in-memory project|",
      "[OPTRACE]|43233|1009|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694106252153|START|Adding files|",
      "[OPTRACE]|43233|1010|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694106252303|END|Adding files|",
      "[OPTRACE]|43233|1011|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694106252305|START|Configure IP Cache|",
      "[OPTRACE]|43233|1012|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694106252311|END|Configure IP Cache|",
      "[OPTRACE]|43233|1013|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694106252312|END|bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1|",
      "[OPTRACE]|43233|996|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694106245028|START|bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|43233|997|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1694106245030|START|Creating in-memory project|",
      "[OPTRACE]|43236|1002|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694106251644|END|Creating in-memory project|",
      "[OPTRACE]|43236|1003|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694106251644|START|Adding files|",
      "[OPTRACE]|43236|1004|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694106251783|END|Adding files|",
      "[OPTRACE]|43236|1005|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694106251785|START|Configure IP Cache|",
      "[OPTRACE]|43236|1006|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694106251790|END|Configure IP Cache|",
      "[OPTRACE]|43236|1007|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694106251791|END|bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1|",
      "[OPTRACE]|43236|994|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694106244913|START|bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|43236|995|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1694106244914|START|Creating in-memory project|",
      "[OPTRACE]|43347|1014|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694106252807|END|Creating in-memory project|",
      "[OPTRACE]|43347|1015|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694106252807|START|Adding files|",
      "[OPTRACE]|43347|1016|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694106252946|END|Adding files|",
      "[OPTRACE]|43347|1017|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694106252947|START|Configure IP Cache|",
      "[OPTRACE]|43347|1018|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694106252953|END|Configure IP Cache|",
      "[OPTRACE]|43347|1019|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694106252954|END|bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1|",
      "[OPTRACE]|43347|998|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694106246085|START|bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|43347|999|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1694106246087|START|Creating in-memory project|",
      "[OPTRACE]|43511|1000|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694106251575|START|bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|43511|1001|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694106251577|START|Creating in-memory project|",
      "[OPTRACE]|43511|1020|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694106258647|END|Creating in-memory project|",
      "[OPTRACE]|43511|1021|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694106258647|START|Adding files|",
      "[OPTRACE]|43511|1022|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694106258791|END|Adding files|",
      "[OPTRACE]|43511|1023|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694106258792|START|Configure IP Cache|",
      "[OPTRACE]|43511|1024|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694106258797|END|Configure IP Cache|",
      "[OPTRACE]|43511|1025|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1694106258798|END|bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1|",
      "[OPTRACE]|43703|1026|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694106261632|START|bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|43703|1027|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694106261633|START|Creating in-memory project|",
      "[OPTRACE]|43703|1030|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694106268762|END|Creating in-memory project|",
      "[OPTRACE]|43703|1031|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694106268762|START|Adding files|",
      "[OPTRACE]|43703|1032|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694106268907|END|Adding files|",
      "[OPTRACE]|43703|1033|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694106268908|START|Configure IP Cache|",
      "[OPTRACE]|43703|1034|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694106268913|END|Configure IP Cache|",
      "[OPTRACE]|43703|1035|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1694106268914|END|bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1|",
      "[OPTRACE]|43845|1028|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106263535|START|bd_22c0_clk_hbm_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|43845|1029|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106263537|START|Creating in-memory project|",
      "[OPTRACE]|43845|1038|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106270931|END|Creating in-memory project|",
      "[OPTRACE]|43845|1039|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106270931|START|Adding files|",
      "[OPTRACE]|43845|1040|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106271080|END|Adding files|",
      "[OPTRACE]|43845|1041|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106271082|START|Configure IP Cache|",
      "[OPTRACE]|43845|1042|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106271083|END|Configure IP Cache|",
      "[OPTRACE]|43845|1043|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106271083|START|synth_design|",
      "[OPTRACE]|43845|1114|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106325993|END|synth_design|",
      "[OPTRACE]|43845|1115|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106325993|START|Write IP Cache|",
      "[OPTRACE]|43845|1116|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106327429|END|Write IP Cache|",
      "[OPTRACE]|43845|1117|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106327430|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|43845|1118|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106327945|END|write_checkpoint|",
      "[OPTRACE]|43845|1119|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106327946|START|synth reports|REPORT",
      "[OPTRACE]|43845|1120|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106328470|END|synth reports|",
      "[OPTRACE]|43845|1121|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1694106329299|END|bd_22c0_clk_hbm_adapt_0_synth_1|",
      "[OPTRACE]|44014|1050|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106271761|START|bd_22c0_clkwiz_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|44014|1051|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106271762|START|Creating in-memory project|",
      "[OPTRACE]|44014|1071|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106278788|END|Creating in-memory project|",
      "[OPTRACE]|44014|1072|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106278789|START|Adding files|",
      "[OPTRACE]|44014|1073|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106279021|END|Adding files|",
      "[OPTRACE]|44014|1074|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106279023|START|Configure IP Cache|",
      "[OPTRACE]|44014|1075|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106279024|END|Configure IP Cache|",
      "[OPTRACE]|44014|1076|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106279025|START|synth_design|",
      "[OPTRACE]|44014|1244|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106427735|END|synth_design|",
      "[OPTRACE]|44014|1245|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106427735|START|Write IP Cache|",
      "[OPTRACE]|44014|1246|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106429783|END|Write IP Cache|",
      "[OPTRACE]|44014|1247|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106429784|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|44014|1248|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106430550|END|write_checkpoint|",
      "[OPTRACE]|44014|1249|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106430550|START|synth reports|REPORT",
      "[OPTRACE]|44014|1250|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106431116|END|synth reports|",
      "[OPTRACE]|44014|1251|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1694106432209|END|bd_22c0_clkwiz_hbm_0_synth_1|",
      "[OPTRACE]|44131|1048|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106271757|START|bd_22c0_fanout_aresetn_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|44131|1049|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106271759|START|Creating in-memory project|",
      "[OPTRACE]|44131|1062|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106278388|END|Creating in-memory project|",
      "[OPTRACE]|44131|1063|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106278389|START|Adding files|",
      "[OPTRACE]|44131|1067|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106278534|END|Adding files|",
      "[OPTRACE]|44131|1068|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106278536|START|Configure IP Cache|",
      "[OPTRACE]|44131|1069|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106278537|END|Configure IP Cache|",
      "[OPTRACE]|44131|1070|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106278538|START|synth_design|",
      "[OPTRACE]|44131|1122|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106332850|END|synth_design|",
      "[OPTRACE]|44131|1123|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106332850|START|Write IP Cache|",
      "[OPTRACE]|44131|1124|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106334358|END|Write IP Cache|",
      "[OPTRACE]|44131|1125|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106334359|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|44131|1126|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106334885|END|write_checkpoint|",
      "[OPTRACE]|44131|1127|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106334886|START|synth reports|REPORT",
      "[OPTRACE]|44131|1128|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106335433|END|synth reports|",
      "[OPTRACE]|44131|1129|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1694106336331|END|bd_22c0_fanout_aresetn_hbm_0_synth_1|",
      "[OPTRACE]|44240|1053|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106272264|START|bd_22c0_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|44240|1054|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106272265|START|Creating in-memory project|",
      "[OPTRACE]|44240|1078|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106279372|END|Creating in-memory project|",
      "[OPTRACE]|44240|1079|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106279373|START|Adding files|",
      "[OPTRACE]|44240|1080|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106279976|END|Adding files|",
      "[OPTRACE]|44240|1081|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106279978|START|Configure IP Cache|",
      "[OPTRACE]|44240|1082|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106280047|END|Configure IP Cache|",
      "[OPTRACE]|44240|1083|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106280048|START|synth_design|",
      "[OPTRACE]|44240|1138|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106351860|END|synth_design|",
      "[OPTRACE]|44240|1139|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106351861|START|Write IP Cache|",
      "[OPTRACE]|44240|1142|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106353358|END|Write IP Cache|",
      "[OPTRACE]|44240|1143|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106353359|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|44240|1144|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106353943|END|write_checkpoint|",
      "[OPTRACE]|44240|1145|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106353943|START|synth reports|REPORT",
      "[OPTRACE]|44240|1146|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106354466|END|synth reports|",
      "[OPTRACE]|44240|1147|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1694106355344|END|bd_22c0_xbar_1_synth_1|",
      "[OPTRACE]|44406|1064|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106278396|START|ulp_proc_sys_reset_kernel_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|44406|1065|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106278398|START|Creating in-memory project|",
      "[OPTRACE]|44406|1084|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106285505|END|Creating in-memory project|",
      "[OPTRACE]|44406|1085|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106285505|START|Adding files|",
      "[OPTRACE]|44406|1086|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106285665|END|Adding files|",
      "[OPTRACE]|44406|1087|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106285667|START|Configure IP Cache|",
      "[OPTRACE]|44406|1088|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106285669|END|Configure IP Cache|",
      "[OPTRACE]|44406|1089|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106285670|START|synth_design|",
      "[OPTRACE]|44406|1130|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106348544|END|synth_design|",
      "[OPTRACE]|44406|1131|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106348544|START|Write IP Cache|",
      "[OPTRACE]|44406|1132|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106349977|END|Write IP Cache|",
      "[OPTRACE]|44406|1133|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106349979|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|44406|1134|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106350507|END|write_checkpoint|",
      "[OPTRACE]|44406|1135|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106350507|START|synth reports|REPORT",
      "[OPTRACE]|44406|1136|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106351001|END|synth reports|",
      "[OPTRACE]|44406|1137|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1694106351820|END|ulp_proc_sys_reset_kernel_slr0_0_synth_1|",
      "[OPTRACE]|45326|1090|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106288633|START|bd_22c0_frequency_counter_aclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45326|1091|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106288634|START|Creating in-memory project|",
      "[OPTRACE]|45326|1094|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106295567|END|Creating in-memory project|",
      "[OPTRACE]|45326|1095|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106295568|START|Adding files|",
      "[OPTRACE]|45326|1096|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106295721|END|Adding files|",
      "[OPTRACE]|45326|1097|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106295722|START|Configure IP Cache|",
      "[OPTRACE]|45326|1098|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106295724|END|Configure IP Cache|",
      "[OPTRACE]|45326|1099|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106295724|START|synth_design|",
      "[OPTRACE]|45326|1150|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106360223|END|synth_design|",
      "[OPTRACE]|45326|1151|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106360223|START|Write IP Cache|",
      "[OPTRACE]|45326|1158|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106361869|END|Write IP Cache|",
      "[OPTRACE]|45326|1159|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106361870|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|45326|1160|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106362482|END|write_checkpoint|",
      "[OPTRACE]|45326|1161|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106362483|START|synth reports|REPORT",
      "[OPTRACE]|45326|1162|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106363010|END|synth reports|",
      "[OPTRACE]|45326|1163|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1694106363926|END|bd_22c0_frequency_counter_aclk_0_synth_1|",
      "[OPTRACE]|45586|1092|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106293937|START|bd_22c0_frequency_counter_aclk_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45586|1093|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106293938|START|Creating in-memory project|",
      "[OPTRACE]|45586|1102|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106301080|END|Creating in-memory project|",
      "[OPTRACE]|45586|1103|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106301080|START|Adding files|",
      "[OPTRACE]|45586|1104|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106301242|END|Adding files|",
      "[OPTRACE]|45586|1105|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106301244|START|Configure IP Cache|",
      "[OPTRACE]|45586|1106|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106301245|END|Configure IP Cache|",
      "[OPTRACE]|45586|1107|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106301246|START|synth_design|",
      "[OPTRACE]|45586|1170|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106367180|END|synth_design|",
      "[OPTRACE]|45586|1171|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106367180|START|Write IP Cache|",
      "[OPTRACE]|45586|1172|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106368770|END|Write IP Cache|",
      "[OPTRACE]|45586|1173|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106368772|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|45586|1174|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106369381|END|write_checkpoint|",
      "[OPTRACE]|45586|1175|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106369381|START|synth reports|REPORT",
      "[OPTRACE]|45586|1176|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106369915|END|synth reports|",
      "[OPTRACE]|45586|1179|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1694106370838|END|bd_22c0_frequency_counter_aclk_hbm_0_synth_1|",
      "[OPTRACE]|45834|1100|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106299993|START|bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45834|1101|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106299995|START|Creating in-memory project|",
      "[OPTRACE]|45834|1108|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106307135|END|Creating in-memory project|",
      "[OPTRACE]|45834|1109|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106307136|START|Adding files|",
      "[OPTRACE]|45834|1110|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106307290|END|Adding files|",
      "[OPTRACE]|45834|1111|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106307292|START|Configure IP Cache|",
      "[OPTRACE]|45834|1112|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106307293|END|Configure IP Cache|",
      "[OPTRACE]|45834|1113|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106307294|START|synth_design|",
      "[OPTRACE]|45834|1177|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106370241|END|synth_design|",
      "[OPTRACE]|45834|1178|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106370242|START|Write IP Cache|",
      "[OPTRACE]|45834|1180|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106371758|END|Write IP Cache|",
      "[OPTRACE]|45834|1181|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106371759|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|45834|1182|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106372319|END|write_checkpoint|",
      "[OPTRACE]|45834|1183|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106372319|START|synth reports|REPORT",
      "[OPTRACE]|45834|1186|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106372812|END|synth reports|",
      "[OPTRACE]|45834|1187|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1694106373654|END|bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|47720|1140|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106353315|START|bd_22c0_psreset_aclk_freerun_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|47720|1141|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106353316|START|Creating in-memory project|",
      "[OPTRACE]|47720|1152|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106360502|END|Creating in-memory project|",
      "[OPTRACE]|47720|1153|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106360502|START|Adding files|",
      "[OPTRACE]|47720|1154|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106360659|END|Adding files|",
      "[OPTRACE]|47720|1155|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106360661|START|Configure IP Cache|",
      "[OPTRACE]|47720|1156|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106360663|END|Configure IP Cache|",
      "[OPTRACE]|47720|1157|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106360664|START|synth_design|",
      "[OPTRACE]|47720|1234|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106422065|END|synth_design|",
      "[OPTRACE]|47720|1235|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106422065|START|Write IP Cache|",
      "[OPTRACE]|47720|1236|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106423502|END|Write IP Cache|",
      "[OPTRACE]|47720|1237|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106423504|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|47720|1238|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106424089|END|write_checkpoint|",
      "[OPTRACE]|47720|1239|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106424089|START|synth reports|REPORT",
      "[OPTRACE]|47720|1240|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106424611|END|synth reports|",
      "[OPTRACE]|47720|1243|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1694106425384|END|bd_22c0_psreset_aclk_freerun_0_synth_1|",
      "[OPTRACE]|47886|1148|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694106357165|START|bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|47886|1149|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694106357166|START|Creating in-memory project|",
      "[OPTRACE]|47886|1164|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694106364021|END|Creating in-memory project|",
      "[OPTRACE]|47886|1165|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694106364021|START|Adding files|",
      "[OPTRACE]|47886|1166|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694106364167|END|Adding files|",
      "[OPTRACE]|47886|1167|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694106364168|START|Configure IP Cache|",
      "[OPTRACE]|47886|1168|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694106364174|END|Configure IP Cache|",
      "[OPTRACE]|47886|1169|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1694106364175|END|bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1|",
      "[OPTRACE]|49201|1184|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106372333|START|bd_22c0_gpio_gapping_demand_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|49201|1185|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106372334|START|Creating in-memory project|",
      "[OPTRACE]|49201|1190|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106379226|END|Creating in-memory project|",
      "[OPTRACE]|49201|1191|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106379227|START|Adding files|",
      "[OPTRACE]|49201|1192|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106379398|END|Adding files|",
      "[OPTRACE]|49201|1193|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106379400|START|Configure IP Cache|",
      "[OPTRACE]|49201|1194|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106379404|END|Configure IP Cache|",
      "[OPTRACE]|49201|1195|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106379404|START|synth_design|",
      "[OPTRACE]|49201|1266|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106446204|END|synth_design|",
      "[OPTRACE]|49201|1267|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106446204|START|Write IP Cache|",
      "[OPTRACE]|49201|1270|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106447815|END|Write IP Cache|",
      "[OPTRACE]|49201|1271|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106447816|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|49201|1272|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106448417|END|write_checkpoint|",
      "[OPTRACE]|49201|1273|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106448417|START|synth reports|REPORT",
      "[OPTRACE]|49201|1274|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106448941|END|synth reports|",
      "[OPTRACE]|49201|1275|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1694106449891|END|bd_22c0_gpio_gapping_demand_0_synth_1|",
      "[OPTRACE]|49371|1188|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106376291|START|bd_22c0_gapping_demand_update_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|49371|1189|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106376292|START|Creating in-memory project|",
      "[OPTRACE]|49371|1196|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106383329|END|Creating in-memory project|",
      "[OPTRACE]|49371|1197|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106383329|START|Adding files|",
      "[OPTRACE]|49371|1198|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106383539|END|Adding files|",
      "[OPTRACE]|49371|1199|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106383540|START|Configure IP Cache|",
      "[OPTRACE]|49371|1200|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106383542|END|Configure IP Cache|",
      "[OPTRACE]|49371|1201|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106383542|START|synth_design|",
      "[OPTRACE]|49371|1258|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106438050|END|synth_design|",
      "[OPTRACE]|49371|1259|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106438050|START|Write IP Cache|",
      "[OPTRACE]|49371|1260|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106439529|END|Write IP Cache|",
      "[OPTRACE]|49371|1261|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106439530|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|49371|1262|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106440076|END|write_checkpoint|",
      "[OPTRACE]|49371|1263|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106440077|START|synth reports|REPORT",
      "[OPTRACE]|49371|1264|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106440607|END|synth reports|",
      "[OPTRACE]|49371|1265|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1694106441457|END|bd_22c0_gapping_demand_update_0_synth_1|",
      "[OPTRACE]|50381|1202|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106383890|START|bd_22c0_gapping_demand_toggle_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|50381|1203|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106383891|START|Creating in-memory project|",
      "[OPTRACE]|50381|1206|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106391053|END|Creating in-memory project|",
      "[OPTRACE]|50381|1207|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106391053|START|Adding files|",
      "[OPTRACE]|50381|1208|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106391254|END|Adding files|",
      "[OPTRACE]|50381|1209|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106391255|START|Configure IP Cache|",
      "[OPTRACE]|50381|1210|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106391288|END|Configure IP Cache|",
      "[OPTRACE]|50381|1211|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106391288|START|synth_design|",
      "[OPTRACE]|50381|1284|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106456088|END|synth_design|",
      "[OPTRACE]|50381|1285|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106456088|START|Write IP Cache|",
      "[OPTRACE]|50381|1288|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106457943|END|Write IP Cache|",
      "[OPTRACE]|50381|1289|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106457945|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50381|1290|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106458443|END|write_checkpoint|",
      "[OPTRACE]|50381|1291|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106458443|START|synth reports|REPORT",
      "[OPTRACE]|50381|1294|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106458996|END|synth reports|",
      "[OPTRACE]|50381|1300|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1694106460348|END|bd_22c0_gapping_demand_toggle_0_synth_1|",
      "[OPTRACE]|50519|1204|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106384883|START|bd_22c0_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|50519|1205|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106384886|START|Creating in-memory project|",
      "[OPTRACE]|50519|1214|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106392021|END|Creating in-memory project|",
      "[OPTRACE]|50519|1215|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106392021|START|Adding files|",
      "[OPTRACE]|50519|1216|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106392213|END|Adding files|",
      "[OPTRACE]|50519|1217|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106392215|START|Configure IP Cache|",
      "[OPTRACE]|50519|1218|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106392216|END|Configure IP Cache|",
      "[OPTRACE]|50519|1219|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106392217|START|synth_design|",
      "[OPTRACE]|50519|1286|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106457040|END|synth_design|",
      "[OPTRACE]|50519|1287|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106457040|START|Write IP Cache|",
      "[OPTRACE]|50519|1292|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106458506|END|Write IP Cache|",
      "[OPTRACE]|50519|1293|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106458507|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50519|1295|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106459059|END|write_checkpoint|",
      "[OPTRACE]|50519|1296|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106459059|START|synth reports|REPORT",
      "[OPTRACE]|50519|1297|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106459556|END|synth reports|",
      "[OPTRACE]|50519|1301|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1694106460363|END|bd_22c0_build_info_0_synth_1|",
      "[OPTRACE]|50681|1212|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106391740|START|bd_22c0_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|50681|1213|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106391741|START|Creating in-memory project|",
      "[OPTRACE]|50681|1222|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106398813|END|Creating in-memory project|",
      "[OPTRACE]|50681|1223|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106398813|START|Adding files|",
      "[OPTRACE]|50681|1224|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106399560|END|Adding files|",
      "[OPTRACE]|50681|1225|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106399561|START|Configure IP Cache|",
      "[OPTRACE]|50681|1226|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106399633|END|Configure IP Cache|",
      "[OPTRACE]|50681|1227|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106399634|START|synth_design|",
      "[OPTRACE]|50681|1316|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106475129|END|synth_design|",
      "[OPTRACE]|50681|1317|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106475129|START|Write IP Cache|",
      "[OPTRACE]|50681|1318|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106476901|END|Write IP Cache|",
      "[OPTRACE]|50681|1319|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106476902|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50681|1326|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106477502|END|write_checkpoint|",
      "[OPTRACE]|50681|1327|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106477502|START|synth reports|REPORT",
      "[OPTRACE]|50681|1328|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106478007|END|synth reports|",
      "[OPTRACE]|50681|1329|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1694106479072|END|bd_22c0_xbar_0_synth_1|",
      "[OPTRACE]|50812|1220|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694106394840|START|bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|50812|1221|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694106394842|START|Creating in-memory project|",
      "[OPTRACE]|50812|1228|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694106401841|END|Creating in-memory project|",
      "[OPTRACE]|50812|1229|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694106401841|START|Adding files|",
      "[OPTRACE]|50812|1230|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694106401997|END|Adding files|",
      "[OPTRACE]|50812|1231|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694106401998|START|Configure IP Cache|",
      "[OPTRACE]|50812|1232|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694106402011|END|Configure IP Cache|",
      "[OPTRACE]|50812|1233|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1694106402012|END|bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|51533|1241|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106424954|START|bd_22c0_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|51533|1242|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106424956|START|Creating in-memory project|",
      "[OPTRACE]|51533|1252|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106432312|END|Creating in-memory project|",
      "[OPTRACE]|51533|1253|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106432312|START|Adding files|",
      "[OPTRACE]|51533|1254|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106432598|END|Adding files|",
      "[OPTRACE]|51533|1255|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106432600|START|Configure IP Cache|",
      "[OPTRACE]|51533|1256|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106432653|END|Configure IP Cache|",
      "[OPTRACE]|51533|1257|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106432654|START|synth_design|",
      "[OPTRACE]|51533|1348|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106503262|END|synth_design|",
      "[OPTRACE]|51533|1349|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106503262|START|Write IP Cache|",
      "[OPTRACE]|51533|1350|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106504828|END|Write IP Cache|",
      "[OPTRACE]|51533|1351|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106504829|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|51533|1352|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106505420|END|write_checkpoint|",
      "[OPTRACE]|51533|1353|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106505421|START|synth reports|REPORT",
      "[OPTRACE]|51533|1354|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106505949|END|synth reports|",
      "[OPTRACE]|51533|1355|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1694106506810|END|bd_22c0_auto_cc_0_synth_1|",
      "[OPTRACE]|52752|1268|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106446272|START|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|52752|1269|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106446273|START|Creating in-memory project|",
      "[OPTRACE]|52752|1278|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106453542|END|Creating in-memory project|",
      "[OPTRACE]|52752|1279|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106453542|START|Adding files|",
      "[OPTRACE]|52752|1280|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106453701|END|Adding files|",
      "[OPTRACE]|52752|1281|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106453702|START|Configure IP Cache|",
      "[OPTRACE]|52752|1282|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106453704|END|Configure IP Cache|",
      "[OPTRACE]|52752|1283|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106453704|START|synth_design|",
      "[OPTRACE]|52752|1362|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106515848|END|synth_design|",
      "[OPTRACE]|52752|1363|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106515848|START|Write IP Cache|",
      "[OPTRACE]|52752|1364|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106517297|END|Write IP Cache|",
      "[OPTRACE]|52752|1365|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106517298|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|52752|1366|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106517848|END|write_checkpoint|",
      "[OPTRACE]|52752|1367|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106517849|START|synth reports|REPORT",
      "[OPTRACE]|52752|1368|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106518380|END|synth reports|",
      "[OPTRACE]|52752|1369|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1694106519240|END|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|",
      "[OPTRACE]|53328|1276|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106453384|START|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|53328|1277|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106453385|START|Creating in-memory project|",
      "[OPTRACE]|53328|1298|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106460263|END|Creating in-memory project|",
      "[OPTRACE]|53328|1299|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106460263|START|Adding files|",
      "[OPTRACE]|53328|1302|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106460436|END|Adding files|",
      "[OPTRACE]|53328|1303|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106460438|START|Configure IP Cache|",
      "[OPTRACE]|53328|1304|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106460440|END|Configure IP Cache|",
      "[OPTRACE]|53328|1305|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106460440|START|synth_design|",
      "[OPTRACE]|53328|1370|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106522025|END|synth_design|",
      "[OPTRACE]|53328|1371|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106522025|START|Write IP Cache|",
      "[OPTRACE]|53328|1372|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106523450|END|Write IP Cache|",
      "[OPTRACE]|53328|1373|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106523452|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|53328|1374|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106523984|END|write_checkpoint|",
      "[OPTRACE]|53328|1375|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106523984|START|synth reports|REPORT",
      "[OPTRACE]|53328|1376|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106524520|END|synth reports|",
      "[OPTRACE]|53328|1377|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1694106525296|END|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|",
      "[OPTRACE]|54019|1306|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106462603|START|ulp_proc_sys_reset_ctrl_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|54019|1307|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106462605|START|Creating in-memory project|",
      "[OPTRACE]|54019|1308|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106469546|END|Creating in-memory project|",
      "[OPTRACE]|54019|1309|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106469546|START|Adding files|",
      "[OPTRACE]|54019|1310|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106469706|END|Adding files|",
      "[OPTRACE]|54019|1311|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106469708|START|Configure IP Cache|",
      "[OPTRACE]|54019|1312|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106469710|END|Configure IP Cache|",
      "[OPTRACE]|54019|1313|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106469711|START|synth_design|",
      "[OPTRACE]|54019|1380|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106530846|END|synth_design|",
      "[OPTRACE]|54019|1381|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106530847|START|Write IP Cache|",
      "[OPTRACE]|54019|1382|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106532267|END|Write IP Cache|",
      "[OPTRACE]|54019|1383|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106532269|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|54019|1384|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106532785|END|write_checkpoint|",
      "[OPTRACE]|54019|1385|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106532786|START|synth reports|REPORT",
      "[OPTRACE]|54019|1386|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106533288|END|synth reports|",
      "[OPTRACE]|54019|1387|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1694106534161|END|ulp_proc_sys_reset_ctrl_slr2_0_synth_1|",
      "[OPTRACE]|54927|1314|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106469926|START|ulp_proc_sys_reset_kernel_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|54927|1315|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106469927|START|Creating in-memory project|",
      "[OPTRACE]|54927|1320|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106476950|END|Creating in-memory project|",
      "[OPTRACE]|54927|1321|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106476950|START|Adding files|",
      "[OPTRACE]|54927|1322|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106477126|END|Adding files|",
      "[OPTRACE]|54927|1323|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106477128|START|Configure IP Cache|",
      "[OPTRACE]|54927|1324|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106477130|END|Configure IP Cache|",
      "[OPTRACE]|54927|1325|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106477132|START|synth_design|",
      "[OPTRACE]|54927|1394|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106538970|END|synth_design|",
      "[OPTRACE]|54927|1395|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106538970|START|Write IP Cache|",
      "[OPTRACE]|54927|1396|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106540501|END|Write IP Cache|",
      "[OPTRACE]|54927|1397|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106540502|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|54927|1398|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106541053|END|write_checkpoint|",
      "[OPTRACE]|54927|1399|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106541053|START|synth reports|REPORT",
      "[OPTRACE]|54927|1402|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106541604|END|synth reports|",
      "[OPTRACE]|54927|1403|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1694106542518|END|ulp_proc_sys_reset_kernel_slr1_0_synth_1|",
      "[OPTRACE]|55332|1330|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106480583|START|ulp_proc_sys_reset_kernel_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|55332|1331|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106480585|START|Creating in-memory project|",
      "[OPTRACE]|55332|1334|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106487555|END|Creating in-memory project|",
      "[OPTRACE]|55332|1335|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106487555|START|Adding files|",
      "[OPTRACE]|55332|1336|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106487715|END|Adding files|",
      "[OPTRACE]|55332|1337|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106487717|START|Configure IP Cache|",
      "[OPTRACE]|55332|1338|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106487719|END|Configure IP Cache|",
      "[OPTRACE]|55332|1339|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106487719|START|synth_design|",
      "[OPTRACE]|55332|1412|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106550257|END|synth_design|",
      "[OPTRACE]|55332|1413|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106550257|START|Write IP Cache|",
      "[OPTRACE]|55332|1416|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106551721|END|Write IP Cache|",
      "[OPTRACE]|55332|1417|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106551722|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|55332|1418|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106552242|END|write_checkpoint|",
      "[OPTRACE]|55332|1419|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106552243|START|synth reports|REPORT",
      "[OPTRACE]|55332|1422|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106552728|END|synth reports|",
      "[OPTRACE]|55332|1427|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1694106553508|END|ulp_proc_sys_reset_kernel_slr2_0_synth_1|",
      "[OPTRACE]|55334|1332|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106480966|START|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|55334|1333|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106480968|START|Creating in-memory project|",
      "[OPTRACE]|55334|1340|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106487881|END|Creating in-memory project|",
      "[OPTRACE]|55334|1341|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106487881|START|Adding files|",
      "[OPTRACE]|55334|1342|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106488040|END|Adding files|",
      "[OPTRACE]|55334|1343|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106488041|START|Configure IP Cache|",
      "[OPTRACE]|55334|1344|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106488043|END|Configure IP Cache|",
      "[OPTRACE]|55334|1345|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106488044|START|synth_design|",
      "[OPTRACE]|55334|1414|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106551030|END|synth_design|",
      "[OPTRACE]|55334|1415|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106551030|START|Write IP Cache|",
      "[OPTRACE]|55334|1420|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106552483|END|Write IP Cache|",
      "[OPTRACE]|55334|1421|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106552484|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|55334|1423|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106553034|END|write_checkpoint|",
      "[OPTRACE]|55334|1424|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106553034|START|synth reports|REPORT",
      "[OPTRACE]|55334|1428|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106553509|END|synth reports|",
      "[OPTRACE]|55334|1433|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1694106554291|END|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|",
      "[OPTRACE]|56261|1346|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106503203|START|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|56261|1347|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106503204|START|Creating in-memory project|",
      "[OPTRACE]|56261|1356|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106510584|END|Creating in-memory project|",
      "[OPTRACE]|56261|1357|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106510585|START|Adding files|",
      "[OPTRACE]|56261|1358|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106510749|END|Adding files|",
      "[OPTRACE]|56261|1359|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106510751|START|Configure IP Cache|",
      "[OPTRACE]|56261|1360|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106510753|END|Configure IP Cache|",
      "[OPTRACE]|56261|1361|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106510755|START|synth_design|",
      "[OPTRACE]|56261|1444|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106571377|END|synth_design|",
      "[OPTRACE]|56261|1445|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106571377|START|Write IP Cache|",
      "[OPTRACE]|56261|1446|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106572741|END|Write IP Cache|",
      "[OPTRACE]|56261|1447|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106572742|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|56261|1454|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106573236|END|write_checkpoint|",
      "[OPTRACE]|56261|1455|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106573236|START|synth reports|REPORT",
      "[OPTRACE]|56261|1456|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106573755|END|synth reports|",
      "[OPTRACE]|56261|1457|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1694106574605|END|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|",
      "[OPTRACE]|57486|1378|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106527575|START|ulp_ulp_ucs_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|57486|1379|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106527576|START|Creating in-memory project|",
      "[OPTRACE]|57486|1388|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106534791|END|Creating in-memory project|",
      "[OPTRACE]|57486|1389|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106534791|START|Adding files|",
      "[OPTRACE]|57486|1390|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106537713|END|Adding files|",
      "[OPTRACE]|57486|1391|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106537724|START|Configure IP Cache|",
      "[OPTRACE]|57486|1392|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106537726|END|Configure IP Cache|",
      "[OPTRACE]|57486|1393|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106537728|START|synth_design|",
      "[OPTRACE]|57486|1482|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106602314|END|synth_design|",
      "[OPTRACE]|57486|1483|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106602314|START|Write IP Cache|",
      "[OPTRACE]|57486|1484|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106604095|END|Write IP Cache|",
      "[OPTRACE]|57486|1485|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106604099|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|57486|1486|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106604782|END|write_checkpoint|",
      "[OPTRACE]|57486|1487|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106604783|START|synth reports|REPORT",
      "[OPTRACE]|57486|1488|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106605323|END|synth reports|",
      "[OPTRACE]|57486|1489|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1694106606258|END|ulp_ulp_ucs_0_synth_1|",
      "[OPTRACE]|58281|1400|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106541151|START|ulp_proc_sys_reset_kernel2_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|58281|1401|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106541152|START|Creating in-memory project|",
      "[OPTRACE]|58281|1406|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106548314|END|Creating in-memory project|",
      "[OPTRACE]|58281|1407|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106548315|START|Adding files|",
      "[OPTRACE]|58281|1408|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106548506|END|Adding files|",
      "[OPTRACE]|58281|1409|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106548508|START|Configure IP Cache|",
      "[OPTRACE]|58281|1410|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106548510|END|Configure IP Cache|",
      "[OPTRACE]|58281|1411|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106548511|START|synth_design|",
      "[OPTRACE]|58281|1490|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106609549|END|synth_design|",
      "[OPTRACE]|58281|1491|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106609550|START|Write IP Cache|",
      "[OPTRACE]|58281|1492|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106611037|END|Write IP Cache|",
      "[OPTRACE]|58281|1493|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106611038|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|58281|1494|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106611582|END|write_checkpoint|",
      "[OPTRACE]|58281|1495|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106611582|START|synth reports|REPORT",
      "[OPTRACE]|58281|1496|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106612081|END|synth reports|",
      "[OPTRACE]|58281|1497|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1694106612917|END|ulp_proc_sys_reset_kernel2_slr2_0_synth_1|",
      "[OPTRACE]|58765|1404|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106546171|START|ulp_proc_sys_reset_freerun_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|58765|1405|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106546173|START|Creating in-memory project|",
      "[OPTRACE]|58765|1425|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106553506|END|Creating in-memory project|",
      "[OPTRACE]|58765|1426|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106553506|START|Adding files|",
      "[OPTRACE]|58765|1429|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106553673|END|Adding files|",
      "[OPTRACE]|58765|1430|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106553674|START|Configure IP Cache|",
      "[OPTRACE]|58765|1431|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106553677|END|Configure IP Cache|",
      "[OPTRACE]|58765|1432|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106553677|START|synth_design|",
      "[OPTRACE]|58765|1498|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106615359|END|synth_design|",
      "[OPTRACE]|58765|1499|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106615360|START|Write IP Cache|",
      "[OPTRACE]|58765|1500|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106616890|END|Write IP Cache|",
      "[OPTRACE]|58765|1501|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106616891|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|58765|1502|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106617440|END|write_checkpoint|",
      "[OPTRACE]|58765|1503|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106617441|START|synth reports|REPORT",
      "[OPTRACE]|58765|1504|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106617987|END|synth reports|",
      "[OPTRACE]|58765|1505|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1694106618833|END|ulp_proc_sys_reset_freerun_slr0_0_synth_1|",
      "[OPTRACE]|59324|1434|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106554981|START|ulp_proc_sys_reset_freerun_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|59324|1435|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106554982|START|Creating in-memory project|",
      "[OPTRACE]|59324|1436|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106561892|END|Creating in-memory project|",
      "[OPTRACE]|59324|1437|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106561893|START|Adding files|",
      "[OPTRACE]|59324|1438|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106562051|END|Adding files|",
      "[OPTRACE]|59324|1439|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106562052|START|Configure IP Cache|",
      "[OPTRACE]|59324|1440|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106562054|END|Configure IP Cache|",
      "[OPTRACE]|59324|1441|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106562055|START|synth_design|",
      "[OPTRACE]|59324|1506|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106623250|END|synth_design|",
      "[OPTRACE]|59324|1507|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106623250|START|Write IP Cache|",
      "[OPTRACE]|59324|1508|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106624719|END|Write IP Cache|",
      "[OPTRACE]|59324|1509|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106624720|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|59324|1510|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106625206|END|write_checkpoint|",
      "[OPTRACE]|59324|1511|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106625206|START|synth reports|REPORT",
      "[OPTRACE]|59324|1512|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106625717|END|synth reports|",
      "[OPTRACE]|59324|1513|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1694106626488|END|ulp_proc_sys_reset_freerun_slr1_0_synth_1|",
      "[OPTRACE]|60346|1442|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106565656|START|ulp_proc_sys_reset_freerun_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|60346|1443|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106565657|START|Creating in-memory project|",
      "[OPTRACE]|60346|1448|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106572883|END|Creating in-memory project|",
      "[OPTRACE]|60346|1449|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106572883|START|Adding files|",
      "[OPTRACE]|60346|1450|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106573087|END|Adding files|",
      "[OPTRACE]|60346|1451|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106573089|START|Configure IP Cache|",
      "[OPTRACE]|60346|1452|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106573091|END|Configure IP Cache|",
      "[OPTRACE]|60346|1453|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106573093|START|synth_design|",
      "[OPTRACE]|60346|1518|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106635358|END|synth_design|",
      "[OPTRACE]|60346|1519|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106635358|START|Write IP Cache|",
      "[OPTRACE]|60346|1520|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106636873|END|Write IP Cache|",
      "[OPTRACE]|60346|1521|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106636875|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|60346|1522|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106637365|END|write_checkpoint|",
      "[OPTRACE]|60346|1523|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106637365|START|synth reports|REPORT",
      "[OPTRACE]|60346|1526|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106637882|END|synth reports|",
      "[OPTRACE]|60346|1531|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1694106638732|END|ulp_proc_sys_reset_freerun_slr2_0_synth_1|",
      "[OPTRACE]|60645|1458|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106574665|START|ulp_axi_gpio_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|60645|1459|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106574666|START|Creating in-memory project|",
      "[OPTRACE]|60645|1464|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106582003|END|Creating in-memory project|",
      "[OPTRACE]|60645|1465|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106582003|START|Adding files|",
      "[OPTRACE]|60645|1470|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106582236|END|Adding files|",
      "[OPTRACE]|60645|1471|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106582238|START|Configure IP Cache|",
      "[OPTRACE]|60645|1472|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106582243|END|Configure IP Cache|",
      "[OPTRACE]|60645|1473|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106582244|START|synth_design|",
      "[OPTRACE]|60645|1544|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106646315|END|synth_design|",
      "[OPTRACE]|60645|1545|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106646315|START|Write IP Cache|",
      "[OPTRACE]|60645|1557|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106647876|END|Write IP Cache|",
      "[OPTRACE]|60645|1558|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106647877|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|60645|1560|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106648460|END|write_checkpoint|",
      "[OPTRACE]|60645|1561|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106648460|START|synth reports|REPORT",
      "[OPTRACE]|60645|1562|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106648942|END|synth reports|",
      "[OPTRACE]|60645|1563|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1694106649807|END|ulp_axi_gpio_null_0_synth_1|",
      "[OPTRACE]|60757|1460|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106574725|START|ulp_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|60757|1461|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106574726|START|Creating in-memory project|",
      "[OPTRACE]|60757|1462|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106581974|END|Creating in-memory project|",
      "[OPTRACE]|60757|1463|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106581975|START|Adding files|",
      "[OPTRACE]|60757|1466|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106582183|END|Adding files|",
      "[OPTRACE]|60757|1467|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106582184|START|Configure IP Cache|",
      "[OPTRACE]|60757|1468|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106582187|END|Configure IP Cache|",
      "[OPTRACE]|60757|1469|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106582188|START|synth_design|",
      "[OPTRACE]|60757|1540|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106644622|END|synth_design|",
      "[OPTRACE]|60757|1541|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106644623|START|Write IP Cache|",
      "[OPTRACE]|60757|1542|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106646169|END|Write IP Cache|",
      "[OPTRACE]|60757|1543|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106646170|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|60757|1546|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106646673|END|write_checkpoint|",
      "[OPTRACE]|60757|1547|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106646673|START|synth reports|REPORT",
      "[OPTRACE]|60757|1552|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106647265|END|synth reports|",
      "[OPTRACE]|60757|1559|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1694106648072|END|ulp_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|61707|1474|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106595024|START|ulp_regslice_control_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|61707|1475|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106595026|START|Creating in-memory project|",
      "[OPTRACE]|61707|1476|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106602004|END|Creating in-memory project|",
      "[OPTRACE]|61707|1477|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106602004|START|Adding files|",
      "[OPTRACE]|61707|1478|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106602247|END|Adding files|",
      "[OPTRACE]|61707|1479|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106602248|START|Configure IP Cache|",
      "[OPTRACE]|61707|1480|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106602251|END|Configure IP Cache|",
      "[OPTRACE]|61707|1481|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106602253|START|synth_design|",
      "[OPTRACE]|61707|1572|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106664825|END|synth_design|",
      "[OPTRACE]|61707|1573|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106664825|START|Write IP Cache|",
      "[OPTRACE]|61707|1574|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106666332|END|Write IP Cache|",
      "[OPTRACE]|61707|1575|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106666334|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|61707|1578|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106666888|END|write_checkpoint|",
      "[OPTRACE]|61707|1579|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106666889|START|synth reports|REPORT",
      "[OPTRACE]|61707|1582|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106667422|END|synth reports|",
      "[OPTRACE]|61707|1585|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1694106668232|END|ulp_regslice_control_userpf_1_synth_1|",
      "[OPTRACE]|6310|10|run|cpp|1694105281517|START|OCL_LINK|",
      "[OPTRACE]|6310|11|setupBinaryForLink|cpp|1694105281518|START|Create Binary|",
      "[OPTRACE]|6310|12||cpp|1694105281518|END|Create Binary|",
      "[OPTRACE]|6310|13|setupBinaryForLink|cpp|1694105281518|START|Extract Kernels|",
      "[OPTRACE]|6310|14||cpp|1694105378878|END|Extract Kernels|",
      "[OPTRACE]|6310|15|launchStep_|cpp|1694105380642|START|Launch Step: system_link|",
      "[OPTRACE]|6310|16||cpp|1694105415719|END|Launch Step: system_link|",
      "[OPTRACE]|6310|17|launchStep_|cpp|1694105415721|START|Launch Step: cf2sw|",
      "[OPTRACE]|6310|18||cpp|1694105424424|END|Launch Step: cf2sw|",
      "[OPTRACE]|6310|1904||cpp|1694118805778|END|Launch Step: vpl|",
      "[OPTRACE]|6310|1905|launchStep_|cpp|1694118805802|START|Launch Step: rtdgen|",
      "[OPTRACE]|6310|1906|launchCf2sw_|cpp|1694118805936|START|Launch cf2sw|",
      "[OPTRACE]|6310|1907||cpp|1694118813190|END|Launch cf2sw|",
      "[OPTRACE]|6310|1908|writeSystemDiagram|cpp|1694118813190|START|writeSystemDiagram|",
      "[OPTRACE]|6310|1909||cpp|1694118813201|END|writeSystemDiagram|",
      "[OPTRACE]|6310|1910|writeAutomationSummary|cpp|1694118813201|START|writeAutomationSummary|",
      "[OPTRACE]|6310|1911||cpp|1694118813203|END|writeAutomationSummary|",
      "[OPTRACE]|6310|1912||cpp|1694118813207|END|Launch Step: rtdgen|",
      "[OPTRACE]|6310|1913|launchStep_|cpp|1694118813212|START|Launch Step: xclbinutil|",
      "[OPTRACE]|6310|1914||cpp|1694118813876|END|Launch Step: xclbinutil|",
      "[OPTRACE]|6310|1915|launchStep_|cpp|1694118813880|START|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|6310|1916||cpp|1694118814912|END|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|6310|1917|launchStep_|cpp|1694118814916|START|Launch Step: generate_sc_driver|",
      "[OPTRACE]|6310|1918||cpp|1694118814922|END|Launch Step: generate_sc_driver|",
      "[OPTRACE]|6310|1919||cpp|1694118814924|END|OCL_LINK|",
      "[OPTRACE]|6310|1920||cpp|1694118815792|END|v++|",
      "[OPTRACE]|6310|19|launchStep_|cpp|1694105424431|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|6310|1|main|cpp|1694105261877|START|v++|ROLLUP_0",
      "[OPTRACE]|6310|20||cpp|1694105425801|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|6310|21|launchStep_|cpp|1694105425804|START|Launch Step: vpl|",
      "[OPTRACE]|6310|2|run|cpp|1694105261877|START|Validate Kernels|",
      "[OPTRACE]|6310|3||cpp|1694105262467|END|Validate Kernels|",
      "[OPTRACE]|6310|4|prepareProject|cpp|1694105262494|START|Create Solution|",
      "[OPTRACE]|6310|5||cpp|1694105275084|END|Create Solution|",
      "[OPTRACE]|6310|6|prepareProject|cpp|1694105275084|START|Add Device|",
      "[OPTRACE]|6310|7|addDevice|cpp|1694105275084|START|Find & Load Device|",
      "[OPTRACE]|6310|8||cpp|1694105279511|END|Find & Load Device|",
      "[OPTRACE]|6310|9||cpp|1694105281501|END|Add Device|",
      "[OPTRACE]|63501|1514|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106630155|START|ulp_regslice_control_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|63501|1515|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106630156|START|Creating in-memory project|",
      "[OPTRACE]|63501|1524|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106637661|END|Creating in-memory project|",
      "[OPTRACE]|63501|1525|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106637661|START|Adding files|",
      "[OPTRACE]|63501|1527|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106637884|END|Adding files|",
      "[OPTRACE]|63501|1528|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106637886|START|Configure IP Cache|",
      "[OPTRACE]|63501|1529|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106637888|END|Configure IP Cache|",
      "[OPTRACE]|63501|1530|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106637888|START|synth_design|",
      "[OPTRACE]|63501|1614|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106699426|END|synth_design|",
      "[OPTRACE]|63501|1615|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106699426|START|Write IP Cache|",
      "[OPTRACE]|63501|1616|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106701028|END|Write IP Cache|",
      "[OPTRACE]|63501|1617|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106701030|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|63501|1618|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106701630|END|write_checkpoint|",
      "[OPTRACE]|63501|1619|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106701630|START|synth reports|REPORT",
      "[OPTRACE]|63501|1620|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106702133|END|synth reports|",
      "[OPTRACE]|63501|1627|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1694106703032|END|ulp_regslice_control_userpf_0_synth_1|",
      "[OPTRACE]|63978|1516|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106633930|START|ulp_regslice_control_userpf_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|63978|1517|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106633932|START|Creating in-memory project|",
      "[OPTRACE]|63978|1534|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106640874|END|Creating in-memory project|",
      "[OPTRACE]|63978|1535|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106640875|START|Adding files|",
      "[OPTRACE]|63978|1536|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106641085|END|Adding files|",
      "[OPTRACE]|63978|1537|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106641087|START|Configure IP Cache|",
      "[OPTRACE]|63978|1538|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106641090|END|Configure IP Cache|",
      "[OPTRACE]|63978|1539|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106641091|START|synth_design|",
      "[OPTRACE]|63978|1628|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106703398|END|synth_design|",
      "[OPTRACE]|63978|1629|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106703398|START|Write IP Cache|",
      "[OPTRACE]|63978|1636|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106705058|END|Write IP Cache|",
      "[OPTRACE]|63978|1637|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106705059|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|63978|1638|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106705649|END|write_checkpoint|",
      "[OPTRACE]|63978|1639|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106705650|START|synth reports|REPORT",
      "[OPTRACE]|63978|1640|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106706194|END|synth reports|",
      "[OPTRACE]|63978|1641|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1694106707204|END|ulp_regslice_control_userpf_2_synth_1|",
      "[OPTRACE]|64330|1532|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106639846|START|ulp_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|64330|1533|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106639848|START|Creating in-memory project|",
      "[OPTRACE]|64330|1548|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106646973|END|Creating in-memory project|",
      "[OPTRACE]|64330|1549|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106646973|START|Adding files|",
      "[OPTRACE]|64330|1553|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106647607|END|Adding files|",
      "[OPTRACE]|64330|1554|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106647609|START|Configure IP Cache|",
      "[OPTRACE]|64330|1555|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106647696|END|Configure IP Cache|",
      "[OPTRACE]|64330|1556|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106647698|START|synth_design|",
      "[OPTRACE]|64330|1644|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106718964|END|synth_design|",
      "[OPTRACE]|64330|1645|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106718965|START|Write IP Cache|",
      "[OPTRACE]|64330|1646|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106720494|END|Write IP Cache|",
      "[OPTRACE]|64330|1647|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106720496|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|64330|1648|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106721089|END|write_checkpoint|",
      "[OPTRACE]|64330|1649|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106721090|START|synth reports|REPORT",
      "[OPTRACE]|64330|1650|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106721622|END|synth reports|",
      "[OPTRACE]|64330|1653|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1694106722482|END|ulp_xbar_0_synth_1|",
      "[OPTRACE]|64800|1550|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694106647206|START|ulp_Bert_layer_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|64800|1551|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694106647207|START|Creating in-memory project|",
      "[OPTRACE]|64800|1564|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694106654027|END|Creating in-memory project|",
      "[OPTRACE]|64800|1565|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694106654027|START|Adding files|",
      "[OPTRACE]|64800|1566|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694106656161|END|Adding files|",
      "[OPTRACE]|64800|1567|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694106656169|START|Configure IP Cache|",
      "[OPTRACE]|64800|1568|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694106656170|END|Configure IP Cache|",
      "[OPTRACE]|64800|1569|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694106656171|START|synth_design|",
      "[OPTRACE]|64800|1770|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694109247849|END|synth_design|",
      "[OPTRACE]|64800|1771|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694109247850|START|Write IP Cache|",
      "[OPTRACE]|64800|1772|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694109345403|END|Write IP Cache|",
      "[OPTRACE]|64800|1773|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694109345540|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|64800|1774|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694109400246|END|write_checkpoint|",
      "[OPTRACE]|64800|1775|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694109400246|START|synth reports|REPORT",
      "[OPTRACE]|64800|1776|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694109403135|END|synth reports|",
      "[OPTRACE]|64800|1777|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1694109445726|END|ulp_Bert_layer_1_0_synth_1|",
      "[OPTRACE]|65915|1570|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106659707|START|ulp_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|65915|1571|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106659709|START|Creating in-memory project|",
      "[OPTRACE]|65915|1576|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106666771|END|Creating in-memory project|",
      "[OPTRACE]|65915|1577|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106666771|START|Adding files|",
      "[OPTRACE]|65915|1580|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106667371|END|Adding files|",
      "[OPTRACE]|65915|1581|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106667372|START|Configure IP Cache|",
      "[OPTRACE]|65915|1583|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106667445|END|Configure IP Cache|",
      "[OPTRACE]|65915|1584|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106667448|START|synth_design|",
      "[OPTRACE]|65915|1682|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106738666|END|synth_design|",
      "[OPTRACE]|65915|1683|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106738667|START|Write IP Cache|",
      "[OPTRACE]|65915|1684|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106740165|END|Write IP Cache|",
      "[OPTRACE]|65915|1685|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106740166|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|65915|1686|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106740704|END|write_checkpoint|",
      "[OPTRACE]|65915|1687|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106740704|START|synth reports|REPORT",
      "[OPTRACE]|65915|1688|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106741188|END|synth reports|",
      "[OPTRACE]|65915|1689|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1694106741982|END|ulp_xbar_1_synth_1|",
      "[OPTRACE]|66195|1586|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694106668479|START|ulp_axi_vip_ctrl_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66195|1587|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694106668480|START|Creating in-memory project|",
      "[OPTRACE]|66195|1590|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694106675876|END|Creating in-memory project|",
      "[OPTRACE]|66195|1591|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694106675877|START|Adding files|",
      "[OPTRACE]|66195|1592|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694106676072|END|Adding files|",
      "[OPTRACE]|66195|1593|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694106676074|START|Configure IP Cache|",
      "[OPTRACE]|66195|1594|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694106676082|END|Configure IP Cache|",
      "[OPTRACE]|66195|1595|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1694106676083|END|ulp_axi_vip_ctrl_userpf_1_synth_1|",
      "[OPTRACE]|66412|1588|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694106670626|START|ulp_axi_gpio_null_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66412|1589|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694106670628|START|Creating in-memory project|",
      "[OPTRACE]|66412|1596|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694106677583|END|Creating in-memory project|",
      "[OPTRACE]|66412|1597|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694106677583|START|Adding files|",
      "[OPTRACE]|66412|1598|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694106677744|END|Adding files|",
      "[OPTRACE]|66412|1599|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694106677745|START|Configure IP Cache|",
      "[OPTRACE]|66412|1600|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694106677784|END|Configure IP Cache|",
      "[OPTRACE]|66412|1601|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1694106677789|END|ulp_axi_gpio_null_1_synth_1|",
      "[OPTRACE]|67220|1602|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694106691739|START|ulp_axi_gpio_null_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|67220|1603|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694106691740|START|Creating in-memory project|",
      "[OPTRACE]|67220|1608|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694106698976|END|Creating in-memory project|",
      "[OPTRACE]|67220|1609|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694106698977|START|Adding files|",
      "[OPTRACE]|67220|1610|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694106699201|END|Adding files|",
      "[OPTRACE]|67220|1611|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694106699203|START|Configure IP Cache|",
      "[OPTRACE]|67220|1612|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694106699244|END|Configure IP Cache|",
      "[OPTRACE]|67220|1613|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1694106699252|END|ulp_axi_gpio_null_2_synth_1|",
      "[OPTRACE]|67417|1604|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694106695800|START|ulp_axi_vip_ctrl_userpf_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|67417|1605|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694106695802|START|Creating in-memory project|",
      "[OPTRACE]|67417|1621|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694106702652|END|Creating in-memory project|",
      "[OPTRACE]|67417|1622|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694106702652|START|Adding files|",
      "[OPTRACE]|67417|1623|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694106702858|END|Adding files|",
      "[OPTRACE]|67417|1624|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694106702859|START|Configure IP Cache|",
      "[OPTRACE]|67417|1625|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694106702873|END|Configure IP Cache|",
      "[OPTRACE]|67417|1626|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1694106702874|END|ulp_axi_vip_ctrl_userpf_2_synth_1|",
      "[OPTRACE]|67542|1606|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106697029|START|ulp_auto_cc_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|67542|1607|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106697041|START|Creating in-memory project|",
      "[OPTRACE]|67542|1630|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106704386|END|Creating in-memory project|",
      "[OPTRACE]|67542|1631|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106704386|START|Adding files|",
      "[OPTRACE]|67542|1632|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106704660|END|Adding files|",
      "[OPTRACE]|67542|1633|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106704661|START|Configure IP Cache|",
      "[OPTRACE]|67542|1634|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106704717|END|Configure IP Cache|",
      "[OPTRACE]|67542|1635|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106704718|START|synth_design|",
      "[OPTRACE]|67542|1698|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106776242|END|synth_design|",
      "[OPTRACE]|67542|1699|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106776243|START|Write IP Cache|",
      "[OPTRACE]|67542|1700|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106777912|END|Write IP Cache|",
      "[OPTRACE]|67542|1701|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106777914|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|67542|1702|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106778498|END|write_checkpoint|",
      "[OPTRACE]|67542|1703|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106778498|START|synth reports|REPORT",
      "[OPTRACE]|67542|1704|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106779006|END|synth reports|",
      "[OPTRACE]|67542|1705|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1694106779994|END|ulp_auto_cc_3_synth_1|",
      "[OPTRACE]|68578|1642|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106718947|START|ulp_s00_regslice_17_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|68578|1643|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106718950|START|Creating in-memory project|",
      "[OPTRACE]|68578|1656|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106726253|END|Creating in-memory project|",
      "[OPTRACE]|68578|1657|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106726254|START|Adding files|",
      "[OPTRACE]|68578|1658|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106726473|END|Adding files|",
      "[OPTRACE]|68578|1659|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106726474|START|Configure IP Cache|",
      "[OPTRACE]|68578|1660|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106726477|END|Configure IP Cache|",
      "[OPTRACE]|68578|1661|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106726478|START|synth_design|",
      "[OPTRACE]|68578|1706|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106787812|END|synth_design|",
      "[OPTRACE]|68578|1707|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106787812|START|Write IP Cache|",
      "[OPTRACE]|68578|1708|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106789374|END|Write IP Cache|",
      "[OPTRACE]|68578|1709|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106789375|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|68578|1710|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106789984|END|write_checkpoint|",
      "[OPTRACE]|68578|1711|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106789985|START|synth reports|REPORT",
      "[OPTRACE]|68578|1714|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106790547|END|synth reports|",
      "[OPTRACE]|68578|1715|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1694106791506|END|ulp_s00_regslice_17_synth_1|",
      "[OPTRACE]|68707|1651|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106722049|START|ulp_s00_regslice_15_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|68707|1652|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106722050|START|Creating in-memory project|",
      "[OPTRACE]|68707|1664|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106728953|END|Creating in-memory project|",
      "[OPTRACE]|68707|1665|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106728953|START|Adding files|",
      "[OPTRACE]|68707|1666|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106729150|END|Adding files|",
      "[OPTRACE]|68707|1667|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106729152|START|Configure IP Cache|",
      "[OPTRACE]|68707|1668|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106729154|END|Configure IP Cache|",
      "[OPTRACE]|68707|1669|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106729155|START|synth_design|",
      "[OPTRACE]|68707|1712|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106790175|END|synth_design|",
      "[OPTRACE]|68707|1713|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106790176|START|Write IP Cache|",
      "[OPTRACE]|68707|1716|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106791705|END|Write IP Cache|",
      "[OPTRACE]|68707|1717|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106791707|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|68707|1720|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106792283|END|write_checkpoint|",
      "[OPTRACE]|68707|1721|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106792283|START|synth reports|REPORT",
      "[OPTRACE]|68707|1722|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106792800|END|synth reports|",
      "[OPTRACE]|68707|1725|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1694106793595|END|ulp_s00_regslice_15_synth_1|",
      "[OPTRACE]|68834|1654|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106723942|START|ulp_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|68834|1655|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106723943|START|Creating in-memory project|",
      "[OPTRACE]|68834|1670|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106730963|END|Creating in-memory project|",
      "[OPTRACE]|68834|1671|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106730964|START|Adding files|",
      "[OPTRACE]|68834|1672|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106731159|END|Adding files|",
      "[OPTRACE]|68834|1673|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106731160|START|Configure IP Cache|",
      "[OPTRACE]|68834|1674|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106731163|END|Configure IP Cache|",
      "[OPTRACE]|68834|1675|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106731163|START|synth_design|",
      "[OPTRACE]|68834|1718|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106791896|END|synth_design|",
      "[OPTRACE]|68834|1719|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106791896|START|Write IP Cache|",
      "[OPTRACE]|68834|1723|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106793407|END|Write IP Cache|",
      "[OPTRACE]|68834|1724|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106793408|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|68834|1726|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106793923|END|write_checkpoint|",
      "[OPTRACE]|68834|1727|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106793923|START|synth reports|REPORT",
      "[OPTRACE]|68834|1728|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106794419|END|synth reports|",
      "[OPTRACE]|68834|1729|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1694106795297|END|ulp_m00_regslice_0_synth_1|",
      "[OPTRACE]|69095|1662|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106728839|START|ulp_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|69095|1663|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106728841|START|Creating in-memory project|",
      "[OPTRACE]|69095|1676|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106736126|END|Creating in-memory project|",
      "[OPTRACE]|69095|1677|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106736126|START|Adding files|",
      "[OPTRACE]|69095|1678|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106736339|END|Adding files|",
      "[OPTRACE]|69095|1679|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106736343|START|Configure IP Cache|",
      "[OPTRACE]|69095|1680|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106736345|END|Configure IP Cache|",
      "[OPTRACE]|69095|1681|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106736346|START|synth_design|",
      "[OPTRACE]|69095|1730|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106797725|END|synth_design|",
      "[OPTRACE]|69095|1731|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106797725|START|Write IP Cache|",
      "[OPTRACE]|69095|1732|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106799195|END|Write IP Cache|",
      "[OPTRACE]|69095|1733|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106799197|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|69095|1734|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106799755|END|write_checkpoint|",
      "[OPTRACE]|69095|1735|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106799756|START|synth reports|REPORT",
      "[OPTRACE]|69095|1736|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106800284|END|synth reports|",
      "[OPTRACE]|69095|1737|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1694106801167|END|ulp_m01_regslice_0_synth_1|",
      "[OPTRACE]|69677|1690|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106744111|START|ulp_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|69677|1691|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106744112|START|Creating in-memory project|",
      "[OPTRACE]|69677|1692|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106751207|END|Creating in-memory project|",
      "[OPTRACE]|69677|1693|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106751207|START|Adding files|",
      "[OPTRACE]|69677|1694|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106751479|END|Adding files|",
      "[OPTRACE]|69677|1695|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106751481|START|Configure IP Cache|",
      "[OPTRACE]|69677|1696|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106751537|END|Configure IP Cache|",
      "[OPTRACE]|69677|1697|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106751538|START|synth_design|",
      "[OPTRACE]|69677|1762|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106820148|END|synth_design|",
      "[OPTRACE]|69677|1763|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106820149|START|Write IP Cache|",
      "[OPTRACE]|69677|1764|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106821797|END|Write IP Cache|",
      "[OPTRACE]|69677|1765|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106821798|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|69677|1766|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106822386|END|write_checkpoint|",
      "[OPTRACE]|69677|1767|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106822386|START|synth reports|REPORT",
      "[OPTRACE]|69677|1768|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106822894|END|synth reports|",
      "[OPTRACE]|69677|1769|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1694106823863|END|ulp_auto_cc_1_synth_1|",
      "[OPTRACE]|72235|1739|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694106802405|START|ulp_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|72235|1741|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694106802406|START|Creating in-memory project|",
      "[OPTRACE]|72235|1744|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694106809527|END|Creating in-memory project|",
      "[OPTRACE]|72235|1745|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694106809527|START|Adding files|",
      "[OPTRACE]|72235|1746|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694106809725|END|Adding files|",
      "[OPTRACE]|72235|1747|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694106809727|START|Configure IP Cache|",
      "[OPTRACE]|72235|1750|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694106809787|END|Configure IP Cache|",
      "[OPTRACE]|72235|1751|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1694106809788|END|ulp_auto_cc_0_synth_1|",
      "[OPTRACE]|72236|1738|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694106802405|START|ulp_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|72236|1740|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694106802406|START|Creating in-memory project|",
      "[OPTRACE]|72236|1742|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694106809505|END|Creating in-memory project|",
      "[OPTRACE]|72236|1743|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694106809506|START|Adding files|",
      "[OPTRACE]|72236|1748|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694106809783|END|Adding files|",
      "[OPTRACE]|72236|1749|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694106809785|START|Configure IP Cache|",
      "[OPTRACE]|72236|1752|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694106809864|END|Configure IP Cache|",
      "[OPTRACE]|72236|1753|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1694106809867|END|ulp_auto_cc_2_synth_1|",
      "[OPTRACE]|73320|1754|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694106812468|START|ulp_s00_regslice_16_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73320|1755|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694106812470|START|Creating in-memory project|",
      "[OPTRACE]|73320|1756|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694106819203|END|Creating in-memory project|",
      "[OPTRACE]|73320|1757|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694106819204|START|Adding files|",
      "[OPTRACE]|73320|1758|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694106819400|END|Adding files|",
      "[OPTRACE]|73320|1759|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694106819402|START|Configure IP Cache|",
      "[OPTRACE]|73320|1760|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694106819412|END|Configure IP Cache|",
      "[OPTRACE]|73320|1761|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1694106819414|END|ulp_s00_regslice_16_synth_1|",
      "[OPTRACE]|9158|1900|runPlatformLinker|cpp|1694118805706|START|Generate Resource Availability Report|",
      "[OPTRACE]|9158|1901||cpp|1694118805707|END|Generate Resource Availability Report|",
      "[OPTRACE]|9158|1902||cpp|1694118805707|END|runPlatformLinker|",
      "[OPTRACE]|9158|1903||cpp|1694118805730|END|vpl|",
      "[OPTRACE]|9158|22|main|cpp|1694105428094|START|vpl|",
      "[OPTRACE]|9158|23|runPlatformLinker|cpp|1694105428126|START|runPlatformLinker|",
      "[OPTRACE]|9158|24|setupBinaryForLink|cpp|1694105428126|START|Create Solution|",
      "[OPTRACE]|9158|25||cpp|1694105428133|END|Create Solution|",
      "[OPTRACE]|9158|26|setupBinaryForLink|cpp|1694105428133|START|Add platform|",
      "[OPTRACE]|9158|27||cpp|1694105436058|END|Add platform|",
      "[OPTRACE]|9158|28|setupBinaryForLink|cpp|1694105436059|START|Create Binary|",
      "[OPTRACE]|9158|29||cpp|1694105436060|END|Create Binary|",
      "[OPTRACE]|9158|30|setupBinaryForLink|cpp|1694105436060|START|Create Kernels|",
      "[OPTRACE]|9158|31||cpp|1694105436437|END|Create Kernels|",
      "[OPTRACE]|9158|32|runPlatformLinker|cpp|1694105436535|START|Process Kernels|",
      "[OPTRACE]|9158|33|runPlatformLinker|cpp|1694105436536|START|Set Board Repo Paths and Connections|",
      "[OPTRACE]|9158|34||cpp|1694105436536|END|Set Board Repo Paths and Connections|",
      "[OPTRACE]|9158|35|runPlatformLinker|cpp|1694105436536|START|Process Kernel Profiles|",
      "[OPTRACE]|9158|36||cpp|1694105436536|END|Process Kernel Profiles|",
      "[OPTRACE]|9158|37|runPlatformLinker|cpp|1694105436536|START|Process Trace Memory|",
      "[OPTRACE]|9158|38||cpp|1694105436536|END|Process Trace Memory|",
      "[OPTRACE]|9158|39||cpp|1694105436536|END|Process Kernels|",
      "[OPTRACE]|9158|40|runPlatformLinker|cpp|1694105436536|START|Process Kernel Debug|",
      "[OPTRACE]|9158|41||cpp|1694105436536|END|Process Kernel Debug|",
      "[OPTRACE]|9158|42|runPlatformLinker|cpp|1694105436537|START|Set Kernel Debug|",
      "[OPTRACE]|9158|43||cpp|1694105436537|END|Set Kernel Debug|",
      "[OPTRACE]|9158|44|runPlatformLinker|cpp|1694105436537|START|Set Miscellaneous|",
      "[OPTRACE]|9158|45||cpp|1694105436537|END|Set Miscellaneous|",
      "[OPTRACE]|9158|46|run|cpp|1694105436537|START|Extract Platform|",
      "[OPTRACE]|9158|47||cpp|1694105437083|END|Extract Platform|",
      "[OPTRACE]|9480|1790|ipirun.tcl|vpl|1694109564944|END|Synthesis|",
      "[OPTRACE]|9480|1899|ipirun.tcl|vpl|1694118804731|END|Implementation|",
      "[OPTRACE]|9480|48|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vpl.tcl|vivado_impl|1694105452949|START|Implementation|ROLLUP_1",
      "[OPTRACE]|9480|49|ipirun.tcl|vpl|1694105452990|START|ipirun|ROLLUP_0",
      "[OPTRACE]|9480|50|ipirun.tcl|vpl|1694105452991|END|ipirun|",
      "[OPTRACE]|9480|51|ipirun.tcl|vpl|1694105453022|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|9480|52|ipirun.tcl|vpl|1694105453023|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|9480|53|ipirun.tcl|vpl|1694105453023|START|Create project|",
      "[OPTRACE]|9480|54|ipirun.tcl|vpl|1694105459474|END|Create project|",
      "[OPTRACE]|9480|55|ipirun.tcl|vpl|1694105459482|START|Create IP caching environment|",
      "[OPTRACE]|9480|56|ipirun.tcl|vpl|1694105461927|END|Create IP caching environment|",
      "[OPTRACE]|9480|57|ipirun.tcl|vpl|1694105461927|START|Import/add dynamic BD|",
      "[OPTRACE]|9480|58|ipirun.tcl|vpl|1694105471592|END|Import/add dynamic BD|",
      "[OPTRACE]|9480|59|ipirun.tcl|vpl|1694105471593|START|Open BD and insert kernels|",
      "[OPTRACE]|9480|60|ipirun.tcl|vpl|1694105505763|END|Open BD and insert kernels|",
      "[OPTRACE]|9480|61|ipirun.tcl|vpl|1694105505765|START|Add debug/profiling support|",
      "[OPTRACE]|9480|62|ipirun.tcl|vpl|1694105506030|END|Add debug/profiling support|",
      "[OPTRACE]|9480|63|ipirun.tcl|vpl|1694105506030|START|IPI address assignments|",
      "[OPTRACE]|9480|64|ipirun.tcl|vpl|1694105506058|END|IPI address assignments|",
      "[OPTRACE]|9480|65|ipirun.tcl|vpl|1694105506058|START|Source hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|9480|66|ipirun.tcl|vpl|1694105506225|END|Source hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|9480|67|ipirun.tcl|vpl|1694105506233|START|Save BD|",
      "[OPTRACE]|9480|68|ipirun.tcl|vpl|1694105506452|END|Save BD|",
      "[OPTRACE]|9480|69|ipirun.tcl|vpl|1694105506452|START|Create address map and debug IP profile files|",
      "[OPTRACE]|9480|70|ipirun.tcl|vpl|1694105506480|END|Create address map and debug IP profile files|",
      "[OPTRACE]|9480|71|ipirun.tcl|vpl|1694105506480|START|Collect BD interface connectivity and write automation summary report|",
      "[OPTRACE]|9480|72|ipirun.tcl|vpl|1694105506490|END|Collect BD interface connectivity and write automation summary report|",
      "[OPTRACE]|9480|73|ipirun.tcl|vpl|1694105506492|START|Generate output products|",
      "[OPTRACE]|9480|74|ipirun.tcl|vpl|1694105563944|END|Generate output products|",
      "[OPTRACE]|9480|75|ipirun.tcl|vpl|1694105563949|START|Source report_commands_tcl|",
      "[OPTRACE]|9480|76|ipirun.tcl|vpl|1694105564161|END|Source report_commands_tcl|",
      "[OPTRACE]|9480|77|ipirun.tcl|vpl|1694105564162|START|Source synth_props_tcl|",
      "[OPTRACE]|9480|78|ipirun.tcl|vpl|1694105612577|END|Source synth_props_tcl|",
      "[OPTRACE]|9480|79|ipirun.tcl|vpl|1694105612626|START|Source impl_props_tcl|",
      "[OPTRACE]|9480|80|ipirun.tcl|vpl|1694105613094|END|Source impl_props_tcl|",
      "[OPTRACE]|9480|81|ipirun.tcl|vpl|1694105613097|START|Synthesis|ROLLUP_1,SYNTH",
      "[OPTRACE]|99367|1778|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109470713|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|99367|1779|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109470714|START|Creating in-memory project|",
      "[OPTRACE]|99367|1780|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109478614|END|Creating in-memory project|",
      "[OPTRACE]|99367|1781|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109478614|START|Adding files|",
      "[OPTRACE]|99367|1782|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109489329|END|Adding files|",
      "[OPTRACE]|99367|1783|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109489361|START|synth_design|",
      "[OPTRACE]|99367|1784|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109550623|END|synth_design|",
      "[OPTRACE]|99367|1785|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109550640|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|99367|1786|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109551541|END|write_checkpoint|",
      "[OPTRACE]|99367|1787|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109551542|START|synth reports|REPORT",
      "[OPTRACE]|99367|1788|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109551542|END|synth reports|",
      "[OPTRACE]|99367|1789|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_100mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1694109552626|END|my_rm_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM:SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

