#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55a2fa87f4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a2fa96ab80 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55a2fa98b840_0 .net "bflag", 0 0, v0x55a2fa98a640_0;  1 drivers
v0x55a2fa98b900_0 .var "funct", 5 0;
v0x55a2fa98b9c0_0 .net "hi", 31 0, v0x55a2fa98a7e0_0;  1 drivers
v0x55a2fa98ba60_0 .var "imm", 15 0;
v0x55a2fa98bb20_0 .var "imm_instr", 31 0;
v0x55a2fa98bc00_0 .var "instword", 31 0;
v0x55a2fa98bcc0_0 .net "lo", 31 0, v0x55a2fa98a9a0_0;  1 drivers
v0x55a2fa98bd90_0 .var "opA", 31 0;
v0x55a2fa98be30_0 .var "opB", 31 0;
v0x55a2fa98bef0_0 .var "opcode", 5 0;
v0x55a2fa98bfd0_0 .net "result", 31 0, v0x55a2fa98aee0_0;  1 drivers
v0x55a2fa98c0c0_0 .var "rs", 4 0;
v0x55a2fa98c180_0 .var "rt", 4 0;
v0x55a2fa98c260_0 .var "word", 31 6;
S_0x55a2fa958360 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x55a2fa96ab80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a2fa96b900_0 .net *"_ivl_10", 15 0, L_0x55a2fa99c210;  1 drivers
L_0x7f7d101e0018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa970bc0_0 .net/2u *"_ivl_14", 15 0, L_0x7f7d101e0018;  1 drivers
v0x55a2fa970ef0_0 .net *"_ivl_17", 15 0, L_0x55a2fa9ac4c0;  1 drivers
v0x55a2fa971c50_0 .net *"_ivl_5", 0 0, L_0x55a2fa99be20;  1 drivers
v0x55a2fa974280_0 .net *"_ivl_6", 15 0, L_0x55a2fa99bf50;  1 drivers
v0x55a2fa974fa0_0 .net *"_ivl_9", 15 0, L_0x55a2fa99c170;  1 drivers
v0x55a2fa98a560_0 .net "addr_rt", 4 0, L_0x55a2fa9ac7f0;  1 drivers
v0x55a2fa98a640_0 .var "b_flag", 0 0;
v0x55a2fa98a700_0 .net "funct", 5 0, L_0x55a2fa99bd80;  1 drivers
v0x55a2fa98a7e0_0 .var "hi", 31 0;
v0x55a2fa98a8c0_0 .net "instructionword", 31 0, v0x55a2fa98bc00_0;  1 drivers
v0x55a2fa98a9a0_0 .var "lo", 31 0;
v0x55a2fa98aa80_0 .var "memaddroffset", 31 0;
v0x55a2fa98ab60_0 .var "multresult", 63 0;
v0x55a2fa98ac40_0 .net "op1", 31 0, v0x55a2fa98bd90_0;  1 drivers
v0x55a2fa98ad20_0 .net "op2", 31 0, v0x55a2fa98be30_0;  1 drivers
v0x55a2fa98ae00_0 .net "opcode", 5 0, L_0x55a2fa99bc90;  1 drivers
v0x55a2fa98aee0_0 .var "result", 31 0;
v0x55a2fa98afc0_0 .net "shamt", 4 0, L_0x55a2fa9ac6f0;  1 drivers
v0x55a2fa98b0a0_0 .net/s "sign_op1", 31 0, v0x55a2fa98bd90_0;  alias, 1 drivers
v0x55a2fa98b160_0 .net/s "sign_op2", 31 0, v0x55a2fa98be30_0;  alias, 1 drivers
v0x55a2fa98b200_0 .net "simmediatedata", 31 0, L_0x55a2fa99c320;  1 drivers
v0x55a2fa98b2c0_0 .net "simmediatedatas", 31 0, L_0x55a2fa99c320;  alias, 1 drivers
v0x55a2fa98b380_0 .net "uimmediatedata", 31 0, L_0x55a2fa9ac5b0;  1 drivers
v0x55a2fa98b440_0 .net "unsign_op1", 31 0, v0x55a2fa98bd90_0;  alias, 1 drivers
v0x55a2fa98b500_0 .net "unsign_op2", 31 0, v0x55a2fa98be30_0;  alias, 1 drivers
v0x55a2fa98b610_0 .var "unsigned_result", 31 0;
E_0x55a2fa8cb9d0/0 .event anyedge, v0x55a2fa98ae00_0, v0x55a2fa98a700_0, v0x55a2fa98ad20_0, v0x55a2fa98afc0_0;
E_0x55a2fa8cb9d0/1 .event anyedge, v0x55a2fa98ac40_0, v0x55a2fa98ab60_0, v0x55a2fa98a560_0, v0x55a2fa98b200_0;
E_0x55a2fa8cb9d0/2 .event anyedge, v0x55a2fa98b380_0, v0x55a2fa98b610_0;
E_0x55a2fa8cb9d0 .event/or E_0x55a2fa8cb9d0/0, E_0x55a2fa8cb9d0/1, E_0x55a2fa8cb9d0/2;
L_0x55a2fa99bc90 .part v0x55a2fa98bc00_0, 26, 6;
L_0x55a2fa99bd80 .part v0x55a2fa98bc00_0, 0, 6;
L_0x55a2fa99be20 .part v0x55a2fa98bc00_0, 15, 1;
LS_0x55a2fa99bf50_0_0 .concat [ 1 1 1 1], L_0x55a2fa99be20, L_0x55a2fa99be20, L_0x55a2fa99be20, L_0x55a2fa99be20;
LS_0x55a2fa99bf50_0_4 .concat [ 1 1 1 1], L_0x55a2fa99be20, L_0x55a2fa99be20, L_0x55a2fa99be20, L_0x55a2fa99be20;
LS_0x55a2fa99bf50_0_8 .concat [ 1 1 1 1], L_0x55a2fa99be20, L_0x55a2fa99be20, L_0x55a2fa99be20, L_0x55a2fa99be20;
LS_0x55a2fa99bf50_0_12 .concat [ 1 1 1 1], L_0x55a2fa99be20, L_0x55a2fa99be20, L_0x55a2fa99be20, L_0x55a2fa99be20;
L_0x55a2fa99bf50 .concat [ 4 4 4 4], LS_0x55a2fa99bf50_0_0, LS_0x55a2fa99bf50_0_4, LS_0x55a2fa99bf50_0_8, LS_0x55a2fa99bf50_0_12;
L_0x55a2fa99c170 .part v0x55a2fa98bc00_0, 0, 16;
L_0x55a2fa99c210 .concat [ 16 0 0 0], L_0x55a2fa99c170;
L_0x55a2fa99c320 .concat [ 16 16 0 0], L_0x55a2fa99c210, L_0x55a2fa99bf50;
L_0x55a2fa9ac4c0 .part v0x55a2fa98bc00_0, 0, 16;
L_0x55a2fa9ac5b0 .concat [ 16 16 0 0], L_0x55a2fa9ac4c0, L_0x7f7d101e0018;
L_0x55a2fa9ac6f0 .part v0x55a2fa98bc00_0, 6, 5;
L_0x55a2fa9ac7f0 .part v0x55a2fa98bc00_0, 16, 5;
S_0x55a2fa945210 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f7d10229708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a2fa98c340_0 .net "clk", 0 0, o0x7f7d10229708;  0 drivers
o0x7f7d10229738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a2fa98c420_0 .net "data_address", 31 0, o0x7f7d10229738;  0 drivers
o0x7f7d10229768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a2fa98c500_0 .net "data_read", 0 0, o0x7f7d10229768;  0 drivers
v0x55a2fa98c5d0_0 .var "data_readdata", 31 0;
o0x7f7d102297c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a2fa98c6b0_0 .net "data_write", 0 0, o0x7f7d102297c8;  0 drivers
o0x7f7d102297f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a2fa98c770_0 .net "data_writedata", 31 0, o0x7f7d102297f8;  0 drivers
S_0x55a2fa957b60 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f7d10229948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a2fa98c910_0 .net "instr_address", 31 0, o0x7f7d10229948;  0 drivers
v0x55a2fa98ca10_0 .var "instr_readdata", 31 0;
S_0x55a2fa957f30 .scope module, "multu_tb" "multu_tb" 7 1;
 .timescale 0 0;
v0x55a2fa99b2b0_0 .net "active", 0 0, L_0x55a2fa9b63b0;  1 drivers
v0x55a2fa99b370_0 .var "clk", 0 0;
v0x55a2fa99b410_0 .var "clk_enable", 0 0;
v0x55a2fa99b500_0 .net "data_address", 31 0, L_0x55a2fa9b3f80;  1 drivers
v0x55a2fa99b5a0_0 .net "data_read", 0 0, L_0x55a2fa9b1b00;  1 drivers
v0x55a2fa99b690_0 .var "data_readdata", 31 0;
v0x55a2fa99b760_0 .net "data_write", 0 0, L_0x55a2fa9b1920;  1 drivers
v0x55a2fa99b830_0 .net "data_writedata", 31 0, L_0x55a2fa9b3c70;  1 drivers
v0x55a2fa99b900_0 .net "instr_address", 31 0, L_0x55a2fa9b52e0;  1 drivers
v0x55a2fa99ba60_0 .var "instr_readdata", 31 0;
v0x55a2fa99bb00_0 .net "register_v0", 31 0, L_0x55a2fa9b3c00;  1 drivers
v0x55a2fa99bbf0_0 .var "reset", 0 0;
S_0x55a2fa96a7b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x55a2fa957f30;
 .timescale 0 0;
v0x55a2fa98cbe0_0 .var "expected", 63 0;
v0x55a2fa98cce0_0 .var "funct", 5 0;
v0x55a2fa98cdc0_0 .var "i", 4 0;
v0x55a2fa98ce80_0 .var "imm", 15 0;
v0x55a2fa98cf60_0 .var "imm_instr", 31 0;
v0x55a2fa98d090_0 .var "opcode", 5 0;
v0x55a2fa98d170_0 .var "r_instr", 31 0;
v0x55a2fa98d250_0 .var "rd", 4 0;
v0x55a2fa98d330_0 .var "rs", 4 0;
v0x55a2fa98d410_0 .var "rt", 4 0;
v0x55a2fa98d4f0_0 .var "shamt", 4 0;
v0x55a2fa98d5d0_0 .var "test", 31 0;
E_0x55a2fa8c8ce0 .event posedge, v0x55a2fa98f880_0;
S_0x55a2fa98d6b0 .scope module, "dut" "mips_cpu_harvard" 7 135, 8 1 0, S_0x55a2fa957f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55a2fa96b7e0 .functor OR 1, L_0x55a2fa9acfb0, L_0x55a2fa9ad2f0, C4<0>, C4<0>;
L_0x55a2fa970dd0 .functor BUFZ 1, L_0x55a2fa9acb00, C4<0>, C4<0>, C4<0>;
L_0x55a2fa971b30 .functor BUFZ 1, L_0x55a2fa9acca0, C4<0>, C4<0>, C4<0>;
L_0x55a2fa9740e0 .functor BUFZ 1, L_0x55a2fa9acca0, C4<0>, C4<0>, C4<0>;
L_0x55a2fa9ad7a0 .functor AND 1, L_0x55a2fa9acb00, L_0x55a2fa9adbb0, C4<1>, C4<1>;
L_0x55a2fa974e80 .functor OR 1, L_0x55a2fa9ad7a0, L_0x55a2fa9ad630, C4<0>, C4<0>;
L_0x55a2fa900b20 .functor OR 1, L_0x55a2fa974e80, L_0x55a2fa9ad9c0, C4<0>, C4<0>;
L_0x55a2fa9ade50 .functor OR 1, L_0x55a2fa900b20, L_0x55a2fa9af4b0, C4<0>, C4<0>;
L_0x55a2fa9adf60 .functor OR 1, L_0x55a2fa9ade50, L_0x55a2fa9aed20, C4<0>, C4<0>;
L_0x55a2fa9ae020 .functor BUFZ 1, L_0x55a2fa9acde0, C4<0>, C4<0>, C4<0>;
L_0x55a2fa9aec10 .functor AND 1, L_0x55a2fa9ae570, L_0x55a2fa9ae9e0, C4<1>, C4<1>;
L_0x55a2fa9aed20 .functor OR 1, L_0x55a2fa9ae270, L_0x55a2fa9aec10, C4<0>, C4<0>;
L_0x55a2fa9af4b0 .functor AND 1, L_0x55a2fa9aefe0, L_0x55a2fa9af290, C4<1>, C4<1>;
L_0x55a2fa9afc60 .functor OR 1, L_0x55a2fa9af700, L_0x55a2fa9afa20, C4<0>, C4<0>;
L_0x55a2fa9aee80 .functor OR 1, L_0x55a2fa9b01d0, L_0x55a2fa9b04d0, C4<0>, C4<0>;
L_0x55a2fa9b03b0 .functor AND 1, L_0x55a2fa9afee0, L_0x55a2fa9aee80, C4<1>, C4<1>;
L_0x55a2fa9b0cd0 .functor OR 1, L_0x55a2fa9b0960, L_0x55a2fa9b0be0, C4<0>, C4<0>;
L_0x55a2fa9b0fd0 .functor OR 1, L_0x55a2fa9b0cd0, L_0x55a2fa9b0de0, C4<0>, C4<0>;
L_0x55a2fa9b1180 .functor AND 1, L_0x55a2fa9acb00, L_0x55a2fa9b0fd0, C4<1>, C4<1>;
L_0x55a2fa9b1330 .functor AND 1, L_0x55a2fa9acb00, L_0x55a2fa9b1240, C4<1>, C4<1>;
L_0x55a2fa9b1860 .functor AND 1, L_0x55a2fa9acb00, L_0x55a2fa9b10e0, C4<1>, C4<1>;
L_0x55a2fa9b1b00 .functor BUFZ 1, L_0x55a2fa971b30, C4<0>, C4<0>, C4<0>;
L_0x55a2fa9b2790 .functor AND 1, L_0x55a2fa9b63b0, L_0x55a2fa9adf60, C4<1>, C4<1>;
L_0x55a2fa9b28a0 .functor OR 1, L_0x55a2fa9aed20, L_0x55a2fa9af4b0, C4<0>, C4<0>;
L_0x55a2fa9b3c70 .functor BUFZ 32, L_0x55a2fa9b3af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a2fa9b3d30 .functor BUFZ 32, L_0x55a2fa9b2a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a2fa9b3e80 .functor BUFZ 32, L_0x55a2fa9b3af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a2fa9b3f80 .functor BUFZ 32, v0x55a2fa98e8b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a2fa9b4f80 .functor AND 1, v0x55a2fa99b410_0, L_0x55a2fa9b1180, C4<1>, C4<1>;
L_0x55a2fa9b4ff0 .functor AND 1, L_0x55a2fa9b4f80, v0x55a2fa998440_0, C4<1>, C4<1>;
L_0x55a2fa9b52e0 .functor BUFZ 32, v0x55a2fa98f940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a2fa9b63b0 .functor BUFZ 1, v0x55a2fa998440_0, C4<0>, C4<0>, C4<0>;
L_0x55a2fa9b6530 .functor AND 1, v0x55a2fa99b410_0, v0x55a2fa998440_0, C4<1>, C4<1>;
v0x55a2fa992740_0 .net *"_ivl_100", 31 0, L_0x55a2fa9aeef0;  1 drivers
L_0x7f7d101e04e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa992840_0 .net *"_ivl_103", 25 0, L_0x7f7d101e04e0;  1 drivers
L_0x7f7d101e0528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa992920_0 .net/2u *"_ivl_104", 31 0, L_0x7f7d101e0528;  1 drivers
v0x55a2fa9929e0_0 .net *"_ivl_106", 0 0, L_0x55a2fa9aefe0;  1 drivers
v0x55a2fa992aa0_0 .net *"_ivl_109", 5 0, L_0x55a2fa9af1f0;  1 drivers
L_0x7f7d101e0570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a2fa992b80_0 .net/2u *"_ivl_110", 5 0, L_0x7f7d101e0570;  1 drivers
v0x55a2fa992c60_0 .net *"_ivl_112", 0 0, L_0x55a2fa9af290;  1 drivers
v0x55a2fa992d20_0 .net *"_ivl_116", 31 0, L_0x55a2fa9af610;  1 drivers
L_0x7f7d101e05b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa992e00_0 .net *"_ivl_119", 25 0, L_0x7f7d101e05b8;  1 drivers
L_0x7f7d101e00f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55a2fa992ee0_0 .net/2u *"_ivl_12", 5 0, L_0x7f7d101e00f0;  1 drivers
L_0x7f7d101e0600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a2fa992fc0_0 .net/2u *"_ivl_120", 31 0, L_0x7f7d101e0600;  1 drivers
v0x55a2fa9930a0_0 .net *"_ivl_122", 0 0, L_0x55a2fa9af700;  1 drivers
v0x55a2fa993160_0 .net *"_ivl_124", 31 0, L_0x55a2fa9af930;  1 drivers
L_0x7f7d101e0648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa993240_0 .net *"_ivl_127", 25 0, L_0x7f7d101e0648;  1 drivers
L_0x7f7d101e0690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a2fa993320_0 .net/2u *"_ivl_128", 31 0, L_0x7f7d101e0690;  1 drivers
v0x55a2fa993400_0 .net *"_ivl_130", 0 0, L_0x55a2fa9afa20;  1 drivers
v0x55a2fa9934c0_0 .net *"_ivl_134", 31 0, L_0x55a2fa9afdf0;  1 drivers
L_0x7f7d101e06d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9936b0_0 .net *"_ivl_137", 25 0, L_0x7f7d101e06d8;  1 drivers
L_0x7f7d101e0720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa993790_0 .net/2u *"_ivl_138", 31 0, L_0x7f7d101e0720;  1 drivers
v0x55a2fa993870_0 .net *"_ivl_140", 0 0, L_0x55a2fa9afee0;  1 drivers
v0x55a2fa993930_0 .net *"_ivl_143", 5 0, L_0x55a2fa9b0130;  1 drivers
L_0x7f7d101e0768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a2fa993a10_0 .net/2u *"_ivl_144", 5 0, L_0x7f7d101e0768;  1 drivers
v0x55a2fa993af0_0 .net *"_ivl_146", 0 0, L_0x55a2fa9b01d0;  1 drivers
v0x55a2fa993bb0_0 .net *"_ivl_149", 5 0, L_0x55a2fa9b0430;  1 drivers
L_0x7f7d101e07b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa993c90_0 .net/2u *"_ivl_150", 5 0, L_0x7f7d101e07b0;  1 drivers
v0x55a2fa993d70_0 .net *"_ivl_152", 0 0, L_0x55a2fa9b04d0;  1 drivers
v0x55a2fa993e30_0 .net *"_ivl_155", 0 0, L_0x55a2fa9aee80;  1 drivers
v0x55a2fa993ef0_0 .net *"_ivl_159", 1 0, L_0x55a2fa9b0870;  1 drivers
L_0x7f7d101e0138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55a2fa993fd0_0 .net/2u *"_ivl_16", 5 0, L_0x7f7d101e0138;  1 drivers
L_0x7f7d101e07f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9940b0_0 .net/2u *"_ivl_160", 1 0, L_0x7f7d101e07f8;  1 drivers
v0x55a2fa994190_0 .net *"_ivl_162", 0 0, L_0x55a2fa9b0960;  1 drivers
L_0x7f7d101e0840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55a2fa994250_0 .net/2u *"_ivl_164", 5 0, L_0x7f7d101e0840;  1 drivers
v0x55a2fa994330_0 .net *"_ivl_166", 0 0, L_0x55a2fa9b0be0;  1 drivers
v0x55a2fa9943f0_0 .net *"_ivl_169", 0 0, L_0x55a2fa9b0cd0;  1 drivers
L_0x7f7d101e0888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9944b0_0 .net/2u *"_ivl_170", 5 0, L_0x7f7d101e0888;  1 drivers
v0x55a2fa994590_0 .net *"_ivl_172", 0 0, L_0x55a2fa9b0de0;  1 drivers
v0x55a2fa994650_0 .net *"_ivl_175", 0 0, L_0x55a2fa9b0fd0;  1 drivers
L_0x7f7d101e08d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa994710_0 .net/2u *"_ivl_178", 5 0, L_0x7f7d101e08d0;  1 drivers
v0x55a2fa9947f0_0 .net *"_ivl_180", 0 0, L_0x55a2fa9b1240;  1 drivers
L_0x7f7d101e0918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9948b0_0 .net/2u *"_ivl_184", 5 0, L_0x7f7d101e0918;  1 drivers
v0x55a2fa994990_0 .net *"_ivl_186", 0 0, L_0x55a2fa9b10e0;  1 drivers
L_0x7f7d101e0960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a2fa994a50_0 .net/2u *"_ivl_190", 0 0, L_0x7f7d101e0960;  1 drivers
v0x55a2fa994b30_0 .net *"_ivl_20", 31 0, L_0x55a2fa9acec0;  1 drivers
L_0x7f7d101e09a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55a2fa994c10_0 .net/2u *"_ivl_200", 4 0, L_0x7f7d101e09a8;  1 drivers
v0x55a2fa994cf0_0 .net *"_ivl_203", 4 0, L_0x55a2fa9b2020;  1 drivers
v0x55a2fa994dd0_0 .net *"_ivl_205", 4 0, L_0x55a2fa9b2240;  1 drivers
v0x55a2fa994eb0_0 .net *"_ivl_206", 4 0, L_0x55a2fa9b22e0;  1 drivers
v0x55a2fa994f90_0 .net *"_ivl_213", 0 0, L_0x55a2fa9b28a0;  1 drivers
L_0x7f7d101e09f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a2fa995050_0 .net/2u *"_ivl_214", 31 0, L_0x7f7d101e09f0;  1 drivers
v0x55a2fa995130_0 .net *"_ivl_216", 31 0, L_0x55a2fa9b29e0;  1 drivers
v0x55a2fa995210_0 .net *"_ivl_218", 31 0, L_0x55a2fa9b2c90;  1 drivers
v0x55a2fa9952f0_0 .net *"_ivl_220", 31 0, L_0x55a2fa9b2e20;  1 drivers
v0x55a2fa9953d0_0 .net *"_ivl_222", 31 0, L_0x55a2fa9b3160;  1 drivers
L_0x7f7d101e0180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9954b0_0 .net *"_ivl_23", 25 0, L_0x7f7d101e0180;  1 drivers
v0x55a2fa995590_0 .net *"_ivl_235", 0 0, L_0x55a2fa9b4f80;  1 drivers
L_0x7f7d101e0b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a2fa995650_0 .net/2u *"_ivl_238", 31 0, L_0x7f7d101e0b10;  1 drivers
L_0x7f7d101e01c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a2fa995730_0 .net/2u *"_ivl_24", 31 0, L_0x7f7d101e01c8;  1 drivers
v0x55a2fa995810_0 .net *"_ivl_243", 15 0, L_0x55a2fa9b5440;  1 drivers
v0x55a2fa9958f0_0 .net *"_ivl_244", 17 0, L_0x55a2fa9b56b0;  1 drivers
L_0x7f7d101e0b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9959d0_0 .net *"_ivl_247", 1 0, L_0x7f7d101e0b58;  1 drivers
v0x55a2fa995ab0_0 .net *"_ivl_250", 15 0, L_0x55a2fa9b57f0;  1 drivers
L_0x7f7d101e0ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a2fa995b90_0 .net *"_ivl_252", 1 0, L_0x7f7d101e0ba0;  1 drivers
v0x55a2fa995c70_0 .net *"_ivl_255", 0 0, L_0x55a2fa9b5c00;  1 drivers
L_0x7f7d101e0be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a2fa995d50_0 .net/2u *"_ivl_256", 13 0, L_0x7f7d101e0be8;  1 drivers
L_0x7f7d101e0c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa995e30_0 .net/2u *"_ivl_258", 13 0, L_0x7f7d101e0c30;  1 drivers
v0x55a2fa996320_0 .net *"_ivl_26", 0 0, L_0x55a2fa9acfb0;  1 drivers
v0x55a2fa9963e0_0 .net *"_ivl_260", 13 0, L_0x55a2fa9b5ee0;  1 drivers
v0x55a2fa9964c0_0 .net *"_ivl_28", 31 0, L_0x55a2fa9ad170;  1 drivers
L_0x7f7d101e0210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9965a0_0 .net *"_ivl_31", 25 0, L_0x7f7d101e0210;  1 drivers
L_0x7f7d101e0258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a2fa996680_0 .net/2u *"_ivl_32", 31 0, L_0x7f7d101e0258;  1 drivers
v0x55a2fa996760_0 .net *"_ivl_34", 0 0, L_0x55a2fa9ad2f0;  1 drivers
v0x55a2fa996820_0 .net *"_ivl_4", 31 0, L_0x55a2fa9ac9d0;  1 drivers
v0x55a2fa996900_0 .net *"_ivl_45", 2 0, L_0x55a2fa9ad590;  1 drivers
L_0x7f7d101e02a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9969e0_0 .net/2u *"_ivl_46", 2 0, L_0x7f7d101e02a0;  1 drivers
v0x55a2fa996ac0_0 .net *"_ivl_51", 2 0, L_0x55a2fa9ad810;  1 drivers
L_0x7f7d101e02e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a2fa996ba0_0 .net/2u *"_ivl_52", 2 0, L_0x7f7d101e02e8;  1 drivers
v0x55a2fa996c80_0 .net *"_ivl_57", 0 0, L_0x55a2fa9adbb0;  1 drivers
v0x55a2fa996d40_0 .net *"_ivl_59", 0 0, L_0x55a2fa9ad7a0;  1 drivers
v0x55a2fa996e00_0 .net *"_ivl_61", 0 0, L_0x55a2fa974e80;  1 drivers
v0x55a2fa996ec0_0 .net *"_ivl_63", 0 0, L_0x55a2fa900b20;  1 drivers
v0x55a2fa996f80_0 .net *"_ivl_65", 0 0, L_0x55a2fa9ade50;  1 drivers
L_0x7f7d101e0060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa997040_0 .net *"_ivl_7", 25 0, L_0x7f7d101e0060;  1 drivers
v0x55a2fa997120_0 .net *"_ivl_70", 31 0, L_0x55a2fa9ae140;  1 drivers
L_0x7f7d101e0330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa997200_0 .net *"_ivl_73", 25 0, L_0x7f7d101e0330;  1 drivers
L_0x7f7d101e0378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a2fa9972e0_0 .net/2u *"_ivl_74", 31 0, L_0x7f7d101e0378;  1 drivers
v0x55a2fa9973c0_0 .net *"_ivl_76", 0 0, L_0x55a2fa9ae270;  1 drivers
v0x55a2fa997480_0 .net *"_ivl_78", 31 0, L_0x55a2fa9ae3e0;  1 drivers
L_0x7f7d101e00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa997560_0 .net/2u *"_ivl_8", 31 0, L_0x7f7d101e00a8;  1 drivers
L_0x7f7d101e03c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa997640_0 .net *"_ivl_81", 25 0, L_0x7f7d101e03c0;  1 drivers
L_0x7f7d101e0408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a2fa997720_0 .net/2u *"_ivl_82", 31 0, L_0x7f7d101e0408;  1 drivers
v0x55a2fa997800_0 .net *"_ivl_84", 0 0, L_0x55a2fa9ae570;  1 drivers
v0x55a2fa9978c0_0 .net *"_ivl_87", 0 0, L_0x55a2fa9ae6e0;  1 drivers
v0x55a2fa9979a0_0 .net *"_ivl_88", 31 0, L_0x55a2fa9ae480;  1 drivers
L_0x7f7d101e0450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa997a80_0 .net *"_ivl_91", 30 0, L_0x7f7d101e0450;  1 drivers
L_0x7f7d101e0498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a2fa997b60_0 .net/2u *"_ivl_92", 31 0, L_0x7f7d101e0498;  1 drivers
v0x55a2fa997c40_0 .net *"_ivl_94", 0 0, L_0x55a2fa9ae9e0;  1 drivers
v0x55a2fa997d00_0 .net *"_ivl_97", 0 0, L_0x55a2fa9aec10;  1 drivers
v0x55a2fa997dc0_0 .net "active", 0 0, L_0x55a2fa9b63b0;  alias, 1 drivers
v0x55a2fa997e80_0 .net "alu_op1", 31 0, L_0x55a2fa9b3d30;  1 drivers
v0x55a2fa997f40_0 .net "alu_op2", 31 0, L_0x55a2fa9b3e80;  1 drivers
v0x55a2fa998000_0 .net "alui_instr", 0 0, L_0x55a2fa9ad630;  1 drivers
v0x55a2fa9980c0_0 .net "b_flag", 0 0, v0x55a2fa98e3e0_0;  1 drivers
v0x55a2fa998160_0 .net "b_imm", 17 0, L_0x55a2fa9b5ac0;  1 drivers
v0x55a2fa998220_0 .net "b_offset", 31 0, L_0x55a2fa9b6070;  1 drivers
v0x55a2fa998300_0 .net "clk", 0 0, v0x55a2fa99b370_0;  1 drivers
v0x55a2fa9983a0_0 .net "clk_enable", 0 0, v0x55a2fa99b410_0;  1 drivers
v0x55a2fa998440_0 .var "cpu_active", 0 0;
v0x55a2fa9984e0_0 .net "curr_addr", 31 0, v0x55a2fa98f940_0;  1 drivers
v0x55a2fa9985d0_0 .net "curr_addr_p4", 31 0, L_0x55a2fa9b5240;  1 drivers
v0x55a2fa998690_0 .net "data_address", 31 0, L_0x55a2fa9b3f80;  alias, 1 drivers
v0x55a2fa998770_0 .net "data_read", 0 0, L_0x55a2fa9b1b00;  alias, 1 drivers
v0x55a2fa998830_0 .net "data_readdata", 31 0, v0x55a2fa99b690_0;  1 drivers
v0x55a2fa998910_0 .net "data_write", 0 0, L_0x55a2fa9b1920;  alias, 1 drivers
v0x55a2fa9989d0_0 .net "data_writedata", 31 0, L_0x55a2fa9b3c70;  alias, 1 drivers
v0x55a2fa998ab0_0 .net "funct_code", 5 0, L_0x55a2fa9ac930;  1 drivers
v0x55a2fa998b90_0 .net "hi_out", 31 0, v0x55a2fa990030_0;  1 drivers
v0x55a2fa998c80_0 .net "hl_reg_enable", 0 0, L_0x55a2fa9b4ff0;  1 drivers
v0x55a2fa998d20_0 .net "instr_address", 31 0, L_0x55a2fa9b52e0;  alias, 1 drivers
v0x55a2fa998de0_0 .net "instr_opcode", 5 0, L_0x55a2fa9ac890;  1 drivers
v0x55a2fa998ec0_0 .net "instr_readdata", 31 0, v0x55a2fa99ba60_0;  1 drivers
v0x55a2fa998f80_0 .net "j_imm", 0 0, L_0x55a2fa9afc60;  1 drivers
v0x55a2fa999020_0 .net "j_reg", 0 0, L_0x55a2fa9b03b0;  1 drivers
v0x55a2fa9990e0_0 .net "l_type", 0 0, L_0x55a2fa9ad9c0;  1 drivers
v0x55a2fa9991a0_0 .net "link_const", 0 0, L_0x55a2fa9aed20;  1 drivers
v0x55a2fa999260_0 .net "link_reg", 0 0, L_0x55a2fa9af4b0;  1 drivers
v0x55a2fa999320_0 .net "lo_out", 31 0, v0x55a2fa990880_0;  1 drivers
v0x55a2fa999410_0 .net "lw", 0 0, L_0x55a2fa9acca0;  1 drivers
v0x55a2fa9994b0_0 .net "mem_read", 0 0, L_0x55a2fa971b30;  1 drivers
v0x55a2fa999570_0 .net "mem_to_reg", 0 0, L_0x55a2fa9740e0;  1 drivers
v0x55a2fa999e40_0 .net "mem_write", 0 0, L_0x55a2fa9ae020;  1 drivers
v0x55a2fa999f00_0 .net "memaddroffset", 31 0, v0x55a2fa98e8b0_0;  1 drivers
v0x55a2fa999ff0_0 .net "mfhi", 0 0, L_0x55a2fa9b1330;  1 drivers
v0x55a2fa99a090_0 .net "mflo", 0 0, L_0x55a2fa9b1860;  1 drivers
v0x55a2fa99a150_0 .net "movefrom", 0 0, L_0x55a2fa96b7e0;  1 drivers
v0x55a2fa99a210_0 .net "muldiv", 0 0, L_0x55a2fa9b1180;  1 drivers
v0x55a2fa99a2d0_0 .var "next_instr_addr", 31 0;
v0x55a2fa99a3c0_0 .net "pc_enable", 0 0, L_0x55a2fa9b6530;  1 drivers
v0x55a2fa99a490_0 .net "r_format", 0 0, L_0x55a2fa9acb00;  1 drivers
v0x55a2fa99a530_0 .net "reg_a_read_data", 31 0, L_0x55a2fa9b2a80;  1 drivers
v0x55a2fa99a600_0 .net "reg_a_read_index", 4 0, L_0x55a2fa9b1cd0;  1 drivers
v0x55a2fa99a6d0_0 .net "reg_b_read_data", 31 0, L_0x55a2fa9b3af0;  1 drivers
v0x55a2fa99a7a0_0 .net "reg_b_read_index", 4 0, L_0x55a2fa9b1f30;  1 drivers
v0x55a2fa99a870_0 .net "reg_dst", 0 0, L_0x55a2fa970dd0;  1 drivers
v0x55a2fa99a910_0 .net "reg_write", 0 0, L_0x55a2fa9adf60;  1 drivers
v0x55a2fa99a9d0_0 .net "reg_write_data", 31 0, L_0x55a2fa9b32f0;  1 drivers
v0x55a2fa99aac0_0 .net "reg_write_enable", 0 0, L_0x55a2fa9b2790;  1 drivers
v0x55a2fa99ab90_0 .net "reg_write_index", 4 0, L_0x55a2fa9b2600;  1 drivers
v0x55a2fa99ac60_0 .net "register_v0", 31 0, L_0x55a2fa9b3c00;  alias, 1 drivers
v0x55a2fa99ad30_0 .net "reset", 0 0, v0x55a2fa99bbf0_0;  1 drivers
v0x55a2fa99ae60_0 .net "result", 31 0, v0x55a2fa98ed10_0;  1 drivers
v0x55a2fa99af30_0 .net "result_hi", 31 0, v0x55a2fa98e610_0;  1 drivers
v0x55a2fa99afd0_0 .net "result_lo", 31 0, v0x55a2fa98e7d0_0;  1 drivers
v0x55a2fa99b070_0 .net "sw", 0 0, L_0x55a2fa9acde0;  1 drivers
E_0x55a2fa8ca920/0 .event anyedge, v0x55a2fa98e3e0_0, v0x55a2fa9985d0_0, v0x55a2fa998220_0, v0x55a2fa998f80_0;
E_0x55a2fa8ca920/1 .event anyedge, v0x55a2fa98e6f0_0, v0x55a2fa999020_0, v0x55a2fa991780_0;
E_0x55a2fa8ca920 .event/or E_0x55a2fa8ca920/0, E_0x55a2fa8ca920/1;
L_0x55a2fa9ac890 .part v0x55a2fa99ba60_0, 26, 6;
L_0x55a2fa9ac930 .part v0x55a2fa99ba60_0, 0, 6;
L_0x55a2fa9ac9d0 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e0060;
L_0x55a2fa9acb00 .cmp/eq 32, L_0x55a2fa9ac9d0, L_0x7f7d101e00a8;
L_0x55a2fa9acca0 .cmp/eq 6, L_0x55a2fa9ac890, L_0x7f7d101e00f0;
L_0x55a2fa9acde0 .cmp/eq 6, L_0x55a2fa9ac890, L_0x7f7d101e0138;
L_0x55a2fa9acec0 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e0180;
L_0x55a2fa9acfb0 .cmp/eq 32, L_0x55a2fa9acec0, L_0x7f7d101e01c8;
L_0x55a2fa9ad170 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e0210;
L_0x55a2fa9ad2f0 .cmp/eq 32, L_0x55a2fa9ad170, L_0x7f7d101e0258;
L_0x55a2fa9ad590 .part L_0x55a2fa9ac890, 3, 3;
L_0x55a2fa9ad630 .cmp/eq 3, L_0x55a2fa9ad590, L_0x7f7d101e02a0;
L_0x55a2fa9ad810 .part L_0x55a2fa9ac890, 3, 3;
L_0x55a2fa9ad9c0 .cmp/eq 3, L_0x55a2fa9ad810, L_0x7f7d101e02e8;
L_0x55a2fa9adbb0 .reduce/nor L_0x55a2fa9b1180;
L_0x55a2fa9ae140 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e0330;
L_0x55a2fa9ae270 .cmp/eq 32, L_0x55a2fa9ae140, L_0x7f7d101e0378;
L_0x55a2fa9ae3e0 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e03c0;
L_0x55a2fa9ae570 .cmp/eq 32, L_0x55a2fa9ae3e0, L_0x7f7d101e0408;
L_0x55a2fa9ae6e0 .part v0x55a2fa99ba60_0, 20, 1;
L_0x55a2fa9ae480 .concat [ 1 31 0 0], L_0x55a2fa9ae6e0, L_0x7f7d101e0450;
L_0x55a2fa9ae9e0 .cmp/eq 32, L_0x55a2fa9ae480, L_0x7f7d101e0498;
L_0x55a2fa9aeef0 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e04e0;
L_0x55a2fa9aefe0 .cmp/eq 32, L_0x55a2fa9aeef0, L_0x7f7d101e0528;
L_0x55a2fa9af1f0 .part v0x55a2fa99ba60_0, 0, 6;
L_0x55a2fa9af290 .cmp/eq 6, L_0x55a2fa9af1f0, L_0x7f7d101e0570;
L_0x55a2fa9af610 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e05b8;
L_0x55a2fa9af700 .cmp/eq 32, L_0x55a2fa9af610, L_0x7f7d101e0600;
L_0x55a2fa9af930 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e0648;
L_0x55a2fa9afa20 .cmp/eq 32, L_0x55a2fa9af930, L_0x7f7d101e0690;
L_0x55a2fa9afdf0 .concat [ 6 26 0 0], L_0x55a2fa9ac890, L_0x7f7d101e06d8;
L_0x55a2fa9afee0 .cmp/eq 32, L_0x55a2fa9afdf0, L_0x7f7d101e0720;
L_0x55a2fa9b0130 .part v0x55a2fa99ba60_0, 0, 6;
L_0x55a2fa9b01d0 .cmp/eq 6, L_0x55a2fa9b0130, L_0x7f7d101e0768;
L_0x55a2fa9b0430 .part v0x55a2fa99ba60_0, 0, 6;
L_0x55a2fa9b04d0 .cmp/eq 6, L_0x55a2fa9b0430, L_0x7f7d101e07b0;
L_0x55a2fa9b0870 .part L_0x55a2fa9ac930, 3, 2;
L_0x55a2fa9b0960 .cmp/eq 2, L_0x55a2fa9b0870, L_0x7f7d101e07f8;
L_0x55a2fa9b0be0 .cmp/eq 6, L_0x55a2fa9ac930, L_0x7f7d101e0840;
L_0x55a2fa9b0de0 .cmp/eq 6, L_0x55a2fa9ac930, L_0x7f7d101e0888;
L_0x55a2fa9b1240 .cmp/eq 6, L_0x55a2fa9ac930, L_0x7f7d101e08d0;
L_0x55a2fa9b10e0 .cmp/eq 6, L_0x55a2fa9ac930, L_0x7f7d101e0918;
L_0x55a2fa9b1920 .functor MUXZ 1, L_0x7f7d101e0960, L_0x55a2fa9ae020, L_0x55a2fa9b63b0, C4<>;
L_0x55a2fa9b1cd0 .part v0x55a2fa99ba60_0, 21, 5;
L_0x55a2fa9b1f30 .part v0x55a2fa99ba60_0, 16, 5;
L_0x55a2fa9b2020 .part v0x55a2fa99ba60_0, 11, 5;
L_0x55a2fa9b2240 .part v0x55a2fa99ba60_0, 16, 5;
L_0x55a2fa9b22e0 .functor MUXZ 5, L_0x55a2fa9b2240, L_0x55a2fa9b2020, L_0x55a2fa970dd0, C4<>;
L_0x55a2fa9b2600 .functor MUXZ 5, L_0x55a2fa9b22e0, L_0x7f7d101e09a8, L_0x55a2fa9aed20, C4<>;
L_0x55a2fa9b29e0 .arith/sum 32, L_0x55a2fa9b5240, L_0x7f7d101e09f0;
L_0x55a2fa9b2c90 .functor MUXZ 32, v0x55a2fa98ed10_0, v0x55a2fa99b690_0, L_0x55a2fa9740e0, C4<>;
L_0x55a2fa9b2e20 .functor MUXZ 32, L_0x55a2fa9b2c90, v0x55a2fa990880_0, L_0x55a2fa9b1860, C4<>;
L_0x55a2fa9b3160 .functor MUXZ 32, L_0x55a2fa9b2e20, v0x55a2fa990030_0, L_0x55a2fa9b1330, C4<>;
L_0x55a2fa9b32f0 .functor MUXZ 32, L_0x55a2fa9b3160, L_0x55a2fa9b29e0, L_0x55a2fa9b28a0, C4<>;
L_0x55a2fa9b5240 .arith/sum 32, v0x55a2fa98f940_0, L_0x7f7d101e0b10;
L_0x55a2fa9b5440 .part v0x55a2fa99ba60_0, 0, 16;
L_0x55a2fa9b56b0 .concat [ 16 2 0 0], L_0x55a2fa9b5440, L_0x7f7d101e0b58;
L_0x55a2fa9b57f0 .part L_0x55a2fa9b56b0, 0, 16;
L_0x55a2fa9b5ac0 .concat [ 2 16 0 0], L_0x7f7d101e0ba0, L_0x55a2fa9b57f0;
L_0x55a2fa9b5c00 .part L_0x55a2fa9b5ac0, 17, 1;
L_0x55a2fa9b5ee0 .functor MUXZ 14, L_0x7f7d101e0c30, L_0x7f7d101e0be8, L_0x55a2fa9b5c00, C4<>;
L_0x55a2fa9b6070 .concat [ 18 14 0 0], L_0x55a2fa9b5ac0, L_0x55a2fa9b5ee0;
S_0x55a2fa98d9d0 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x55a2fa98d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a2fa98dd70_0 .net *"_ivl_10", 15 0, L_0x55a2fa9b4940;  1 drivers
L_0x7f7d101e0ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2fa98de70_0 .net/2u *"_ivl_14", 15 0, L_0x7f7d101e0ac8;  1 drivers
v0x55a2fa98df50_0 .net *"_ivl_17", 15 0, L_0x55a2fa9b4bb0;  1 drivers
v0x55a2fa98e010_0 .net *"_ivl_5", 0 0, L_0x55a2fa9b4220;  1 drivers
v0x55a2fa98e0f0_0 .net *"_ivl_6", 15 0, L_0x55a2fa9b42c0;  1 drivers
v0x55a2fa98e220_0 .net *"_ivl_9", 15 0, L_0x55a2fa9b4690;  1 drivers
v0x55a2fa98e300_0 .net "addr_rt", 4 0, L_0x55a2fa9b4ee0;  1 drivers
v0x55a2fa98e3e0_0 .var "b_flag", 0 0;
v0x55a2fa98e4a0_0 .net "funct", 5 0, L_0x55a2fa9b4180;  1 drivers
v0x55a2fa98e610_0 .var "hi", 31 0;
v0x55a2fa98e6f0_0 .net "instructionword", 31 0, v0x55a2fa99ba60_0;  alias, 1 drivers
v0x55a2fa98e7d0_0 .var "lo", 31 0;
v0x55a2fa98e8b0_0 .var "memaddroffset", 31 0;
v0x55a2fa98e990_0 .var "multresult", 63 0;
v0x55a2fa98ea70_0 .net "op1", 31 0, L_0x55a2fa9b3d30;  alias, 1 drivers
v0x55a2fa98eb50_0 .net "op2", 31 0, L_0x55a2fa9b3e80;  alias, 1 drivers
v0x55a2fa98ec30_0 .net "opcode", 5 0, L_0x55a2fa9b40e0;  1 drivers
v0x55a2fa98ed10_0 .var "result", 31 0;
v0x55a2fa98edf0_0 .net "shamt", 4 0, L_0x55a2fa9b4de0;  1 drivers
v0x55a2fa98eed0_0 .net/s "sign_op1", 31 0, L_0x55a2fa9b3d30;  alias, 1 drivers
v0x55a2fa98ef90_0 .net/s "sign_op2", 31 0, L_0x55a2fa9b3e80;  alias, 1 drivers
v0x55a2fa98f060_0 .net "simmediatedata", 31 0, L_0x55a2fa9b4a20;  1 drivers
v0x55a2fa98f120_0 .net "simmediatedatas", 31 0, L_0x55a2fa9b4a20;  alias, 1 drivers
v0x55a2fa98f210_0 .net "uimmediatedata", 31 0, L_0x55a2fa9b4ca0;  1 drivers
v0x55a2fa98f2d0_0 .net "unsign_op1", 31 0, L_0x55a2fa9b3d30;  alias, 1 drivers
v0x55a2fa98f390_0 .net "unsign_op2", 31 0, L_0x55a2fa9b3e80;  alias, 1 drivers
v0x55a2fa98f4a0_0 .var "unsigned_result", 31 0;
E_0x55a2fa8a16f0/0 .event anyedge, v0x55a2fa98ec30_0, v0x55a2fa98e4a0_0, v0x55a2fa98eb50_0, v0x55a2fa98edf0_0;
E_0x55a2fa8a16f0/1 .event anyedge, v0x55a2fa98ea70_0, v0x55a2fa98e990_0, v0x55a2fa98e300_0, v0x55a2fa98f060_0;
E_0x55a2fa8a16f0/2 .event anyedge, v0x55a2fa98f210_0, v0x55a2fa98f4a0_0;
E_0x55a2fa8a16f0 .event/or E_0x55a2fa8a16f0/0, E_0x55a2fa8a16f0/1, E_0x55a2fa8a16f0/2;
L_0x55a2fa9b40e0 .part v0x55a2fa99ba60_0, 26, 6;
L_0x55a2fa9b4180 .part v0x55a2fa99ba60_0, 0, 6;
L_0x55a2fa9b4220 .part v0x55a2fa99ba60_0, 15, 1;
LS_0x55a2fa9b42c0_0_0 .concat [ 1 1 1 1], L_0x55a2fa9b4220, L_0x55a2fa9b4220, L_0x55a2fa9b4220, L_0x55a2fa9b4220;
LS_0x55a2fa9b42c0_0_4 .concat [ 1 1 1 1], L_0x55a2fa9b4220, L_0x55a2fa9b4220, L_0x55a2fa9b4220, L_0x55a2fa9b4220;
LS_0x55a2fa9b42c0_0_8 .concat [ 1 1 1 1], L_0x55a2fa9b4220, L_0x55a2fa9b4220, L_0x55a2fa9b4220, L_0x55a2fa9b4220;
LS_0x55a2fa9b42c0_0_12 .concat [ 1 1 1 1], L_0x55a2fa9b4220, L_0x55a2fa9b4220, L_0x55a2fa9b4220, L_0x55a2fa9b4220;
L_0x55a2fa9b42c0 .concat [ 4 4 4 4], LS_0x55a2fa9b42c0_0_0, LS_0x55a2fa9b42c0_0_4, LS_0x55a2fa9b42c0_0_8, LS_0x55a2fa9b42c0_0_12;
L_0x55a2fa9b4690 .part v0x55a2fa99ba60_0, 0, 16;
L_0x55a2fa9b4940 .concat [ 16 0 0 0], L_0x55a2fa9b4690;
L_0x55a2fa9b4a20 .concat [ 16 16 0 0], L_0x55a2fa9b4940, L_0x55a2fa9b42c0;
L_0x55a2fa9b4bb0 .part v0x55a2fa99ba60_0, 0, 16;
L_0x55a2fa9b4ca0 .concat [ 16 16 0 0], L_0x55a2fa9b4bb0, L_0x7f7d101e0ac8;
L_0x55a2fa9b4de0 .part v0x55a2fa99ba60_0, 6, 5;
L_0x55a2fa9b4ee0 .part v0x55a2fa99ba60_0, 16, 5;
S_0x55a2fa98f6d0 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x55a2fa98d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55a2fa98f880_0 .net "clk", 0 0, v0x55a2fa99b370_0;  alias, 1 drivers
v0x55a2fa98f940_0 .var "curr_addr", 31 0;
v0x55a2fa98fa20_0 .net "enable", 0 0, L_0x55a2fa9b6530;  alias, 1 drivers
v0x55a2fa98fac0_0 .net "next_addr", 31 0, v0x55a2fa99a2d0_0;  1 drivers
v0x55a2fa98fba0_0 .net "reset", 0 0, v0x55a2fa99bbf0_0;  alias, 1 drivers
S_0x55a2fa98fd50 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x55a2fa98d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a2fa98ff60_0 .net "clk", 0 0, v0x55a2fa99b370_0;  alias, 1 drivers
v0x55a2fa990030_0 .var "data", 31 0;
v0x55a2fa9900f0_0 .net "data_in", 31 0, v0x55a2fa98e610_0;  alias, 1 drivers
v0x55a2fa9901f0_0 .net "data_out", 31 0, v0x55a2fa990030_0;  alias, 1 drivers
v0x55a2fa9902b0_0 .net "enable", 0 0, L_0x55a2fa9b4ff0;  alias, 1 drivers
v0x55a2fa9903c0_0 .net "reset", 0 0, v0x55a2fa99bbf0_0;  alias, 1 drivers
S_0x55a2fa990510 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x55a2fa98d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a2fa990770_0 .net "clk", 0 0, v0x55a2fa99b370_0;  alias, 1 drivers
v0x55a2fa990880_0 .var "data", 31 0;
v0x55a2fa990960_0 .net "data_in", 31 0, v0x55a2fa98e7d0_0;  alias, 1 drivers
v0x55a2fa990a30_0 .net "data_out", 31 0, v0x55a2fa990880_0;  alias, 1 drivers
v0x55a2fa990af0_0 .net "enable", 0 0, L_0x55a2fa9b4ff0;  alias, 1 drivers
v0x55a2fa990be0_0 .net "reset", 0 0, v0x55a2fa99bbf0_0;  alias, 1 drivers
S_0x55a2fa990d50 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x55a2fa98d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55a2fa9b2a80 .functor BUFZ 32, L_0x55a2fa9b3690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a2fa9b3af0 .functor BUFZ 32, L_0x55a2fa9b3910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a2fa991be0_2 .array/port v0x55a2fa991be0, 2;
L_0x55a2fa9b3c00 .functor BUFZ 32, v0x55a2fa991be0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a2fa991090_0 .net *"_ivl_0", 31 0, L_0x55a2fa9b3690;  1 drivers
v0x55a2fa991190_0 .net *"_ivl_10", 6 0, L_0x55a2fa9b39b0;  1 drivers
L_0x7f7d101e0a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a2fa991270_0 .net *"_ivl_13", 1 0, L_0x7f7d101e0a80;  1 drivers
v0x55a2fa991330_0 .net *"_ivl_2", 6 0, L_0x55a2fa9b3730;  1 drivers
L_0x7f7d101e0a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a2fa991410_0 .net *"_ivl_5", 1 0, L_0x7f7d101e0a38;  1 drivers
v0x55a2fa991540_0 .net *"_ivl_8", 31 0, L_0x55a2fa9b3910;  1 drivers
v0x55a2fa991620_0 .net "r_clk", 0 0, v0x55a2fa99b370_0;  alias, 1 drivers
v0x55a2fa9916c0_0 .net "r_clk_enable", 0 0, v0x55a2fa99b410_0;  alias, 1 drivers
v0x55a2fa991780_0 .net "read_data1", 31 0, L_0x55a2fa9b2a80;  alias, 1 drivers
v0x55a2fa991860_0 .net "read_data2", 31 0, L_0x55a2fa9b3af0;  alias, 1 drivers
v0x55a2fa991940_0 .net "read_reg1", 4 0, L_0x55a2fa9b1cd0;  alias, 1 drivers
v0x55a2fa991a20_0 .net "read_reg2", 4 0, L_0x55a2fa9b1f30;  alias, 1 drivers
v0x55a2fa991b00_0 .net "register_v0", 31 0, L_0x55a2fa9b3c00;  alias, 1 drivers
v0x55a2fa991be0 .array "registers", 0 31, 31 0;
v0x55a2fa9921b0_0 .net "reset", 0 0, v0x55a2fa99bbf0_0;  alias, 1 drivers
v0x55a2fa992250_0 .net "write_control", 0 0, L_0x55a2fa9b2790;  alias, 1 drivers
v0x55a2fa992310_0 .net "write_data", 31 0, L_0x55a2fa9b32f0;  alias, 1 drivers
v0x55a2fa992500_0 .net "write_reg", 4 0, L_0x55a2fa9b2600;  alias, 1 drivers
L_0x55a2fa9b3690 .array/port v0x55a2fa991be0, L_0x55a2fa9b3730;
L_0x55a2fa9b3730 .concat [ 5 2 0 0], L_0x55a2fa9b1cd0, L_0x7f7d101e0a38;
L_0x55a2fa9b3910 .array/port v0x55a2fa991be0, L_0x55a2fa9b39b0;
L_0x55a2fa9b39b0 .concat [ 5 2 0 0], L_0x55a2fa9b1f30, L_0x7f7d101e0a80;
    .scope S_0x55a2fa958360;
T_0 ;
    %wait E_0x55a2fa8cb9d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %load/vec4 v0x55a2fa98ae00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55a2fa98a700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x55a2fa98b160_0;
    %ix/getv 4, v0x55a2fa98afc0_0;
    %shiftl 4;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x55a2fa98b160_0;
    %ix/getv 4, v0x55a2fa98afc0_0;
    %shiftr 4;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x55a2fa98b160_0;
    %ix/getv 4, v0x55a2fa98afc0_0;
    %shiftr/s 4;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x55a2fa98b160_0;
    %load/vec4 v0x55a2fa98b440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x55a2fa98b160_0;
    %load/vec4 v0x55a2fa98b440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x55a2fa98b160_0;
    %load/vec4 v0x55a2fa98b440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %pad/s 64;
    %load/vec4 v0x55a2fa98b160_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a2fa98ab60_0, 0, 64;
    %load/vec4 v0x55a2fa98ab60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a2fa98a7e0_0, 0, 32;
    %load/vec4 v0x55a2fa98ab60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a2fa98a9a0_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x55a2fa98b440_0;
    %pad/u 64;
    %load/vec4 v0x55a2fa98b500_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a2fa98ab60_0, 0, 64;
    %load/vec4 v0x55a2fa98ab60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a2fa98a7e0_0, 0, 32;
    %load/vec4 v0x55a2fa98ab60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a2fa98a9a0_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b160_0;
    %mod/s;
    %store/vec4 v0x55a2fa98a7e0_0, 0, 32;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b160_0;
    %div/s;
    %store/vec4 v0x55a2fa98a9a0_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %mod;
    %store/vec4 v0x55a2fa98a7e0_0, 0, 32;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %div;
    %store/vec4 v0x55a2fa98a9a0_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x55a2fa98ac40_0;
    %store/vec4 v0x55a2fa98a7e0_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x55a2fa98ac40_0;
    %store/vec4 v0x55a2fa98a9a0_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b160_0;
    %add;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %add;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %sub;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %and;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %or;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %xor;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %or;
    %inv;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b500_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55a2fa98a560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b160_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98ad20_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98a640_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b2c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b380_0;
    %and;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b380_0;
    %or;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55a2fa98b440_0;
    %load/vec4 v0x55a2fa98b380_0;
    %xor;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55a2fa98b380_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a2fa98b610_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98aa80_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98aa80_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98aa80_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98aa80_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98aa80_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98aa80_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98aa80_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55a2fa98b0a0_0;
    %load/vec4 v0x55a2fa98b200_0;
    %add;
    %store/vec4 v0x55a2fa98aa80_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a2fa98b610_0;
    %store/vec4 v0x55a2fa98aee0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55a2fa96ab80;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55a2fa98bef0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55a2fa98c0c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a2fa98c180_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x55a2fa98ba60_0, 0, 16;
    %load/vec4 v0x55a2fa98bef0_0;
    %load/vec4 v0x55a2fa98c0c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98c180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98ba60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a2fa98bb20_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x55a2fa98bb20_0 {0 0 0};
    %load/vec4 v0x55a2fa98bb20_0;
    %store/vec4 v0x55a2fa98bc00_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55a2fa98bd90_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x55a2fa98be30_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x55a2fa98bfd0_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x55a2fa98c260_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55a2fa98b900_0, 0, 6;
    %load/vec4 v0x55a2fa98c260_0;
    %load/vec4 v0x55a2fa98b900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a2fa98bc00_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98c0c0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55a2fa98c180_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x55a2fa98bfd0_0 {0 0 0};
    %load/vec4 v0x55a2fa98bfd0_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x55a2fa98b9c0_0;
    %load/vec4 v0x55a2fa98bcc0_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x55a2fa98b840_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55a2fa990d50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2fa991be0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55a2fa990d50;
T_3 ;
    %wait E_0x55a2fa8c8ce0;
    %load/vec4 v0x55a2fa9921b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a2fa9916c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55a2fa992250_0;
    %load/vec4 v0x55a2fa992500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55a2fa992310_0;
    %load/vec4 v0x55a2fa992500_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2fa991be0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a2fa98d9d0;
T_4 ;
    %wait E_0x55a2fa8a16f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %load/vec4 v0x55a2fa98ec30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55a2fa98e4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x55a2fa98ef90_0;
    %ix/getv 4, v0x55a2fa98edf0_0;
    %shiftl 4;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x55a2fa98ef90_0;
    %ix/getv 4, v0x55a2fa98edf0_0;
    %shiftr 4;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x55a2fa98ef90_0;
    %ix/getv 4, v0x55a2fa98edf0_0;
    %shiftr/s 4;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x55a2fa98ef90_0;
    %load/vec4 v0x55a2fa98f2d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x55a2fa98ef90_0;
    %load/vec4 v0x55a2fa98f2d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x55a2fa98ef90_0;
    %load/vec4 v0x55a2fa98f2d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %pad/s 64;
    %load/vec4 v0x55a2fa98ef90_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a2fa98e990_0, 0, 64;
    %load/vec4 v0x55a2fa98e990_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a2fa98e610_0, 0, 32;
    %load/vec4 v0x55a2fa98e990_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a2fa98e7d0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %pad/u 64;
    %load/vec4 v0x55a2fa98f390_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a2fa98e990_0, 0, 64;
    %load/vec4 v0x55a2fa98e990_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a2fa98e610_0, 0, 32;
    %load/vec4 v0x55a2fa98e990_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a2fa98e7d0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98ef90_0;
    %mod/s;
    %store/vec4 v0x55a2fa98e610_0, 0, 32;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98ef90_0;
    %div/s;
    %store/vec4 v0x55a2fa98e7d0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %mod;
    %store/vec4 v0x55a2fa98e610_0, 0, 32;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %div;
    %store/vec4 v0x55a2fa98e7d0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x55a2fa98ea70_0;
    %store/vec4 v0x55a2fa98e610_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x55a2fa98ea70_0;
    %store/vec4 v0x55a2fa98e7d0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98ef90_0;
    %add;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %add;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %sub;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %and;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %or;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %xor;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %or;
    %inv;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98ef90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f390_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55a2fa98e300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98ef90_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98eb50_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa98e3e0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f210_0;
    %and;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f210_0;
    %or;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55a2fa98f2d0_0;
    %load/vec4 v0x55a2fa98f210_0;
    %xor;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55a2fa98f210_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a2fa98f4a0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98e8b0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98e8b0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98e8b0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98e8b0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98e8b0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98e8b0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98e8b0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55a2fa98eed0_0;
    %load/vec4 v0x55a2fa98f060_0;
    %add;
    %store/vec4 v0x55a2fa98e8b0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a2fa98f4a0_0;
    %store/vec4 v0x55a2fa98ed10_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a2fa990510;
T_5 ;
    %wait E_0x55a2fa8c8ce0;
    %load/vec4 v0x55a2fa990be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a2fa990880_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a2fa990af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55a2fa990960_0;
    %assign/vec4 v0x55a2fa990880_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a2fa98fd50;
T_6 ;
    %wait E_0x55a2fa8c8ce0;
    %load/vec4 v0x55a2fa9903c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a2fa990030_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a2fa9902b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55a2fa9900f0_0;
    %assign/vec4 v0x55a2fa990030_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a2fa98f6d0;
T_7 ;
    %wait E_0x55a2fa8c8ce0;
    %load/vec4 v0x55a2fa98fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55a2fa98f940_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a2fa98fa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55a2fa98fac0_0;
    %assign/vec4 v0x55a2fa98f940_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a2fa98d6b0;
T_8 ;
    %wait E_0x55a2fa8c8ce0;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x55a2fa99ad30_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55a2fa998ec0_0, v0x55a2fa997dc0_0, v0x55a2fa99a910_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55a2fa99a600_0, v0x55a2fa99a7a0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55a2fa99a530_0, v0x55a2fa99a6d0_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55a2fa99a9d0_0, v0x55a2fa99ae60_0, v0x55a2fa99ab90_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55a2fa99a210_0, v0x55a2fa99afd0_0, v0x55a2fa99af30_0, v0x55a2fa999320_0, v0x55a2fa998b90_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x55a2fa9984e0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a2fa98d6b0;
T_9 ;
    %wait E_0x55a2fa8ca920;
    %load/vec4 v0x55a2fa9980c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55a2fa9985d0_0;
    %load/vec4 v0x55a2fa998220_0;
    %add;
    %store/vec4 v0x55a2fa99a2d0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a2fa998f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55a2fa9985d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55a2fa998ec0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55a2fa99a2d0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55a2fa999020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55a2fa99a530_0;
    %store/vec4 v0x55a2fa99a2d0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55a2fa9985d0_0;
    %store/vec4 v0x55a2fa99a2d0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a2fa98d6b0;
T_10 ;
    %wait E_0x55a2fa8c8ce0;
    %load/vec4 v0x55a2fa99ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa998440_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a2fa9984e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55a2fa998440_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a2fa957f30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa99b370_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55a2fa99b370_0;
    %inv;
    %store/vec4 v0x55a2fa99b370_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55a2fa957f30;
T_12 ;
    %fork t_1, S_0x55a2fa96a7b0;
    %jmp t_0;
    .scope S_0x55a2fa96a7b0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa99bbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2fa99b410_0, 0, 1;
    %wait E_0x55a2fa8c8ce0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2fa99bbf0_0, 0, 1;
    %wait E_0x55a2fa8c8ce0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55a2fa98cdc0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a2fa99b690_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55a2fa98d090_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d330_0, 0, 5;
    %load/vec4 v0x55a2fa98cdc0_0;
    %store/vec4 v0x55a2fa98d410_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a2fa98ce80_0, 0, 16;
    %load/vec4 v0x55a2fa98d090_0;
    %load/vec4 v0x55a2fa98d330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98ce80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a2fa98cf60_0, 0, 32;
    %load/vec4 v0x55a2fa98cf60_0;
    %store/vec4 v0x55a2fa99ba60_0, 0, 32;
    %wait E_0x55a2fa8c8ce0;
    %delay 2, 0;
    %load/vec4 v0x55a2fa99b760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x55a2fa99b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x55a2fa99b690_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55a2fa99b690_0, 0, 32;
    %load/vec4 v0x55a2fa98cdc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a2fa98cdc0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55a2fa98cdc0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a2fa98d5d0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a2fa98d090_0, 0, 6;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x55a2fa98cce0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d4f0_0, 0, 5;
    %load/vec4 v0x55a2fa98cdc0_0;
    %store/vec4 v0x55a2fa98d330_0, 0, 5;
    %load/vec4 v0x55a2fa98cdc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a2fa98d410_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d250_0, 0, 5;
    %load/vec4 v0x55a2fa98d090_0;
    %load/vec4 v0x55a2fa98d330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98cce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a2fa98d170_0, 0, 32;
    %load/vec4 v0x55a2fa98d170_0;
    %store/vec4 v0x55a2fa99ba60_0, 0, 32;
    %load/vec4 v0x55a2fa98d5d0_0;
    %pad/u 64;
    %load/vec4 v0x55a2fa98d5d0_0;
    %addi 3703181876, 0, 32;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a2fa98cbe0_0, 0, 64;
    %wait E_0x55a2fa8c8ce0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a2fa98d090_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55a2fa98cce0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d4f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d330_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d410_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a2fa98d250_0, 0, 5;
    %load/vec4 v0x55a2fa98d090_0;
    %load/vec4 v0x55a2fa98d330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98cce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a2fa98d170_0, 0, 32;
    %load/vec4 v0x55a2fa98d170_0;
    %store/vec4 v0x55a2fa99ba60_0, 0, 32;
    %wait E_0x55a2fa8c8ce0;
    %delay 2, 0;
    %load/vec4 v0x55a2fa99bb00_0;
    %load/vec4 v0x55a2fa98cbe0_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 7 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x55a2fa98cbe0_0, 0, 32>, v0x55a2fa99bb00_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a2fa98d090_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55a2fa98cce0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d4f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d330_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a2fa98d410_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a2fa98d250_0, 0, 5;
    %load/vec4 v0x55a2fa98d090_0;
    %load/vec4 v0x55a2fa98d330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98d4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a2fa98cce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a2fa98d170_0, 0, 32;
    %load/vec4 v0x55a2fa98d170_0;
    %store/vec4 v0x55a2fa99ba60_0, 0, 32;
    %wait E_0x55a2fa8c8ce0;
    %delay 2, 0;
    %load/vec4 v0x55a2fa99bb00_0;
    %load/vec4 v0x55a2fa98cbe0_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x55a2fa98cbe0_0, 32, 32>, v0x55a2fa99bb00_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x55a2fa98d5d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55a2fa98d5d0_0, 0, 32;
    %load/vec4 v0x55a2fa98cdc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a2fa98cdc0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55a2fa957f30;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/multu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
