Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Bahar/Book amirkabir/logic/HW/firstphaze/prj/EightBitAdder_isim_beh.exe -prj D:/Bahar/Book amirkabir/logic/HW/firstphaze/prj/EightBitAdder_beh.prj work.EightBitAdder work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Bahar/Book amirkabir/logic/HW/firstphaze/prj/../oneBitFullAdder.v" into library work
Analyzing Verilog file "D:/Bahar/Book amirkabir/logic/HW/firstphaze/prj/../FourBitAdder.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Bahar/Book amirkabir/logic/HW/firstphaze/prj/../FourBitAdder.v" Line 29: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module oneBitFullAdder
Compiling module EightBitAdder
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Bahar/Book amirkabir/logic/HW/firstphaze/prj/EightBitAdder_isim_beh.exe
Fuse Memory Usage: 26900 KB
Fuse CPU Usage: 374 ms
