<?xml version="1.0" encoding="utf-8"?>
<component instance_name="gene" name="pseudo_generateur_real" num="0" version="1.0">
    <description>
        Component for pseudo_generateur_real.
    </description>

    <generics>
		<generic destination="both" match="\d+" name="id" public="true" type="natural" value="2" />
		<generic destination="both" match="\d+" name="PRESCALER" public="true" type="natural" value="10" />
		<generic destination="both" match="\d+" name="DATA_SIZE" public="true" type="natural" value="10" />
		<generic destination="both" match="\d+" name="C_S00_AXI_DATA_WIDTH" public="true" type="integer" value="32" />
		<generic destination="both" match="\d+" name="C_S00_AXI_ADDR_WIDTH" public="true" type="integer" value="2" />
    </generics>

    <hdl_files>
        <hdl_file filename="pseudo_generateur_real.vhd" istop="1" scope="both" />
        <hdl_file filename="pseudoGenReal_handComm.vhd" istop="0" scope="both" />
        <hdl_file filename="pseudo_generateur_real_logic.vhd" istop="0" scope="both" />
        <hdl_file filename="wb_pseudoGenReal.vhd" istop="0" scope="both" />
    </hdl_files>
	<interfaces>
		<interface addr_size="2" bus="axi4lite" class="slave" data_size="32" name="axis" unique_id="2">
			<registers base="0x10">
				<register name="id" offset="0x0" rows="1" size="32" />
				<register name="REG_NB_HALF_PERIOD" offset="0x1" rows="1" size="32" />
			</registers>
			<ports>
				<port dir="in" name="s00_axi_aclk" size="1" type="CLK"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_aclk" /></pin></port>
				<port dir="in" name="s00_axi_reset" size="1" type="RST"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_reset" /></pin></port>
 				<port dir="in" name="s00_axi_araddr" size="2" type="ARADR"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_araddr" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_araddr" /></pin></port>
                <port dir="in" name="s00_axi_arprot" size="3" type="ARPROT"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_arprot" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_arprot" /></pin><pin num="2"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="2" port_dest="gene_s00_axi_arprot" /></pin></port>
                <port dir="out" name="s00_axi_arready" size="1" type="ARREADY"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_arready" /></pin></port>
                <port dir="in" name="s00_axi_arvalid" size="1" type="ARVALID"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_arvalid" /></pin></port>
                <port dir="in" name="s00_axi_awaddr" size="2" type="AWADR"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_awaddr" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_awaddr" /></pin></port>
                <port dir="in" name="s00_axi_awprot" size="3" type="AWPROT"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_awprot" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_awprot" /></pin><pin num="2"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="2" port_dest="gene_s00_axi_awprot" /></pin></port>
                <port dir="out" name="s00_axi_awready" size="1" type="AWREADY"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_awready" /></pin></port>
                <port dir="in" name="s00_axi_awvalid" size="1" type="AWVALID"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_awvalid" /></pin></port>
                <port dir="in" name="s00_axi_bready" size="1" type="BREADY"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_bready" /></pin></port>
                <port dir="out" name="s00_axi_bresp" size="2" type="BRESP"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_bresp" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_bresp" /></pin></port>
                <port dir="out" name="s00_axi_bvalid" size="1" type="BVALID"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_bvalid" /></pin></port>
                <port dir="out" name="s00_axi_rdata" size="32" type="RDATA"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_rdata" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_rdata" /></pin><pin num="2"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="2" port_dest="gene_s00_axi_rdata" /></pin><pin num="3"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="3" port_dest="gene_s00_axi_rdata" /></pin><pin num="4"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="4" port_dest="gene_s00_axi_rdata" /></pin><pin num="5"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="5" port_dest="gene_s00_axi_rdata" /></pin><pin num="6"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="6" port_dest="gene_s00_axi_rdata" /></pin><pin num="7"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="7" port_dest="gene_s00_axi_rdata" /></pin><pin num="8"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="8" port_dest="gene_s00_axi_rdata" /></pin><pin num="9"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="9" port_dest="gene_s00_axi_rdata" /></pin><pin num="10"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="10" port_dest="gene_s00_axi_rdata" /></pin><pin num="11"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="11" port_dest="gene_s00_axi_rdata" /></pin><pin num="12"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="12" port_dest="gene_s00_axi_rdata" /></pin><pin num="13"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="13" port_dest="gene_s00_axi_rdata" /></pin><pin num="14"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="14" port_dest="gene_s00_axi_rdata" /></pin><pin num="15"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="15" port_dest="gene_s00_axi_rdata" /></pin><pin num="16"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="16" port_dest="gene_s00_axi_rdata" /></pin><pin num="17"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="17" port_dest="gene_s00_axi_rdata" /></pin><pin num="18"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="18" port_dest="gene_s00_axi_rdata" /></pin><pin num="19"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="19" port_dest="gene_s00_axi_rdata" /></pin><pin num="20"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="20" port_dest="gene_s00_axi_rdata" /></pin><pin num="21"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="21" port_dest="gene_s00_axi_rdata" /></pin><pin num="22"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="22" port_dest="gene_s00_axi_rdata" /></pin><pin num="23"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="23" port_dest="gene_s00_axi_rdata" /></pin><pin num="24"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="24" port_dest="gene_s00_axi_rdata" /></pin><pin num="25"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="25" port_dest="gene_s00_axi_rdata" /></pin><pin num="26"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="26" port_dest="gene_s00_axi_rdata" /></pin><pin num="27"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="27" port_dest="gene_s00_axi_rdata" /></pin><pin num="28"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="28" port_dest="gene_s00_axi_rdata" /></pin><pin num="29"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="29" port_dest="gene_s00_axi_rdata" /></pin><pin num="30"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="30" port_dest="gene_s00_axi_rdata" /></pin><pin num="31"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="31" port_dest="gene_s00_axi_rdata" /></pin></port>
                <port dir="in" name="s00_axi_rready" size="1" type="RREADY"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_rready" /></pin></port>
                <port dir="out" name="s00_axi_rresp" size="2" type="RRESP"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_rresp" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_rresp" /></pin></port>
                <port dir="out" name="s00_axi_rvalid" size="1" type="RVALID"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_rvalid" /></pin></port>
                <port dir="in" name="s00_axi_wdata" size="32" type="WDATA"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_wdata" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_wdata" /></pin><pin num="2"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="2" port_dest="gene_s00_axi_wdata" /></pin><pin num="3"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="3" port_dest="gene_s00_axi_wdata" /></pin><pin num="4"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="4" port_dest="gene_s00_axi_wdata" /></pin><pin num="5"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="5" port_dest="gene_s00_axi_wdata" /></pin><pin num="6"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="6" port_dest="gene_s00_axi_wdata" /></pin><pin num="7"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="7" port_dest="gene_s00_axi_wdata" /></pin><pin num="8"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="8" port_dest="gene_s00_axi_wdata" /></pin><pin num="9"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="9" port_dest="gene_s00_axi_wdata" /></pin><pin num="10"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="10" port_dest="gene_s00_axi_wdata" /></pin><pin num="11"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="11" port_dest="gene_s00_axi_wdata" /></pin><pin num="12"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="12" port_dest="gene_s00_axi_wdata" /></pin><pin num="13"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="13" port_dest="gene_s00_axi_wdata" /></pin><pin num="14"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="14" port_dest="gene_s00_axi_wdata" /></pin><pin num="15"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="15" port_dest="gene_s00_axi_wdata" /></pin><pin num="16"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="16" port_dest="gene_s00_axi_wdata" /></pin><pin num="17"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="17" port_dest="gene_s00_axi_wdata" /></pin><pin num="18"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="18" port_dest="gene_s00_axi_wdata" /></pin><pin num="19"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="19" port_dest="gene_s00_axi_wdata" /></pin><pin num="20"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="20" port_dest="gene_s00_axi_wdata" /></pin><pin num="21"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="21" port_dest="gene_s00_axi_wdata" /></pin><pin num="22"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="22" port_dest="gene_s00_axi_wdata" /></pin><pin num="23"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="23" port_dest="gene_s00_axi_wdata" /></pin><pin num="24"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="24" port_dest="gene_s00_axi_wdata" /></pin><pin num="25"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="25" port_dest="gene_s00_axi_wdata" /></pin><pin num="26"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="26" port_dest="gene_s00_axi_wdata" /></pin><pin num="27"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="27" port_dest="gene_s00_axi_wdata" /></pin><pin num="28"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="28" port_dest="gene_s00_axi_wdata" /></pin><pin num="29"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="29" port_dest="gene_s00_axi_wdata" /></pin><pin num="30"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="30" port_dest="gene_s00_axi_wdata" /></pin><pin num="31"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="31" port_dest="gene_s00_axi_wdata" /></pin></port>
                <port dir="out" name="s00_axi_wready" size="1" type="WREADY"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_wready" /></pin></port>
                <port dir="in" name="s00_axi_wstrb" size="4" type="WSTRB"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_wstrb" /></pin><pin num="1"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="1" port_dest="gene_s00_axi_wstrb" /></pin><pin num="2"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="2" port_dest="gene_s00_axi_wstrb" /></pin><pin num="3"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="3" port_dest="gene_s00_axi_wstrb" /></pin></port>
                <port dir="in" name="s00_axi_wvalid" size="1" type="WVALID"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_axim_intercon" interface_dest="gene_axis" pin_dest="0" port_dest="gene_s00_axi_wvalid" /></pin></port>
			</ports>
		</interface>
		<interface class="gls" name="processing_clk">
			<ports>
				<port dir="in" name="processing_clk_i" size="1" type="CLK"><pin num="0"><connect instance_dest="analog" interface_dest="dac_clk" pin_dest="0" port_dest="dac_clk_o" /></pin></port>
			</ports>
		</interface>
		<interface class="gls" name="data_out">
			<ports>
				<port dir="out" name="data_o" size="DATA_SIZE" type="DATA_I"><pin num="0"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="0" port_dest="poff_i" /></pin><pin num="1"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="1" port_dest="poff_i" /></pin><pin num="2"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="2" port_dest="poff_i" /></pin><pin num="3"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="3" port_dest="poff_i" /></pin><pin num="4"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="4" port_dest="poff_i" /></pin><pin num="5"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="5" port_dest="poff_i" /></pin><pin num="6"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="6" port_dest="poff_i" /></pin><pin num="7"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="7" port_dest="poff_i" /></pin><pin num="8"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="8" port_dest="poff_i" /></pin><pin num="9"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="9" port_dest="poff_i" /></pin></port>
				<port dir="out" name="data_en_o" size="1" type="ENABLE"><pin num="0"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="0" port_dest="poff_en_i" /></pin></port>
				<port dir="out" name="data_clk_o" size="1" type="CLK"><pin num="0"><connect instance_dest="nco" interface_dest="poff_in" pin_dest="0" port_dest="poff_clk_i" /></pin></port>
			</ports>
		</interface>
    </interfaces>
</component>