Available PAPI preset and user defined events plus hardware information.
--------------------------------------------------------------------------------
PAPI version             : 6.0.0.17
Operating system         : Linux 5.14.21-150400.24.46_12.0.63-cray_shasta_c
Vendor string and code   : AuthenticAMD (2, 0x2)
Model string and code    : AMD EPYC 7742 64-Core Processor (49, 0x31)
CPU revision             : 0.000000
CPUID                    : Family/Model/Stepping 23/49/0, 0x17/0x31/0x00
CPU Max MHz              : 2250
CPU Min MHz              : 1500
Total cores              : 256
SMT threads per core     : 2
Cores per socket         : 64
Sockets                  : 2
Cores per NUMA region    : 32
NUMA regions             : 8
Running in a VM          : no
Number Hardware Counters : 5
Max Multiplex Counters   : 384
Fast counter read (rdpmc): no
--------------------------------------------------------------------------------

================================================================================
  PAPI Preset Events
================================================================================
Symbol       Event Code Count   |Short Description|
 |Long Description|
 |Developer's Notes|
 |Derived|
 |PostFix|
 Native Code[n]: <hex> |name|
PAPI_L1_ICM	0x80000001	1	|L1I cache misses|
 |Level 1 instruction cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000c |REQUESTS_TO_L2_GROUP1:CACHEABLE_IC_READ|
PAPI_L2_DCM	0x80000002	1	|L2D cache misses|
 |Level 2 data cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000009 |CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_C|
PAPI_L2_ICM	0x80000003	1	|L2I cache misses|
 |Level 2 instruction cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000d |CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_MISS|
PAPI_TLB_DM	0x80000014	1	|Data TLB misses|
 |Data translation lookaside buffer misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000000 |L1_DTLB_MISS:TLB_RELOAD_1G_L2_MISS:TLB_RELOAD_2M_L2_MISS:TLB_RELOAD_COALESCED_PAGE_MISS:TLB_RELOAD_4K_L2_MISS:TLB_RELOAD_1G_L2_HIT:TLB_RELOAD_2M_L2_HIT:TLB_RELOAD_COALESCED_PAGE_HIT:TLB_RELOAD_4K_L2_HIT|
PAPI_TLB_IM	0x80000015	2	|Instr TLB misses|
 |Instruction translation lookaside buffer misses|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x40000001 |L1_ITLB_MISS_L2_ITLB_HIT|
 Native Code[1]: 0x40000002 |L1_ITLB_MISS_L2_ITLB_MISS:IF1G:IF2M:IF4K|
PAPI_BR_TKN	0x8000002c	1	|Cond branch taken|
 |Conditional branch instructions taken|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000003 |RETIRED_TAKEN_BRANCH_INSTRUCTIONS|
PAPI_BR_MSP	0x8000002e	1	|Cond br mspredictd|
 |Conditional branch instructions mispredicted|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000004 |RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTED|
PAPI_TOT_INS	0x80000032	1	|Instr completed|
 |Instructions completed|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000005 |RETIRED_INSTRUCTIONS|
PAPI_FP_INS	0x80000034	1	|FP instructions|
 |Floating point instructions|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000010 |RETIRED_MMX_FP_INSTRUCTIONS:SSE_INSTR:MMX_INSTR:X87_INSTR|
PAPI_BR_INS	0x80000037	1	|Branches|
 |Branch instructions|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000006 |RETIRED_BRANCH_INSTRUCTIONS|
PAPI_TOT_CYC	0x8000003b	1	|Total cycles|
 |Total cycles|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000007 |CYCLES_NOT_IN_HALT|
PAPI_L2_DCH	0x8000003f	1	|L2D cache hits|
 |Level 2 data cache hits|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000b |CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_X|
PAPI_L1_DCA	0x80000040	1	|L1D cache accesses|
 |Level 1 data cache accesses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000008 |perf::PERF_COUNT_HW_CACHE_L1D:ACCESS|
PAPI_L2_DCR	0x80000044	1	|L2D cache reads|
 |Level 2 data cache reads|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000a |REQUESTS_TO_L2_GROUP1:RD_BLK_L|
PAPI_L2_ICH	0x8000004a	1	|L2I cache hits|
 |Level 2 instruction cache hits|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000e |CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_HIT_X:IC_FILL_HIT_S|
PAPI_L2_ICR	0x80000050	1	|L2I cache reads|
 |Level 2 instruction cache reads|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000c |REQUESTS_TO_L2_GROUP1:CACHEABLE_IC_READ|
PAPI_FP_OPS	0x80000066	1	|FP operations|
 |Floating point operations|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000f |RETIRED_SSE_AVX_FLOPS:ANY|
--------------------------------------------------------------------------------
Of 17 available events, 1 is derived.

