// Seed: 410255829
module module_0 (
    output logic id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output tri0 id_7
    , id_11,
    output wand id_8,
    output supply1 id_9
);
  assign #id_12 id_8 = id_4;
  always @(id_1) if (1) id_0 <= 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    output supply1 id_5,
    input wand id_6,
    input wor id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    output logic id_11
);
  initial begin
    id_11 <= id_3 * id_4 + 1'd0;
    #1;
  end
  wand id_13 = id_2 === 1;
  module_0(
      id_11, id_7, id_6, id_3, id_2, id_8, id_7, id_1, id_1, id_8
  );
  integer id_14, id_15, id_16;
endmodule
