$date
	Sun Oct 23 10:00:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#824140
b1101 !
1"
#824142
b1101 &
b1101 %
1$
#824143
0"
#824146
b101000 &
b101000 %
#824150
b10100 &
b10100 %
#824154
b1010 &
b1010 %
#824158
b101 &
b101 %
#824162
b10000 &
b10000 %
#824166
b1000 &
b1000 %
#824170
b100 &
b100 %
#824174
b10 &
b10 %
#824178
b1 &
b1 %
1#
#824182
b0 &
0#
b0 %
0$
#1757392
b10001 !
1"
#1757394
b10001 &
b10001 %
1$
#1757395
0"
#1757398
b110100 &
b110100 %
#1757402
b11010 &
b11010 %
#1757406
b1101 &
b1101 %
#1757410
b101000 &
b101000 %
#1757414
b10100 &
b10100 %
#1757418
b1010 &
b1010 %
#1757422
b101 &
b101 %
#1757426
b10000 &
b10000 %
#1757430
b1000 &
b1000 %
#1757434
b100 &
b100 %
#1757438
b10 &
b10 %
#1757442
b1 &
b1 %
1#
#1757446
b0 &
0#
b0 %
0$
#2811140
b1 !
1"
#2811142
b1 &
b1 %
1$
#2811143
0"
#2811146
1#
#2811150
b0 &
0#
b0 %
0$
#4500012
