


                              IC Compiler II (TM)

             Version O-2018.06-SP1 for linux64 - Jul 17, 2018 -SLE

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Loading user preference file /home/ICer/.synopsys_icc2_gui/preferences.tcl
##############################################
########### 6. Routing   #####################
##############################################
puts "start_route"
start_route
open_block ../ndm/cv32e40p_top:cv32e40p_CTS
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "cv32e40p_top'. (NDM-102)
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'cv32e40p_top:cv32e40p_CTS.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
{cv32e40p_top:cv32e40p_CTS.design}
copy_block -from_block cv32e40p_top:cv32e40p_CTS -to_block cv32e40p_routing
{cv32e40p_top:cv32e40p_routing.design}
current_block cv32e40p_routing
{cv32e40p_top:cv32e40p_routing.design}
set_ignored_layer -max M9 -min M1
Using libraries: cv32e40p_top saed14rvt
Warning: In library cv32e40p_top, no block views exist for block cv32e40p_top. (LNK-064)
Visiting block cv32e40p_top:cv32e40p_routing.design
Design 'cv32e40p_top' was successfully linked.
1
sh date
Sun Jun 29 18:48:48 EET 2025
route_global
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1354 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used  110  Alloctr  110  Proc  122 
[End of Read DB] Total (MB): Used  115  Alloctr  116  Proc 1476 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,214.02,214.00)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  118  Alloctr  118  Proc 1512 
Net statistics:
Total number of nets     = 26968
Number of nets to route  = 26848
Number of single or zero port nets = 15
Number of nets with min-layer-mode soft = 103
Number of nets with min-layer-mode soft-cost-medium = 103
105 nets are fully connected,
 of which 105 are detail routed and 0 are global routed.
11 nets have non-default rule clknet_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  127  Alloctr  128  Proc 1512 
Average gCell capacity  0.72	 on layer (1)	 M1
Average gCell capacity  9.30	 on layer (2)	 M2
Average gCell capacity  7.92	 on layer (3)	 M3
Average gCell capacity  7.88	 on layer (4)	 M4
Average gCell capacity  4.93	 on layer (5)	 M5
Average gCell capacity  4.84	 on layer (6)	 M6
Average gCell capacity  4.94	 on layer (7)	 M7
Average gCell capacity  3.23	 on layer (8)	 M8
Average gCell capacity  3.30	 on layer (9)	 M9
Average gCell capacity  1.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.02	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 8.13	 on layer (4)	 M4
Average number of tracks per gCell 5.01	 on layer (5)	 M5
Average number of tracks per gCell 5.01	 on layer (6)	 M6
Average number of tracks per gCell 5.01	 on layer (7)	 M7
Average number of tracks per gCell 5.01	 on layer (8)	 M8
Average number of tracks per gCell 5.01	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 1267360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build Congestion map] Total (MB): Used  141  Alloctr  142  Proc 1512 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build Data] Total (MB): Used  141  Alloctr  142  Proc 1512 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  142  Proc 1512 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   14  Alloctr   14  Proc    5 
[End of Initial Routing] Total (MB): Used  155  Alloctr  156  Proc 1518 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1184 Max = 6 GRCs =  1623 (0.64%)
Initial. H routing: Overflow =   224 Max = 3 (GRCs =  3) GRCs =   419 (0.33%)
Initial. V routing: Overflow =   960 Max = 6 (GRCs =  4) GRCs =  1204 (0.95%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   219 Max = 3 (GRCs =  3) GRCs =   403 (0.32%)
Initial. M3         Overflow =   958 Max = 6 (GRCs =  4) GRCs =  1192 (0.94%)
Initial. M4         Overflow =     5 Max = 2 (GRCs =  1) GRCs =    16 (0.01%)
Initial. M5         Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 344469.11
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 136353.98
Initial. Layer M3 wire length = 164862.08
Initial. Layer M4 wire length = 31072.71
Initial. Layer M5 wire length = 11211.65
Initial. Layer M6 wire length = 916.94
Initial. Layer M7 wire length = 51.75
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 171649
Initial. Via VIA12SQ_C count = 65105
Initial. Via VIA23SQ_C count = 102975
Initial. Via VIA34SQ_C count = 2657
Initial. Via VIA45SQ count = 750
Initial. Via VIA56SQ count = 156
Initial. Via VIA67SQ_C count = 6
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  156  Alloctr  157  Proc 1518 
phase1. Routing result:
phase1. Both Dirs: Overflow =   212 Max = 5 GRCs =   179 (0.07%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. V routing: Overflow =   211 Max = 5 (GRCs =  5) GRCs =   175 (0.14%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M3         Overflow =   211 Max = 5 (GRCs =  5) GRCs =   174 (0.14%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 344897.58
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 133431.71
phase1. Layer M3 wire length = 161049.85
phase1. Layer M4 wire length = 34404.31
phase1. Layer M5 wire length = 14970.43
phase1. Layer M6 wire length = 923.57
phase1. Layer M7 wire length = 117.71
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 173318
phase1. Via VIA12SQ_C count = 65104
phase1. Via VIA23SQ_C count = 103610
phase1. Via VIA34SQ_C count = 3313
phase1. Via VIA45SQ count = 1115
phase1. Via VIA56SQ count = 166
phase1. Via VIA67SQ_C count = 10
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  155  Alloctr  156  Proc 1518 
phase2. Routing result:
phase2. Both Dirs: Overflow =    99 Max = 4 GRCs =    71 (0.03%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =    99 Max = 4 (GRCs =  1) GRCs =    71 (0.06%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =    99 Max = 4 (GRCs =  1) GRCs =    71 (0.06%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 344900.95
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 133428.71
phase2. Layer M3 wire length = 160930.87
phase2. Layer M4 wire length = 34408.57
phase2. Layer M5 wire length = 15091.52
phase2. Layer M6 wire length = 923.57
phase2. Layer M7 wire length = 117.71
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 173339
phase2. Via VIA12SQ_C count = 65104
phase2. Via VIA23SQ_C count = 103611
phase2. Via VIA34SQ_C count = 3323
phase2. Via VIA45SQ count = 1125
phase2. Via VIA56SQ count = 166
phase2. Via VIA67SQ_C count = 10
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  155  Alloctr  156  Proc 1518 
phase3. Routing result:
phase3. Both Dirs: Overflow =    99 Max = 4 GRCs =    71 (0.03%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =    99 Max = 4 (GRCs =  1) GRCs =    71 (0.06%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =    99 Max = 4 (GRCs =  1) GRCs =    71 (0.06%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 344900.95
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 133428.71
phase3. Layer M3 wire length = 160930.87
phase3. Layer M4 wire length = 34408.57
phase3. Layer M5 wire length = 15091.52
phase3. Layer M6 wire length = 923.57
phase3. Layer M7 wire length = 117.71
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 173339
phase3. Via VIA12SQ_C count = 65104
phase3. Via VIA23SQ_C count = 103611
phase3. Via VIA34SQ_C count = 3323
phase3. Via VIA45SQ count = 1125
phase3. Via VIA56SQ count = 166
phase3. Via VIA67SQ_C count = 10
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:10 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Whole Chip Routing] Stage (MB): Used   40  Alloctr   40  Proc    5 
[End of Whole Chip Routing] Total (MB): Used  155  Alloctr  156  Proc 1518 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 12.86 %
Peak    vertical track utilization   = 90.91 %
Average horizontal track utilization = 10.59 %
Peak    horizontal track utilization = 62.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  145  Alloctr  146  Proc 1518 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:13 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[GR: Done] Stage (MB): Used  140  Alloctr  141  Proc  164 
[GR: Done] Total (MB): Used  145  Alloctr  146  Proc 1518 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:14 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc  164 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1518 
route_track

Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.track.*'

Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:04 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Read routes] Stage (MB): Used  134  Alloctr  135  Proc   27 
[Track Assign: Read routes] Total (MB): Used  135  Alloctr  137  Proc 1546 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 122389 of 315063


[Track Assign: Iteration 0] Elapsed real time: 0:00:09 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Iteration 0] Stage (MB): Used  135  Alloctr  138  Proc   65 
[Track Assign: Iteration 0] Total (MB): Used  136  Alloctr  140  Proc 1583 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:19 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Track Assign: Iteration 1] Stage (MB): Used  135  Alloctr  138  Proc   65 
[Track Assign: Iteration 1] Total (MB): Used  136  Alloctr  140  Proc 1583 

Number of wires with overlap after iteration 1 = 39370 of 200975


Wire length and via report:
---------------------------
Number of M1 wires: 3345 		  : 0
Number of M2 wires: 104413 		 VIA12SQ_C: 67936
Number of M3 wires: 84562 		 VIA23SQ_C: 117985
Number of M4 wires: 4890 		 VIA34SQ_C: 7527
Number of M5 wires: 3034 		 VIA45SQ: 4754
Number of M6 wires: 693 		 VIA56SQ: 1127
Number of M7 wires: 38 		 VIA67SQ_C: 58
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 200975 		 vias: 199387

Total M1 wire length: 464.2
Total M2 wire length: 137079.8
Total M3 wire length: 140299.2
Total M4 wire length: 22748.7
Total M5 wire length: 33763.0
Total M6 wire length: 12859.8
Total M7 wire length: 533.2
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 347747.9

Longest M1 wire length: 0.8
Longest M2 wire length: 120.4
Longest M3 wire length: 113.0
Longest M4 wire length: 127.9
Longest M5 wire length: 167.9
Longest M6 wire length: 129.6
Longest M7 wire length: 58.3
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:21 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   65 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 1583 
route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used  139  Alloctr  141  Proc    0 
[Dr init] Total (MB): Used  140  Alloctr  142  Proc 1583 
Total number of nets = 26968, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	1/1296 Partitions, Violations =	0
Routed	6/1296 Partitions, Violations =	6
Routed	12/1296 Partitions, Violations =	22
Routed	18/1296 Partitions, Violations =	44
Routed	24/1296 Partitions, Violations =	37
Routed	30/1296 Partitions, Violations =	31
Routed	36/1296 Partitions, Violations =	36
Routed	42/1296 Partitions, Violations =	34
Routed	48/1296 Partitions, Violations =	49
Routed	54/1296 Partitions, Violations =	59
Routed	60/1296 Partitions, Violations =	84
Routed	66/1296 Partitions, Violations =	100
Routed	72/1296 Partitions, Violations =	83
Routed	78/1296 Partitions, Violations =	87
Routed	84/1296 Partitions, Violations =	107
Routed	90/1296 Partitions, Violations =	121
Routed	96/1296 Partitions, Violations =	130
Routed	102/1296 Partitions, Violations =	108
Routed	108/1296 Partitions, Violations =	129
Routed	114/1296 Partitions, Violations =	142
Routed	120/1296 Partitions, Violations =	168
Routed	126/1296 Partitions, Violations =	188
Routed	132/1296 Partitions, Violations =	177
Routed	138/1296 Partitions, Violations =	200
Routed	144/1296 Partitions, Violations =	231
Routed	150/1296 Partitions, Violations =	250
Routed	156/1296 Partitions, Violations =	253
Routed	162/1296 Partitions, Violations =	223
Routed	168/1296 Partitions, Violations =	234
Routed	174/1296 Partitions, Violations =	245
Routed	180/1296 Partitions, Violations =	271
Routed	186/1296 Partitions, Violations =	261
Routed	192/1296 Partitions, Violations =	295
Routed	198/1296 Partitions, Violations =	295
Routed	204/1296 Partitions, Violations =	290
Routed	210/1296 Partitions, Violations =	290
Routed	216/1296 Partitions, Violations =	319
Routed	222/1296 Partitions, Violations =	321
Routed	228/1296 Partitions, Violations =	341
Routed	234/1296 Partitions, Violations =	342
Routed	240/1296 Partitions, Violations =	345
Routed	246/1296 Partitions, Violations =	354
Routed	252/1296 Partitions, Violations =	383
Routed	258/1296 Partitions, Violations =	375
Routed	264/1296 Partitions, Violations =	341
Routed	270/1296 Partitions, Violations =	320
Routed	276/1296 Partitions, Violations =	313
Routed	282/1296 Partitions, Violations =	306
Routed	288/1296 Partitions, Violations =	323
Routed	294/1296 Partitions, Violations =	353
Routed	300/1296 Partitions, Violations =	346
Routed	306/1296 Partitions, Violations =	361
Routed	312/1296 Partitions, Violations =	359
Routed	318/1296 Partitions, Violations =	378
Routed	324/1296 Partitions, Violations =	376
Routed	330/1296 Partitions, Violations =	377
Routed	336/1296 Partitions, Violations =	376
Routed	342/1296 Partitions, Violations =	418
Routed	348/1296 Partitions, Violations =	410
Routed	354/1296 Partitions, Violations =	419
Routed	360/1296 Partitions, Violations =	431
Routed	366/1296 Partitions, Violations =	440
Routed	372/1296 Partitions, Violations =	479
Routed	378/1296 Partitions, Violations =	476
Routed	384/1296 Partitions, Violations =	475
Routed	390/1296 Partitions, Violations =	468
Routed	396/1296 Partitions, Violations =	464
Routed	402/1296 Partitions, Violations =	472
Routed	408/1296 Partitions, Violations =	474
Routed	414/1296 Partitions, Violations =	509
Routed	420/1296 Partitions, Violations =	527
Routed	426/1296 Partitions, Violations =	529
Routed	432/1296 Partitions, Violations =	515
Routed	438/1296 Partitions, Violations =	545
Routed	444/1296 Partitions, Violations =	542
Routed	450/1296 Partitions, Violations =	514
Routed	456/1296 Partitions, Violations =	547
Routed	462/1296 Partitions, Violations =	571
Routed	468/1296 Partitions, Violations =	568
Routed	474/1296 Partitions, Violations =	545
Routed	480/1296 Partitions, Violations =	566
Routed	486/1296 Partitions, Violations =	570
Routed	492/1296 Partitions, Violations =	558
Routed	498/1296 Partitions, Violations =	563
Routed	504/1296 Partitions, Violations =	563
Routed	510/1296 Partitions, Violations =	587
Routed	516/1296 Partitions, Violations =	571
Routed	522/1296 Partitions, Violations =	562
Routed	528/1296 Partitions, Violations =	581
Routed	534/1296 Partitions, Violations =	572
Routed	540/1296 Partitions, Violations =	587
Routed	546/1296 Partitions, Violations =	626
Routed	552/1296 Partitions, Violations =	607
Routed	558/1296 Partitions, Violations =	643
Routed	564/1296 Partitions, Violations =	652
Routed	570/1296 Partitions, Violations =	672
Routed	576/1296 Partitions, Violations =	693
Routed	582/1296 Partitions, Violations =	710
Routed	588/1296 Partitions, Violations =	714
Routed	594/1296 Partitions, Violations =	709
Routed	600/1296 Partitions, Violations =	718
Routed	606/1296 Partitions, Violations =	718
Routed	612/1296 Partitions, Violations =	714
Routed	618/1296 Partitions, Violations =	678
Routed	624/1296 Partitions, Violations =	686
Routed	630/1296 Partitions, Violations =	694
Routed	636/1296 Partitions, Violations =	666
Routed	642/1296 Partitions, Violations =	677
Routed	648/1296 Partitions, Violations =	658
Routed	654/1296 Partitions, Violations =	685
Routed	660/1296 Partitions, Violations =	670
Routed	666/1296 Partitions, Violations =	670
Routed	672/1296 Partitions, Violations =	703
Routed	678/1296 Partitions, Violations =	740
Routed	684/1296 Partitions, Violations =	762
Routed	690/1296 Partitions, Violations =	753
Routed	696/1296 Partitions, Violations =	745
Routed	702/1296 Partitions, Violations =	757
Routed	708/1296 Partitions, Violations =	751
Routed	714/1296 Partitions, Violations =	707
Routed	720/1296 Partitions, Violations =	739
Routed	726/1296 Partitions, Violations =	778
Routed	732/1296 Partitions, Violations =	775
Routed	738/1296 Partitions, Violations =	773
Routed	744/1296 Partitions, Violations =	780
Routed	750/1296 Partitions, Violations =	792
Routed	756/1296 Partitions, Violations =	753
Routed	762/1296 Partitions, Violations =	782
Routed	768/1296 Partitions, Violations =	793
Routed	774/1296 Partitions, Violations =	769
Routed	780/1296 Partitions, Violations =	806
Routed	786/1296 Partitions, Violations =	808
Routed	792/1296 Partitions, Violations =	830
Routed	798/1296 Partitions, Violations =	842
Routed	804/1296 Partitions, Violations =	830
Routed	810/1296 Partitions, Violations =	821
Routed	816/1296 Partitions, Violations =	858
Routed	822/1296 Partitions, Violations =	850
Routed	828/1296 Partitions, Violations =	832
Routed	834/1296 Partitions, Violations =	852
Routed	840/1296 Partitions, Violations =	845
Routed	846/1296 Partitions, Violations =	803
Routed	852/1296 Partitions, Violations =	824
Routed	858/1296 Partitions, Violations =	801
Routed	864/1296 Partitions, Violations =	784
Routed	870/1296 Partitions, Violations =	821
Routed	876/1296 Partitions, Violations =	852
Routed	882/1296 Partitions, Violations =	842
Routed	888/1296 Partitions, Violations =	867
Routed	894/1296 Partitions, Violations =	861
Routed	900/1296 Partitions, Violations =	827
Routed	906/1296 Partitions, Violations =	820
Routed	912/1296 Partitions, Violations =	839
Routed	918/1296 Partitions, Violations =	823
Routed	924/1296 Partitions, Violations =	830
Routed	930/1296 Partitions, Violations =	843
Routed	936/1296 Partitions, Violations =	855
Routed	942/1296 Partitions, Violations =	855
Routed	948/1296 Partitions, Violations =	892
Routed	954/1296 Partitions, Violations =	890
Routed	960/1296 Partitions, Violations =	911
Routed	966/1296 Partitions, Violations =	910
Routed	972/1296 Partitions, Violations =	893
Routed	978/1296 Partitions, Violations =	872
Routed	984/1296 Partitions, Violations =	843
Routed	990/1296 Partitions, Violations =	847
Routed	996/1296 Partitions, Violations =	848
Routed	1002/1296 Partitions, Violations =	857
Routed	1008/1296 Partitions, Violations =	841
Routed	1014/1296 Partitions, Violations =	826
Routed	1020/1296 Partitions, Violations =	816
Routed	1026/1296 Partitions, Violations =	816
Routed	1032/1296 Partitions, Violations =	819
Routed	1038/1296 Partitions, Violations =	838
Routed	1044/1296 Partitions, Violations =	843
Routed	1050/1296 Partitions, Violations =	856
Routed	1056/1296 Partitions, Violations =	848
Routed	1062/1296 Partitions, Violations =	848
Routed	1068/1296 Partitions, Violations =	853
Routed	1074/1296 Partitions, Violations =	835
Routed	1080/1296 Partitions, Violations =	823
Routed	1086/1296 Partitions, Violations =	832
Routed	1092/1296 Partitions, Violations =	862
Routed	1098/1296 Partitions, Violations =	882
Routed	1104/1296 Partitions, Violations =	863
Routed	1110/1296 Partitions, Violations =	851
Routed	1116/1296 Partitions, Violations =	838
Routed	1122/1296 Partitions, Violations =	850
Routed	1128/1296 Partitions, Violations =	860
Routed	1134/1296 Partitions, Violations =	865
Routed	1140/1296 Partitions, Violations =	857
Routed	1146/1296 Partitions, Violations =	851
Routed	1152/1296 Partitions, Violations =	830
Routed	1158/1296 Partitions, Violations =	821
Routed	1164/1296 Partitions, Violations =	817
Routed	1170/1296 Partitions, Violations =	815
Routed	1176/1296 Partitions, Violations =	812
Routed	1182/1296 Partitions, Violations =	831
Routed	1188/1296 Partitions, Violations =	830
Routed	1194/1296 Partitions, Violations =	819
Routed	1200/1296 Partitions, Violations =	821
Routed	1206/1296 Partitions, Violations =	818
Routed	1212/1296 Partitions, Violations =	821
Routed	1218/1296 Partitions, Violations =	837
Routed	1224/1296 Partitions, Violations =	827
Routed	1230/1296 Partitions, Violations =	797
Routed	1236/1296 Partitions, Violations =	797
Routed	1242/1296 Partitions, Violations =	799
Routed	1248/1296 Partitions, Violations =	802
Routed	1254/1296 Partitions, Violations =	803
Routed	1260/1296 Partitions, Violations =	830
Routed	1266/1296 Partitions, Violations =	805
Routed	1272/1296 Partitions, Violations =	791
Routed	1278/1296 Partitions, Violations =	797
Routed	1284/1296 Partitions, Violations =	805
Routed	1290/1296 Partitions, Violations =	785
Routed	1296/1296 Partitions, Violations =	784

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	784
	Diff net spacing : 48
	Diff net via-cut spacing : 8
	Edge-line via spacing : 2
	End of line enclosure : 3
	Less than minimum area : 502
	Off-grid : 2
	Same net spacing : 6
	Same net via-cut spacing : 8
	Short : 131
	Internal-only types : 74

[Iter 0] Elapsed real time: 0:01:49 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:49 total=0:01:49
[Iter 0] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 0] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 0 with 1296 parts

Start DR iteration 1: non-uniform partition
Routed	1/409 Partitions, Violations =	779
Routed	2/409 Partitions, Violations =	774
Routed	4/409 Partitions, Violations =	769
Routed	6/409 Partitions, Violations =	765
Routed	8/409 Partitions, Violations =	755
Routed	10/409 Partitions, Violations =	751
Routed	12/409 Partitions, Violations =	742
Routed	14/409 Partitions, Violations =	739
Routed	16/409 Partitions, Violations =	735
Routed	18/409 Partitions, Violations =	731
Routed	20/409 Partitions, Violations =	726
Routed	22/409 Partitions, Violations =	722
Routed	24/409 Partitions, Violations =	720
Routed	26/409 Partitions, Violations =	712
Routed	28/409 Partitions, Violations =	701
Routed	30/409 Partitions, Violations =	689
Routed	32/409 Partitions, Violations =	682
Routed	34/409 Partitions, Violations =	673
Routed	36/409 Partitions, Violations =	665
Routed	38/409 Partitions, Violations =	656
Routed	40/409 Partitions, Violations =	648
Routed	42/409 Partitions, Violations =	637
Routed	44/409 Partitions, Violations =	640
Routed	46/409 Partitions, Violations =	628
Routed	48/409 Partitions, Violations =	621
Routed	50/409 Partitions, Violations =	619
Routed	52/409 Partitions, Violations =	613
Routed	54/409 Partitions, Violations =	603
Routed	56/409 Partitions, Violations =	597
Routed	58/409 Partitions, Violations =	591
Routed	60/409 Partitions, Violations =	585
Routed	62/409 Partitions, Violations =	579
Routed	64/409 Partitions, Violations =	573
Routed	66/409 Partitions, Violations =	568
Routed	68/409 Partitions, Violations =	566
Routed	70/409 Partitions, Violations =	562
Routed	72/409 Partitions, Violations =	556
Routed	74/409 Partitions, Violations =	550
Routed	76/409 Partitions, Violations =	543
Routed	78/409 Partitions, Violations =	539
Routed	80/409 Partitions, Violations =	532
Routed	82/409 Partitions, Violations =	527
Routed	84/409 Partitions, Violations =	520
Routed	86/409 Partitions, Violations =	515
Routed	88/409 Partitions, Violations =	510
Routed	90/409 Partitions, Violations =	504
Routed	92/409 Partitions, Violations =	499
Routed	94/409 Partitions, Violations =	491
Routed	96/409 Partitions, Violations =	485
Routed	98/409 Partitions, Violations =	480
Routed	100/409 Partitions, Violations =	476
Routed	102/409 Partitions, Violations =	472
Routed	104/409 Partitions, Violations =	467
Routed	106/409 Partitions, Violations =	463
Routed	108/409 Partitions, Violations =	459
Routed	110/409 Partitions, Violations =	455
Routed	112/409 Partitions, Violations =	451
Routed	114/409 Partitions, Violations =	447
Routed	116/409 Partitions, Violations =	442
Routed	118/409 Partitions, Violations =	438
Routed	120/409 Partitions, Violations =	433
Routed	122/409 Partitions, Violations =	429
Routed	124/409 Partitions, Violations =	425
Routed	126/409 Partitions, Violations =	420
Routed	128/409 Partitions, Violations =	417
Routed	130/409 Partitions, Violations =	413
Routed	132/409 Partitions, Violations =	409
Routed	134/409 Partitions, Violations =	405
Routed	136/409 Partitions, Violations =	401
Routed	138/409 Partitions, Violations =	397
Routed	140/409 Partitions, Violations =	394
Routed	142/409 Partitions, Violations =	390
Routed	144/409 Partitions, Violations =	384
Routed	146/409 Partitions, Violations =	382
Routed	148/409 Partitions, Violations =	381
Routed	150/409 Partitions, Violations =	379
Routed	152/409 Partitions, Violations =	378
Routed	154/409 Partitions, Violations =	376
Routed	156/409 Partitions, Violations =	373
Routed	158/409 Partitions, Violations =	371
Routed	160/409 Partitions, Violations =	369
Routed	162/409 Partitions, Violations =	367
Routed	164/409 Partitions, Violations =	364
Routed	166/409 Partitions, Violations =	364
Routed	168/409 Partitions, Violations =	364
Routed	170/409 Partitions, Violations =	362
Routed	172/409 Partitions, Violations =	362
Routed	174/409 Partitions, Violations =	360
Routed	176/409 Partitions, Violations =	358
Routed	178/409 Partitions, Violations =	354
Routed	180/409 Partitions, Violations =	351
Routed	182/409 Partitions, Violations =	348
Routed	184/409 Partitions, Violations =	346
Routed	186/409 Partitions, Violations =	344
Routed	188/409 Partitions, Violations =	342
Routed	190/409 Partitions, Violations =	340
Routed	192/409 Partitions, Violations =	338
Routed	194/409 Partitions, Violations =	336
Routed	196/409 Partitions, Violations =	334
Routed	198/409 Partitions, Violations =	332
Routed	200/409 Partitions, Violations =	330
Routed	202/409 Partitions, Violations =	329
Routed	204/409 Partitions, Violations =	328
Routed	206/409 Partitions, Violations =	325
Routed	208/409 Partitions, Violations =	322
Routed	210/409 Partitions, Violations =	320
Routed	212/409 Partitions, Violations =	319
Routed	214/409 Partitions, Violations =	317
Routed	216/409 Partitions, Violations =	315
Routed	218/409 Partitions, Violations =	313
Routed	220/409 Partitions, Violations =	311
Routed	222/409 Partitions, Violations =	309
Routed	224/409 Partitions, Violations =	307
Routed	226/409 Partitions, Violations =	305
Routed	228/409 Partitions, Violations =	304
Routed	230/409 Partitions, Violations =	302
Routed	232/409 Partitions, Violations =	300
Routed	234/409 Partitions, Violations =	298
Routed	236/409 Partitions, Violations =	296
Routed	238/409 Partitions, Violations =	293
Routed	240/409 Partitions, Violations =	291
Routed	242/409 Partitions, Violations =	288
Routed	244/409 Partitions, Violations =	286
Routed	246/409 Partitions, Violations =	285
Routed	248/409 Partitions, Violations =	283
Routed	250/409 Partitions, Violations =	281
Routed	252/409 Partitions, Violations =	279
Routed	254/409 Partitions, Violations =	277
Routed	256/409 Partitions, Violations =	275
Routed	258/409 Partitions, Violations =	273
Routed	260/409 Partitions, Violations =	272
Routed	262/409 Partitions, Violations =	270
Routed	264/409 Partitions, Violations =	268
Routed	266/409 Partitions, Violations =	266
Routed	268/409 Partitions, Violations =	264
Routed	270/409 Partitions, Violations =	263
Routed	272/409 Partitions, Violations =	261
Routed	274/409 Partitions, Violations =	258
Routed	276/409 Partitions, Violations =	255
Routed	278/409 Partitions, Violations =	254
Routed	280/409 Partitions, Violations =	253
Routed	282/409 Partitions, Violations =	252
Routed	284/409 Partitions, Violations =	253
Routed	286/409 Partitions, Violations =	251
Routed	288/409 Partitions, Violations =	249
Routed	290/409 Partitions, Violations =	248
Routed	292/409 Partitions, Violations =	247
Routed	294/409 Partitions, Violations =	245
Routed	296/409 Partitions, Violations =	244
Routed	298/409 Partitions, Violations =	242
Routed	300/409 Partitions, Violations =	240
Routed	302/409 Partitions, Violations =	238
Routed	304/409 Partitions, Violations =	236
Routed	306/409 Partitions, Violations =	234
Routed	308/409 Partitions, Violations =	232
Routed	310/409 Partitions, Violations =	230
Routed	312/409 Partitions, Violations =	228
Routed	314/409 Partitions, Violations =	227
Routed	316/409 Partitions, Violations =	225
Routed	318/409 Partitions, Violations =	223
Routed	320/409 Partitions, Violations =	222
Routed	322/409 Partitions, Violations =	220
Routed	324/409 Partitions, Violations =	219
Routed	326/409 Partitions, Violations =	217
Routed	328/409 Partitions, Violations =	213
Routed	330/409 Partitions, Violations =	210
Routed	332/409 Partitions, Violations =	208
Routed	334/409 Partitions, Violations =	207
Routed	336/409 Partitions, Violations =	205
Routed	338/409 Partitions, Violations =	204
Routed	340/409 Partitions, Violations =	203
Routed	342/409 Partitions, Violations =	201
Routed	344/409 Partitions, Violations =	199
Routed	346/409 Partitions, Violations =	196
Routed	348/409 Partitions, Violations =	194
Routed	350/409 Partitions, Violations =	191
Routed	352/409 Partitions, Violations =	189
Routed	354/409 Partitions, Violations =	185
Routed	356/409 Partitions, Violations =	184
Routed	358/409 Partitions, Violations =	181
Routed	360/409 Partitions, Violations =	179
Routed	362/409 Partitions, Violations =	177
Routed	364/409 Partitions, Violations =	176
Routed	366/409 Partitions, Violations =	175
Routed	368/409 Partitions, Violations =	173
Routed	370/409 Partitions, Violations =	171
Routed	372/409 Partitions, Violations =	168
Routed	374/409 Partitions, Violations =	166
Routed	376/409 Partitions, Violations =	164
Routed	378/409 Partitions, Violations =	161
Routed	380/409 Partitions, Violations =	159
Routed	382/409 Partitions, Violations =	157
Routed	384/409 Partitions, Violations =	154
Routed	386/409 Partitions, Violations =	151
Routed	388/409 Partitions, Violations =	149
Routed	390/409 Partitions, Violations =	147
Routed	392/409 Partitions, Violations =	147
Routed	394/409 Partitions, Violations =	145
Routed	396/409 Partitions, Violations =	143
Routed	398/409 Partitions, Violations =	142
Routed	400/409 Partitions, Violations =	140
Routed	402/409 Partitions, Violations =	137
Routed	404/409 Partitions, Violations =	135
Routed	406/409 Partitions, Violations =	132
Routed	408/409 Partitions, Violations =	131

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	130
	Diff net spacing : 10
	Less than minimum area : 85
	Off-grid : 2
	Same net via-cut spacing : 1
	Short : 26
	Internal-only types : 6

[Iter 1] Elapsed real time: 0:01:58 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:57 total=0:01:57
[Iter 1] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 1] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 1 with 409 parts

Start DR iteration 2: non-uniform partition
Routed	1/77 Partitions, Violations =	127
Routed	2/77 Partitions, Violations =	125
Routed	3/77 Partitions, Violations =	125
Routed	4/77 Partitions, Violations =	125
Routed	5/77 Partitions, Violations =	121
Routed	6/77 Partitions, Violations =	119
Routed	7/77 Partitions, Violations =	117
Routed	8/77 Partitions, Violations =	116
Routed	9/77 Partitions, Violations =	107
Routed	10/77 Partitions, Violations =	100
Routed	11/77 Partitions, Violations =	100
Routed	12/77 Partitions, Violations =	96
Routed	13/77 Partitions, Violations =	94
Routed	14/77 Partitions, Violations =	92
Routed	15/77 Partitions, Violations =	91
Routed	16/77 Partitions, Violations =	97
Routed	17/77 Partitions, Violations =	98
Routed	18/77 Partitions, Violations =	98
Routed	19/77 Partitions, Violations =	97
Routed	20/77 Partitions, Violations =	97
Routed	21/77 Partitions, Violations =	97
Routed	22/77 Partitions, Violations =	96
Routed	23/77 Partitions, Violations =	96
Routed	24/77 Partitions, Violations =	96
Routed	25/77 Partitions, Violations =	95
Routed	26/77 Partitions, Violations =	95
Routed	27/77 Partitions, Violations =	95
Routed	28/77 Partitions, Violations =	94
Routed	29/77 Partitions, Violations =	93
Routed	30/77 Partitions, Violations =	92
Routed	31/77 Partitions, Violations =	91
Routed	32/77 Partitions, Violations =	91
Routed	33/77 Partitions, Violations =	90
Routed	34/77 Partitions, Violations =	90
Routed	35/77 Partitions, Violations =	90
Routed	36/77 Partitions, Violations =	89
Routed	37/77 Partitions, Violations =	88
Routed	38/77 Partitions, Violations =	88
Routed	39/77 Partitions, Violations =	87
Routed	40/77 Partitions, Violations =	87
Routed	41/77 Partitions, Violations =	87
Routed	42/77 Partitions, Violations =	87
Routed	43/77 Partitions, Violations =	86
Routed	44/77 Partitions, Violations =	87
Routed	45/77 Partitions, Violations =	87
Routed	46/77 Partitions, Violations =	86
Routed	47/77 Partitions, Violations =	85
Routed	48/77 Partitions, Violations =	86
Routed	49/77 Partitions, Violations =	85
Routed	50/77 Partitions, Violations =	85
Routed	51/77 Partitions, Violations =	87
Routed	52/77 Partitions, Violations =	87
Routed	53/77 Partitions, Violations =	86
Routed	54/77 Partitions, Violations =	85
Routed	55/77 Partitions, Violations =	84
Routed	56/77 Partitions, Violations =	83
Routed	57/77 Partitions, Violations =	84
Routed	58/77 Partitions, Violations =	84
Routed	59/77 Partitions, Violations =	87
Routed	60/77 Partitions, Violations =	87
Routed	61/77 Partitions, Violations =	86
Routed	62/77 Partitions, Violations =	85
Routed	63/77 Partitions, Violations =	84
Routed	64/77 Partitions, Violations =	83
Routed	65/77 Partitions, Violations =	82
Routed	66/77 Partitions, Violations =	81
Routed	67/77 Partitions, Violations =	80
Routed	68/77 Partitions, Violations =	83
Routed	69/77 Partitions, Violations =	82
Routed	70/77 Partitions, Violations =	82
Routed	71/77 Partitions, Violations =	81
Routed	72/77 Partitions, Violations =	81
Routed	73/77 Partitions, Violations =	82
Routed	74/77 Partitions, Violations =	80
Routed	75/77 Partitions, Violations =	79
Routed	76/77 Partitions, Violations =	78
Routed	77/77 Partitions, Violations =	77

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	77
	Diff net spacing : 2
	Less than minimum area : 40
	Off-grid : 3
	Short : 20
	Internal-only types : 12

[Iter 2] Elapsed real time: 0:02:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:02:01 total=0:02:02
[Iter 2] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 2] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 2 with 77 parts

Start DR iteration 3: non-uniform partition
Routed	1/41 Partitions, Violations =	74
Routed	2/41 Partitions, Violations =	70
Routed	3/41 Partitions, Violations =	66
Routed	4/41 Partitions, Violations =	64
Routed	5/41 Partitions, Violations =	63
Routed	6/41 Partitions, Violations =	63
Routed	7/41 Partitions, Violations =	55
Routed	8/41 Partitions, Violations =	51
Routed	9/41 Partitions, Violations =	50
Routed	10/41 Partitions, Violations =	48
Routed	11/41 Partitions, Violations =	46
Routed	12/41 Partitions, Violations =	46
Routed	13/41 Partitions, Violations =	46
Routed	14/41 Partitions, Violations =	45
Routed	15/41 Partitions, Violations =	45
Routed	16/41 Partitions, Violations =	44
Routed	17/41 Partitions, Violations =	44
Routed	18/41 Partitions, Violations =	47
Routed	19/41 Partitions, Violations =	46
Routed	20/41 Partitions, Violations =	46
Routed	21/41 Partitions, Violations =	46
Routed	22/41 Partitions, Violations =	44
Routed	23/41 Partitions, Violations =	44
Routed	24/41 Partitions, Violations =	44
Routed	25/41 Partitions, Violations =	43
Routed	26/41 Partitions, Violations =	42
Routed	27/41 Partitions, Violations =	42
Routed	28/41 Partitions, Violations =	44
Routed	29/41 Partitions, Violations =	44
Routed	30/41 Partitions, Violations =	43
Routed	31/41 Partitions, Violations =	43
Routed	32/41 Partitions, Violations =	42
Routed	33/41 Partitions, Violations =	43
Routed	34/41 Partitions, Violations =	43
Routed	35/41 Partitions, Violations =	43
Routed	36/41 Partitions, Violations =	43
Routed	37/41 Partitions, Violations =	43
Routed	38/41 Partitions, Violations =	42
Routed	39/41 Partitions, Violations =	43
Routed	40/41 Partitions, Violations =	42
Routed	41/41 Partitions, Violations =	42

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	42
	Less than minimum area : 30
	Off-grid : 1
	Short : 9
	Internal-only types : 2

[Iter 3] Elapsed real time: 0:02:06 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:02:05 total=0:02:05
[Iter 3] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 3] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 3 with 41 parts

Start DR iteration 4: non-uniform partition
Routed	1/28 Partitions, Violations =	39
Routed	2/28 Partitions, Violations =	37
Routed	3/28 Partitions, Violations =	35
Routed	4/28 Partitions, Violations =	33
Routed	5/28 Partitions, Violations =	31
Routed	6/28 Partitions, Violations =	31
Routed	7/28 Partitions, Violations =	30
Routed	8/28 Partitions, Violations =	30
Routed	9/28 Partitions, Violations =	29
Routed	10/28 Partitions, Violations =	29
Routed	11/28 Partitions, Violations =	29
Routed	12/28 Partitions, Violations =	29
Routed	13/28 Partitions, Violations =	27
Routed	14/28 Partitions, Violations =	26
Routed	15/28 Partitions, Violations =	26
Routed	16/28 Partitions, Violations =	25
Routed	17/28 Partitions, Violations =	24
Routed	18/28 Partitions, Violations =	24
Routed	19/28 Partitions, Violations =	23
Routed	20/28 Partitions, Violations =	23
Routed	21/28 Partitions, Violations =	22
Routed	22/28 Partitions, Violations =	21
Routed	23/28 Partitions, Violations =	21
Routed	24/28 Partitions, Violations =	20
Routed	25/28 Partitions, Violations =	20
Routed	26/28 Partitions, Violations =	20
Routed	27/28 Partitions, Violations =	21
Routed	28/28 Partitions, Violations =	21

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	21
	Less than minimum area : 21

[Iter 4] Elapsed real time: 0:02:09 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:02:08 total=0:02:08
[Iter 4] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 4] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 4 with 28 parts

Start DR iteration 5: non-uniform partition
Routed	1/18 Partitions, Violations =	21
Routed	2/18 Partitions, Violations =	21
Routed	3/18 Partitions, Violations =	21
Routed	4/18 Partitions, Violations =	21
Routed	5/18 Partitions, Violations =	20
Routed	6/18 Partitions, Violations =	20
Routed	7/18 Partitions, Violations =	19
Routed	8/18 Partitions, Violations =	19
Routed	9/18 Partitions, Violations =	18
Routed	10/18 Partitions, Violations =	18
Routed	11/18 Partitions, Violations =	17
Routed	12/18 Partitions, Violations =	16
Routed	13/18 Partitions, Violations =	16
Routed	14/18 Partitions, Violations =	16
Routed	15/18 Partitions, Violations =	16
Routed	16/18 Partitions, Violations =	21
Routed	17/18 Partitions, Violations =	19
Routed	18/18 Partitions, Violations =	19

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	19
	Less than minimum area : 14
	Off-grid : 2
	Short : 1
	Internal-only types : 2

[Iter 5] Elapsed real time: 0:02:11 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:02:10 total=0:02:10
[Iter 5] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 5] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 5 with 18 parts

Start DR iteration 6: non-uniform partition
Routed	1/12 Partitions, Violations =	15
Routed	2/12 Partitions, Violations =	14
Routed	3/12 Partitions, Violations =	14
Routed	4/12 Partitions, Violations =	14
Routed	5/12 Partitions, Violations =	17
Routed	6/12 Partitions, Violations =	17
Routed	7/12 Partitions, Violations =	17
Routed	8/12 Partitions, Violations =	17
Routed	9/12 Partitions, Violations =	17
Routed	10/12 Partitions, Violations =	17
Routed	11/12 Partitions, Violations =	16
Routed	12/12 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Less than minimum area : 9
	Short : 6

[Iter 6] Elapsed real time: 0:02:12 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:02:11 total=0:02:12
[Iter 6] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 6] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 6 with 12 parts

Start DR iteration 7: non-uniform partition
Routed	1/9 Partitions, Violations =	12
Routed	2/9 Partitions, Violations =	12
Routed	3/9 Partitions, Violations =	12
Routed	4/9 Partitions, Violations =	12
Routed	5/9 Partitions, Violations =	10
Routed	6/9 Partitions, Violations =	10
Routed	7/9 Partitions, Violations =	10
Routed	8/9 Partitions, Violations =	10
Routed	9/9 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	Less than minimum area : 10

[Iter 7] Elapsed real time: 0:02:14 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:02:13 total=0:02:13
[Iter 7] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 7] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 7 with 9 parts

Start DR iteration 8: non-uniform partition
Routed	1/8 Partitions, Violations =	11
Routed	2/8 Partitions, Violations =	11
Routed	3/8 Partitions, Violations =	11
Routed	4/8 Partitions, Violations =	11
Routed	5/8 Partitions, Violations =	11
Routed	6/8 Partitions, Violations =	11
Routed	7/8 Partitions, Violations =	13
Routed	8/8 Partitions, Violations =	13

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	13
	Less than minimum area : 11
	Short : 2

[Iter 8] Elapsed real time: 0:02:15 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:02:14 total=0:02:14
[Iter 8] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 8] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 8 with 8 parts

Start DR iteration 9: non-uniform partition
Routed	1/8 Partitions, Violations =	13
Routed	2/8 Partitions, Violations =	11
Routed	3/8 Partitions, Violations =	13
Routed	4/8 Partitions, Violations =	12
Routed	5/8 Partitions, Violations =	14
Routed	6/8 Partitions, Violations =	14
Routed	7/8 Partitions, Violations =	14
Routed	8/8 Partitions, Violations =	21

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	21
	Diff net spacing : 7
	Less than minimum area : 5
	Short : 9

[Iter 9] Elapsed real time: 0:02:17 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:02:15 total=0:02:16
[Iter 9] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 9] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 9 with 8 parts

Start DR iteration 10: non-uniform partition
Routed	1/7 Partitions, Violations =	20
Routed	2/7 Partitions, Violations =	17
Routed	3/7 Partitions, Violations =	11
Routed	4/7 Partitions, Violations =	11
Routed	5/7 Partitions, Violations =	12
Routed	6/7 Partitions, Violations =	12
Routed	7/7 Partitions, Violations =	12

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	Less than minimum area : 8
	Short : 4

[Iter 10] Elapsed real time: 0:02:18 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:02:17 total=0:02:18
[Iter 10] Stage (MB): Used  152  Alloctr  153  Proc    6 
[Iter 10] Total (MB): Used  153  Alloctr  154  Proc 1590 

End DR iteration 10 with 7 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/81 Partitions, Violations =	12
Checked	3/81 Partitions, Violations =	12
Checked	6/81 Partitions, Violations =	12
Checked	9/81 Partitions, Violations =	12
Checked	12/81 Partitions, Violations =	12
Checked	15/81 Partitions, Violations =	12
Checked	18/81 Partitions, Violations =	12
Checked	21/81 Partitions, Violations =	12
Checked	24/81 Partitions, Violations =	12
Checked	27/81 Partitions, Violations =	12
Checked	30/81 Partitions, Violations =	12
Checked	33/81 Partitions, Violations =	12
Checked	36/81 Partitions, Violations =	12
Checked	39/81 Partitions, Violations =	12
Checked	42/81 Partitions, Violations =	12
Checked	45/81 Partitions, Violations =	12
Checked	48/81 Partitions, Violations =	12
Checked	51/81 Partitions, Violations =	12
Checked	54/81 Partitions, Violations =	12
Checked	57/81 Partitions, Violations =	12
Checked	60/81 Partitions, Violations =	12
Checked	63/81 Partitions, Violations =	12
Checked	66/81 Partitions, Violations =	12
Checked	69/81 Partitions, Violations =	12
Checked	72/81 Partitions, Violations =	12
Checked	75/81 Partitions, Violations =	12
Checked	78/81 Partitions, Violations =	12
Checked	81/81 Partitions, Violations =	12
[DRC CHECK] Elapsed real time: 0:02:24 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:02:23 total=0:02:23
[DRC CHECK] Stage (MB): Used  152  Alloctr  153  Proc    6 
[DRC CHECK] Total (MB): Used  153  Alloctr  154  Proc 1590 
Start DR iteration 11: non-uniform partition
Routed	1/7 Partitions, Violations =	9
Routed	2/7 Partitions, Violations =	14
Routed	3/7 Partitions, Violations =	16
Routed	4/7 Partitions, Violations =	16
Routed	5/7 Partitions, Violations =	15
Routed	6/7 Partitions, Violations =	13
Routed	7/7 Partitions, Violations =	12

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	Diff net spacing : 6
	Less than minimum area : 6

[Iter 11] Elapsed real time: 0:02:26 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:02:24 total=0:02:25
[Iter 11] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 11] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 11 with 7 parts

Start DR iteration 12: non-uniform partition
Routed	1/6 Partitions, Violations =	10
Routed	2/6 Partitions, Violations =	5
Routed	3/6 Partitions, Violations =	4
Routed	4/6 Partitions, Violations =	4
Routed	5/6 Partitions, Violations =	5
Routed	6/6 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	Less than minimum area : 5

[Iter 12] Elapsed real time: 0:02:27 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:02:25 total=0:02:26
[Iter 12] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 12] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 12 with 6 parts

Start DR iteration 13: non-uniform partition
Routed	1/4 Partitions, Violations =	3
Routed	2/4 Partitions, Violations =	3
Routed	3/4 Partitions, Violations =	9
Routed	4/4 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	Diff net spacing : 2
	Less than minimum area : 4
	Same net via-cut spacing : 1
	Short : 2

[Iter 13] Elapsed real time: 0:02:28 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:02:26 total=0:02:27
[Iter 13] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 13] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 13 with 4 parts

Start DR iteration 14: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	3
Routed	3/3 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Less than minimum area : 3

[Iter 14] Elapsed real time: 0:02:29 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:02:27 total=0:02:28
[Iter 14] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 14] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 14 with 3 parts

Start DR iteration 15: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	3
Routed	3/3 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Less than minimum area : 3

[Iter 15] Elapsed real time: 0:02:30 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:02:28 total=0:02:29
[Iter 15] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 15] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 15 with 3 parts

Start DR iteration 16: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	3
Routed	3/3 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Less than minimum area : 3

[Iter 16] Elapsed real time: 0:02:31 
[Iter 16] Elapsed cpu  time: sys=0:00:00 usr=0:02:29 total=0:02:30
[Iter 16] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 16] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 16 with 3 parts

Start DR iteration 17: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	3
Routed	3/3 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Less than minimum area : 3

[Iter 17] Elapsed real time: 0:02:32 
[Iter 17] Elapsed cpu  time: sys=0:00:00 usr=0:02:30 total=0:02:31
[Iter 17] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 17] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 17 with 3 parts

Start DR iteration 18: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	4
Routed	3/3 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	Diff net spacing : 2
	Less than minimum area : 3

[Iter 18] Elapsed real time: 0:02:33 
[Iter 18] Elapsed cpu  time: sys=0:00:00 usr=0:02:31 total=0:02:32
[Iter 18] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 18] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 18 with 3 parts

Start DR iteration 19: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	3
Routed	3/3 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	Less than minimum area : 3
	Short : 6

[Iter 19] Elapsed real time: 0:02:34 
[Iter 19] Elapsed cpu  time: sys=0:00:00 usr=0:02:32 total=0:02:32
[Iter 19] Stage (MB): Used  152  Alloctr  153  Proc    8 
[Iter 19] Total (MB): Used  153  Alloctr  154  Proc 1592 

End DR iteration 19 with 3 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:02:34 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:02:32 total=0:02:32
[DR] Stage (MB): Used  134  Alloctr  135  Proc    8 
[DR] Total (MB): Used  135  Alloctr  136  Proc 1592 
[DR: Done] Elapsed real time: 0:02:34 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:02:32 total=0:02:32
[DR: Done] Stage (MB): Used  134  Alloctr  135  Proc    8 
[DR: Done] Total (MB): Used  135  Alloctr  136  Proc 1592 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 3 aligned/redundant DRCs. (ZRT-305)

DR finished with 6 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	Less than minimum area : 3
	Short : 3



Total Wire Length =                    384595 micron
Total Number of Contacts =             201314
Total Number of Wires =                227524
Total Number of PtConns =              53082
Total Number of Routed Wires =       227524
Total Routed Wire Length =           359503 micron
Total Number of Routed Contacts =       201314
	Layer                 M1 :        494 micron
	Layer                 M2 :     139827 micron
	Layer                 M3 :     169308 micron
	Layer                 M4 :      26659 micron
	Layer                 M5 :      33945 micron
	Layer                 M6 :      13652 micron
	Layer                 M7 :        705 micron
	Layer                 M8 :          7 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA78SQ(rot) :          2
	Via            VIA67SQ_C :        133
	Via       VIA67SQ_C(rot) :          4
	Via              VIA67SQ :          1
	Via         VIA67SQ(rot) :          1
	Via            VIA56SQ_C :          1
	Via       VIA56SQ_C(rot) :         44
	Via              VIA56SQ :       1308
	Via              VIA45SQ :       4377
	Via         VIA45SQ(rot) :          4
	Via            VIA34SQ_C :          5
	Via       VIA34SQ_C(rot) :       7779
	Via          VIA34BAR2_C :         23
	Via              VIA34SQ :        255
	Via         VIA34SQ(rot) :        767
	Via     VIA3_34SQ_C(rot) :         11
	Via            VIA3_34SQ :         15
	Via       VIA3_34SQ(rot) :         15
	Via            VIA23SQ_C :     120423
	Via       VIA23SQ_C(rot) :          5
	Via          VIA23BAR2_C :          1
	Via              VIA23SQ :         18
	Via         VIA23SQ(rot) :          5
	Via            VIA23BAR1 :          2
	Via          VIA2_33SQ_C :        182
	Via          VIA23_3SQ_C :        167
	Via        VIA2_33_3SQ_C :        106
	Via            VIA12SQ_C :         25
	Via       VIA12SQ_C(rot) :      64754
	Via     VIA12BAR2_C(rot) :          6
	Via            VIA12LG_C :          2
	Via              VIA12SQ :        126
	Via         VIA12SQ(rot) :        168
	Via     VIA1_32SQ_C(rot) :        544
	Via     VIA12_3SQ_C(rot) :         21
	Via   VIA1_32_3SQ_C(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 201314 vias)
 
    Layer VIA1       =  0.00% (0      / 65660   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65660   vias)
    Layer VIA2       =  0.00% (0      / 120909  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120909  vias)
    Layer VIA3       =  0.00% (0      / 8870    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8870    vias)
    Layer VIA4       =  0.00% (0      / 4381    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4381    vias)
    Layer VIA5       =  0.00% (0      / 1353    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1353    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 201314 vias)
 
    Layer VIA1       =  0.00% (0      / 65660   vias)
    Layer VIA2       =  0.00% (0      / 120909  vias)
    Layer VIA3       =  0.00% (0      / 8870    vias)
    Layer VIA4       =  0.00% (0      / 4381    vias)
    Layer VIA5       =  0.00% (0      / 1353    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 201314 vias)
 
    Layer VIA1       =  0.00% (0      / 65660   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65660   vias)
    Layer VIA2       =  0.00% (0      / 120909  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120909  vias)
    Layer VIA3       =  0.00% (0      / 8870    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8870    vias)
    Layer VIA4       =  0.00% (0      / 4381    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4381    vias)
    Layer VIA5       =  0.00% (0      / 1353    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1353    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 26968
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 6
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Design 'cv32e40p_routing' has missing meta data file '__private_meta_data_:DRC_report_by_check_pg_drc', for attached data file 'DRC_report_by_check_pg_drc'
Design 'cv32e40p_routing' has missing meta data file '__private_meta_data_:__cv32e40p_placement_check_legality.err', for attached data file '__cv32e40p_placement_check_legality.err'
Design 'cv32e40p_routing' has missing meta data file '__private_meta_data_:cv32e40p_floorplan_dppinassgn.err', for attached data file 'cv32e40p_floorplan_dppinassgn.err'
Design 'cv32e40p_routing' has missing meta data file '__private_meta_data_:cv32e40p_powerplan_floatingPG.err', for attached data file 'cv32e40p_powerplan_floatingPG.err'
Design 'cv32e40p_routing' has missing meta data file '__private_meta_data_:cv32e40p_powerplan_missingVia.err', for attached data file 'cv32e40p_powerplan_missingVia.err'
Design 'cv32e40p_routing' has missing meta data file '__private_meta_data_:zroute.err', for attached data file 'zroute.err'
Design 'cv32e40p_routing' has missing meta data file '__private_meta_data_:zroute_internal.err', for attached data file 'zroute_internal.err'
route_opt
Begin building search trees for block cv32e40p_top:cv32e40p_routing.design
Done building search trees for block cv32e40p_top:cv32e40p_routing.design (time 0s)
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner slow_Cmin: no PVT mismatches. (PVT-032)
Information: Corner slow_Cmax: no PVT mismatches. (PVT-032)
Information: Corner fast_Cmin: no PVT mismatches. (PVT-032)
Information: Corner fast_Cmax: no PVT mismatches. (PVT-032)
Route-opt command begin                   CPU:   199 s (  0.06 hr )  ELAPSE:   204 s (  0.06 hr )  MEM-PEAK:   538 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_routing.design'. (TIM-125)
Information: Design cv32e40p_routing has 26953 nets, 0 global routed, 26951 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is DR for design 'cv32e40p_top'. (NEX-022)
---extraction options---
Corner: fast_Cmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: fast_Cmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: slow_Cmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: slow_Cmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: cv32e40p_routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 26951 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26951, routed nets = 26951, across physical hierarchy nets = 0, parasitics cached nets = 26951, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:   223 s (  0.06 hr )  ELAPSE:   228 s (  0.06 hr )  MEM-PEAK:   569 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast_Cmax
2: func_fast_Cmin
3: func_slow_Cmax
4: func_slow_Cmin
5: scan_fast_Cmax
6: scan_fast_Cmin
7: scan_slow_Cmax
8: scan_slow_Cmin

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk_i

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    4   1   0.0000     0.0000      0   0.0000     0.0000      0
    4   2   0.0000     0.0000      0   0.0000     0.0000      0
    4   3   0.0000     0.0000      0   0.0000     0.0000      0
    4   4   0.0000     0.0000      0   0.0000     0.0000      0
    4   5   0.0000     0.0000      0   0.0000     0.0000      0
    4   6   0.0000     0.0000      0   0.0000     0.0000      0
    4   7   0.0000     0.0000      0   0.0000     0.0000      0
    5   1   0.0000     0.0000      0   0.0000     0.0000      0
    5   2   0.0000     0.0000      0   0.0000     0.0000      0
    5   3   0.0000     0.0000      0   0.0000     0.0000      0
    5   4   0.0000     0.0000      0   0.0000     0.0000      0
    5   5   0.0000     0.0000      0   0.0000     0.0000      0
    5   6   0.0000     0.0000      0   0.0000     0.0000      0
    5   7   0.0000     0.0000      0   0.0000     0.0000      0
    6   1   0.0000     0.0000      0   0.0000     0.0000      0
    6   2   0.0000     0.0000      0   0.0000     0.0000      0
    6   3   0.0000     0.0000      0   0.0000     0.0000      0
    6   4   0.0000     0.0000      0   0.0000     0.0000      0
    6   5   0.0000     0.0000      0   0.0000     0.0000      0
    6   6   0.0000     0.0000      0   0.0000     0.0000      0
    6   7   0.0000     0.0000      0   0.0000     0.0000      0
    7   1   0.0000     0.0000      0   0.0000     0.0000      0
    7   2   0.0000     0.0000      0   0.0000     0.0000      0
    7   3   0.0000     0.0000      0   0.0000     0.0000      0
    7   4   0.0000     0.0000      0   0.0000     0.0000      0
    7   5   0.0000     0.0000      0   0.0000     0.0000      0
    7   6   0.0000     0.0000      0   0.0000     0.0000      0
    7   7   0.0000     0.0000      0   0.0000     0.0000      0
    8   1   0.0000     0.0000      0   0.0000     0.0000      0
    8   2   0.0000     0.0000      0   0.0000     0.0000      0
    8   3   0.0000     0.0000      0   0.0000     0.0000      0
    8   4   0.0000     0.0000      0   0.0000     0.0000      0
    8   5   0.0000     0.0000      0   0.0000     0.0000      0
    8   6   0.0000     0.0000      0   0.0000     0.0000      0
    8   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0        0          -
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0        0          -
    3   *   0.0000     0.0000      0   0.0000     0.0000      0        0       82          -
    4   *   0.0000     0.0000      0   0.0000     0.0000      0        0       28          -
    5   *   0.0000     0.0000      0   0.0000     0.0000      0        0        0          -
    6   *   0.0000     0.0000      0   0.0000     0.0000      0        0        0          -
    7   *   0.0000     0.0000      0   0.0000     0.0000      0        0       82          -
    8   *   0.0000     0.0000      0   0.0000     0.0000      0        0       28          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0       82          -     15880.33      24644
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0       82          -     15880.33      24644
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Route-opt initialization complete         CPU:   227 s (  0.06 hr )  ELAPSE:   232 s (  0.06 hr )  MEM-PEAK:   735 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Route-opt optimization Phase 1 Iter  1          0.00      0.00       567       0.016           -           0.065
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

Route-opt optimization Phase 2 Iter  1          0.00      0.00       567       0.016           -           0.066
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Route-opt optimization Phase 2 Iter  2          0.00      0.00       245       0.016           -           0.068

Route-opt optimization Phase 3 Iter  1          0.00      0.00       238       0.016           -           0.068
Route-opt optimization Phase 3 Iter  2          0.00      0.00       238       0.016           -           0.068
Route-opt optimization Phase 3 Iter  3          0.00      0.00       238       0.016           -           0.068
Route-opt optimization Phase 3 Iter  4          0.00      0.00       238       0.016           -           0.068
Route-opt optimization Phase 3 Iter  5          0.00      0.00       238       0.016           -           0.068
Route-opt optimization Phase 3 Iter  6          0.00      0.00       238       0.016           -           0.068
Route-opt optimization Phase 3 Iter  7          0.00      0.00       238       0.016           -           0.068

Route-opt optimization Phase 4 Iter  1          0.00      0.00       238       0.016           -           0.068

Route-opt optimization Phase 5 Iter  1          0.00      0.00       238       0.016           -           0.069
Route-opt optimization Phase 5 Iter  2          0.00      0.00       238       0.016           -           0.069

Route-opt optimization complete                 0.00      0.00       238       0.016           -           0.069
Information: Serialized np data
INFO: timer data saved to /tmp/cv32e40p_routing_99792_236537856.timdat

Route-opt route preserve complete         CPU:   245 s (  0.07 hr )  ELAPSE:   251 s (  0.07 hr )  MEM-PEAK:   797 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5246 total shapes.
Layer M2: cached 0 shapes out of 138226 total shapes.
Layer M3: cached 0 shapes out of 124000 total shapes.
Cached 6651 vias out of 216990 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 93 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     41619.7        27048        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  27048
number of references:                93
number of site rows:                340
number of locations attempted:   278700
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       24509 (356612 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.020 um ( 0.03 row height)
rms weighted cell displacement:   0.020 um ( 0.03 row height)
max cell displacement:            1.850 um ( 3.08 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:               53
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/if_stage_i/CTS_ropt_mt_inst_22578 (SAEDRVT14_BUF_S_2)
  Input location: (40.779,3.15)
  Legal location: (40.816,5)
  Displacement:   1.850 um ( 3.08 row height)
Cell: core_i/if_stage_i/CTS_ropt_mt_inst_22574 (SAEDRVT14_BUF_S_2)
  Input location: (49.955,4.186)
  Legal location: (49.622,5)
  Displacement:   0.879 um ( 1.47 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U78 (SAEDRVT14_AO22_4)
  Input location: (207.76,67.4)
  Legal location: (207.02,67.4)
  Displacement:   0.740 um ( 1.23 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3] (SAEDRVT14_FSDPRBQ_V2LP_2)
  Input location: (205.318,67.4)
  Legal location: (204.578,67.4)
  Displacement:   0.740 um ( 1.23 row height)
Cell: core_i/id_stage_i/alu_operand_c_ex_o_reg[13] (SAEDRVT14_FSDPRBQ_V2LP_2)
  Input location: (143.232,131.6)
  Legal location: (142.566,131.6)
  Displacement:   0.666 um ( 1.11 row height)
Cell: core_i/ex_stage_i/mult_i/mult_110/U17 (SAEDRVT14_AN2_MM_2)
  Input location: (205.392,176.6)
  Legal location: (205.984,176.6)
  Displacement:   0.592 um ( 0.99 row height)
Cell: core_i/id_stage_i/CTS_ropt_mt_inst_22581 (SAEDRVT14_BUF_S_2)
  Input location: (123.807,126.609)
  Legal location: (123.252,126.8)
  Displacement:   0.587 um ( 0.98 row height)
Cell: core_i/id_stage_i/register_file_i/mem_reg[14][26] (SAEDRVT14_FSDPRBQ_V2LP_2)
  Input location: (89.434,5.6)
  Legal location: (88.916,5.6)
  Displacement:   0.518 um ( 0.86 row height)
Cell: core_i/id_stage_i/register_file_i/mem_reg[15][25] (SAEDRVT14_FSDPRBQ_V2LP_2)
  Input location: (94.318,5.6)
  Legal location: (93.8,5.6)
  Displacement:   0.518 um ( 0.86 row height)
Cell: core_i/id_stage_i/register_file_i/mem_reg[15][26] (SAEDRVT14_FSDPRBQ_V2LP_2)
  Input location: (91.876,5.6)
  Legal location: (91.358,5.6)
  Displacement:   0.518 um ( 0.86 row height)

Legalization succeeded.
Total Legalizer CPU: 4.004
----------------------------------------------------------------

Route-opt legalization complete           CPU:   249 s (  0.07 hr )  ELAPSE:   255 s (  0.07 hr )  MEM-PEAK:   797 MB
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:04 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: DbIn With Extraction] Stage (MB): Used  128  Alloctr  135  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  129  Alloctr  137  Proc 1864 
[ECO: Analysis] Elapsed real time: 0:00:04 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Analysis] Stage (MB): Used  128  Alloctr  135  Proc    0 
[ECO: Analysis] Total (MB): Used  129  Alloctr  137  Proc 1864 
Num of eco nets = 26978
Num of open eco nets = 158
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used  131  Alloctr  138  Proc    0 
[ECO: Init] Total (MB): Used  132  Alloctr  140  Proc 1864 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  137  Alloctr  144  Proc 1864 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,214.02,214.00)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  140  Alloctr  145  Proc 1864 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 26978
Number of nets to route  = 158
Number of single or zero port nets = 15
Number of nets with min-layer-mode soft = 103
Number of nets with min-layer-mode soft-cost-medium = 103
157 nets are partially connected,
 of which 157 are detail routed and 0 are global routed.
26805 nets are fully connected,
 of which 26804 are detail routed and 0 are global routed.
11 nets have non-default rule clknet_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build All Nets] Total (MB): Used  148  Alloctr  154  Proc 1864 
Average gCell capacity  0.72	 on layer (1)	 M1
Average gCell capacity  9.30	 on layer (2)	 M2
Average gCell capacity  7.92	 on layer (3)	 M3
Average gCell capacity  7.88	 on layer (4)	 M4
Average gCell capacity  4.93	 on layer (5)	 M5
Average gCell capacity  4.84	 on layer (6)	 M6
Average gCell capacity  4.94	 on layer (7)	 M7
Average gCell capacity  3.23	 on layer (8)	 M8
Average gCell capacity  3.30	 on layer (9)	 M9
Average gCell capacity  1.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.02	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 8.13	 on layer (4)	 M4
Average number of tracks per gCell 5.01	 on layer (5)	 M5
Average number of tracks per gCell 5.01	 on layer (6)	 M6
Average number of tracks per gCell 5.01	 on layer (7)	 M7
Average number of tracks per gCell 5.01	 on layer (8)	 M8
Average number of tracks per gCell 5.01	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 1267360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  162  Alloctr  168  Proc 1864 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   25  Alloctr   24  Proc    0 
[End of Build Data] Total (MB): Used  162  Alloctr  168  Proc 1864 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  162  Alloctr  168  Proc 1864 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  162  Alloctr  169  Proc 1864 
Initial. Routing result:
Initial. Both Dirs: Overflow =   524 Max = 9 GRCs =   382 (0.15%)
Initial. H routing: Overflow =   261 Max = 9 (GRCs =  1) GRCs =   212 (0.17%)
Initial. V routing: Overflow =   262 Max = 8 (GRCs =  1) GRCs =   170 (0.13%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =   222 Max = 9 (GRCs =  1) GRCs =   176 (0.14%)
Initial. M3         Overflow =   257 Max = 8 (GRCs =  1) GRCs =   155 (0.12%)
Initial. M4         Overflow =    37 Max = 4 (GRCs =  2) GRCs =    29 (0.02%)
Initial. M5         Overflow =     4 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. M6         Overflow =     2 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 47.52
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 26.08
Initial. Layer M3 wire length = 18.89
Initial. Layer M4 wire length = 1.78
Initial. Layer M5 wire length = 0.36
Initial. Layer M6 wire length = 0.40
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 100
Initial. Via VIA12SQ_C count = 53
Initial. Via VIA23SQ_C count = 27
Initial. Via VIA34SQ_C count = 14
Initial. Via VIA45SQ count = 4
Initial. Via VIA56SQ count = 2
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  162  Alloctr  169  Proc 1864 
phase1. Routing result:
phase1. Both Dirs: Overflow =   524 Max = 9 GRCs =   382 (0.15%)
phase1. H routing: Overflow =   261 Max = 9 (GRCs =  1) GRCs =   212 (0.17%)
phase1. V routing: Overflow =   262 Max = 8 (GRCs =  1) GRCs =   170 (0.13%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M2         Overflow =   222 Max = 9 (GRCs =  1) GRCs =   176 (0.14%)
phase1. M3         Overflow =   257 Max = 8 (GRCs =  1) GRCs =   155 (0.12%)
phase1. M4         Overflow =    37 Max = 4 (GRCs =  2) GRCs =    29 (0.02%)
phase1. M5         Overflow =     4 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 47.52
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 26.08
phase1. Layer M3 wire length = 18.89
phase1. Layer M4 wire length = 1.78
phase1. Layer M5 wire length = 0.36
phase1. Layer M6 wire length = 0.40
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 100
phase1. Via VIA12SQ_C count = 53
phase1. Via VIA23SQ_C count = 27
phase1. Via VIA34SQ_C count = 14
phase1. Via VIA45SQ count = 4
phase1. Via VIA56SQ count = 2
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  162  Alloctr  169  Proc 1864 
phase2. Routing result:
phase2. Both Dirs: Overflow =   524 Max = 9 GRCs =   382 (0.15%)
phase2. H routing: Overflow =   261 Max = 9 (GRCs =  1) GRCs =   212 (0.17%)
phase2. V routing: Overflow =   262 Max = 8 (GRCs =  1) GRCs =   170 (0.13%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M2         Overflow =   222 Max = 9 (GRCs =  1) GRCs =   176 (0.14%)
phase2. M3         Overflow =   257 Max = 8 (GRCs =  1) GRCs =   155 (0.12%)
phase2. M4         Overflow =    37 Max = 4 (GRCs =  2) GRCs =    29 (0.02%)
phase2. M5         Overflow =     4 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
phase2. M6         Overflow =     2 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 47.52
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 26.08
phase2. Layer M3 wire length = 18.89
phase2. Layer M4 wire length = 1.78
phase2. Layer M5 wire length = 0.36
phase2. Layer M6 wire length = 0.40
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 100
phase2. Via VIA12SQ_C count = 53
phase2. Via VIA23SQ_C count = 27
phase2. Via VIA34SQ_C count = 14
phase2. Via VIA45SQ count = 4
phase2. Via VIA56SQ count = 2
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   25  Alloctr   24  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  162  Alloctr  169  Proc 1864 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 13.40 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 10.62 %
Peak    horizontal track utilization = 94.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -11  Proc    0 
[GR: Done] Total (MB): Used  152  Alloctr  159  Proc 1864 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  152  Alloctr  159  Proc 1864 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  137  Alloctr  144  Proc 1864 
[ECO: GR] Elapsed real time: 0:00:06 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: GR] Stage (MB): Used  136  Alloctr  142  Proc    0 
[ECO: GR] Total (MB): Used  137  Alloctr  144  Proc 1864 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  136  Alloctr  143  Proc 1864 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 180 of 472


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc   15 
[Track Assign: Iteration 0] Total (MB): Used  137  Alloctr  143  Proc 1879 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc   15 
[Track Assign: Iteration 1] Total (MB): Used  137  Alloctr  143  Proc 1879 

Number of wires with overlap after iteration 1 = 73 of 306


Wire length and via report:
---------------------------
Number of M1 wires: 23 		  : 0
Number of M2 wires: 196 		 VIA12SQ_C: 133
Number of M3 wires: 68 		 VIA23SQ_C: 105
Number of M4 wires: 11 		 VIA34SQ_C: 20
Number of M5 wires: 4 		 VIA45SQ: 6
Number of M6 wires: 4 		 VIA56SQ: 4
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 306 		 vias: 268

Total M1 wire length: 2.3
Total M2 wire length: 47.6
Total M3 wire length: 27.6
Total M4 wire length: 2.6
Total M5 wire length: 1.4
Total M6 wire length: 0.9
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 82.3

Longest M1 wire length: 0.3
Longest M2 wire length: 1.2
Longest M3 wire length: 5.0
Longest M4 wire length: 0.5
Longest M5 wire length: 1.0
Longest M6 wire length: 0.3
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   15 
[Track Assign: Done] Total (MB): Used  132  Alloctr  140  Proc 1879 
[ECO: CDR] Elapsed real time: 0:00:09 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[ECO: CDR] Stage (MB): Used  131  Alloctr  138  Proc   15 
[ECO: CDR] Total (MB): Used  132  Alloctr  140  Proc 1879 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/81 Partitions, Violations =	4
Checked	3/81 Partitions, Violations =	17
Checked	6/81 Partitions, Violations =	133
Checked	9/81 Partitions, Violations =	134
Checked	12/81 Partitions, Violations =	134
Checked	15/81 Partitions, Violations =	134
Checked	18/81 Partitions, Violations =	161
Checked	21/81 Partitions, Violations =	164
Checked	24/81 Partitions, Violations =	181
Checked	27/81 Partitions, Violations =	214
Checked	30/81 Partitions, Violations =	328
Checked	33/81 Partitions, Violations =	353
Checked	36/81 Partitions, Violations =	353
Checked	39/81 Partitions, Violations =	353
Checked	42/81 Partitions, Violations =	379
Checked	45/81 Partitions, Violations =	408
Checked	48/81 Partitions, Violations =	416
Checked	51/81 Partitions, Violations =	450
Checked	54/81 Partitions, Violations =	459
Checked	57/81 Partitions, Violations =	460
Checked	60/81 Partitions, Violations =	460
Checked	63/81 Partitions, Violations =	460
Checked	66/81 Partitions, Violations =	460
Checked	69/81 Partitions, Violations =	463
Checked	72/81 Partitions, Violations =	492
Checked	75/81 Partitions, Violations =	492
Checked	78/81 Partitions, Violations =	492
Checked	81/81 Partitions, Violations =	492

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	492

[DRC CHECK] Elapsed real time: 0:00:10 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    7 
[DRC CHECK] Total (MB): Used  152  Alloctr  160  Proc 1886 

Total Wire Length =                    384634 micron
Total Number of Contacts =             201400
Total Number of Wires =                227568
Total Number of PtConns =              53091
Total Number of Routed Wires =       227568
Total Routed Wire Length =           359527 micron
Total Number of Routed Contacts =       201400
	Layer                 M1 :        496 micron
	Layer                 M2 :     139834 micron
	Layer                 M3 :     169337 micron
	Layer                 M4 :      26659 micron
	Layer                 M5 :      33944 micron
	Layer                 M6 :      13652 micron
	Layer                 M7 :        705 micron
	Layer                 M8 :          7 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA78SQ(rot) :          2
	Via            VIA67SQ_C :        133
	Via       VIA67SQ_C(rot) :          4
	Via              VIA67SQ :          1
	Via         VIA67SQ(rot) :          1
	Via            VIA56SQ_C :          1
	Via       VIA56SQ_C(rot) :         44
	Via              VIA56SQ :       1312
	Via              VIA45SQ :       4381
	Via         VIA45SQ(rot) :          4
	Via            VIA34SQ_C :          5
	Via       VIA34SQ_C(rot) :       7794
	Via          VIA34BAR2_C :         23
	Via              VIA34SQ :        255
	Via         VIA34SQ(rot) :        767
	Via     VIA3_34SQ_C(rot) :         11
	Via            VIA3_34SQ :         15
	Via       VIA3_34SQ(rot) :         15
	Via            VIA23SQ_C :     120488
	Via       VIA23SQ_C(rot) :          5
	Via          VIA23BAR2_C :          1
	Via              VIA23SQ :         18
	Via         VIA23SQ(rot) :          5
	Via            VIA23BAR1 :          2
	Via          VIA2_33SQ_C :        182
	Via          VIA23_3SQ_C :        167
	Via        VIA2_33_3SQ_C :        106
	Via            VIA12SQ_C :         25
	Via       VIA12SQ_C(rot) :      64752
	Via     VIA12BAR2_C(rot) :          6
	Via            VIA12LG_C :          2
	Via              VIA12SQ :        126
	Via         VIA12SQ(rot) :        168
	Via     VIA1_32SQ_C(rot) :        544
	Via     VIA12_3SQ_C(rot) :         21
	Via   VIA1_32_3SQ_C(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 201400 vias)
 
    Layer VIA1       =  0.00% (0      / 65658   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65658   vias)
    Layer VIA2       =  0.00% (0      / 120974  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120974  vias)
    Layer VIA3       =  0.00% (0      / 8885    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8885    vias)
    Layer VIA4       =  0.00% (0      / 4385    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4385    vias)
    Layer VIA5       =  0.00% (0      / 1357    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1357    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 201400 vias)
 
    Layer VIA1       =  0.00% (0      / 65658   vias)
    Layer VIA2       =  0.00% (0      / 120974  vias)
    Layer VIA3       =  0.00% (0      / 8885    vias)
    Layer VIA4       =  0.00% (0      / 4385    vias)
    Layer VIA5       =  0.00% (0      / 1357    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 201400 vias)
 
    Layer VIA1       =  0.00% (0      / 65658   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65658   vias)
    Layer VIA2       =  0.00% (0      / 120974  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120974  vias)
    Layer VIA3       =  0.00% (0      / 8885    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8885    vias)
    Layer VIA4       =  0.00% (0      / 4385    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4385    vias)
    Layer VIA5       =  0.00% (0      / 1357    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1357    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Total number of nets = 26978, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/47 Partitions, Violations =	421
Routed	2/47 Partitions, Violations =	353
Routed	3/47 Partitions, Violations =	332
Routed	4/47 Partitions, Violations =	299
Routed	5/47 Partitions, Violations =	270
Routed	6/47 Partitions, Violations =	252
Routed	7/47 Partitions, Violations =	235
Routed	8/47 Partitions, Violations =	210
Routed	9/47 Partitions, Violations =	199
Routed	10/47 Partitions, Violations =	193
Routed	11/47 Partitions, Violations =	188
Routed	12/47 Partitions, Violations =	170
Routed	13/47 Partitions, Violations =	159
Routed	14/47 Partitions, Violations =	154
Routed	15/47 Partitions, Violations =	131
Routed	16/47 Partitions, Violations =	127
Routed	17/47 Partitions, Violations =	123
Routed	18/47 Partitions, Violations =	119
Routed	19/47 Partitions, Violations =	104
Routed	20/47 Partitions, Violations =	100
Routed	21/47 Partitions, Violations =	95
Routed	22/47 Partitions, Violations =	93
Routed	23/47 Partitions, Violations =	64
Routed	24/47 Partitions, Violations =	56
Routed	25/47 Partitions, Violations =	53
Routed	26/47 Partitions, Violations =	50
Routed	27/47 Partitions, Violations =	48
Routed	28/47 Partitions, Violations =	46
Routed	29/47 Partitions, Violations =	45
Routed	30/47 Partitions, Violations =	44
Routed	31/47 Partitions, Violations =	43
Routed	32/47 Partitions, Violations =	42
Routed	33/47 Partitions, Violations =	41
Routed	34/47 Partitions, Violations =	29
Routed	35/47 Partitions, Violations =	22
Routed	36/47 Partitions, Violations =	22
Routed	37/47 Partitions, Violations =	20
Routed	38/47 Partitions, Violations =	19
Routed	39/47 Partitions, Violations =	23
Routed	40/47 Partitions, Violations =	21
Routed	41/47 Partitions, Violations =	20
Routed	42/47 Partitions, Violations =	19
Routed	43/47 Partitions, Violations =	18
Routed	44/47 Partitions, Violations =	17
Routed	45/47 Partitions, Violations =	16
Routed	46/47 Partitions, Violations =	15
Routed	47/47 Partitions, Violations =	14

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	14
	Diff net spacing : 2
	Less than minimum area : 4
	Short : 8

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   19  Alloctr   19  Proc    7 
[Iter 0] Total (MB): Used  152  Alloctr  160  Proc 1886 

End DR iteration 0 with 47 parts

Start DR iteration 1: non-uniform partition
Routed	1/4 Partitions, Violations =	10
Routed	2/4 Partitions, Violations =	7
Routed	3/4 Partitions, Violations =	3
Routed	4/4 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Less than minimum area : 2

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   19  Alloctr   19  Proc    7 
[Iter 1] Total (MB): Used  152  Alloctr  160  Proc 1886 

End DR iteration 1 with 4 parts

Start DR iteration 2: non-uniform partition
Routed	1/2 Partitions, Violations =	2
Routed	2/2 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Less than minimum area : 2

[Iter 2] Elapsed real time: 0:00:13 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used   19  Alloctr   19  Proc    7 
[Iter 2] Total (MB): Used  152  Alloctr  160  Proc 1886 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed	1/2 Partitions, Violations =	2
Routed	2/2 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Less than minimum area : 2

[Iter 3] Elapsed real time: 0:00:13 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   19  Alloctr   19  Proc    7 
[Iter 3] Total (MB): Used  152  Alloctr  160  Proc 1886 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Short : 4

[Iter 4] Elapsed real time: 0:00:13 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 4] Stage (MB): Used   19  Alloctr   19  Proc    7 
[Iter 4] Total (MB): Used  152  Alloctr  160  Proc 1886 

End DR iteration 4 with 2 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Nets that have been changed:
Net 1 = dm_halt_addr_i[24]
Net 2 = dm_halt_addr_i[20]
Net 3 = dm_halt_addr_i[17]
Net 4 = dm_halt_addr_i[14]
Net 5 = dm_halt_addr_i[13]
Net 6 = dm_halt_addr_i[12]
Net 7 = core_i/CTS_ropt_1
Net 8 = hart_id_i[17]
Net 9 = instr_addr_o[3]
Net 10 = instr_addr_o[0]
Net 11 = data_rdata_i[14]
Net 12 = data_rdata_i[12]
Net 13 = data_rdata_i[6]
Net 14 = data_rdata_i[4]
Net 15 = data_rdata_i[3]
Net 16 = core_i/cs_registers_i/ropt_net_18650
Net 17 = core_i/if_stage_i/ropt_net_18651
Net 18 = core_i/if_stage_i/ropt_net_18652
Net 19 = core_i/if_stage_i/ropt_net_18653
Net 20 = core_i/if_stage_i/ropt_net_18654
Net 21 = core_i/if_stage_i/ropt_net_18655
Net 22 = core_i/cs_registers_i/ropt_net_18656
Net 23 = core_i/id_stage_i/ropt_net_18657
Net 24 = core_i/id_stage_i/PLACE_HFSNET_73
Net 25 = core_i/id_stage_i/PLACE_HFSNET_1
Net 26 = core_i/id_stage_i/PLACE_HFSNET_2
Net 27 = core_i/if_stage_i/PLACE_HFSNET_195
Net 28 = core_i/if_stage_i/PLACE_HFSNET_201
Net 29 = core_i/if_stage_i/PLACE_HFSNET_203
Net 30 = core_i/id_stage_i/PLACE_HFSNET_12
Net 31 = core_i/id_stage_i/register_file_i/PLACE_HFSNET_24
Net 32 = core_i/id_stage_i/register_file_i/PLACE_HFSNET_40
Net 33 = core_i/if_stage_i/PLACE_HFSNET_49
Net 34 = core_i/id_stage_i/register_file_i/PLACE_HFSNET_54
Net 35 = core_i/p_abuf87
Net 36 = core_i/PLACE_HFSNET_72
Net 37 = core_i/mhpmevent_minstret
Net 38 = core_i/mtvec[14]
Net 39 = core_i/alu_operand_a_ex[20]
Net 40 = core_i/alu_operand_a_ex[13]
Net 41 = core_i/alu_operand_a_ex[11]
Net 42 = core_i/alu_operand_a_ex[10]
Net 43 = core_i/alu_operand_a_ex[5]
Net 44 = core_i/alu_operand_a_ex[0]
Net 45 = core_i/alu_operand_c_ex[26]
Net 46 = core_i/alu_operand_c_ex[25]
Net 47 = core_i/alu_operand_c_ex[24]
Net 48 = core_i/alu_operand_c_ex[17]
Net 49 = core_i/alu_operand_c_ex[13]
Net 50 = core_i/alu_operand_c_ex[11]
Net 51 = core_i/regfile_wdata[24]
Net 52 = core_i/regfile_wdata[18]
Net 53 = core_i/regfile_wdata[2]
Net 54 = core_i/regfile_wdata[0]
Net 55 = core_i/regfile_alu_wdata_fw[25]
Net 56 = core_i/regfile_alu_wdata_fw[24]
Net 57 = core_i/regfile_alu_wdata_fw[19]
Net 58 = core_i/regfile_alu_wdata_fw[18]
Net 59 = core_i/regfile_alu_wdata_fw[14]
Net 60 = core_i/lsu_rdata[0]
Net 61 = core_i/csr_addr[1]
Net 62 = optlc_net_18476
Net 63 = core_i/id_stage_i/PLACE_HFSNET_108
Net 64 = core_i/if_stage_i/instr_valid
Net 65 = core_i/if_stage_i/n4
Net 66 = core_i/if_stage_i/n205
Net 67 = core_i/if_stage_i/prefetch_buffer_i/dftopt71
Net 68 = core_i/cs_registers_i/PLACE_HFSNET_148
Net 69 = core_i/if_stage_i/n242
Net 70 = core_i/if_stage_i/prefetch_buffer_i/trans_ready
Net 71 = core_i/if_stage_i/prefetch_buffer_i/fifo_empty
Net 72 = core_i/load_store_unit_i/PLACE_HFSNET_310
Net 73 = core_i/if_stage_i/prefetch_buffer_i/trans_addr[3]
Net 74 = core_i/if_stage_i/prefetch_buffer_i/_gOb9_fifo_cnt[1]
Net 75 = core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q[0]
Net 76 = core_i/if_stage_i/prefetch_buffer_i/fifo_i/n25
Net 77 = core_i/if_stage_i/PLACE_HFSNET_303
Net 78 = core_i/id_stage_i/register_file_i/PLACE_HFSNET_134
Net 79 = core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/n120
Net 80 = core_i/if_stage_i/prefetch_buffer_i/PLACE_HFSNET_216
Net 81 = dm_halt_addr_i[9]
Net 82 = irq_i[30]
Net 83 = irq_i[29]
Net 84 = irq_i[21]
Net 85 = core_i/id_stage_i/alu_operand_a_ex_o[13]
Net 86 = core_i/id_stage_i/alu_operand_a_ex_o[10]
Net 87 = core_i/id_stage_i/alu_operand_a_ex_o[0]
Net 88 = core_i/PLACE_HFSNET_307
Net 89 = core_i/p_abuf14
Net 90 = optlc_net_18502
Net 91 = core_i/if_stage_i/prefetch_buffer_i/dftopt43
Net 92 = core_i/id_stage_i/n78
Net 93 = core_i/id_stage_i/n88
Net 94 = core_i/id_stage_i/n387
Net 95 = core_i/id_stage_i/n425
Net 96 = core_i/id_stage_i/n438
Net 97 = core_i/id_stage_i/n594
Net 98 = core_i/id_stage_i/n595
Net 99 = core_i/id_stage_i/n697
Net 100 = core_i/id_stage_i/n701
.... and 141 other nets
Total number of changed nets = 241 (out of 26978)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    7 
[DR: Done] Total (MB): Used  134  Alloctr  142  Proc 1886 
[ECO: DR] Elapsed real time: 0:00:22 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[ECO: DR] Stage (MB): Used  133  Alloctr  140  Proc   22 
[ECO: DR] Total (MB): Used  134  Alloctr  142  Proc 1886 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 2 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2



Total Wire Length =                    384666 micron
Total Number of Contacts =             201350
Total Number of Wires =                227615
Total Number of PtConns =              53126
Total Number of Routed Wires =       227615
Total Routed Wire Length =           359526 micron
Total Number of Routed Contacts =       201350
	Layer                 M1 :        497 micron
	Layer                 M2 :     139833 micron
	Layer                 M3 :     169373 micron
	Layer                 M4 :      26662 micron
	Layer                 M5 :      33939 micron
	Layer                 M6 :      13650 micron
	Layer                 M7 :        705 micron
	Layer                 M8 :          7 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA78SQ(rot) :          2
	Via            VIA67SQ_C :        133
	Via       VIA67SQ_C(rot) :          4
	Via              VIA67SQ :          1
	Via         VIA67SQ(rot) :          1
	Via       VIA56SQ_C(rot) :         44
	Via              VIA56SQ :       1311
	Via              VIA45SQ :       4379
	Via         VIA45SQ(rot) :          4
	Via            VIA34SQ_C :          5
	Via       VIA34SQ_C(rot) :       7791
	Via          VIA34BAR2_C :         23
	Via              VIA34SQ :        256
	Via         VIA34SQ(rot) :        766
	Via     VIA3_34SQ_C(rot) :         11
	Via            VIA3_34SQ :         15
	Via       VIA3_34SQ(rot) :         12
	Via            VIA23SQ_C :     120468
	Via       VIA23SQ_C(rot) :          5
	Via          VIA23BAR2_C :          1
	Via              VIA23SQ :         18
	Via         VIA23SQ(rot) :          5
	Via            VIA23BAR1 :          3
	Via          VIA2_33SQ_C :        186
	Via          VIA23_3SQ_C :        172
	Via        VIA2_33_3SQ_C :         90
	Via            VIA12SQ_C :         26
	Via       VIA12SQ_C(rot) :      64740
	Via     VIA12BAR2_C(rot) :          6
	Via            VIA12LG_C :          2
	Via              VIA12SQ :        127
	Via         VIA12SQ(rot) :        168
	Via     VIA1_32SQ_C(rot) :        542
	Via     VIA12_3SQ_C(rot) :         19
	Via   VIA1_32_3SQ_C(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 26978
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    384666 micron
Total Number of Contacts =             201350
Total Number of Wires =                227615
Total Number of PtConns =              53126
Total Number of Routed Wires =       227615
Total Routed Wire Length =           359526 micron
Total Number of Routed Contacts =       201350
	Layer                 M1 :        497 micron
	Layer                 M2 :     139833 micron
	Layer                 M3 :     169373 micron
	Layer                 M4 :      26662 micron
	Layer                 M5 :      33939 micron
	Layer                 M6 :      13650 micron
	Layer                 M7 :        705 micron
	Layer                 M8 :          7 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA78SQ(rot) :          2
	Via            VIA67SQ_C :        133
	Via       VIA67SQ_C(rot) :          4
	Via              VIA67SQ :          1
	Via         VIA67SQ(rot) :          1
	Via       VIA56SQ_C(rot) :         44
	Via              VIA56SQ :       1311
	Via              VIA45SQ :       4379
	Via         VIA45SQ(rot) :          4
	Via            VIA34SQ_C :          5
	Via       VIA34SQ_C(rot) :       7791
	Via          VIA34BAR2_C :         23
	Via              VIA34SQ :        256
	Via         VIA34SQ(rot) :        766
	Via     VIA3_34SQ_C(rot) :         11
	Via            VIA3_34SQ :         15
	Via       VIA3_34SQ(rot) :         12
	Via            VIA23SQ_C :     120468
	Via       VIA23SQ_C(rot) :          5
	Via          VIA23BAR2_C :          1
	Via              VIA23SQ :         18
	Via         VIA23SQ(rot) :          5
	Via            VIA23BAR1 :          3
	Via          VIA2_33SQ_C :        186
	Via          VIA23_3SQ_C :        172
	Via        VIA2_33_3SQ_C :         90
	Via            VIA12SQ_C :         26
	Via       VIA12SQ_C(rot) :      64740
	Via     VIA12BAR2_C(rot) :          6
	Via            VIA12LG_C :          2
	Via              VIA12SQ :        127
	Via         VIA12SQ(rot) :        168
	Via     VIA1_32SQ_C(rot) :        542
	Via     VIA12_3SQ_C(rot) :         19
	Via   VIA1_32_3SQ_C(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 241 nets
[ECO: End] Elapsed real time: 0:00:23 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   22 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 1886 

Route-opt ECO routing complete            CPU:   271 s (  0.08 hr )  ELAPSE:   279 s (  0.08 hr )  MEM-PEAK:   820 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894452587461  -6.565921317863  9.018415537481  3.106034200933
9.863439509851  6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387182229619  -3.142429506669  0.969239659374  6.615544923294
4.146578793224  7.876358918112  2.191135103696  0.963734141094  2.700148443881  3.840450064440  3.750206053169  7.663451342299  -6.212201267950  7.750168587808  7.864608456717
0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.334439908244  -5.867609831622  7.174384499205  9.661274399761
7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050453994780  -2.403928273631  6.130330464659  4.102675466110
1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626145038674  -6.381676752919  9.188952942090  0.515011196621
5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921163367338  -0.650488782345  9.473936822004  3.360849794994
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Begin building search trees for block cv32e40p_top:cv32e40p_routing.design
Done building search trees for block cv32e40p_top:cv32e40p_routing.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_routing.design'. (TIM-125)
Information: Design cv32e40p_routing has 26963 nets, 0 global routed, 26961 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is DR for design 'cv32e40p_top'. (NEX-022)
---extraction options---
Corner: fast_Cmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: fast_Cmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: slow_Cmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: slow_Cmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: cv32e40p_routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 26961 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26961, routed nets = 26961, across physical hierarchy nets = 0, parasitics cached nets = 26961, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_fast_Cmax
2: func_fast_Cmin
3: func_slow_Cmax
4: func_slow_Cmin
5: scan_fast_Cmax
6: scan_fast_Cmin
7: scan_slow_Cmax
8: scan_slow_Cmin

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk_i

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    4   1   0.0000     0.0000      0   0.0000     0.0000      0
    4   2   0.0000     0.0000      0   0.0000     0.0000      0
    4   3   0.0000     0.0000      0   0.0000     0.0000      0
    4   4   0.0000     0.0000      0   0.0000     0.0000      0
    4   5   0.0000     0.0000      0   0.0000     0.0000      0
    4   6   0.0000     0.0000      0   0.0000     0.0000      0
    4   7   0.0000     0.0000      0   0.0000     0.0000      0
    5   1   0.0000     0.0000      0   0.0000     0.0000      0
    5   2   0.0000     0.0000      0   0.0000     0.0000      0
    5   3   0.0000     0.0000      0   0.0000     0.0000      0
    5   4   0.0000     0.0000      0   0.0000     0.0000      0
    5   5   0.0000     0.0000      0   0.0000     0.0000      0
    5   6   0.0000     0.0000      0   0.0000     0.0000      0
    5   7   0.0000     0.0000      0   0.0000     0.0000      0
    6   1   0.0000     0.0000      0   0.0000     0.0000      0
    6   2   0.0000     0.0000      0   0.0000     0.0000      0
    6   3   0.0000     0.0000      0   0.0000     0.0000      0
    6   4   0.0000     0.0000      0   0.0000     0.0000      0
    6   5   0.0000     0.0000      0   0.0000     0.0000      0
    6   6   0.0000     0.0000      0   0.0000     0.0000      0
    6   7   0.0000     0.0000      0   0.0000     0.0000      0
    7   1   0.0000     0.0000      0   0.0000     0.0000      0
    7   2   0.0000     0.0000      0   0.0000     0.0000      0
    7   3   0.0000     0.0000      0   0.0000     0.0000      0
    7   4   0.0000     0.0000      0   0.0000     0.0000      0
    7   5   0.0000     0.0000      0   0.0000     0.0000      0
    7   6   0.0000     0.0000      0   0.0000     0.0000      0
    7   7   0.0000     0.0000      0   0.0000     0.0000      0
    8   1   0.0000     0.0000      0   0.0000     0.0000      0
    8   2   0.0000     0.0000      0   0.0000     0.0000      0
    8   3   0.0000     0.0000      0   0.0000     0.0000      0
    8   4   0.0000     0.0000      0   0.0000     0.0000      0
    8   5   0.0000     0.0000      0   0.0000     0.0000      0
    8   6   0.0000     0.0000      0   0.0000     0.0000      0
    8   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0        0          -
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0        0          -
    3   *   0.0000     0.0000      0   0.0000     0.0000      0        0       35          -
    4   *   0.0000     0.0000      0   0.0000     0.0000      0        0       16          -
    5   *   0.0000     0.0000      0   0.0000     0.0000      0        0        0          -
    6   *   0.0000     0.0000      0   0.0000     0.0000      0        0        0          -
    7   *   0.0000     0.0000      0   0.0000     0.0000      0        0       35          -
    8   *   0.0000     0.0000      0   0.0000     0.0000      0        0       16          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0       35          -     15889.21      24654
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        0       35          -     15889.21      24654

Route-opt command complete                CPU:   297 s (  0.08 hr )  ELAPSE:   305 s (  0.08 hr )  MEM-PEAK:   832 MB
Route-opt command statistics  CPU=98 sec (0.03 hr) ELAPSED=101 sec (0.03 hr) MEM-PEAK=0.812 GB
Information: Running auto PG connection. (NDM-099)
1
sh date
Sun Jun 29 18:53:44 EET 2025
connect_pg_net -net "VDD" [get_pins -hierarchical "*/VDD*"]
connect_pg_net -net "VSS" [get_pins -hierarchical "*/VSS"]
write_parasitics -output {./output/cv32e40p.spef}
Information: Design cv32e40p_routing has 26963 nets, 0 global routed, 26961 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
NEX: extract design cv32e40p_top
Information: The RC mode used is DR for design 'cv32e40p_top'. (NEX-022)
---extraction options---
Corner: fast_Cmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: fast_Cmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: slow_Cmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: slow_Cmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design(INC): cv32e40p_routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
NEX: write corner ID 0 parasitics to ./output/cv32e40p.spef.tlup_max_25.spef 
spefName ./output/cv32e40p.spef.tlup_max_25.spef, corner name fast_Cmax 
NEX: write corner ID 1 parasitics to ./output/cv32e40p.spef.tlup_min_25.spef 
spefName ./output/cv32e40p.spef.tlup_min_25.spef, corner name fast_Cmin 
NEX: write corner ID 2 parasitics to ./output/cv32e40p.spef.tlup_max_125.spef 
spefName ./output/cv32e40p.spef.tlup_max_125.spef, corner name slow_Cmax 
NEX: write corner ID 3 parasitics to ./output/cv32e40p.spef.tlup_min_125.spef 
spefName ./output/cv32e40p.spef.tlup_min_125.spef, corner name slow_Cmin 
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_routing.design'. (TIM-125)
write_sdc -nosplit -output {./output/cv32e40p.sdc}
1
write_verilog -top_module_first -include {all} ./output/cv32e40p_all.v
1
write_verilog -top_module_first ./output/cv32e40p.v
1
# ================================================ #
# =================== Reports ==================== #
# ================================================ #
report_routing_rules -verbose >  reports/routing_rules.rpt
report_utilization > reports/utilization.rpt
check_pg_drc  > reports/drc_final.rpt
check_routes  > reports/routes_violations.rpt
report_design > reports/design.rpt
report_cell   > reports/cells.rpt
report_qor    > reports/qor.rpt
report_timing -nosplit -delay_type max -max_paths 10 -significant_digits 3 > reports/setup.rpt
report_timing -nosplit -delay_type min -max_paths 10 -significant_digits 3 > reports/hold.rpt
save_block -as cv32e40p_routing
Information: Saving block 'cv32e40p_top:cv32e40p_routing.design'
1
start_gui
icc2_shell> gui_show_error_data
icc2_shell> rp[Kout
route_3d_rdl           route_custom           route_global           route_rdl_flip_chip    
route_auto             route_detail           route_group            route_track            
route_busplans         route_eco              route_opt              
route_clock_straps     route_fishbone         route_rdl_differential 
icc2_shell> route_detail -in
incremental            initial_drc_from_input 
icc2_shell> route_detail -incremental trur[Ke
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	4
Checked	24/81 Partitions, Violations =	4
Checked	27/81 Partitions, Violations =	4
Checked	30/81 Partitions, Violations =	4
Checked	33/81 Partitions, Violations =	4
Checked	36/81 Partitions, Violations =	4
Checked	39/81 Partitions, Violations =	4
Checked	42/81 Partitions, Violations =	4
Checked	45/81 Partitions, Violations =	4
Checked	48/81 Partitions, Violations =	4
Checked	51/81 Partitions, Violations =	4
Checked	54/81 Partitions, Violations =	4
Checked	57/81 Partitions, Violations =	4
Checked	60/81 Partitions, Violations =	4
Checked	63/81 Partitions, Violations =	4
Checked	66/81 Partitions, Violations =	4
Checked	69/81 Partitions, Violations =	4
Checked	72/81 Partitions, Violations =	4
Checked	75/81 Partitions, Violations =	4
Checked	78/81 Partitions, Violations =	4
Checked	81/81 Partitions, Violations =	4
[DRC CHECK] Elapsed real time: 0:00:10 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  152  Alloctr  160  Proc 2101 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:15 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Dr init] Stage (MB): Used  142  Alloctr  149  Proc    0 
[Dr init] Total (MB): Used  143  Alloctr  150  Proc 2101 
Total number of nets = 26978, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 20

Start DR iteration 20: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 20] Elapsed real time: 0:00:15 
[Iter 20] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 20] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 20] Total (MB): Used  152  Alloctr  159  Proc 2101 

End DR iteration 20 with 1 parts

Start DR iteration 21: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 21] Elapsed real time: 0:00:15 
[Iter 21] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 21] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 21] Total (MB): Used  152  Alloctr  159  Proc 2101 

End DR iteration 21 with 1 parts

Start DR iteration 22: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 22] Elapsed real time: 0:00:15 
[Iter 22] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 22] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 22] Total (MB): Used  152  Alloctr  160  Proc 2101 

End DR iteration 22 with 1 parts

Start DR iteration 23: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 23] Elapsed real time: 0:00:16 
[Iter 23] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 23] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 23] Total (MB): Used  152  Alloctr  160  Proc 2101 

End DR iteration 23 with 1 parts

Start DR iteration 24: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Short : 4

[Iter 24] Elapsed real time: 0:00:16 
[Iter 24] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 24] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 24] Total (MB): Used  152  Alloctr  160  Proc 2101 

End DR iteration 24 with 1 parts

Start DR iteration 25: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 25] Elapsed real time: 0:00:16 
[Iter 25] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 25] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 25] Total (MB): Used  152  Alloctr  160  Proc 2101 

End DR iteration 25 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used  133  Alloctr  140  Proc    0 
[DR] Total (MB): Used  134  Alloctr  142  Proc 2101 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used  133  Alloctr  140  Proc    0 
[DR: Done] Total (MB): Used  134  Alloctr  142  Proc 2101 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1



Total Wire Length =                    384666 micron
Total Number of Contacts =             201350
Total Number of Wires =                227613
Total Number of PtConns =              53124
Total Number of Routed Wires =       227613
Total Routed Wire Length =           359526 micron
Total Number of Routed Contacts =       201350
	Layer                 M1 :        497 micron
	Layer                 M2 :     139833 micron
	Layer                 M3 :     169371 micron
	Layer                 M4 :      26662 micron
	Layer                 M5 :      33941 micron
	Layer                 M6 :      13650 micron
	Layer                 M7 :        705 micron
	Layer                 M8 :          7 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA78SQ(rot) :          2
	Via            VIA67SQ_C :        133
	Via       VIA67SQ_C(rot) :          4
	Via              VIA67SQ :          1
	Via         VIA67SQ(rot) :          1
	Via       VIA56SQ_C(rot) :         44
	Via              VIA56SQ :       1311
	Via              VIA45SQ :       4379
	Via         VIA45SQ(rot) :          4
	Via            VIA34SQ_C :          5
	Via       VIA34SQ_C(rot) :       7790
	Via          VIA34BAR2_C :         23
	Via              VIA34SQ :        256
	Via         VIA34SQ(rot) :        766
	Via     VIA3_34SQ_C(rot) :         11
	Via            VIA3_34SQ :         18
	Via       VIA3_34SQ(rot) :         10
	Via            VIA23SQ_C :     120467
	Via       VIA23SQ_C(rot) :          5
	Via          VIA23BAR2_C :          1
	Via              VIA23SQ :         18
	Via         VIA23SQ(rot) :          5
	Via            VIA23BAR1 :          3
	Via          VIA2_33SQ_C :        184
	Via          VIA23_3SQ_C :        172
	Via        VIA2_33_3SQ_C :         93
	Via            VIA12SQ_C :         26
	Via       VIA12SQ_C(rot) :      64741
	Via     VIA12BAR2_C(rot) :          6
	Via            VIA12LG_C :          2
	Via              VIA12SQ :        127
	Via         VIA12SQ(rot) :        168
	Via     VIA1_32SQ_C(rot) :        542
	Via     VIA12_3SQ_C(rot) :         19
	Via   VIA1_32_3SQ_C(rot) :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 201350 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120948  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120948  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 26978
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> Begin building search trees for block cv32e40p_top:cv32e40p_routing.design
Done building search trees for block cv32e40p_top:cv32e40p_routing.design (time 0s)
icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	1
Checked	24/81 Partitions, Violations =	1
Checked	27/81 Partitions, Violations =	1
Checked	30/81 Partitions, Violations =	1
Checked	33/81 Partitions, Violations =	1
Checked	36/81 Partitions, Violations =	1
Checked	39/81 Partitions, Violations =	1
Checked	42/81 Partitions, Violations =	1
Checked	45/81 Partitions, Violations =	1
Checked	48/81 Partitions, Violations =	1
Checked	51/81 Partitions, Violations =	1
Checked	54/81 Partitions, Violations =	1
Checked	57/81 Partitions, Violations =	1
Checked	60/81 Partitions, Violations =	1
Checked	63/81 Partitions, Violations =	1
Checked	66/81 Partitions, Violations =	1
Checked	69/81 Partitions, Violations =	1
Checked	72/81 Partitions, Violations =	1
Checked	75/81 Partitions, Violations =	1
Checked	78/81 Partitions, Violations =	1
Checked	81/81 Partitions, Violations =	1
[DRC CHECK] Elapsed real time: 0:00:10 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  152  Alloctr  160  Proc 2118 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:15 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Dr init] Stage (MB): Used  142  Alloctr  149  Proc    0 
[Dr init] Total (MB): Used  143  Alloctr  151  Proc 2118 
Total number of nets = 26978, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 26

Start DR iteration 26: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 26] Elapsed real time: 0:00:15 
[Iter 26] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 26] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 26] Total (MB): Used  152  Alloctr  160  Proc 2118 

End DR iteration 26 with 1 parts

Start DR iteration 27: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 27] Elapsed real time: 0:00:15 
[Iter 27] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 27] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 27] Total (MB): Used  152  Alloctr  160  Proc 2118 

End DR iteration 27 with 1 parts

Start DR iteration 28: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 28] Elapsed real time: 0:00:15 
[Iter 28] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 28] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 28] Total (MB): Used  152  Alloctr  160  Proc 2118 

End DR iteration 28 with 1 parts

Start DR iteration 29: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 29] Elapsed real time: 0:00:16 
[Iter 29] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 29] Stage (MB): Used  151  Alloctr  158  Proc    0 
[Iter 29] Total (MB): Used  152  Alloctr  160  Proc 2118 

End DR iteration 29 with 1 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR] Stage (MB): Used  133  Alloctr  140  Proc    0 
[DR] Total (MB): Used  134  Alloctr  142  Proc 2118 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR: Done] Stage (MB): Used  133  Alloctr  140  Proc    0 
[DR: Done] Total (MB): Used  134  Alloctr  142  Proc 2118 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    384668 micron
Total Number of Contacts =             201351
Total Number of Wires =                227614
Total Number of PtConns =              53127
Total Number of Routed Wires =       227614
Total Routed Wire Length =           359527 micron
Total Number of Routed Contacts =       201351
	Layer                 M1 :        497 micron
	Layer                 M2 :     139835 micron
	Layer                 M3 :     169373 micron
	Layer                 M4 :      26660 micron
	Layer                 M5 :      33941 micron
	Layer                 M6 :      13650 micron
	Layer                 M7 :        705 micron
	Layer                 M8 :          7 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA78SQ(rot) :          2
	Via            VIA67SQ_C :        133
	Via       VIA67SQ_C(rot) :          4
	Via              VIA67SQ :          1
	Via         VIA67SQ(rot) :          1
	Via       VIA56SQ_C(rot) :         45
	Via              VIA56SQ :       1310
	Via              VIA45SQ :       4379
	Via         VIA45SQ(rot) :          4
	Via            VIA34SQ_C :          6
	Via       VIA34SQ_C(rot) :       7790
	Via          VIA34BAR2_C :         23
	Via              VIA34SQ :        259
	Via         VIA34SQ(rot) :        765
	Via     VIA3_34SQ_C(rot) :         11
	Via            VIA3_34SQ :         15
	Via       VIA3_34SQ(rot) :         10
	Via            VIA23SQ_C :     120466
	Via       VIA23SQ_C(rot) :          5
	Via          VIA23BAR2_C :          1
	Via              VIA23SQ :         18
	Via         VIA23SQ(rot) :          5
	Via            VIA23BAR1 :          3
	Via          VIA2_33SQ_C :        184
	Via          VIA23_3SQ_C :        177
	Via        VIA2_33_3SQ_C :         90
	Via            VIA12SQ_C :         26
	Via       VIA12SQ_C(rot) :      64741
	Via     VIA12BAR2_C(rot) :          6
	Via            VIA12LG_C :          2
	Via              VIA12SQ :        127
	Via         VIA12SQ(rot) :        168
	Via     VIA1_32SQ_C(rot) :        542
	Via     VIA12_3SQ_C(rot) :         19
	Via   VIA1_32_3SQ_C(rot) :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 201351 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120949  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120949  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 201351 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
    Layer VIA2       =  0.00% (0      / 120949  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 201351 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120949  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120949  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 26978
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> Begin building search trees for block cv32e40p_top:cv32e40p_routing.design
Done building search trees for block cv32e40p_top:cv32e40p_routing.design (time 0s)
icc2_shell> gui_show_error_data
icc2_shell> check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] Stage 3	Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] End	Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] Init	Elapsed =    0:00:04, CPU =    0:00:04
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10% 	Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 20% 	Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 30% 	Elapsed =    0:00:07, CPU =    0:00:07
[Check Net] 40% 	Elapsed =    0:00:07, CPU =    0:00:07
[Check Net] 50% 	Elapsed =    0:00:07, CPU =    0:00:07
[Check Net] 60% 	Elapsed =    0:00:07, CPU =    0:00:07
[Check Net] 70% 	Elapsed =    0:00:07, CPU =    0:00:07
[Check Net] 80% 	Elapsed =    0:00:08, CPU =    0:00:08
[Check Net] 90% 	Elapsed =    0:00:08, CPU =    0:00:08
Warning: Net pulp_clock_en_i has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net boot_addr_i[1] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net boot_addr_i[0] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net mtvec_addr_i[7] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net mtvec_addr_i[6] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net mtvec_addr_i[5] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net mtvec_addr_i[4] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net mtvec_addr_i[3] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net mtvec_addr_i[2] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net mtvec_addr_i[1] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net mtvec_addr_i[0] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net dm_halt_addr_i[1] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net dm_halt_addr_i[0] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net dm_exception_addr_i[1] has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Net dm_exception_addr_i[0] has less than 2 valid port. Skip open checking for this net. (RT-204)
[Check Net] All nets are submitted.
[Check Net] 100% 	Elapsed =    0:00:08, CPU =    0:00:08
[Check Net] 100%	Elapsed =    0:00:08, CPU =    0:00:08

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 26990.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:08, CPU =    0:00:08
1
icc2_shell> gui_show_error_data
icc2_shell> save_block cv32e40p_top:cv32e40p_routing
Information: Saving block 'cv32e40p_top:cv32e40p_routing.design'
icc2_shell> # ================================================ #
icc2_shell> # =================== Reports ==================== #
icc2_shell> # ================================================ #
icc2_shell> report_routing_rules -verbose >  reports/routing_rules.rpt
icc2_shell> report_utilization > reports/utilization.rpt
icc2_shell> check_pg_drc  > reports/drc_final.rpt
icc2_shell> check_routes  > reports/routes_violations.rpt
icc2_shell> report_design > reports/design.rpt
icc2_shell> report_cell   > reports/cells.rpt
icc2_shell> report_qor    > reports/qor.rpt
icc2_shell> report_timing -nosplit -delay_type max -max_paths 10 -significant_digits 3 > reports/setup.rpt
icc2_shell> report_timing -nosplit -delay_type min -max_paths 10 -significant_digits 3 > reports/hold.rpt
icc2_shell> save_block -as cv32e40p_routing
Information: Saving block 'cv32e40p_top:cv32e40p_routing.design'
1
icc2_shell> write_parasitics -output {./output/cv32e40p.spef}
Information: Design cv32e40p_routing has 26963 nets, 0 global routed, 26961 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
NEX: extract design cv32e40p_top
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
NEX: write corner ID 0 parasitics to ./output/cv32e40p.spef.tlup_max_25.spef 
spefName ./output/cv32e40p.spef.tlup_max_25.spef, corner name fast_Cmax 
NEX: write corner ID 1 parasitics to ./output/cv32e40p.spef.tlup_min_25.spef 
spefName ./output/cv32e40p.spef.tlup_min_25.spef, corner name fast_Cmin 
NEX: write corner ID 2 parasitics to ./output/cv32e40p.spef.tlup_max_125.spef 
spefName ./output/cv32e40p.spef.tlup_max_125.spef, corner name slow_Cmax 
NEX: write corner ID 3 parasitics to ./output/cv32e40p.spef.tlup_min_125.spef 
spefName ./output/cv32e40p.spef.tlup_min_125.spef, corner name slow_Cmin 
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_routing.design'. (TIM-125)
icc2_shell> write_sdc -nosplit -output {./output/cv32e40p.sdc}
1
icc2_shell> write_verilog -top_module_first -include {all} ./output/cv32e40p_all.v
1
icc2_shell> write_verilog -top_module_first ./output/cv32e40p.v
1
icc2_shell> quit
Maximum memory usage for this session: 911.46 MB
CPU usage for this session:    475 seconds (  0.13 hours)
Elapsed time for this session:   1468 seconds (  0.41 hours)
Thank you for using IC Compiler II.
