---
crate: rp2040_hal
layout: gnatdoc
gnatdoc: {
name: "RP2040_SVD.DMA",
qualified_name: "RP2040_SVD.DMA",
signature: "rp2040_svd.dma",
enclosing: "rp2040_svd",
is_private: false,
documentation: "-------------\n Registers --\n-------------",
documentation_snippet: "",
simple_types:    [
       {
       name: "CH0_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH0_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch0_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH0_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH0_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch0_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH0_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH0_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch0_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH0_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH0_CTRL_TRIG_TREQ_SEL_Field is\n   CH0_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH10_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH10_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch10_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH10_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH10_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH10_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch10_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH10_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH10_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH10_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch10_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH10_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH10_CTRL_TRIG_TREQ_SEL_Field is\n   CH10_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH11_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH11_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch11_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH11_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH11_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH11_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch11_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH11_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH11_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH11_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch11_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH11_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH11_CTRL_TRIG_TREQ_SEL_Field is\n   CH11_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH1_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH1_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch1_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH1_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH1_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch1_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH1_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH1_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch1_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH1_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH1_CTRL_TRIG_TREQ_SEL_Field is\n   CH1_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH2_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH2_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch2_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH2_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH2_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch2_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH2_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH2_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch2_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH2_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH2_CTRL_TRIG_TREQ_SEL_Field is\n   CH2_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH3_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH3_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch3_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH3_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH3_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch3_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH3_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH3_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch3_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH3_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH3_CTRL_TRIG_TREQ_SEL_Field is\n   CH3_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH4_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH4_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch4_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH4_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH4_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch4_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH4_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH4_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch4_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH4_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH4_CTRL_TRIG_TREQ_SEL_Field is\n   CH4_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH5_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH5_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch5_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH5_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH5_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch5_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH5_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH5_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch5_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH5_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH5_CTRL_TRIG_TREQ_SEL_Field is\n   CH5_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH6_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH6_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch6_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH6_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH6_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch6_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH6_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH6_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch6_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH6_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH6_CTRL_TRIG_TREQ_SEL_Field is\n   CH6_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH7_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH7_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch7_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH7_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH7_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch7_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH7_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH7_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch7_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH7_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH7_CTRL_TRIG_TREQ_SEL_Field is\n   CH7_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH8_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH8_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch8_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH8_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH8_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH8_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch8_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH8_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH8_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH8_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch8_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH8_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH8_CTRL_TRIG_TREQ_SEL_Field is\n   CH8_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "CH9_CTRL_TRIG_DATA_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH9_CTRL_TRIG_DATA_SIZE_Field",
       signature: "rp2040_svd.dma.ch9_ctrl_trig_data_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH9_CTRL_TRIG_DATA_SIZE_Field is\n  (SIZE_BYTE,\n   SIZE_HALFWORD,\n   SIZE_WORD)\n  with Size => 2;",
       }   ,
       {
       name: "CH9_CTRL_TRIG_RING_SIZE_Field",
       qualified_name: "RP2040_SVD.DMA.CH9_CTRL_TRIG_RING_SIZE_Field",
       signature: "rp2040_svd.dma.ch9_ctrl_trig_ring_size_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH9_CTRL_TRIG_RING_SIZE_Field is\n  (RING_NONE)\n  with Size => 4;",
       }   ,
       {
       name: "CH9_CTRL_TRIG_TREQ_SEL_Field",
       qualified_name: "RP2040_SVD.DMA.CH9_CTRL_TRIG_TREQ_SEL_Field",
       signature: "rp2040_svd.dma.ch9_ctrl_trig_treq_sel_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CH9_CTRL_TRIG_TREQ_SEL_Field_Reset\n  Select Timer 0 as TREQ\n@enum TIMER0\n  Select Timer 1 as TREQ\n@enum TIMER1\n  Select Timer 2 as TREQ (Optional)\n@enum TIMER2\n  Select Timer 3 as TREQ (Optional)\n@enum TIMER3\n  Permanent request, for unpaced transfers.\n@enum PERMANENT",
       documentation_snippet: "type CH9_CTRL_TRIG_TREQ_SEL_Field is\n   CH9_CTRL_TRIG_TREQ_SEL_Field_Reset,\n   TIMER0,\n   TIMER1,\n   TIMER2,\n   TIMER3,\n   PERMANENT)\n  with Size => 6;",
       }   ,
       {
       name: "SNIFF_CTRL_CALC_Field",
       qualified_name: "RP2040_SVD.DMA.SNIFF_CTRL_CALC_Field",
       signature: "rp2040_svd.dma.sniff_ctrl_calc_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum CRC32\n  Calculate a CRC-32 (IEEE802.3 polynomial) with bit reversed data\n@enum CRC32R\n  Calculate a CRC-16-CCITT\n@enum CRC16\n  Calculate a CRC-16-CCITT with bit reversed data\n@enum CRC16R\n  XOR reduction over all data. == 1 if the total 1 population count is odd.\n@enum EVEN\n  Calculate a simple 32-bit checksum (addition with a 32 bit accumulator)\n@enum SUM",
       documentation_snippet: "type SNIFF_CTRL_CALC_Field is\n   CRC32,\n   CRC32R,\n   CRC16,\n   CRC16R,\n   EVEN,\n   SUM)\n  with Size => 4;",
       }   ,
   ]
,record_types:    [
       {
       name: "CH0_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH0_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch0_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH0_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH0_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH0_CTRL_TRIG_CHAIN_TO_Field := 16#0#;\n   TREQ_SEL       : CH0_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH0_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH0_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH0_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch0_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_DBG_CTDREQ_Register is record\n   CH0_DBG_CTDREQ : CH0_DBG_CTDREQ_CH0_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH10_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH10_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch10_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH10_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH10_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH10_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH10_CTRL_TRIG_CHAIN_TO_Field := 16#A#;\n   TREQ_SEL       : CH10_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH10_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH10_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH10_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch10_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH10_DBG_CTDREQ_Register is record\n   CH10_DBG_CTDREQ : CH10_DBG_CTDREQ_CH10_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31   : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH11_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH11_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch11_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH11_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH11_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH11_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH11_CTRL_TRIG_CHAIN_TO_Field := 16#B#;\n   TREQ_SEL       : CH11_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH11_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH11_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH11_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch11_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH11_DBG_CTDREQ_Register is record\n   CH11_DBG_CTDREQ : CH11_DBG_CTDREQ_CH11_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31   : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH1_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH1_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch1_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH1_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH1_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH1_CTRL_TRIG_CHAIN_TO_Field := 16#1#;\n   TREQ_SEL       : CH1_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH1_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH1_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH1_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch1_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_DBG_CTDREQ_Register is record\n   CH1_DBG_CTDREQ : CH1_DBG_CTDREQ_CH1_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH2_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH2_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch2_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH2_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH2_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH2_CTRL_TRIG_CHAIN_TO_Field := 16#2#;\n   TREQ_SEL       : CH2_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH2_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH2_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH2_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch2_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_DBG_CTDREQ_Register is record\n   CH2_DBG_CTDREQ : CH2_DBG_CTDREQ_CH2_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH3_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH3_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch3_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH3_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH3_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH3_CTRL_TRIG_CHAIN_TO_Field := 16#3#;\n   TREQ_SEL       : CH3_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH3_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH3_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH3_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch3_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_DBG_CTDREQ_Register is record\n   CH3_DBG_CTDREQ : CH3_DBG_CTDREQ_CH3_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH4_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH4_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch4_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH4_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH4_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH4_CTRL_TRIG_CHAIN_TO_Field := 16#4#;\n   TREQ_SEL       : CH4_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH4_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH4_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH4_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch4_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_DBG_CTDREQ_Register is record\n   CH4_DBG_CTDREQ : CH4_DBG_CTDREQ_CH4_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH5_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH5_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch5_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH5_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH5_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH5_CTRL_TRIG_CHAIN_TO_Field := 16#5#;\n   TREQ_SEL       : CH5_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH5_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH5_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH5_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch5_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_DBG_CTDREQ_Register is record\n   CH5_DBG_CTDREQ : CH5_DBG_CTDREQ_CH5_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH6_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH6_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch6_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH6_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH6_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH6_CTRL_TRIG_CHAIN_TO_Field := 16#6#;\n   TREQ_SEL       : CH6_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH6_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH6_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH6_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch6_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_DBG_CTDREQ_Register is record\n   CH6_DBG_CTDREQ : CH6_DBG_CTDREQ_CH6_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH7_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH7_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch7_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH7_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH7_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH7_CTRL_TRIG_CHAIN_TO_Field := 16#7#;\n   TREQ_SEL       : CH7_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH7_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH7_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH7_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch7_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_DBG_CTDREQ_Register is record\n   CH7_DBG_CTDREQ : CH7_DBG_CTDREQ_CH7_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH8_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH8_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch8_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH8_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH8_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH8_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH8_CTRL_TRIG_CHAIN_TO_Field := 16#8#;\n   TREQ_SEL       : CH8_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH8_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH8_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH8_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch8_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH8_DBG_CTDREQ_Register is record\n   CH8_DBG_CTDREQ : CH8_DBG_CTDREQ_CH8_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH9_CTRL_TRIG_Register",
       qualified_name: "RP2040_SVD.DMA.CH9_CTRL_TRIG_Register",
       signature: "rp2040_svd.dma.ch9_ctrl_trig_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH9_CTRL_TRIG_Register is record\n   EN             : Boolean := False;\n   HIGH_PRIORITY  : Boolean := False;\n   DATA_SIZE      : CH9_CTRL_TRIG_DATA_SIZE_Field :=\n                     RP2040_SVD.DMA.SIZE_BYTE;\n   INCR_READ      : Boolean := False;\n   INCR_WRITE     : Boolean := False;\n   RING_SIZE      : CH9_CTRL_TRIG_RING_SIZE_Field :=\n                     RP2040_SVD.DMA.RING_NONE;\n   RING_SEL       : Boolean := False;\n   CHAIN_TO       : CH9_CTRL_TRIG_CHAIN_TO_Field := 16#9#;\n   TREQ_SEL       : CH9_CTRL_TRIG_TREQ_SEL_Field :=\n                     CH9_CTRL_TRIG_TREQ_SEL_Field_Reset;\n   IRQ_QUIET      : Boolean := False;\n   BSWAP          : Boolean := False;\n   SNIFF_EN       : Boolean := False;\n   BUSY           : Boolean := False;\n   Reserved_25_28 : HAL.UInt4 := 16#0#;\n   WRITE_ERROR    : Boolean := False;\n   READ_ERROR     : Boolean := False;\n   AHB_ERROR      : Boolean := False;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH9_DBG_CTDREQ_Register",
       qualified_name: "RP2040_SVD.DMA.CH9_DBG_CTDREQ_Register",
       signature: "rp2040_svd.dma.ch9_dbg_ctdreq_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH9_DBG_CTDREQ_Register is record\n   CH9_DBG_CTDREQ : CH9_DBG_CTDREQ_CH9_DBG_CTDREQ_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CHAN_ABORT_Register",
       qualified_name: "RP2040_SVD.DMA.CHAN_ABORT_Register",
       signature: "rp2040_svd.dma.chan_abort_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CHAN_ABORT_Register is record\n   CHAN_ABORT     : CHAN_ABORT_CHAN_ABORT_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "DMA_Peripheral",
       qualified_name: "RP2040_SVD.DMA.DMA_Peripheral",
       signature: "rp2040_svd.dma.dma_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DMA_Peripheral is record\n   CH0_READ_ADDR             : aliased HAL.UInt32;\n   CH0_WRITE_ADDR            : aliased HAL.UInt32;\n   CH0_TRANS_COUNT           : aliased HAL.UInt32;\n   CH0_CTRL_TRIG             : aliased CH0_CTRL_TRIG_Register;\n   CH0_AL1_CTRL              : aliased HAL.UInt32;\n   CH0_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH0_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH0_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH0_AL2_CTRL              : aliased HAL.UInt32;\n   CH0_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH0_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH0_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH0_AL3_CTRL              : aliased HAL.UInt32;\n   CH0_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH0_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH0_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH1_READ_ADDR             : aliased HAL.UInt32;\n   CH1_WRITE_ADDR            : aliased HAL.UInt32;\n   CH1_TRANS_COUNT           : aliased HAL.UInt32;\n   CH1_CTRL_TRIG             : aliased CH1_CTRL_TRIG_Register;\n   CH1_AL1_CTRL              : aliased HAL.UInt32;\n   CH1_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH1_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH1_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH1_AL2_CTRL              : aliased HAL.UInt32;\n   CH1_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH1_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH1_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH1_AL3_CTRL              : aliased HAL.UInt32;\n   CH1_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH1_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH1_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH2_READ_ADDR             : aliased HAL.UInt32;\n   CH2_WRITE_ADDR            : aliased HAL.UInt32;\n   CH2_TRANS_COUNT           : aliased HAL.UInt32;\n   CH2_CTRL_TRIG             : aliased CH2_CTRL_TRIG_Register;\n   CH2_AL1_CTRL              : aliased HAL.UInt32;\n   CH2_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH2_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH2_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH2_AL2_CTRL              : aliased HAL.UInt32;\n   CH2_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH2_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH2_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH2_AL3_CTRL              : aliased HAL.UInt32;\n   CH2_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH2_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH2_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH3_READ_ADDR             : aliased HAL.UInt32;\n   CH3_WRITE_ADDR            : aliased HAL.UInt32;\n   CH3_TRANS_COUNT           : aliased HAL.UInt32;\n   CH3_CTRL_TRIG             : aliased CH3_CTRL_TRIG_Register;\n   CH3_AL1_CTRL              : aliased HAL.UInt32;\n   CH3_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH3_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH3_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH3_AL2_CTRL              : aliased HAL.UInt32;\n   CH3_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH3_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH3_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH3_AL3_CTRL              : aliased HAL.UInt32;\n   CH3_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH3_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH3_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH4_READ_ADDR             : aliased HAL.UInt32;\n   CH4_WRITE_ADDR            : aliased HAL.UInt32;\n   CH4_TRANS_COUNT           : aliased HAL.UInt32;\n   CH4_CTRL_TRIG             : aliased CH4_CTRL_TRIG_Register;\n   CH4_AL1_CTRL              : aliased HAL.UInt32;\n   CH4_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH4_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH4_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH4_AL2_CTRL              : aliased HAL.UInt32;\n   CH4_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH4_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH4_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH4_AL3_CTRL              : aliased HAL.UInt32;\n   CH4_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH4_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH4_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH5_READ_ADDR             : aliased HAL.UInt32;\n   CH5_WRITE_ADDR            : aliased HAL.UInt32;\n   CH5_TRANS_COUNT           : aliased HAL.UInt32;\n   CH5_CTRL_TRIG             : aliased CH5_CTRL_TRIG_Register;\n   CH5_AL1_CTRL              : aliased HAL.UInt32;\n   CH5_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH5_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH5_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH5_AL2_CTRL              : aliased HAL.UInt32;\n   CH5_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH5_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH5_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH5_AL3_CTRL              : aliased HAL.UInt32;\n   CH5_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH5_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH5_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH6_READ_ADDR             : aliased HAL.UInt32;\n   CH6_WRITE_ADDR            : aliased HAL.UInt32;\n   CH6_TRANS_COUNT           : aliased HAL.UInt32;\n   CH6_CTRL_TRIG             : aliased CH6_CTRL_TRIG_Register;\n   CH6_AL1_CTRL              : aliased HAL.UInt32;\n   CH6_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH6_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH6_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH6_AL2_CTRL              : aliased HAL.UInt32;\n   CH6_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH6_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH6_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH6_AL3_CTRL              : aliased HAL.UInt32;\n   CH6_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH6_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH6_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH7_READ_ADDR             : aliased HAL.UInt32;\n   CH7_WRITE_ADDR            : aliased HAL.UInt32;\n   CH7_TRANS_COUNT           : aliased HAL.UInt32;\n   CH7_CTRL_TRIG             : aliased CH7_CTRL_TRIG_Register;\n   CH7_AL1_CTRL              : aliased HAL.UInt32;\n   CH7_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH7_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH7_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH7_AL2_CTRL              : aliased HAL.UInt32;\n   CH7_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH7_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH7_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH7_AL3_CTRL              : aliased HAL.UInt32;\n   CH7_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH7_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH7_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH8_READ_ADDR             : aliased HAL.UInt32;\n   CH8_WRITE_ADDR            : aliased HAL.UInt32;\n   CH8_TRANS_COUNT           : aliased HAL.UInt32;\n   CH8_CTRL_TRIG             : aliased CH8_CTRL_TRIG_Register;\n   CH8_AL1_CTRL              : aliased HAL.UInt32;\n   CH8_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH8_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH8_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH8_AL2_CTRL              : aliased HAL.UInt32;\n   CH8_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH8_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH8_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH8_AL3_CTRL              : aliased HAL.UInt32;\n   CH8_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH8_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH8_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH9_READ_ADDR             : aliased HAL.UInt32;\n   CH9_WRITE_ADDR            : aliased HAL.UInt32;\n   CH9_TRANS_COUNT           : aliased HAL.UInt32;\n   CH9_CTRL_TRIG             : aliased CH9_CTRL_TRIG_Register;\n   CH9_AL1_CTRL              : aliased HAL.UInt32;\n   CH9_AL1_READ_ADDR         : aliased HAL.UInt32;\n   CH9_AL1_WRITE_ADDR        : aliased HAL.UInt32;\n   CH9_AL1_TRANS_COUNT_TRIG  : aliased HAL.UInt32;\n   CH9_AL2_CTRL              : aliased HAL.UInt32;\n   CH9_AL2_TRANS_COUNT       : aliased HAL.UInt32;\n   CH9_AL2_READ_ADDR         : aliased HAL.UInt32;\n   CH9_AL2_WRITE_ADDR_TRIG   : aliased HAL.UInt32;\n   CH9_AL3_CTRL              : aliased HAL.UInt32;\n   CH9_AL3_WRITE_ADDR        : aliased HAL.UInt32;\n   CH9_AL3_TRANS_COUNT       : aliased HAL.UInt32;\n   CH9_AL3_READ_ADDR_TRIG    : aliased HAL.UInt32;\n   CH10_READ_ADDR            : aliased HAL.UInt32;\n   CH10_WRITE_ADDR           : aliased HAL.UInt32;\n   CH10_TRANS_COUNT          : aliased HAL.UInt32;\n   CH10_CTRL_TRIG            : aliased CH10_CTRL_TRIG_Register;\n   CH10_AL1_CTRL             : aliased HAL.UInt32;\n   CH10_AL1_READ_ADDR        : aliased HAL.UInt32;\n   CH10_AL1_WRITE_ADDR       : aliased HAL.UInt32;\n   CH10_AL1_TRANS_COUNT_TRIG : aliased HAL.UInt32;\n   CH10_AL2_CTRL             : aliased HAL.UInt32;\n   CH10_AL2_TRANS_COUNT      : aliased HAL.UInt32;\n   CH10_AL2_READ_ADDR        : aliased HAL.UInt32;\n   CH10_AL2_WRITE_ADDR_TRIG  : aliased HAL.UInt32;\n   CH10_AL3_CTRL             : aliased HAL.UInt32;\n   CH10_AL3_WRITE_ADDR       : aliased HAL.UInt32;\n   CH10_AL3_TRANS_COUNT      : aliased HAL.UInt32;\n   CH10_AL3_READ_ADDR_TRIG   : aliased HAL.UInt32;\n   CH11_READ_ADDR            : aliased HAL.UInt32;\n   CH11_WRITE_ADDR           : aliased HAL.UInt32;\n   CH11_TRANS_COUNT          : aliased HAL.UInt32;\n   CH11_CTRL_TRIG            : aliased CH11_CTRL_TRIG_Register;\n   CH11_AL1_CTRL             : aliased HAL.UInt32;\n   CH11_AL1_READ_ADDR        : aliased HAL.UInt32;\n   CH11_AL1_WRITE_ADDR       : aliased HAL.UInt32;\n   CH11_AL1_TRANS_COUNT_TRIG : aliased HAL.UInt32;\n   CH11_AL2_CTRL             : aliased HAL.UInt32;\n   CH11_AL2_TRANS_COUNT      : aliased HAL.UInt32;\n   CH11_AL2_READ_ADDR        : aliased HAL.UInt32;\n   CH11_AL2_WRITE_ADDR_TRIG  : aliased HAL.UInt32;\n   CH11_AL3_CTRL             : aliased HAL.UInt32;\n   CH11_AL3_WRITE_ADDR       : aliased HAL.UInt32;\n   CH11_AL3_TRANS_COUNT      : aliased HAL.UInt32;\n   CH11_AL3_READ_ADDR_TRIG   : aliased HAL.UInt32;\n   INTR                      : aliased INTR_Register;\n   INTE0                     : aliased INTE0_Register;\n   INTF0                     : aliased INTF0_Register;\n   INTS0                     : aliased INTS0_Register;\n   INTE1                     : aliased INTE1_Register;\n   INTF1                     : aliased INTF1_Register;\n   INTS1                     : aliased INTS1_Register;\n   TIMER0                    : aliased TIMER_Register;\n   TIMER1                    : aliased TIMER_Register;\n   TIMER2                    : aliased TIMER_Register;\n   TIMER3                    : aliased TIMER_Register;\n   MULTI_CHAN_TRIGGER        : aliased MULTI_CHAN_TRIGGER_Register;\n   SNIFF_CTRL                : aliased SNIFF_CTRL_Register;\n   SNIFF_DATA                : aliased HAL.UInt32;\n   FIFO_LEVELS               : aliased FIFO_LEVELS_Register;\n   CHAN_ABORT                : aliased CHAN_ABORT_Register;\n   N_CHANNELS                : aliased N_CHANNELS_Register;\n   CH0_DBG_CTDREQ            : aliased CH0_DBG_CTDREQ_Register;\n   CH0_DBG_TCR               : aliased HAL.UInt32;\n   CH1_DBG_CTDREQ            : aliased CH1_DBG_CTDREQ_Register;\n   CH1_DBG_TCR               : aliased HAL.UInt32;\n   CH2_DBG_CTDREQ            : aliased CH2_DBG_CTDREQ_Register;\n   CH2_DBG_TCR               : aliased HAL.UInt32;\n   CH3_DBG_CTDREQ            : aliased CH3_DBG_CTDREQ_Register;\n   CH3_DBG_TCR               : aliased HAL.UInt32;\n   CH4_DBG_CTDREQ            : aliased CH4_DBG_CTDREQ_Register;\n   CH4_DBG_TCR               : aliased HAL.UInt32;\n   CH5_DBG_CTDREQ            : aliased CH5_DBG_CTDREQ_Register;\n   CH5_DBG_TCR               : aliased HAL.UInt32;\n   CH6_DBG_CTDREQ            : aliased CH6_DBG_CTDREQ_Register;\n   CH6_DBG_TCR               : aliased HAL.UInt32;\n   CH7_DBG_CTDREQ            : aliased CH7_DBG_CTDREQ_Register;\n   CH7_DBG_TCR               : aliased HAL.UInt32;\n   CH8_DBG_CTDREQ            : aliased CH8_DBG_CTDREQ_Register;\n   CH8_DBG_TCR               : aliased HAL.UInt32;\n   CH9_DBG_CTDREQ            : aliased CH9_DBG_CTDREQ_Register;\n   CH9_DBG_TCR               : aliased HAL.UInt32;\n   CH10_DBG_CTDREQ           : aliased CH10_DBG_CTDREQ_Register;\n   CH10_DBG_TCR              : aliased HAL.UInt32;\n   CH11_DBG_CTDREQ           : aliased CH11_DBG_CTDREQ_Register;\n   CH11_DBG_TCR              : aliased HAL.UInt32;\nend record\n  with Volatile;",
       }   ,
       {
       name: "FIFO_LEVELS_Register",
       qualified_name: "RP2040_SVD.DMA.FIFO_LEVELS_Register",
       signature: "rp2040_svd.dma.fifo_levels_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type FIFO_LEVELS_Register is record\n   TDF_LVL        : FIFO_LEVELS_TDF_LVL_Field;\n   WAF_LVL        : FIFO_LEVELS_WAF_LVL_Field;\n   RAF_LVL        : FIFO_LEVELS_RAF_LVL_Field;\n   Reserved_24_31 : HAL.UInt8;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTE0_Register",
       qualified_name: "RP2040_SVD.DMA.INTE0_Register",
       signature: "rp2040_svd.dma.inte0_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTE0_Register is record\n   INTE0          : INTE0_INTE0_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTE1_Register",
       qualified_name: "RP2040_SVD.DMA.INTE1_Register",
       signature: "rp2040_svd.dma.inte1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTE1_Register is record\n   INTE1          : INTE1_INTE1_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTF0_Register",
       qualified_name: "RP2040_SVD.DMA.INTF0_Register",
       signature: "rp2040_svd.dma.intf0_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTF0_Register is record\n   INTF0          : INTF0_INTF0_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTF1_Register",
       qualified_name: "RP2040_SVD.DMA.INTF1_Register",
       signature: "rp2040_svd.dma.intf1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTF1_Register is record\n   INTF1          : INTF1_INTF1_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTR_Register",
       qualified_name: "RP2040_SVD.DMA.INTR_Register",
       signature: "rp2040_svd.dma.intr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTR_Register is record\n   INTR           : INTR_INTR_Field;\n   Reserved_16_31 : HAL.UInt16;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTS0_Register",
       qualified_name: "RP2040_SVD.DMA.INTS0_Register",
       signature: "rp2040_svd.dma.ints0_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTS0_Register is record\n   INTS0          : INTS0_INTS0_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTS1_Register",
       qualified_name: "RP2040_SVD.DMA.INTS1_Register",
       signature: "rp2040_svd.dma.ints1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTS1_Register is record\n   INTS1          : INTS1_INTS1_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "MULTI_CHAN_TRIGGER_Register",
       qualified_name: "RP2040_SVD.DMA.MULTI_CHAN_TRIGGER_Register",
       signature: "rp2040_svd.dma.multi_chan_trigger_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type MULTI_CHAN_TRIGGER_Register is record\n   MULTI_CHAN_TRIGGER : MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGER_Field :=\n                         16#0#;\n   Reserved_16_31     : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "N_CHANNELS_Register",
       qualified_name: "RP2040_SVD.DMA.N_CHANNELS_Register",
       signature: "rp2040_svd.dma.n_channels_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type N_CHANNELS_Register is record\n   N_CHANNELS    : N_CHANNELS_N_CHANNELS_Field;\n   Reserved_5_31 : HAL.UInt27;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "SNIFF_CTRL_Register",
       qualified_name: "RP2040_SVD.DMA.SNIFF_CTRL_Register",
       signature: "rp2040_svd.dma.sniff_ctrl_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SNIFF_CTRL_Register is record\n   EN             : Boolean := False;\n   DMACH          : SNIFF_CTRL_DMACH_Field := 16#0#;\n   CALC           : SNIFF_CTRL_CALC_Field := RP2040_SVD.DMA.CRC32;\n   BSWAP          : Boolean := False;\n   OUT_REV        : Boolean := False;\n   OUT_INV        : Boolean := False;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "TIMER_Register",
       qualified_name: "RP2040_SVD.DMA.TIMER_Register",
       signature: "rp2040_svd.dma.timer_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TIMER_Register is record\n   Y : TIMER_Y_Field := 16#0#;\n   X : TIMER_X_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
   ]
,subtypes:    [
       {
       name: "CH0_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH0_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch0_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH0_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH0_DBG_CTDREQ_CH0_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH0_DBG_CTDREQ_CH0_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch0_dbg_ctdreq_ch0_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH0_DBG_CTDREQ_CH0_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH10_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH10_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch10_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH10_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH10_DBG_CTDREQ_CH10_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH10_DBG_CTDREQ_CH10_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch10_dbg_ctdreq_ch10_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH10_DBG_CTDREQ_CH10_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH11_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH11_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch11_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH11_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH11_DBG_CTDREQ_CH11_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH11_DBG_CTDREQ_CH11_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch11_dbg_ctdreq_ch11_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH11_DBG_CTDREQ_CH11_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH1_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH1_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch1_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH1_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH1_DBG_CTDREQ_CH1_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH1_DBG_CTDREQ_CH1_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch1_dbg_ctdreq_ch1_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH1_DBG_CTDREQ_CH1_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH2_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH2_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch2_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH2_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH2_DBG_CTDREQ_CH2_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH2_DBG_CTDREQ_CH2_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch2_dbg_ctdreq_ch2_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH2_DBG_CTDREQ_CH2_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH3_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH3_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch3_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH3_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH3_DBG_CTDREQ_CH3_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH3_DBG_CTDREQ_CH3_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch3_dbg_ctdreq_ch3_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH3_DBG_CTDREQ_CH3_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH4_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH4_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch4_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH4_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH4_DBG_CTDREQ_CH4_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH4_DBG_CTDREQ_CH4_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch4_dbg_ctdreq_ch4_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH4_DBG_CTDREQ_CH4_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH5_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH5_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch5_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH5_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH5_DBG_CTDREQ_CH5_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH5_DBG_CTDREQ_CH5_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch5_dbg_ctdreq_ch5_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH5_DBG_CTDREQ_CH5_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH6_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH6_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch6_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH6_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH6_DBG_CTDREQ_CH6_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH6_DBG_CTDREQ_CH6_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch6_dbg_ctdreq_ch6_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH6_DBG_CTDREQ_CH6_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH7_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH7_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch7_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH7_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH7_DBG_CTDREQ_CH7_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH7_DBG_CTDREQ_CH7_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch7_dbg_ctdreq_ch7_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH7_DBG_CTDREQ_CH7_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH8_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH8_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch8_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH8_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH8_DBG_CTDREQ_CH8_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH8_DBG_CTDREQ_CH8_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch8_dbg_ctdreq_ch8_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH8_DBG_CTDREQ_CH8_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CH9_CTRL_TRIG_CHAIN_TO_Field",
       qualified_name: "RP2040_SVD.DMA.CH9_CTRL_TRIG_CHAIN_TO_Field",
       signature: "rp2040_svd.dma.ch9_ctrl_trig_chain_to_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH9_CTRL_TRIG_CHAIN_TO_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH9_DBG_CTDREQ_CH9_DBG_CTDREQ_Field",
       qualified_name: "RP2040_SVD.DMA.CH9_DBG_CTDREQ_CH9_DBG_CTDREQ_Field",
       signature: "rp2040_svd.dma.ch9_dbg_ctdreq_ch9_dbg_ctdreq_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH9_DBG_CTDREQ_CH9_DBG_CTDREQ_Field is HAL.UInt6;",
       }   ,
       {
       name: "CHAN_ABORT_CHAN_ABORT_Field",
       qualified_name: "RP2040_SVD.DMA.CHAN_ABORT_CHAN_ABORT_Field",
       signature: "rp2040_svd.dma.chan_abort_chan_abort_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CHAN_ABORT_CHAN_ABORT_Field is HAL.UInt16;",
       }   ,
       {
       name: "FIFO_LEVELS_RAF_LVL_Field",
       qualified_name: "RP2040_SVD.DMA.FIFO_LEVELS_RAF_LVL_Field",
       signature: "rp2040_svd.dma.fifo_levels_raf_lvl_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype FIFO_LEVELS_RAF_LVL_Field is HAL.UInt8;",
       }   ,
       {
       name: "FIFO_LEVELS_TDF_LVL_Field",
       qualified_name: "RP2040_SVD.DMA.FIFO_LEVELS_TDF_LVL_Field",
       signature: "rp2040_svd.dma.fifo_levels_tdf_lvl_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype FIFO_LEVELS_TDF_LVL_Field is HAL.UInt8;",
       }   ,
       {
       name: "FIFO_LEVELS_WAF_LVL_Field",
       qualified_name: "RP2040_SVD.DMA.FIFO_LEVELS_WAF_LVL_Field",
       signature: "rp2040_svd.dma.fifo_levels_waf_lvl_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype FIFO_LEVELS_WAF_LVL_Field is HAL.UInt8;",
       }   ,
       {
       name: "INTE0_INTE0_Field",
       qualified_name: "RP2040_SVD.DMA.INTE0_INTE0_Field",
       signature: "rp2040_svd.dma.inte0_inte0_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTE0_INTE0_Field is HAL.UInt16;",
       }   ,
       {
       name: "INTE1_INTE1_Field",
       qualified_name: "RP2040_SVD.DMA.INTE1_INTE1_Field",
       signature: "rp2040_svd.dma.inte1_inte1_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTE1_INTE1_Field is HAL.UInt16;",
       }   ,
       {
       name: "INTF0_INTF0_Field",
       qualified_name: "RP2040_SVD.DMA.INTF0_INTF0_Field",
       signature: "rp2040_svd.dma.intf0_intf0_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTF0_INTF0_Field is HAL.UInt16;",
       }   ,
       {
       name: "INTF1_INTF1_Field",
       qualified_name: "RP2040_SVD.DMA.INTF1_INTF1_Field",
       signature: "rp2040_svd.dma.intf1_intf1_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTF1_INTF1_Field is HAL.UInt16;",
       }   ,
       {
       name: "INTR_INTR_Field",
       qualified_name: "RP2040_SVD.DMA.INTR_INTR_Field",
       signature: "rp2040_svd.dma.intr_intr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTR_INTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "INTS0_INTS0_Field",
       qualified_name: "RP2040_SVD.DMA.INTS0_INTS0_Field",
       signature: "rp2040_svd.dma.ints0_ints0_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTS0_INTS0_Field is HAL.UInt16;",
       }   ,
       {
       name: "INTS1_INTS1_Field",
       qualified_name: "RP2040_SVD.DMA.INTS1_INTS1_Field",
       signature: "rp2040_svd.dma.ints1_ints1_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTS1_INTS1_Field is HAL.UInt16;",
       }   ,
       {
       name: "MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGER_Field",
       qualified_name: "RP2040_SVD.DMA.MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGER_Field",
       signature: "rp2040_svd.dma.multi_chan_trigger_multi_chan_trigger_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGER_Field is HAL.UInt16;",
       }   ,
       {
       name: "N_CHANNELS_N_CHANNELS_Field",
       qualified_name: "RP2040_SVD.DMA.N_CHANNELS_N_CHANNELS_Field",
       signature: "rp2040_svd.dma.n_channels_n_channels_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype N_CHANNELS_N_CHANNELS_Field is HAL.UInt5;",
       }   ,
       {
       name: "SNIFF_CTRL_DMACH_Field",
       qualified_name: "RP2040_SVD.DMA.SNIFF_CTRL_DMACH_Field",
       signature: "rp2040_svd.dma.sniff_ctrl_dmach_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype SNIFF_CTRL_DMACH_Field is HAL.UInt4;",
       }   ,
       {
       name: "TIMER_X_Field",
       qualified_name: "RP2040_SVD.DMA.TIMER_X_Field",
       signature: "rp2040_svd.dma.timer_x_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype TIMER_X_Field is HAL.UInt16;",
       }   ,
       {
       name: "TIMER_Y_Field",
       qualified_name: "RP2040_SVD.DMA.TIMER_Y_Field",
       signature: "rp2040_svd.dma.timer_y_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype TIMER_Y_Field is HAL.UInt16;",
       }   ,
   ]
,variables:    [
       {
       name: "DMA_Periph",
       qualified_name: "RP2040_SVD.DMA.DMA_Periph",
       signature: "rp2040_svd.dma.dma_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "DMA_Periph : aliased DMA_Peripheral\n  with Import, Address => DMA_Base;",
       }   ,
   ]
,}
---
