\section{Synthesis}

\subsection{Area and Gate Count}
Example synthesis results vary based on \texttt{fifoDepth} and other settings. An illustrative table:

\input{../../out/doc/synth_sta.tex}

\subsection{Timing Constraints}
An \texttt{.sdc} file can be generated to specify clock period, input/output constraints, etc. For example:
\begin{verbatim}
create_clock -name PCLK -period 10.0 [get_ports PCLK]
set_input_delay 2.0 -clock PCLK [get_ports rx]
set_output_delay 2.0 -clock PCLK [get_ports tx]
\end{verbatim}

\subsection{Multicycle and False Paths}
Typically, no multicycle or false paths are required if the design runs entirely from \texttt{PCLK} with no asynchronous logic. Check your usage and tool warnings for final closure.
