Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 11 22:39:02 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  148         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (148)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (421)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (55)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (148)
--------------------------
 There are 148 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (421)
--------------------------------------------------
 There are 421 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (55)
-------------------------------------
 There are 55 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  459          inf        0.000                      0                  459           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           459 Endpoints
Min Delay           459 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.490ns  (logic 2.286ns (65.503%)  route 1.204ns (34.497%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.195     1.614    bd_0_i/hls_inst/inst/control_s_axi_U/b[1]
    SLICE_X27Y70         LUT2 (Prop_lut2_I0_O)        0.299     1.913 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.577 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.691 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.805 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.805    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.919 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.928    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.156    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.490 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.490    bd_0_i/hls_inst/inst/control_s_axi_U/c[29]
    SLICE_X27Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.469ns  (logic 2.265ns (65.294%)  route 1.204ns (34.706%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.195     1.614    bd_0_i/hls_inst/inst/control_s_axi_U/b[1]
    SLICE_X27Y70         LUT2 (Prop_lut2_I0_O)        0.299     1.913 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.577 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.691 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.805 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.805    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.919 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.928    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.156    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.469 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.469    bd_0_i/hls_inst/inst/control_s_axi_U/c[31]
    SLICE_X27Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.395ns  (logic 2.191ns (64.538%)  route 1.204ns (35.462%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.195     1.614    bd_0_i/hls_inst/inst/control_s_axi_U/b[1]
    SLICE_X27Y70         LUT2 (Prop_lut2_I0_O)        0.299     1.913 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.577 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.691 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.805 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.805    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.919 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.928    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.156    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.395 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.395    bd_0_i/hls_inst/inst/control_s_axi_U/c[30]
    SLICE_X27Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.379ns  (logic 2.175ns (64.370%)  route 1.204ns (35.630%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.195     1.614    bd_0_i/hls_inst/inst/control_s_axi_U/b[1]
    SLICE_X27Y70         LUT2 (Prop_lut2_I0_O)        0.299     1.913 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.577 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.691 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.805 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.805    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.919 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.928    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.156    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.379 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.379    bd_0_i/hls_inst/inst/control_s_axi_U/c[28]
    SLICE_X27Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 2.172ns (64.338%)  route 1.204ns (35.662%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.195     1.614    bd_0_i/hls_inst/inst/control_s_axi_U/b[1]
    SLICE_X27Y70         LUT2 (Prop_lut2_I0_O)        0.299     1.913 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.577 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.691 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.805 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.805    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.919 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.928    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.376 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.376    bd_0_i/hls_inst/inst/control_s_axi_U/c[25]
    SLICE_X27Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.355ns  (logic 2.151ns (64.115%)  route 1.204ns (35.885%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.195     1.614    bd_0_i/hls_inst/inst/control_s_axi_U/b[1]
    SLICE_X27Y70         LUT2 (Prop_lut2_I0_O)        0.299     1.913 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.577 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.691 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.805 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.805    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.919 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.928    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.355 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.355    bd_0_i/hls_inst/inst/control_s_axi_U/c[27]
    SLICE_X27Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.124ns (3.703%)  route 3.225ns (96.297%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=112, routed)         2.252     3.349    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X32Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.124ns (3.703%)  route 3.225ns (96.297%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=112, routed)         2.252     3.349    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X32Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.124ns (3.703%)  route 3.225ns (96.297%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=112, routed)         2.252     3.349    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X32Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 2.077ns (63.306%)  route 1.204ns (36.694%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.195     1.614    bd_0_i/hls_inst/inst/control_s_axi_U/b[1]
    SLICE_X27Y70         LUT2 (Prop_lut2_I0_O)        0.299     1.913 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.577 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.691 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.805 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.805    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.919 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.928    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.281 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.281    bd_0_i/hls_inst/inst/control_s_axi_U/c[26]
    SLICE_X27Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[14]/C
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[14]/Q
                         net (fo=1, routed)           0.054     0.195    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[14]
    SLICE_X26Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.240    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[14]_i_1_n_0
    SLICE_X26Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/Q
                         net (fo=3, routed)           0.065     0.206    bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt1
    SLICE_X30Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.251 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_i_1/O
                         net (fo=1, routed)           0.000     0.251    bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt0
    SLICE_X30Y72         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.248%)  route 0.108ns (36.752%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]/C
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[15]
    SLICE_X29Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.294 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.294    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X29Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.761%)  route 0.110ns (37.239%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[26]/C
    SLICE_X27Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[26]/Q
                         net (fo=1, routed)           0.110     0.251    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[26]
    SLICE_X29Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.296 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.296    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[26]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[22]/C
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[22]/Q
                         net (fo=1, routed)           0.112     0.253    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[22]
    SLICE_X26Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.298 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.298    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[22]_i_1_n_0
    SLICE_X26Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.337%)  route 0.112ns (37.663%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]/C
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]/Q
                         net (fo=1, routed)           0.112     0.253    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[19]
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.298 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.298    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[19]_i_1_n_0
    SLICE_X26Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.337%)  route 0.112ns (37.663%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]/C
    SLICE_X27Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]/Q
                         net (fo=1, routed)           0.112     0.253    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[27]
    SLICE_X26Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.298 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.298    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[27]_i_1_n_0
    SLICE_X26Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.731%)  route 0.115ns (38.269%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]/C
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]/Q
                         net (fo=1, routed)           0.115     0.256    bd_0_i/hls_inst/inst/control_s_axi_U/int_c[11]
    SLICE_X28Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.301    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[11]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.531%)  route 0.132ns (41.469%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[20]/C
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[20]/Q
                         net (fo=3, routed)           0.132     0.273    bd_0_i/hls_inst/inst/control_s_axi_U/a[20]
    SLICE_X29Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.318    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[20]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg/Q
                         net (fo=3, routed)           0.134     0.275    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.320 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_i_1/O
                         net (fo=1, routed)           0.000     0.320    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg/D
  -------------------------------------------------------------------    -------------------





