Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /ad/eng/support/software/linux/opt/Xilinx/Vivado_ML/2021.1/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ddb1de60298c4fd0b27873f71c361c0f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_testbench_behav xil_defaultlib.top_module_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ReadSelect2' [/ad/eng/users/s/a/safarhat/Documents/EC605/lab_5/fully_integrated/fully_integrated.srcs/sources_1/new/top_module.v:92]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 6 for port 'Address' [/ad/eng/users/s/a/safarhat/Documents/EC605/lab_5/fully_integrated/fully_integrated.srcs/sources_1/new/top_module.v:97]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
