// Seed: 2996110
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wire module_0,
    input supply0 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output logic id_2,
    input supply1 id_3
);
  reg id_5 = 1, id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.type_2 = 0;
  always @(1'b0 < id_3) begin : LABEL_0
    id_2 <= id_5;
    id_2 <= 1;
  end
  wire id_7;
  wire id_8;
endmodule
