<html><head><title>Modelica.Electrical.Digital</title></head>
<style>
body { font-family: Droid Serif,serif; font-size: 16px; line-height: 24px;  }
p, dt, pre, blockquote, ol, ul, table, hr { margin-top: 24px; margin-bottom: 0 }
img { margin-top: 24px }
img.icon, embed.icon { float: right; margin: 0 0 24px 24px; border: 0 }
h1, h2, h3, h4, h5, th { font-family: Droid Sans,sans-serif }
h1 { font-size: 26px; line-height: 26px; margin: 18px 0 0 0 }h2 { font-size: 21px; line-height: 24px; margin: 26px 0 -2px 0 }h3 { font-size: 18px; line-height: 24px; margin: 27px 0 -3px 0 }h4 { font-size: 16px; line-height: 24px; margin: 28px 0 -4px 0; font-style: italic }h1 .subtitle, h2 .subtitle { font-size: 16px; font-style: italic }
h1 br, h2 br { margin-bottom: 10px }
p.interface { background-color: #EEE; padding: 20px; border: 1px solid #CCE; border-radius: 14px }
code, pre, p.interface { font-family: Droid Sans Mono,monospace; font-size: 14px; line-height: 20px }
li, dd, li p, dd p, li dt, dd dt, li pre, dd pre, li blockquote, dd blockquote, li table, dd table { margin-top: 11px; margin-bottom: 11px }
dt + dt, dd, ul ul { margin-top: 0 }
blockquote pre, blockquote blockquote { margin-top: 0; margin-bottom: 0 }
ul ul li { margin-top:5px; margin-bottom:6px }
td, th { vertical-align: top; font-size: 14px; line-height: 20px }
th { background-color: #EEE }
td p, th p { margin-top: 10px }
td code, th code { font-size: 13px }
hr { border: 0; border-bottom: 1px dotted darkred; clear: right }
</style>
<body>
<a name="Digital"><h1><embed class="icon" src="../../images/icon0488.svg" width="203" height="203" />
Package <a href="../../index.html">Modelica</a>.&#8203;<a href="../index.html">Electrical</a>.&#8203;Digital<br><span class="subtitle">Library for digital electrical components based on the VHDL standard with 9-valued logic and conversion to 2-,3-,4-valued logic</span></h1></a>
<h3>Information</h3>
<p>

<p>
This library contains packages for digital electrical components. Both, type system
and models are based on the VHDL standard (IEEE Std 1076-1987 VHDL, IEEE Std 1076-1993 VHDL,
IEEE Std 1164 Multivalue Logic System):
</p>

<ul>
<li>Interfaces: Definition of signals and interfaces</li>
<li>Tables: All truth tables needed</li>
<li>Delay: Transport and inertial delay</li>
<li>Basic: Basic logic without delay</li>
<li>Gates: Basic gates composed by basic components and inertial delay</li>
<li>Tristate: (not yet available)</li>
<li>FlipFlops: D-Flip-Flops</li>
<li>Latches: D-Latches</li>
<li>TransferGates: (not yet available)</li>
<li>Multiplexers (not yet available)</li>
<li>Memory: Ram, Rom, (not yet available)</li>
<li>Sources: Time-dependent signal sources</li>
<li>Converters</li>
<li>Examples</li>
</ul>

<p>
The logic values are coded by integer values. The following code table is necessary
for both setting of input and interpreting the output values.
</p>

<p><strong>Code Table:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>Logic value</strong></td>
      <td><strong>Integer code</strong></td>
      <td><strong>Meaning</strong></td>
  </tr>

  <tr><td>'U'</td> <td>1</td> <td>Uninitialized</td></tr>
  <tr><td>'X'</td> <td>2</td> <td>Forcing Unknown</td></tr>
  <tr><td>'0'</td> <td>3</td> <td>Forcing 0</td></tr>
  <tr><td>'1'</td> <td>4</td> <td>Forcing 1</td></tr>
  <tr><td>'Z'</td> <td>5</td> <td>High Impedance</td></tr>
  <tr><td>'W'</td> <td>6</td> <td>Weak Unknown</td></tr>
  <tr><td>'L'</td> <td>7</td> <td>Weak 0</td></tr>
  <tr><td>'H'</td> <td>8</td> <td>Weak 1</td></tr>
  <tr><td>'-'</td> <td>9</td> <td>Do not care</td></tr>
</table>

<p>
The library will be developed in two main steps. The first step contains the basic components and
the gates. In the next step the more complicated devices will be added. Currently the first step of
the library is implemented and released for public use.
</p>

<p>
Copyright &copy; 1998-2018, Modelica Association and contributors
</p>
<p>Extends from <code><a href="../../Icons/Package/index.html">Modelica.&#8203;Icons.&#8203;Package</a></code> (Icon for standard packages).</p>
<h3>Package Contents</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Name</th><th>Description</th></tr><tr><td><a href="../../Electrical/Digital/Basic/index.html"><code>Basic</code></a> &hellip;</td><td>Basic logic blocks without delays</td></tr>
<tr><td><a href="../../Electrical/Digital/Converters/index.html"><code>Converters</code></a> &hellip;</td><td>Converters between 2-,3-,4- and 9-valued logic</td></tr>
<tr><td><a href="../../Electrical/Digital/Delay/index.html"><code>Delay</code></a> &hellip;</td><td>Delay blocks</td></tr>
<tr><td><a href="../../Electrical/Digital/Examples/index.html"><code>Examples</code></a> &hellip;</td><td>Examples that demonstrate the usage of the Digital electrical components</td></tr>
<tr><td><a href="../../Electrical/Digital/Gates/index.html"><code>Gates</code></a> &hellip;</td><td>Logic gates including delays</td></tr>
<tr><td><a href="../../Electrical/Digital/Interfaces/index.html"><code>Interfaces</code></a> &hellip;</td><td>Basic definitions</td></tr>
<tr><td><a href="../../Electrical/Digital/Memories/index.html"><code>Memories</code></a> &hellip;</td><td>&nbsp</td></tr>
<tr><td><a href="../../Electrical/Digital/Multiplexers/index.html"><code>Multiplexers</code></a> &hellip;</td><td>&nbsp</td></tr>
<tr><td><a href="../../Electrical/Digital/Registers/index.html"><code>Registers</code></a> &hellip;</td><td>Registers with N-bit input data and output data</td></tr>
<tr><td><a href="../../Electrical/Digital/Sources/index.html"><code>Sources</code></a> &hellip;</td><td>Time-dependent digital signal sources</td></tr>
<tr><td><a href="../../Electrical/Digital/Tables/index.html"><code>Tables</code></a> &hellip;</td><td>Truth tables for all components of package Digital</td></tr>
<tr><td><a href="../../Electrical/Digital/Tristates/index.html"><code>Tristates</code></a> &hellip;</td><td>Transfergates, Buffers, Inverters, and WiredX</td></tr>
<tr><td><a href="../../Electrical/Digital/UsersGuide/index.html"><code>UsersGuide</code></a> &hellip;</td><td>User's Guide</td></tr>
</table>
<hr style="border-color:#999" />
<p style="font-size:80%;color:#999;margin-top:12px">Generated 2018-12-12 12:10:04 EST by <a href="http://maplesim.com"><i>MapleSim</i></a>.</p>
</body></html>
