{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "19", "@year": "2020", "@timestamp": "2020-01-19T09:40:14.000014-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2019", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-05-11T12:28:28.666785Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "104251901"}, "ce:source-text": "Department of Electronics Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal", "@dptid": "104251901"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Hardware accelerators for data sort", "abstracts": "\u00a9 Springer Nature Switzerland AG 2019.This chapter is dedicated to sorting networks with regular and easily scalable structures, which permit data to be sorted and a number of supplementary problems to be solved. Two core architectures are discussed: (1) iterative that is based on a highly parallel combinational sorting network with minimal propagation delay, and (2) communication-time allowing data to be processed as soon as a new item is received and, thus, minimizing communication overhead that is frequently pointed out as the main bottleneck in system performance. The architectures are modeled in software (using Java language) and implemented in FPGA. It is shown that sorting is a base for many other data processing techniques, some of which have already been discussed in Chap. 3. Several new problems that are important for practical applications are highlighted, namely retrieving maximum and/or minimum sorted subsets, filtering (making it possible a set of data with the desired characteristics to be extracted), processing non-repeated items applying the address-based technique that has already been used in the previous chapter, traditional pipelining together with the introduced ring pipeline. The primary emphasis is on such important features as efficient pre-processing, uniformity of core components, rational combination of parallel, pipelined and sequential computations, and regularity of the circuits and interconnections. Potential alternative solutions are demonstrated and discussed. Many examples are given and analyzed with all necessary details.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "ce:source-text": "Department of Electronics Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal"}, "person": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "ch"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Lect. Notes Electr. Eng.", "website": {"ce:e-address": {"$": "http://www.springer.com/series/7818", "@type": "email"}}, "@country": "deu", "translated-sourcetitle": {"$": "Lecture Notes in Electrical Engineering", "@xml:lang": "eng"}, "issn": [{"$": "18761119", "@type": "electronic"}, {"$": "18761100", "@type": "print"}], "volisspag": {"voliss": {"@volume": "566"}, "pagerange": {"@first": "105", "@last": "160"}}, "@type": "k", "publicationyear": {"@first": "2019"}, "publisher": {"publishername": "Springer Verlag", "ce:e-address": {"$": "service@springer.de", "@type": "email"}}, "sourcetitle": "Lecture Notes in Electrical Engineering", "@srcid": "19700186822", "publicationdate": {"year": "2019", "date-text": {"@xfab-added": "true", "$": "2019"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "619.1", "classification-description": "Pipe, Piping and Pipelines"}, {"classification-code": "722.4", "classification-description": "Digital Computers and Systems"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "921.6", "classification-description": "Numerical Methods"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": "2209"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2019 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@year": "2019", "@timestamp": "BST 06:27:30", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "628040522", "@idtype": "PUI"}, {"$": "917946984", "@idtype": "CAR-ID"}, {"$": "20192407036012", "@idtype": "CPX"}, {"$": "20191084494", "@idtype": "REAXYSCAR"}, {"$": "20191631101", "@idtype": "SCOPUS"}, {"$": "85066962290", "@idtype": "SCP"}, {"$": "85066962290", "@idtype": "SGR"}], "ce:doi": "10.1007/978-3-030-20721-2_4"}}, "tail": {"bibliography": {"@refcount": "39", "reference": [{"ref-fulltext": "Knuth DE (2011) The art of computer programming. Sorting and searching, 3rd edn. Addison-Wesley, Massachusetts", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-text": "Addison-Wesley, Massachusetts", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming. Sorting and Searching, 3Rd Edn"}, "ce:source-text": "Knuth DE (2011) The art of computer programming. Sorting and searching, 3rd edn. Addison-Wesley, Massachusetts"}, {"ref-fulltext": "Sklyarov V, Rjabov A, Skliarova I, Sudnitson A (2016) High-performance information processing in distributed computing systems. Int J Innov Comput Inf Control 12(1):139\u2013160", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "High-performance information processing in distributed computing systems"}, "refd-itemidlist": {"itemid": {"$": "84957052837", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "1"}, "pagerange": {"@first": "139", "@last": "160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Int J Innov Comput Inf Control"}, "ce:source-text": "Sklyarov V, Rjabov A, Skliarova I, Sudnitson A (2016) High-performance information processing in distributed computing systems. Int J Innov Comput Inf Control 12(1):139\u2013160"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2017) Parallel sort and search in distributed computer systems. In: Proceedings of the international scientific and practical conference \u201ccomputer science and applied mathematics\u201d, Almaty, Kazakhstan, Sept 2017, pp 86\u2013105", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Parallel sort and search in distributed computer systems"}, "refd-itemidlist": {"itemid": {"$": "85066938737", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "86", "@last": "105"}}, "ref-text": "Almaty, Kazakhstan, Sept 2017", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the International Scientific and Practical Conference \u201ccomputer Science and Applied Mathematics"}, "ce:source-text": "Sklyarov V, Skliarova I (2017) Parallel sort and search in distributed computer systems. In: Proceedings of the international scientific and practical conference \u201ccomputer science and applied mathematics\u201d, Almaty, Kazakhstan, Sept 2017, pp 86\u2013105"}, {"ref-fulltext": "Beliakov G, Johnstone M, Nahavandi S (2012) Computing of high breakdown regression estimators without sorting on graphics processing units. Computing 94(5):433\u2013447", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computing of high breakdown regression estimators without sorting on graphics processing units"}, "refd-itemidlist": {"itemid": {"$": "84861696059", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "94", "@issue": "5"}, "pagerange": {"@first": "433", "@last": "447"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Beliakov", "ce:indexed-name": "Beliakov G."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Johnstone", "ce:indexed-name": "Johnstone M."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Nahavandi", "ce:indexed-name": "Nahavandi S."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "Beliakov G, Johnstone M, Nahavandi S (2012) Computing of high breakdown regression estimators without sorting on graphics processing units. Computing 94(5):433\u2013447"}, {"ref-fulltext": "Kovacs E, Ignat I (2007) Clustering with prototype entity selection compared with K-means. J Control Eng Appl Inform 9(1):11\u201318", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Clustering with prototype entity selection compared with K-means"}, "refd-itemidlist": {"itemid": {"$": "85010707691", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "1"}, "pagerange": {"@first": "11", "@last": "18"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Kovacs", "ce:indexed-name": "Kovacs E."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Ignat", "ce:indexed-name": "Ignat I."}]}, "ref-sourcetitle": "J Control Eng Appl Inform"}, "ce:source-text": "Kovacs E, Ignat I (2007) Clustering with prototype entity selection compared with K-means. J Control Eng Appl Inform 9(1):11\u201318"}, {"ref-fulltext": "Al-Khalidi H, Taniar D, Safar M (2013) Approximate algorithms for static and continuous range queries in mobile navigation. Computing 95(10\u201311):949\u2013976", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Approximate algorithms for static and continuous range queries in mobile navigation"}, "refd-itemidlist": {"itemid": {"$": "84885637103", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "95", "@issue": "10-11"}, "pagerange": {"@first": "949", "@last": "976"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Al-Khalidi", "ce:indexed-name": "Al-Khalidi H."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Taniar", "ce:indexed-name": "Taniar D."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Safar", "ce:indexed-name": "Safar M."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "Al-Khalidi H, Taniar D, Safar M (2013) Approximate algorithms for static and continuous range queries in mobile navigation. Computing 95(10\u201311):949\u2013976"}, {"ref-fulltext": "Ram\u00edres BCL, Guzm\u00e1n G, Alhalabi WS, Cruz-Cort\u00e9s N, Torres-Ruiz M, Moreno M (2018) On the usage of sorting networks to control greenhouse climatic factors. Int J Distrib Sensor Netw 14(2)", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "On the usage of sorting networks to control greenhouse climatic factors"}, "refd-itemidlist": {"itemid": {"$": "85042271654", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "2"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.C.L.", "@_fa": "true", "ce:surname": "Ram\u00edres", "ce:indexed-name": "Ramires B.C.L."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Guzm\u00e1n", "ce:indexed-name": "Guzman G."}, {"@seq": "3", "ce:initials": "W.S.", "@_fa": "true", "ce:surname": "Alhalabi", "ce:indexed-name": "Alhalabi W.S."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Cruz-Cort\u00e9s", "ce:indexed-name": "Cruz-Cortes N."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Torres-Ruiz", "ce:indexed-name": "Torres-Ruiz M."}, {"@seq": "6", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Moreno", "ce:indexed-name": "Moreno M."}]}, "ref-sourcetitle": "Int J Distrib Sensor Netw"}, "ce:source-text": "Ram\u00edres BCL, Guzm\u00e1n G, Alhalabi WS, Cruz-Cort\u00e9s N, Torres-Ruiz M, Moreno M (2018) On the usage of sorting networks to control greenhouse climatic factors. Int J Distrib Sensor Netw 14(2)"}, {"ref-fulltext": "Mueller R, Teubner J, Alonso G (2012) Sorting networks on FPGAs. Int J Very Large Data Bases 21(1):1\u201323", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Int J Very Large Data Bases"}, "ce:source-text": "Mueller R, Teubner J, Alonso G (2012) Sorting networks on FPGAs. Int J Very Large Data Bases 21(1):1\u201323"}, {"ref-fulltext": "Ortiz J, Andrews D (2010) A configurable high-throughput linear sorter system. In: Proceedings of 2010 IEEE international symposium on parallel & distributed processing, Atlanta, USA, Apr 2010, pp 1\u20138", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "A configurable high-throughput linear sorter system"}, "refd-itemidlist": {"itemid": {"$": "77954039034", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "8"}}, "ref-text": null, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ortiz", "ce:indexed-name": "Ortiz J."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Andrews", "ce:indexed-name": "Andrews D."}]}, "ref-sourcetitle": "Proceedings of 2010 IEEE International Symposium on Parallel & Distributed Processing"}, "ce:source-text": "Ortiz J, Andrews D (2010) A configurable high-throughput linear sorter system. In: Proceedings of 2010 IEEE international symposium on parallel & distributed processing, Atlanta, USA, Apr 2010, pp 1\u20138"}, {"ref-fulltext": "Zuluada M, Milder P, Puschel M (2012) Computer generation of streaming sorting networks. In: Proceedings of the 49thdesign automation conference, San Francisco, June, 2012, pp 1245\u20131253", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2012"}, "pagerange": {"@first": "1245", "@last": "1253"}}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proceedings of the 49ThDesign Automation Conference, San Francisco"}, "ce:source-text": "Zuluada M, Milder P, Puschel M (2012) Computer generation of streaming sorting networks. In: Proceedings of the 49th design automation conference, San Francisco, June, 2012, pp 1245\u20131253"}, {"ref-fulltext": "Greaves DJ, Singh S (2008) Kiwi: synthesis of FPGA circuits from parallel programs. In: Proceedings of the 16thIEEE international symposium on field-programmable custom computing machines\u2014FCCM\u201908, Palo Alto, USA, Apr 2008, pp 3\u201312", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "3", "@last": "12"}}, "ref-text": "Palo Alto, USA, Apr 2008", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "Proceedings of the 16ThIEEE International Symposium on Field-Programmable Custom Computing machines\u2014FCCM\u201908"}, "ce:source-text": "Greaves DJ, Singh S (2008) Kiwi: synthesis of FPGA circuits from parallel programs. In: Proceedings of the 16th IEEE international symposium on field-programmable custom computing machines\u2014FCCM\u201908, Palo Alto, USA, Apr 2008, pp 3\u201312"}, {"ref-fulltext": "Chey S, Liz J, Sheaffery JW, Skadrony K, Lach J (2008) Accelerating compute-intensive applications with GPUs and FPGAs. In: Proceedings of 2008 symposium on application specific processors\u2014SASP\u201908, Anaheim, CA, USA, June 2008, pp 101\u2013107", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating compute-intensive applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2008"}, "pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "Anaheim, CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Proceedings of 2008 Symposium on Application Specific processors\u2014SASP\u201908"}, "ce:source-text": "Chey S, Liz J, Sheaffery JW, Skadrony K, Lach J (2008) Accelerating compute-intensive applications with GPUs and FPGAs. In: Proceedings of 2008 symposium on application specific processors\u2014SASP\u201908, Anaheim, CA, USA, June 2008, pp 101\u2013107"}, {"ref-fulltext": "Chamberlain RD, Ganesan N (2009) Sorting on architecturally diverse computer systems. In: Proceedings of the 3rdinternational workshop on high-performance reconfigurable computing technology and applications\u2014HPRCTA\u201909, Portland, USA, Nov 2009, pp 39\u201346", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-text": "Nov 2009", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proceedings of the 3RdInternational Workshop on High-Performance Reconfigurable Computing Technology and applications\u2014HPRCTA\u201909, Portland, USA"}, "ce:source-text": "Chamberlain RD, Ganesan N (2009) Sorting on architecturally diverse computer systems. In: Proceedings of the 3rd international workshop on high-performance reconfigurable computing technology and applications\u2014HPRCTA\u201909, Portland, USA, Nov 2009, pp 39\u201346"}, {"ref-fulltext": "Koch D, Torresen J (2011) FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting. In: Proceedings of the 19thACM/SIGDA international symposium on field programmable gate arrays\u2014FPGA\u201911, New York, USA, Feb\u2013Mar 2011, pp 45\u201354", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "FPGASort: A high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting"}, "refd-itemidlist": {"itemid": {"$": "79952912515", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "45", "@last": "54"}}, "ref-text": "New York, USA, Feb\u2013Mar 2011", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Koch", "ce:indexed-name": "Koch D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Torresen", "ce:indexed-name": "Torresen J."}]}, "ref-sourcetitle": "Proceedings of the 19ThACM/SIGDA International Symposium on Field Programmable Gate arrays\u2014FPGA\u201911"}, "ce:source-text": "Koch D, Torresen J (2011) FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting. In: Proceedings of the 19th ACM/SIGDA international symposium on field programmable gate arrays\u2014FPGA\u201911, New York, USA, Feb\u2013Mar 2011, pp 45\u201354"}, {"ref-fulltext": "Kipfer P, Westermann R (2005) Improved GPU sorting. In: Pharr M, Fernando R (eds) GPU gems 2: programming techniques for high-performance graphics and general-purpose computation. Addison-Wesley. https://developer.nvidia.com/gpugems/GPUGems2/gpugems2_chapter46.html. Accessed 23 Feb 2019", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-website": {"ce:e-address": {"$": "https://developer.nvidia.com/gpugems/GPUGems2/gpugems2_chapter46.html", "@type": "email"}}, "ref-title": {"ref-titletext": "Improved GPU sorting"}, "refd-itemidlist": {"itemid": {"$": "33749558036", "@idtype": "SGR"}}, "ref-text": "In: Pharr M, Fernando R (eds), Accessed 23 Feb 2019", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kipfer", "ce:indexed-name": "Kipfer P."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Westermann", "ce:indexed-name": "Westermann R."}]}, "ref-sourcetitle": "GPU Gems 2: Programming Techniques for High-Performance Graphics and General-Purpose Computation. Addison-Wesley"}, "ce:source-text": "Kipfer P, Westermann R (2005) Improved GPU sorting. In: Pharr M, Fernando R (eds) GPU gems 2: programming techniques for high-performance graphics and general-purpose computation. Addison-Wesley. https://developer.nvidia.com/gpugems/GPUGems2/gpugems2_chapter46.html. Accessed 23 Feb 2019"}, {"ref-fulltext": "Gapannini G, Silvestri F, Baraglia R (2012) Sorting on GPU for large scale datasets: a thorough comparison. Inf Process Manage 48(5):903\u2013917", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting on GPU for large scale datasets: A thorough comparison"}, "refd-itemidlist": {"itemid": {"$": "84864283922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "903", "@last": "917"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gapannini", "ce:indexed-name": "Gapannini G."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}]}, "ref-sourcetitle": "Inf Process Manage"}, "ce:source-text": "Gapannini G, Silvestri F, Baraglia R (2012) Sorting on GPU for large scale datasets: a thorough comparison. Inf Process Manage 48(5):903\u2013917"}, {"ref-fulltext": "Ye X, Fan D, Lin W, Yuan N, Ienne P (2010) High performance comparison-based sorting algorithm on many-core GPUs. In: Proceedings of 2010 IEEE international symposium on parallel & distributed processing\u2014IPDPS\u201910, Atlanta USA, Apr 2010, pp 1\u201310", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "High performance comparison-based sorting algorithm on many-core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-text": "Atlanta USA, Apr 2010", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "Proceedings of 2010 IEEE International Symposium on Parallel & Distributed processing\u2014IPDPS\u201910"}, "ce:source-text": "Ye X, Fan D, Lin W, Yuan N, Ienne P (2010) High performance comparison-based sorting algorithm on many-core GPUs. In: Proceedings of 2010 IEEE international symposium on parallel & distributed processing\u2014IPDPS\u201910, Atlanta USA, Apr 2010, pp 1\u201310"}, {"ref-fulltext": "Satish N, Harris M, Garland M (2009) Designing efficient sorting algorithms for many core GPUs. In: Proceedings of IEEE international symposium on parallel & distributed process-ing\u2014IPDPS\u201909, Rome, Italy, May 2009, pp 1\u201310", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Designing efficient sorting algorithms for many core GPUs"}, "refd-itemidlist": {"itemid": {"$": "70450077484", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-text": "May 2009", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Satish", "ce:indexed-name": "Satish N."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris M."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Garland", "ce:indexed-name": "Garland M."}]}, "ref-sourcetitle": "Proceedings of IEEE International Symposium on Parallel & Distributed process-ing\u2014IPDPS\u201909, Rome, Italy"}, "ce:source-text": "Satish N, Harris M, Garland M (2009) Designing efficient sorting algorithms for many core GPUs. In: Proceedings of IEEE international symposium on parallel & distributed process-ing\u2014IPDPS\u201909, Rome, Italy, May 2009, pp 1\u201310"}, {"ref-fulltext": "Cederman D, Tsigas P (2008) A practical quicksort algorithm for graphics processors. In: Proceedings of the 16thannual European symposium on algorithms\u2014ESA\u201908, Karlsruhe, Germany, Sept 2008, pp 246\u2013258", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical quicksort algorithm for graphics processors"}, "refd-itemidlist": {"itemid": {"$": "57749169896", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2008"}, "pagerange": {"@first": "246", "@last": "258"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Cederman", "ce:indexed-name": "Cederman D."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Tsigas", "ce:indexed-name": "Tsigas P."}]}, "ref-sourcetitle": "Proceedings of the 16ThAnnual European Symposium on algorithms\u2014ESA\u201908, Karlsruhe, Germany"}, "ce:source-text": "Cederman D, Tsigas P (2008) A practical quicksort algorithm for graphics processors. In: Proceedings of the 16th annual European symposium on algorithms\u2014ESA\u201908, Karlsruhe, Germany, Sept 2008, pp 246\u2013258"}, {"ref-fulltext": "Grozea C, Bankovic Z, Laskov P (2010) FPGA vs. multi-core CPUs vs. GPUs. In: Keller R, Kramer D, Weiss JP (eds) Facing the multicore-challenge. Springer, Berlin, pp 105\u2013117", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "FPGA vs. Multi-core CPUs vs. GPUs"}, "refd-itemidlist": {"itemid": {"$": "78449289740", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "105", "@last": "117"}}, "ref-text": "Keller R, Kramer D, Weiss JP", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Grozea", "ce:indexed-name": "Grozea C."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Bankovic", "ce:indexed-name": "Bankovic Z."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Laskov", "ce:indexed-name": "Laskov P."}]}, "ref-sourcetitle": "Facing the Multicore-Challenge"}, "ce:source-text": "Grozea C, Bankovic Z, Laskov P (2010) FPGA vs. multi-core CPUs vs. GPUs. In: Keller R, Kramer D, Weiss JP (eds) Facing the multicore-challenge. Springer, Berlin, pp 105\u2013117"}, {"ref-fulltext": "Edahiro M (2009) Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration. In: Proceedings of the 18thAsia and South Pacific design automation conference\u2014ASP-DAC\u201909, Yokohama, Japan, Jan 2009, pp 230\u2013233", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration"}, "refd-itemidlist": {"itemid": {"$": "64549087560", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "230", "@last": "233"}}, "ref-text": "Jan 2009", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Edahiro", "ce:indexed-name": "Edahiro M."}]}, "ref-sourcetitle": "Proceedings of the 18ThAsia and South Pacific Design Automation conference\u2014ASP-DAC\u201909, Yokohama, Japan"}, "ce:source-text": "Edahiro M (2009) Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration. In: Proceedings of the 18th Asia and South Pacific design automation conference\u2014ASP-DAC\u201909, Yokohama, Japan, Jan 2009, pp 230\u2013233"}, {"ref-fulltext": "Batcher KE (1968) Sorting networks and their applications. In: Proceedings of AFIPS spring joint computer conference, USA", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proceedings of AFIPS Spring Joint Computer Conference"}, "ce:source-text": "Batcher KE (1968) Sorting networks and their applications. In: Proceedings of AFIPS spring joint computer conference, USA"}, {"ref-fulltext": "Aj-Haj Baddar SW, Batcher KE (2011) Designing sorting networks. A new paradigm. Springer, Berlin", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "Springer, Berlin", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks. a New Paradigm"}, "ce:source-text": "Aj-Haj Baddar SW, Batcher KE (2011) Designing sorting networks. A new paradigm. Springer, Berlin"}, {"ref-fulltext": "O\u2019Connor DG, Nelson RJ (1962) Sorting system with N-line sorting switch. US patent 3029413. http://patentimages.storage.googleapis.com/19/4e/8c/d8704ce03c9504/US3029413.pdf. Accessed 10 Mar 2019", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "1962"}, "ref-website": {"ce:e-address": {"$": "http://patentimages.storage.googleapis.com/19/4e/8c/d8704ce03c9504/US3029413.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85014869106", "@idtype": "SGR"}}, "ref-text": "US patent 3029413, Accessed 10 Mar 2019", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "O\u2019Connor", "ce:indexed-name": "O'Connor D.G."}, {"@seq": "2", "ce:initials": "R.J.", "@_fa": "true", "ce:surname": "Nelson", "ce:indexed-name": "Nelson R.J."}]}, "ref-sourcetitle": "Sorting System with N-Line Sorting Switch"}, "ce:source-text": "O\u2019Connor DG, Nelson RJ (1962) Sorting system with N-line sorting switch. US patent 3029413. http://patentimages.storage.googleapis.com/19/4e/8c/d8704ce03c9504/US3029413.pdf. Accessed 10 Mar 2019"}, {"ref-fulltext": "Lacey S, Box R (1991) A fast, easy sort: a novel enhancement makes a bubble sort into one of the fastest sorting routines. Byte 16(4):315\u2013320", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "A fast, easy sort: A novel enhancement makes a bubble sort into one of the fastest sorting routines"}, "refd-itemidlist": {"itemid": {"$": "33645408374", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "4"}, "pagerange": {"@first": "315", "@last": "320"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Lacey", "ce:indexed-name": "Lacey S."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Box", "ce:indexed-name": "Box R."}]}, "ref-sourcetitle": "Byte"}, "ce:source-text": "Lacey S, Box R (1991) A fast, easy sort: a novel enhancement makes a bubble sort into one of the fastest sorting routines. Byte 16(4):315\u2013320"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Mihhailov D, Sudnitson A (2011) Implementation in FPGA of address-based data sorting. In: Proceedings of the 21stinternational conference on field programmable logic and applications, Crete, Greece, 2011, pp 405\u2013410", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2011"}, "pagerange": {"@first": "405", "@last": "410"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of the 21StInternational Conference on Field Programmable Logic and Applications, Crete, Greece"}, "ce:source-text": "Sklyarov V, Skliarova I, Mihhailov D, Sudnitson A (2011) Implementation in FPGA of address-based data sorting. In: Proceedings of the 21st international conference on field programmable logic and applications, Crete, Greece, 2011, pp 405\u2013410"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2014) High-performance implementation of regular and easily scalable sorting networks on an FPGA. Microprocess Microsyst 38(5):470\u2013484", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocess Microsyst"}, "ce:source-text": "Sklyarov V, Skliarova I (2014) High-performance implementation of regular and easily scalable sorting networks on an FPGA. Microprocess Microsyst 38(5):470\u2013484"}, {"ref-fulltext": "Xilinx, Inc. (2018) Zynq-7000 all programmable SoC technical reference manual. http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf. Accessed 23 Feb 2019", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066735219", "@idtype": "SGR"}}, "ref-text": "Accessed 23 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc", "ce:indexed-name": "Xilinx, Inc"}}, "ref-sourcetitle": "Zynq-7000 All Programmable Soc Technical Reference Manual"}, "ce:source-text": "Xilinx, Inc. (2018) Zynq-7000 all programmable SoC technical reference manual. http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf. Accessed 23 Feb 2019"}, {"ref-fulltext": "Silva J, Sklyarov V, Skliarova I (2015) Comparison of On-chip communications in Zynq-7000 all programmable systems-on-chip. IEEE Embed Syst Lett 7(1):31\u201334", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of On-chip communications in Zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embed Syst Lett"}, "ce:source-text": "Silva J, Sklyarov V, Skliarova I (2015) Comparison of On-chip communications in Zynq-7000 all programmable systems-on-chip. IEEE Embed Syst Lett 7(1):31\u201334"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Silva J, Sudnitson A (2015) Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip. In: Proceedings of the Euromicro conference on digital system design\u2014Euromicro DSD\u201d015, Madeira, Portugal, Aug 2015, pp 345\u2013352", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84983127575", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "345", "@last": "352"}}, "ref-text": "Aug 2015", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of the Euromicro Conference on Digital System design\u2014Euromicro DSD\u201d015, Madeira, Portugal"}, "ce:source-text": "Sklyarov V, Skliarova I, Silva J, Sudnitson A (2015) Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip. In: Proceedings of the Euromicro conference on digital system design\u2014Euromicro DSD\u201d015, Madeira, Portugal, Aug 2015, pp 345\u2013352"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2015) Hardware accelerators for data sort in all programmable systems-on-chip. Adv Electr Comput Eng 15(4):9\u201316", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Hardware accelerators for data sort in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84949995957", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15", "@issue": "4"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Adv Electr Comput Eng"}, "ce:source-text": "Sklyarov V, Skliarova I (2015) Hardware accelerators for data sort in all programmable systems-on-chip. Adv Electr Comput Eng 15(4):9\u201316"}, {"ref-fulltext": "Farmahini-Farahani A, Duwe HJ III, Schulte MJ, Compton K (2013) Modular design of high-throughput, low-latency sorting units. IEEE Trans Comput 62(7):1389\u20131402", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Modular design of high-throughput, low-latency sorting units"}, "refd-itemidlist": {"itemid": {"$": "84878407801", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "62", "@issue": "7"}, "pagerange": {"@first": "1389", "@last": "1402"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Farmahini-Farahani", "ce:indexed-name": "Farmahini-Farahani A."}, {"@seq": "2", "ce:initials": "H.J.", "@_fa": "true", "ce:surname": "Duwe", "ce:suffix": "III", "ce:indexed-name": "Duwe H.J."}, {"@seq": "3", "ce:initials": "M.J.", "@_fa": "true", "ce:surname": "Schulte", "ce:indexed-name": "Schulte M.J."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Compton", "ce:indexed-name": "Compton K."}]}, "ref-sourcetitle": "IEEE Trans Comput"}, "ce:source-text": "Farmahini-Farahani A, Duwe HJ III, Schulte MJ, Compton K (2013) Modular design of high-throughput, low-latency sorting units. IEEE Trans Comput 62(7):1389\u20131402"}, {"ref-fulltext": "Yuce B, Ugurdag HF, Goren S, Dundar G (2013) A fast circuit topology for finding the maximum of N k-bit numbers. In: Proceedings of the 21stsymposium on computer arithmetic, Austin, TX, USA, Apr 2013", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "A fast circuit topology for finding the maximum of N k-bit numbers"}, "refd-itemidlist": {"itemid": {"$": "84881224847", "@idtype": "SGR"}}, "ref-text": "Austin, TX, USA, Apr 2013", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Yuce", "ce:indexed-name": "Yuce B."}, {"@seq": "2", "ce:initials": "H.F.", "@_fa": "true", "ce:surname": "Ugurdag", "ce:indexed-name": "Ugurdag H.F."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Goren", "ce:indexed-name": "Goren S."}, {"@seq": "4", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Dundar", "ce:indexed-name": "Dundar G."}]}, "ref-sourcetitle": "Proceedings of the 21StSymposium on Computer Arithmetic"}, "ce:source-text": "Yuce B, Ugurdag HF, Goren S, Dundar G (2013) A fast circuit topology for finding the maximum of N k-bit numbers. In: Proceedings of the 21st symposium on computer arithmetic, Austin, TX, USA, Apr 2013"}, {"ref-fulltext": "Wey C, Shieh M, Lin S (2008) Algorithms of finding the first two minimum values and their hardware implementation. IEEE Trans Circuits Syst I 55(11):3430\u20133437", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Algorithms of finding the first two minimum values and their hardware implementation"}, "refd-itemidlist": {"itemid": {"$": "58049213365", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "55", "@issue": "11"}, "pagerange": {"@first": "3430", "@last": "3437"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Wey", "ce:indexed-name": "Wey C."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Shieh", "ce:indexed-name": "Shieh M."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin S."}]}, "ref-sourcetitle": "IEEE Trans Circuits Syst I"}, "ce:source-text": "Wey C, Shieh M, Lin S (2008) Algorithms of finding the first two minimum values and their hardware implementation. IEEE Trans Circuits Syst I 55(11):3430\u20133437"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Rjabov A, Sudnitson A (2016) Computing sorted subsets for data processing in communicating software/hardware control systems. Int J Comput Commun Control 11(1):126\u2013141", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Computing sorted subsets for data processing in communicating software/hardware control systems"}, "refd-itemidlist": {"itemid": {"$": "84957098357", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11", "@issue": "1"}, "pagerange": {"@first": "126", "@last": "141"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Int J Comput Commun Control"}, "ce:source-text": "Sklyarov V, Skliarova I, Rjabov A, Sudnitson A (2016) Computing sorted subsets for data processing in communicating software/hardware control systems. Int J Comput Commun Control 11(1):126\u2013141"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Rjabov A, Sudnitson A (2015) Zynq-based system for extracting sorted subsets from large data sets. Inf Midem J Microelectron Electron Compon Mater 45(2):142\u2013152", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Zynq-based system for extracting sorted subsets from large data sets"}, "refd-itemidlist": {"itemid": {"$": "84936950558", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "45", "@issue": "2"}, "pagerange": {"@first": "142", "@last": "152"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Inf Midem J Microelectron Electron Compon Mater"}, "ce:source-text": "Sklyarov V, Skliarova I, Rjabov A, Sudnitson A (2015) Zynq-based system for extracting sorted subsets from large data sets. Inf Midem J Microelectron Electron Compon Mater 45(2):142\u2013152"}, {"ref-fulltext": "Alekseev VE (1969) Sorting algorithms with minimum memory. Kibernetika 5(5):99\u2013103", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "1969"}, "ref-title": {"ref-titletext": "Sorting algorithms with minimum memory"}, "refd-itemidlist": {"itemid": {"$": "0002684643", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "5"}, "pagerange": {"@first": "99", "@last": "103"}}, "ref-authors": {"author": [{"ce:given-name": "Alekseev", "@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ve", "ce:indexed-name": "Ve A."}]}, "ref-sourcetitle": "Kibernetika"}, "ce:source-text": "Alekseev VE (1969) Sorting algorithms with minimum memory. Kibernetika 5(5):99\u2013103"}, {"ref-fulltext": "Skliarova I, Sklyarov V, Sudnitson A (2017) Fast processing of non-repeated values in hardware. Elektron Elektrotech 23(3):74\u201377", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Fast processing of non-repeated values in hardware"}, "refd-itemidlist": {"itemid": {"$": "85020550720", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "3"}, "pagerange": {"@first": "74", "@last": "77"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Elektron Elektrotech"}, "ce:source-text": "Skliarova I, Sklyarov V, Sudnitson A (2017) Fast processing of non-repeated values in hardware. Elektron Elektrotech 23(3):74\u201377"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Sudnitson A (2016) Fast data sort based on searching networks with ring pipeline. Electron Electr Eng 22(4):58\u201362", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Fast data sort based on searching networks with ring pipeline"}, "refd-itemidlist": {"itemid": {"$": "84983089365", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22", "@issue": "4"}, "pagerange": {"@first": "58", "@last": "62"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electron Electr Eng"}, "ce:source-text": "Sklyarov V, Skliarova I, Sudnitson A (2016) Fast data sort based on searching networks with ring pipeline. Electron Electr Eng 22(4):58\u201362"}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-85066962290", "dc:description": "\u00a9 Springer Nature Switzerland AG 2019.This chapter is dedicated to sorting networks with regular and easily scalable structures, which permit data to be sorted and a number of supplementary problems to be solved. Two core architectures are discussed: (1) iterative that is based on a highly parallel combinational sorting network with minimal propagation delay, and (2) communication-time allowing data to be processed as soon as a new item is received and, thus, minimizing communication overhead that is frequently pointed out as the main bottleneck in system performance. The architectures are modeled in software (using Java language) and implemented in FPGA. It is shown that sorting is a base for many other data processing techniques, some of which have already been discussed in Chap. 3. Several new problems that are important for practical applications are highlighted, namely retrieving maximum and/or minimum sorted subsets, filtering (making it possible a set of data with the desired characteristics to be extracted), processing non-repeated items applying the address-based technique that has already been used in the previous chapter, traditional pipelining together with the introduced ring pipeline. The primary emphasis is on such important features as efficient pre-processing, uniformity of core components, rational combination of parallel, pipelined and sequential computations, and regularity of the circuits and interconnections. Potential alternative solutions are demonstrated and discussed. Many examples are given and analyzed with all necessary details.", "prism:coverDate": "2019-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066962290", "subtypeDescription": "Book Chapter", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066962290"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066962290&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066962290&origin=inward"}], "prism:publicationName": "Lecture Notes in Electrical Engineering", "source-id": "19700186822", "citedby-count": "0", "prism:volume": "566", "subtype": "ch", "prism:pageRange": "105-160", "dc:title": "Hardware accelerators for data sort", "prism:endingPage": "160", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1007/978-3-030-20721-2_4", "prism:issn": "18761119 18761100", "prism:startingPage": "105", "dc:identifier": "SCOPUS_ID:85066962290", "dc:publisher": "Springer Verlagservice@springer.de"}, "idxterms": {"mainterm": [{"$": "Alternative solutions", "@weight": "b", "@candidate": "n"}, {"$": "Communication overheads", "@weight": "b", "@candidate": "n"}, {"$": "Communication time", "@weight": "b", "@candidate": "n"}, {"$": "Data processing techniques", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Important features", "@weight": "b", "@candidate": "n"}, {"$": "Propagation delays", "@weight": "b", "@candidate": "n"}, {"$": "Sequential computations", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Industrial and Manufacturing Engineering", "@code": "2209", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}