Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  4 03:34:21 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       40          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (420)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (93)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (420)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (93)
-------------------------------
 There are 93 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.889        0.000                      0                   58        0.052        0.000                      0                   58        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         29.889        0.000                      0                   58        0.232        0.000                      0                   58       19.500        0.000                       0                    95  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       29.907        0.000                      0                   58        0.232        0.000                      0                   58       19.500        0.000                       0                    95  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         29.889        0.000                      0                   58        0.052        0.000                      0                   58  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       29.889        0.000                      0                   58        0.052        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.889ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 3.545ns (39.053%)  route 5.532ns (60.947%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.849    -2.198    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.674 r  VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.739    VGAControllerInstance/ImageData/MemoryArray_reg_2_6_n_0
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.164 r  VGAControllerInstance/ImageData/MemoryArray_reg_3_6/DOADO[0]
                         net (fo=1, routed)           2.786     3.950    VGAControllerInstance/ImageData/MemoryArray_reg_3_6_n_35
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_10/O
                         net (fo=1, routed)           1.669     5.744    VGAControllerInstance/ImageData/MemoryArray_reg_i_10_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.868 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           1.011     6.879    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 29.889    

Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 3.545ns (39.297%)  route 5.476ns (60.703%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.755    -2.292    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.580 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.645    VGAControllerInstance/ImageData/MemoryArray_reg_4_7_n_0
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.070 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_7/DOADO[0]
                         net (fo=1, routed)           2.956     4.026    VGAControllerInstance/ImageData/MemoryArray_reg_5_7_n_35
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.150 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           1.046     5.196    VGAControllerInstance/ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           1.409     6.729    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.430    37.586    
                         clock uncertainty           -0.180    37.406    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.840    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 30.111    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 3.545ns (42.550%)  route 4.786ns (57.450%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.690    -2.357    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.515 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.580    VGAControllerInstance/ImageData/MemoryArray_reg_4_4_n_0
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.005 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.065     4.070    VGAControllerInstance/ImageData/MemoryArray_reg_5_4_n_35
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     4.194 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_12/O
                         net (fo=1, routed)           0.670     4.865    VGAControllerInstance/ImageData/MemoryArray_reg_i_12_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.989 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.985     5.974    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 30.794    

Slack (MET) :             31.327ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 3.545ns (45.391%)  route 4.265ns (54.609%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.678    -2.369    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.503 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.568    VGAControllerInstance/ImageData/MemoryArray_reg_6_0_n_0
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.993 r  VGAControllerInstance/ImageData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           3.216     4.209    VGAControllerInstance/ImageData/MemoryArray_reg_7_0_n_35
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.333 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_16/O
                         net (fo=1, routed)           0.264     4.598    VGAControllerInstance/ImageData/MemoryArray_reg_i_16_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.722 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           0.719     5.441    VGAControllerInstance/ColorPalette/ADDRARDADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                 31.327    

Slack (MET) :             31.367ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 3.421ns (44.018%)  route 4.351ns (55.982%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.669    -2.378    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.494 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.560    VGAControllerInstance/ImageData/MemoryArray_reg_8_2_n_0
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.985 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_2/DOADO[0]
                         net (fo=1, routed)           3.697     4.682    VGAControllerInstance/ImageData/MemoryArray_reg_9_2_n_35
    SLICE_X62Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.806 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           0.589     5.394    VGAControllerInstance/ColorPalette/ADDRARDADDR[2]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.509    37.507    
                         clock uncertainty           -0.180    37.327    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    36.761    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.761    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                 31.367    

Slack (MET) :             31.843ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.545ns (48.582%)  route 3.752ns (51.418%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.675    -2.372    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.500 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.565    VGAControllerInstance/ImageData/MemoryArray_reg_4_5_n_0
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.990 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_5/DOADO[0]
                         net (fo=1, routed)           2.824     3.814    VGAControllerInstance/ImageData/MemoryArray_reg_5_5_n_35
    SLICE_X62Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_11/O
                         net (fo=1, routed)           0.286     4.225    VGAControllerInstance/ImageData/MemoryArray_reg_i_11_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.349 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.576     4.925    VGAControllerInstance/ColorPalette/ADDRARDADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 31.843    

Slack (MET) :             31.978ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 3.421ns (49.202%)  route 3.532ns (50.798%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.163ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.884    -2.163    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.709 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.774    VGAControllerInstance/ImageData/MemoryArray_reg_8_1_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.199 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_1/DOADO[0]
                         net (fo=1, routed)           2.652     3.851    VGAControllerInstance/ImageData/MemoryArray_reg_9_1_n_35
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.124     3.975 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           0.815     4.790    VGAControllerInstance/ColorPalette/ADDRARDADDR[1]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                 31.978    

Slack (MET) :             32.475ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 3.545ns (53.353%)  route 3.099ns (46.647%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.768    -2.279    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X3Y19         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.593 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.658    VGAControllerInstance/ImageData/MemoryArray_reg_4_3_n_0
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.083 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_3/DOADO[0]
                         net (fo=1, routed)           2.193     3.276    VGAControllerInstance/ImageData/MemoryArray_reg_5_3_n_35
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.400 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_13/O
                         net (fo=1, routed)           0.264     3.664    VGAControllerInstance/ImageData/MemoryArray_reg_i_13_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.788 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.577     4.365    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.430    37.586    
                         clock uncertainty           -0.180    37.406    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    36.840    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 32.475    

Slack (MET) :             32.824ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.634ns (10.009%)  route 5.700ns (89.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 38.079 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.632    -2.415    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.897 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           4.059     2.163    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.116     2.279 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5_ENARDEN_cooolgate_en_gate_80_LOPT_REMAP/O
                         net (fo=1, routed)           1.641     3.920    VGAControllerInstance/ImageData/MemoryArray_reg_8_5_ENARDEN_cooolgate_en_sig_43
    RAMB36_X3Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.617    38.079    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X3Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/CLKARDCLK
                         clock pessimism             -0.509    37.570    
                         clock uncertainty           -0.180    37.390    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    36.743    VGAControllerInstance/ImageData/MemoryArray_reg_8_5
  -------------------------------------------------------------------
                         required time                         36.743    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 32.824    

Slack (MET) :             33.109ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.642ns (10.280%)  route 5.603ns (89.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.632    -2.415    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.897 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           4.059     2.163    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.287 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           1.544     3.831    VGAControllerInstance/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_sig_38
    RAMB36_X2Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.609    38.071    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0/CLKARDCLK
                         clock pessimism             -0.509    37.562    
                         clock uncertainty           -0.180    37.382    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.939    VGAControllerInstance/ImageData/MemoryArray_reg_8_0
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                 33.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.552    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.255    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X55Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  VGAControllerInstance/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    VGAControllerInstance/pixCounter[1]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.829    -0.323    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/C
                         clock pessimism             -0.229    -0.552    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107    -0.445    VGAControllerInstance/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.552    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.255    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  VGAControllerInstance/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGAControllerInstance/pixCounter[0]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.829    -0.323    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
                         clock pessimism             -0.229    -0.552    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.091    -0.461    VGAControllerInstance/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.339%)  route 0.776ns (80.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.185    -0.225    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.180 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.591     0.410    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.053    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.906%)  route 0.853ns (82.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.477     0.067    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.045     0.112 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           0.375     0.487    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.053    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.539%)  route 0.861ns (80.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.547    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.383 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           0.430     0.047    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.092 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7_ENARDEN_cooolgate_en_gate_84_LOPT_REMAP/O
                         net (fo=1, routed)           0.430     0.522    VGAControllerInstance/ImageData/MemoryArray_reg_8_7_ENARDEN_cooolgate_en_sig_45
    RAMB36_X0Y9          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.959    -0.193    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7/CLKARDCLK
                         clock pessimism              0.035    -0.158    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.062    VGAControllerInstance/ImageData/MemoryArray_reg_8_7
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_6_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.171%)  route 0.560ns (72.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.563    -0.549    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y73         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.385 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           0.389     0.004    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_sig_28
    SLICE_X10Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.049 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.171     0.220    VGAControllerInstance/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.879    -0.273    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.371    VGAControllerInstance/ImageData/MemoryArray_reg_6_0
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.030%)  route 0.906ns (82.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.696     0.286    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.331 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.210     0.541    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.053    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.566%)  route 0.937ns (83.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.561     0.151    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.045     0.196 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.375     0.571    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.053    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.210ns (28.485%)  route 0.527ns (71.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.547    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.383 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           0.309    -0.074    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_sig_19
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.046    -0.028 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           0.218     0.190    VGAControllerInstance/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.276    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                         clock pessimism             -0.194    -0.470    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.030    -0.440    VGAControllerInstance/ImageData/MemoryArray_reg_4_5
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.604%)  route 0.857ns (80.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.571    -0.541    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y85         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.626     0.249    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_sig_1
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.294 r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.231     0.525    VGAControllerInstance/ImageData/MemoryArray_reg_0_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                         clock pessimism              0.040    -0.231    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.135    VGAControllerInstance/ImageData/MemoryArray_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.660    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y21    VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y21    VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y23    VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15    VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15    VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y25    VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y23    VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y25    VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y22    VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y22    VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.907ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 3.545ns (39.053%)  route 5.532ns (60.947%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.849    -2.198    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.674 r  VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.739    VGAControllerInstance/ImageData/MemoryArray_reg_2_6_n_0
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.164 r  VGAControllerInstance/ImageData/MemoryArray_reg_3_6/DOADO[0]
                         net (fo=1, routed)           2.786     3.950    VGAControllerInstance/ImageData/MemoryArray_reg_3_6_n_35
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_10/O
                         net (fo=1, routed)           1.669     5.744    VGAControllerInstance/ImageData/MemoryArray_reg_i_10_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.868 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           1.011     6.879    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.161    37.353    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    36.787    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 29.907    

Slack (MET) :             30.130ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 3.545ns (39.297%)  route 5.476ns (60.703%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.755    -2.292    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.580 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.645    VGAControllerInstance/ImageData/MemoryArray_reg_4_7_n_0
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.070 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_7/DOADO[0]
                         net (fo=1, routed)           2.956     4.026    VGAControllerInstance/ImageData/MemoryArray_reg_5_7_n_35
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.150 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           1.046     5.196    VGAControllerInstance/ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           1.409     6.729    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.430    37.586    
                         clock uncertainty           -0.161    37.425    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.859    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 30.130    

Slack (MET) :             30.813ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 3.545ns (42.550%)  route 4.786ns (57.450%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.690    -2.357    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.515 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.580    VGAControllerInstance/ImageData/MemoryArray_reg_4_4_n_0
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.005 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.065     4.070    VGAControllerInstance/ImageData/MemoryArray_reg_5_4_n_35
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     4.194 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_12/O
                         net (fo=1, routed)           0.670     4.865    VGAControllerInstance/ImageData/MemoryArray_reg_i_12_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.989 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.985     5.974    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.161    37.353    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    36.787    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 30.813    

Slack (MET) :             31.346ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 3.545ns (45.391%)  route 4.265ns (54.609%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.678    -2.369    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.503 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.568    VGAControllerInstance/ImageData/MemoryArray_reg_6_0_n_0
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.993 r  VGAControllerInstance/ImageData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           3.216     4.209    VGAControllerInstance/ImageData/MemoryArray_reg_7_0_n_35
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.333 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_16/O
                         net (fo=1, routed)           0.264     4.598    VGAControllerInstance/ImageData/MemoryArray_reg_i_16_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.722 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           0.719     5.441    VGAControllerInstance/ColorPalette/ADDRARDADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.161    37.353    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    36.787    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                 31.346    

Slack (MET) :             31.385ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 3.421ns (44.018%)  route 4.351ns (55.982%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.669    -2.378    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.494 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.560    VGAControllerInstance/ImageData/MemoryArray_reg_8_2_n_0
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.985 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_2/DOADO[0]
                         net (fo=1, routed)           3.697     4.682    VGAControllerInstance/ImageData/MemoryArray_reg_9_2_n_35
    SLICE_X62Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.806 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           0.589     5.394    VGAControllerInstance/ColorPalette/ADDRARDADDR[2]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.509    37.507    
                         clock uncertainty           -0.161    37.346    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    36.780    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                 31.385    

Slack (MET) :             31.862ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.545ns (48.582%)  route 3.752ns (51.418%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.675    -2.372    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.500 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.565    VGAControllerInstance/ImageData/MemoryArray_reg_4_5_n_0
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.990 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_5/DOADO[0]
                         net (fo=1, routed)           2.824     3.814    VGAControllerInstance/ImageData/MemoryArray_reg_5_5_n_35
    SLICE_X62Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_11/O
                         net (fo=1, routed)           0.286     4.225    VGAControllerInstance/ImageData/MemoryArray_reg_i_11_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.349 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.576     4.925    VGAControllerInstance/ColorPalette/ADDRARDADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.161    37.353    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    36.787    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 31.862    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 3.421ns (49.202%)  route 3.532ns (50.798%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.163ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.884    -2.163    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.709 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.774    VGAControllerInstance/ImageData/MemoryArray_reg_8_1_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.199 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_1/DOADO[0]
                         net (fo=1, routed)           2.652     3.851    VGAControllerInstance/ImageData/MemoryArray_reg_9_1_n_35
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.124     3.975 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           0.815     4.790    VGAControllerInstance/ColorPalette/ADDRARDADDR[1]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.161    37.353    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    36.787    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             32.493ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 3.545ns (53.353%)  route 3.099ns (46.647%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.768    -2.279    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X3Y19         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.593 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.658    VGAControllerInstance/ImageData/MemoryArray_reg_4_3_n_0
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.083 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_3/DOADO[0]
                         net (fo=1, routed)           2.193     3.276    VGAControllerInstance/ImageData/MemoryArray_reg_5_3_n_35
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.400 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_13/O
                         net (fo=1, routed)           0.264     3.664    VGAControllerInstance/ImageData/MemoryArray_reg_i_13_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.788 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.577     4.365    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.430    37.586    
                         clock uncertainty           -0.161    37.425    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    36.859    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 32.493    

Slack (MET) :             32.842ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.634ns (10.009%)  route 5.700ns (89.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 38.079 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.632    -2.415    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.897 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           4.059     2.163    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.116     2.279 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5_ENARDEN_cooolgate_en_gate_80_LOPT_REMAP/O
                         net (fo=1, routed)           1.641     3.920    VGAControllerInstance/ImageData/MemoryArray_reg_8_5_ENARDEN_cooolgate_en_sig_43
    RAMB36_X3Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.617    38.079    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X3Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/CLKARDCLK
                         clock pessimism             -0.509    37.570    
                         clock uncertainty           -0.161    37.409    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    36.762    VGAControllerInstance/ImageData/MemoryArray_reg_8_5
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 32.842    

Slack (MET) :             33.127ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.642ns (10.280%)  route 5.603ns (89.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.632    -2.415    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.897 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           4.059     2.163    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.287 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           1.544     3.831    VGAControllerInstance/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_sig_38
    RAMB36_X2Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.609    38.071    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0/CLKARDCLK
                         clock pessimism             -0.509    37.562    
                         clock uncertainty           -0.161    37.401    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.958    VGAControllerInstance/ImageData/MemoryArray_reg_8_0
  -------------------------------------------------------------------
                         required time                         36.958    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                 33.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.552    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.255    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X55Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  VGAControllerInstance/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    VGAControllerInstance/pixCounter[1]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.829    -0.323    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/C
                         clock pessimism             -0.229    -0.552    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107    -0.445    VGAControllerInstance/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.552    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.255    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  VGAControllerInstance/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGAControllerInstance/pixCounter[0]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.829    -0.323    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
                         clock pessimism             -0.229    -0.552    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.091    -0.461    VGAControllerInstance/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.339%)  route 0.776ns (80.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.185    -0.225    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.180 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.591     0.410    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.053    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.906%)  route 0.853ns (82.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.477     0.067    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.045     0.112 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           0.375     0.487    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.053    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.539%)  route 0.861ns (80.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.547    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.383 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           0.430     0.047    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.092 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7_ENARDEN_cooolgate_en_gate_84_LOPT_REMAP/O
                         net (fo=1, routed)           0.430     0.522    VGAControllerInstance/ImageData/MemoryArray_reg_8_7_ENARDEN_cooolgate_en_sig_45
    RAMB36_X0Y9          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.959    -0.193    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7/CLKARDCLK
                         clock pessimism              0.035    -0.158    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.062    VGAControllerInstance/ImageData/MemoryArray_reg_8_7
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_6_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.171%)  route 0.560ns (72.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.563    -0.549    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y73         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.385 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           0.389     0.004    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_sig_28
    SLICE_X10Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.049 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.171     0.220    VGAControllerInstance/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.879    -0.273    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.371    VGAControllerInstance/ImageData/MemoryArray_reg_6_0
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.030%)  route 0.906ns (82.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.696     0.286    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.331 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.210     0.541    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.053    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.566%)  route 0.937ns (83.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.561     0.151    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.045     0.196 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.375     0.571    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.053    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.210ns (28.485%)  route 0.527ns (71.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.547    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.383 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           0.309    -0.074    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_sig_19
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.046    -0.028 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           0.218     0.190    VGAControllerInstance/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.276    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                         clock pessimism             -0.194    -0.470    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.030    -0.440    VGAControllerInstance/ImageData/MemoryArray_reg_4_5
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.604%)  route 0.857ns (80.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.571    -0.541    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y85         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.626     0.249    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_sig_1
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.294 r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.231     0.525    VGAControllerInstance/ImageData/MemoryArray_reg_0_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                         clock pessimism              0.040    -0.231    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.135    VGAControllerInstance/ImageData/MemoryArray_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.660    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y21    VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y21    VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y23    VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15    VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15    VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y25    VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y23    VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y25    VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y22    VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y22    VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y85    VGAControllerInstance/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__15/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__24/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.889ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 3.545ns (39.053%)  route 5.532ns (60.947%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.849    -2.198    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.674 r  VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.739    VGAControllerInstance/ImageData/MemoryArray_reg_2_6_n_0
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.164 r  VGAControllerInstance/ImageData/MemoryArray_reg_3_6/DOADO[0]
                         net (fo=1, routed)           2.786     3.950    VGAControllerInstance/ImageData/MemoryArray_reg_3_6_n_35
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_10/O
                         net (fo=1, routed)           1.669     5.744    VGAControllerInstance/ImageData/MemoryArray_reg_i_10_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.868 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           1.011     6.879    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 29.889    

Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 3.545ns (39.297%)  route 5.476ns (60.703%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.755    -2.292    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.580 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.645    VGAControllerInstance/ImageData/MemoryArray_reg_4_7_n_0
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.070 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_7/DOADO[0]
                         net (fo=1, routed)           2.956     4.026    VGAControllerInstance/ImageData/MemoryArray_reg_5_7_n_35
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.150 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           1.046     5.196    VGAControllerInstance/ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           1.409     6.729    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.430    37.586    
                         clock uncertainty           -0.180    37.406    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.840    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 30.111    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 3.545ns (42.550%)  route 4.786ns (57.450%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.690    -2.357    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.515 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.580    VGAControllerInstance/ImageData/MemoryArray_reg_4_4_n_0
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.005 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.065     4.070    VGAControllerInstance/ImageData/MemoryArray_reg_5_4_n_35
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     4.194 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_12/O
                         net (fo=1, routed)           0.670     4.865    VGAControllerInstance/ImageData/MemoryArray_reg_i_12_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.989 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.985     5.974    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 30.794    

Slack (MET) :             31.327ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 3.545ns (45.391%)  route 4.265ns (54.609%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.678    -2.369    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.503 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.568    VGAControllerInstance/ImageData/MemoryArray_reg_6_0_n_0
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.993 r  VGAControllerInstance/ImageData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           3.216     4.209    VGAControllerInstance/ImageData/MemoryArray_reg_7_0_n_35
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.333 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_16/O
                         net (fo=1, routed)           0.264     4.598    VGAControllerInstance/ImageData/MemoryArray_reg_i_16_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.722 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           0.719     5.441    VGAControllerInstance/ColorPalette/ADDRARDADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                 31.327    

Slack (MET) :             31.367ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 3.421ns (44.018%)  route 4.351ns (55.982%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.669    -2.378    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.494 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.560    VGAControllerInstance/ImageData/MemoryArray_reg_8_2_n_0
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.985 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_2/DOADO[0]
                         net (fo=1, routed)           3.697     4.682    VGAControllerInstance/ImageData/MemoryArray_reg_9_2_n_35
    SLICE_X62Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.806 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           0.589     5.394    VGAControllerInstance/ColorPalette/ADDRARDADDR[2]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.509    37.507    
                         clock uncertainty           -0.180    37.327    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    36.761    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.761    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                 31.367    

Slack (MET) :             31.843ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.545ns (48.582%)  route 3.752ns (51.418%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.675    -2.372    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.500 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.565    VGAControllerInstance/ImageData/MemoryArray_reg_4_5_n_0
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.990 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_5/DOADO[0]
                         net (fo=1, routed)           2.824     3.814    VGAControllerInstance/ImageData/MemoryArray_reg_5_5_n_35
    SLICE_X62Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_11/O
                         net (fo=1, routed)           0.286     4.225    VGAControllerInstance/ImageData/MemoryArray_reg_i_11_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.349 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.576     4.925    VGAControllerInstance/ColorPalette/ADDRARDADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 31.843    

Slack (MET) :             31.978ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 3.421ns (49.202%)  route 3.532ns (50.798%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.163ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.884    -2.163    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.709 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.774    VGAControllerInstance/ImageData/MemoryArray_reg_8_1_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.199 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_1/DOADO[0]
                         net (fo=1, routed)           2.652     3.851    VGAControllerInstance/ImageData/MemoryArray_reg_9_1_n_35
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.124     3.975 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           0.815     4.790    VGAControllerInstance/ColorPalette/ADDRARDADDR[1]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                 31.978    

Slack (MET) :             32.475ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 3.545ns (53.353%)  route 3.099ns (46.647%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.768    -2.279    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X3Y19         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.593 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.658    VGAControllerInstance/ImageData/MemoryArray_reg_4_3_n_0
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.083 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_3/DOADO[0]
                         net (fo=1, routed)           2.193     3.276    VGAControllerInstance/ImageData/MemoryArray_reg_5_3_n_35
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.400 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_13/O
                         net (fo=1, routed)           0.264     3.664    VGAControllerInstance/ImageData/MemoryArray_reg_i_13_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.788 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.577     4.365    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.430    37.586    
                         clock uncertainty           -0.180    37.406    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    36.840    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 32.475    

Slack (MET) :             32.824ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.634ns (10.009%)  route 5.700ns (89.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 38.079 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.632    -2.415    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.897 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           4.059     2.163    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.116     2.279 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5_ENARDEN_cooolgate_en_gate_80_LOPT_REMAP/O
                         net (fo=1, routed)           1.641     3.920    VGAControllerInstance/ImageData/MemoryArray_reg_8_5_ENARDEN_cooolgate_en_sig_43
    RAMB36_X3Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.617    38.079    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X3Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/CLKARDCLK
                         clock pessimism             -0.509    37.570    
                         clock uncertainty           -0.180    37.390    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    36.743    VGAControllerInstance/ImageData/MemoryArray_reg_8_5
  -------------------------------------------------------------------
                         required time                         36.743    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 32.824    

Slack (MET) :             33.109ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.642ns (10.280%)  route 5.603ns (89.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.632    -2.415    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.897 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           4.059     2.163    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.287 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           1.544     3.831    VGAControllerInstance/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_sig_38
    RAMB36_X2Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.609    38.071    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0/CLKARDCLK
                         clock pessimism             -0.509    37.562    
                         clock uncertainty           -0.180    37.382    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.939    VGAControllerInstance/ImageData/MemoryArray_reg_8_0
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                 33.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.552    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.255    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X55Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  VGAControllerInstance/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    VGAControllerInstance/pixCounter[1]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.829    -0.323    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/C
                         clock pessimism             -0.229    -0.552    
                         clock uncertainty            0.180    -0.373    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107    -0.266    VGAControllerInstance/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.552    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.255    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  VGAControllerInstance/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGAControllerInstance/pixCounter[0]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.829    -0.323    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
                         clock pessimism             -0.229    -0.552    
                         clock uncertainty            0.180    -0.373    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.091    -0.282    VGAControllerInstance/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.339%)  route 0.776ns (80.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.185    -0.225    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.180 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.591     0.410    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
                         clock uncertainty            0.180    -0.056    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.127    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.906%)  route 0.853ns (82.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.477     0.067    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.045     0.112 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           0.375     0.487    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
                         clock uncertainty            0.180    -0.056    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.127    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.539%)  route 0.861ns (80.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.547    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.383 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           0.430     0.047    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.092 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7_ENARDEN_cooolgate_en_gate_84_LOPT_REMAP/O
                         net (fo=1, routed)           0.430     0.522    VGAControllerInstance/ImageData/MemoryArray_reg_8_7_ENARDEN_cooolgate_en_sig_45
    RAMB36_X0Y9          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.959    -0.193    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7/CLKARDCLK
                         clock pessimism              0.035    -0.158    
                         clock uncertainty            0.180     0.022    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.118    VGAControllerInstance/ImageData/MemoryArray_reg_8_7
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_6_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.171%)  route 0.560ns (72.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.563    -0.549    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y73         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.385 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           0.389     0.004    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_sig_28
    SLICE_X10Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.049 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.171     0.220    VGAControllerInstance/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.879    -0.273    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.180    -0.287    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.191    VGAControllerInstance/ImageData/MemoryArray_reg_6_0
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.030%)  route 0.906ns (82.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.696     0.286    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.331 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.210     0.541    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
                         clock uncertainty            0.180    -0.056    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.127    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.566%)  route 0.937ns (83.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.561     0.151    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.045     0.196 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.375     0.571    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
                         clock uncertainty            0.180    -0.056    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.127    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.210ns (28.485%)  route 0.527ns (71.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.547    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.383 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           0.309    -0.074    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_sig_19
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.046    -0.028 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           0.218     0.190    VGAControllerInstance/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.276    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                         clock pessimism             -0.194    -0.470    
                         clock uncertainty            0.180    -0.290    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.030    -0.260    VGAControllerInstance/ImageData/MemoryArray_reg_4_5
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.604%)  route 0.857ns (80.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.571    -0.541    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y85         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.626     0.249    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_sig_1
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.294 r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.231     0.525    VGAControllerInstance/ImageData/MemoryArray_reg_0_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                         clock pessimism              0.040    -0.231    
                         clock uncertainty            0.180    -0.051    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.045    VGAControllerInstance/ImageData/MemoryArray_reg_0_0
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.889ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 3.545ns (39.053%)  route 5.532ns (60.947%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.849    -2.198    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.674 r  VGAControllerInstance/ImageData/MemoryArray_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.739    VGAControllerInstance/ImageData/MemoryArray_reg_2_6_n_0
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.164 r  VGAControllerInstance/ImageData/MemoryArray_reg_3_6/DOADO[0]
                         net (fo=1, routed)           2.786     3.950    VGAControllerInstance/ImageData/MemoryArray_reg_3_6_n_35
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_10/O
                         net (fo=1, routed)           1.669     5.744    VGAControllerInstance/ImageData/MemoryArray_reg_i_10_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.868 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           1.011     6.879    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 29.889    

Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 3.545ns (39.297%)  route 5.476ns (60.703%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.755    -2.292    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.580 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.645    VGAControllerInstance/ImageData/MemoryArray_reg_4_7_n_0
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.070 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_7/DOADO[0]
                         net (fo=1, routed)           2.956     4.026    VGAControllerInstance/ImageData/MemoryArray_reg_5_7_n_35
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.150 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           1.046     5.196    VGAControllerInstance/ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           1.409     6.729    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.430    37.586    
                         clock uncertainty           -0.180    37.406    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.840    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 30.111    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 3.545ns (42.550%)  route 4.786ns (57.450%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.690    -2.357    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.515 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.580    VGAControllerInstance/ImageData/MemoryArray_reg_4_4_n_0
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.005 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.065     4.070    VGAControllerInstance/ImageData/MemoryArray_reg_5_4_n_35
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     4.194 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_12/O
                         net (fo=1, routed)           0.670     4.865    VGAControllerInstance/ImageData/MemoryArray_reg_i_12_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.989 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.985     5.974    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 30.794    

Slack (MET) :             31.327ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 3.545ns (45.391%)  route 4.265ns (54.609%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.678    -2.369    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.503 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.568    VGAControllerInstance/ImageData/MemoryArray_reg_6_0_n_0
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.993 r  VGAControllerInstance/ImageData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           3.216     4.209    VGAControllerInstance/ImageData/MemoryArray_reg_7_0_n_35
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.333 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_16/O
                         net (fo=1, routed)           0.264     4.598    VGAControllerInstance/ImageData/MemoryArray_reg_i_16_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.722 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           0.719     5.441    VGAControllerInstance/ColorPalette/ADDRARDADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                 31.327    

Slack (MET) :             31.367ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 3.421ns (44.018%)  route 4.351ns (55.982%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.669    -2.378    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.494 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.560    VGAControllerInstance/ImageData/MemoryArray_reg_8_2_n_0
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.985 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_2/DOADO[0]
                         net (fo=1, routed)           3.697     4.682    VGAControllerInstance/ImageData/MemoryArray_reg_9_2_n_35
    SLICE_X62Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.806 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           0.589     5.394    VGAControllerInstance/ColorPalette/ADDRARDADDR[2]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.509    37.507    
                         clock uncertainty           -0.180    37.327    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    36.761    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.761    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                 31.367    

Slack (MET) :             31.843ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.545ns (48.582%)  route 3.752ns (51.418%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.675    -2.372    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.500 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.565    VGAControllerInstance/ImageData/MemoryArray_reg_4_5_n_0
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.990 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_5/DOADO[0]
                         net (fo=1, routed)           2.824     3.814    VGAControllerInstance/ImageData/MemoryArray_reg_5_5_n_35
    SLICE_X62Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_11/O
                         net (fo=1, routed)           0.286     4.225    VGAControllerInstance/ImageData/MemoryArray_reg_i_11_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.349 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.576     4.925    VGAControllerInstance/ColorPalette/ADDRARDADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 31.843    

Slack (MET) :             31.978ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 3.421ns (49.202%)  route 3.532ns (50.798%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.163ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.884    -2.163    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.709 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.774    VGAControllerInstance/ImageData/MemoryArray_reg_8_1_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.199 r  VGAControllerInstance/ImageData/MemoryArray_reg_9_1/DOADO[0]
                         net (fo=1, routed)           2.652     3.851    VGAControllerInstance/ImageData/MemoryArray_reg_9_1_n_35
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.124     3.975 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           0.815     4.790    VGAControllerInstance/ColorPalette/ADDRARDADDR[1]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.502    37.514    
                         clock uncertainty           -0.180    37.334    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    36.768    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                 31.978    

Slack (MET) :             32.475ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 3.545ns (53.353%)  route 3.099ns (46.647%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.768    -2.279    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X3Y19         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.593 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.658    VGAControllerInstance/ImageData/MemoryArray_reg_4_3_n_0
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.083 r  VGAControllerInstance/ImageData/MemoryArray_reg_5_3/DOADO[0]
                         net (fo=1, routed)           2.193     3.276    VGAControllerInstance/ImageData/MemoryArray_reg_5_3_n_35
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.400 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_13/O
                         net (fo=1, routed)           0.264     3.664    VGAControllerInstance/ImageData/MemoryArray_reg_i_13_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.788 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.577     4.365    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.554    38.015    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.430    37.586    
                         clock uncertainty           -0.180    37.406    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    36.840    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 32.475    

Slack (MET) :             32.824ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.634ns (10.009%)  route 5.700ns (89.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 38.079 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.632    -2.415    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.897 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           4.059     2.163    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.116     2.279 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5_ENARDEN_cooolgate_en_gate_80_LOPT_REMAP/O
                         net (fo=1, routed)           1.641     3.920    VGAControllerInstance/ImageData/MemoryArray_reg_8_5_ENARDEN_cooolgate_en_sig_43
    RAMB36_X3Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.617    38.079    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X3Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_5/CLKARDCLK
                         clock pessimism             -0.509    37.570    
                         clock uncertainty           -0.180    37.390    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    36.743    VGAControllerInstance/ImageData/MemoryArray_reg_8_5
  -------------------------------------------------------------------
                         required time                         36.743    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 32.824    

Slack (MET) :             33.109ns  (required time - arrival time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.642ns (10.280%)  route 5.603ns (89.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.632    -2.415    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.897 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           4.059     2.163    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.287 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           1.544     3.831    VGAControllerInstance/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_sig_38
    RAMB36_X2Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          1.609    38.071    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_0/CLKARDCLK
                         clock pessimism             -0.509    37.562    
                         clock uncertainty           -0.180    37.382    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.939    VGAControllerInstance/ImageData/MemoryArray_reg_8_0
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                 33.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.552    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.255    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X55Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  VGAControllerInstance/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    VGAControllerInstance/pixCounter[1]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.829    -0.323    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[1]/C
                         clock pessimism             -0.229    -0.552    
                         clock uncertainty            0.180    -0.373    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107    -0.266    VGAControllerInstance/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 VGAControllerInstance/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.552    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  VGAControllerInstance/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.255    VGAControllerInstance/pixCounter_reg_n_0_[0]
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  VGAControllerInstance/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VGAControllerInstance/pixCounter[0]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.829    -0.323    VGAControllerInstance/clk_out1
    SLICE_X55Y85         FDRE                                         r  VGAControllerInstance/pixCounter_reg[0]/C
                         clock pessimism             -0.229    -0.552    
                         clock uncertainty            0.180    -0.373    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.091    -0.282    VGAControllerInstance/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.339%)  route 0.776ns (80.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.185    -0.225    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.180 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.591     0.410    VGAControllerInstance/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
                         clock uncertainty            0.180    -0.056    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.127    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.906%)  route 0.853ns (82.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.477     0.067    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.045     0.112 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           0.375     0.487    VGAControllerInstance/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
                         clock uncertainty            0.180    -0.056    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.127    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_8_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.539%)  route 0.861ns (80.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.547    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.383 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           0.430     0.047    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.092 r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7_ENARDEN_cooolgate_en_gate_84_LOPT_REMAP/O
                         net (fo=1, routed)           0.430     0.522    VGAControllerInstance/ImageData/MemoryArray_reg_8_7_ENARDEN_cooolgate_en_sig_45
    RAMB36_X0Y9          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.959    -0.193    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_8_7/CLKARDCLK
                         clock pessimism              0.035    -0.158    
                         clock uncertainty            0.180     0.022    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.118    VGAControllerInstance/ImageData/MemoryArray_reg_8_7
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_6_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.171%)  route 0.560ns (72.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.563    -0.549    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y73         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.385 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           0.389     0.004    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_6_0_cooolgate_en_sig_28
    SLICE_X10Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.049 r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.171     0.220    VGAControllerInstance/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.879    -0.273    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.180    -0.287    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.191    VGAControllerInstance/ImageData/MemoryArray_reg_6_0
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.030%)  route 0.906ns (82.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.696     0.286    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.331 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.210     0.541    VGAControllerInstance/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
                         clock uncertainty            0.180    -0.056    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.127    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.566%)  route 0.937ns (83.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.551    VGAControllerInstance/ImageData/clk_out1
    SLICE_X48Y83         FDRE                                         r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.561     0.151    VGAControllerInstance/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.045     0.196 r  VGAControllerInstance/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.375     0.571    VGAControllerInstance/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ColorPalette/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  VGAControllerInstance/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.035    -0.236    
                         clock uncertainty            0.180    -0.056    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.127    VGAControllerInstance/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.210ns (28.485%)  route 0.527ns (71.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.547    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y78         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.383 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           0.309    -0.074    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_4_0_cooolgate_en_sig_19
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.046    -0.028 r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           0.218     0.190    VGAControllerInstance/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.276    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                         clock pessimism             -0.194    -0.470    
                         clock uncertainty            0.180    -0.290    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.030    -0.260    VGAControllerInstance/ImageData/MemoryArray_reg_4_5
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/ImageData/MemoryArray_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.604%)  route 0.857ns (80.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.571    -0.541    VGAControllerInstance/ImageData/clk_out1
    SLICE_X14Y85         FDCE                                         r  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.626     0.249    VGAControllerInstance/ImageData/VGAControllerInstance/ImageData/MemoryArray_reg_0_0_cooolgate_en_sig_1
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.294 r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.231     0.525    VGAControllerInstance/ImageData/MemoryArray_reg_0_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.271    VGAControllerInstance/ImageData/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                         clock pessimism              0.040    -0.231    
                         clock uncertainty            0.180    -0.051    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.045    VGAControllerInstance/ImageData/MemoryArray_reg_0_0
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.480    





