library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

Entity MUXA is 
	PORT (
		INPUT: in std_logic_vector(7 downto 0);
		REGA: in std_logic_vector(7 downto 0);
		REGB: in std_logic_vector(7 downto 0);
		MSA: in std_logic_vector(7 downto 0);
		OUTPUT: in std_logic_vector(7 downto 0);
		MAout: in std_logic_vector(7 downto 0) );
end MUXA;

architecture behavior of MUXA is 
	signal node: std_logic_vector(7 downto 0);
begin
	with MAout select 
	node <= INPUT when "00",
			  REGA when "01",
			  REGB when "10",
			  OUTPUT when "11",
			  NULL when others;
	MAout <= node;
end behavior;
	
		