// Seed: 3462959675
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output wor id_2,
    output tri id_3,
    input tri id_4,
    output supply0 id_5,
    input tri1 module_0
    , id_16,
    input wand id_7,
    input tri id_8,
    output wand id_9,
    input uwire id_10,
    input wor id_11,
    input supply0 id_12,
    output wor id_13,
    output tri id_14
);
  assign id_2 = -1;
  final $clog2(39);
  ;
  wire id_17, id_18, id_19;
  assign id_3 = id_16;
  wire id_20, id_21;
  assign id_13 = -1'h0 == id_20 ? -1 : -1'b0;
  wire id_22;
  assign id_18 = id_7;
  id_23 :
  assert property (@(posedge id_0) id_16)
  else $unsigned(88);
  ;
  logic id_24;
  ;
  assign id_13 = -1;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_2 = 32'd90
) (
    input wor id_0,
    output supply1 id_1,
    input uwire _id_2,
    input tri1 id_3,
    inout tri id_4,
    input wor id_5
);
  logic [1 : 1] id_7;
  wire  [  id_2  :  1  ]  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_1,
      id_5,
      id_1,
      id_4,
      id_5,
      id_3,
      id_1,
      id_0,
      id_4,
      id_4,
      id_1,
      id_1
  );
endmodule
