<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'chirrtl' Dialect - CIRCT</title><meta name=description content="Circuit IR Compilers and Tools"><meta name=generator content="Hugo 0.64.1"><link href=https://circt.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://circt.llvm.org/docs/Dialects/CHIRRTL/><link rel=stylesheet href=https://circt.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script><link rel=stylesheet href=https://circt.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script><script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script><script src=https://circt.llvm.org/js/bundle.js></script><script type=text/javascript src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://circt.llvm.org//circt-logo.svg width=40px align=absmiddle>
CIRCT</div></h1><p class=description>Circuit IR Compilers and Tools</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li class=parent><a href=https://github.com/llvm/circt/tree/main/>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/circt/tree/main/>GitHub</a></li></ul></li></ul></nav></div><div class=content-container><main><h1>'chirrtl' Dialect</h1><p>Types and operations for the chirrtl dialect
This dialect defines the <code>chirrtl</code> dialect, which contains high-level
memory defintions which can be lowered to FIRRTL.</p><p><nav id=TableOfContents><ul><li><a href=#type-constraint-definition>Type constraint definition</a><ul><li><a href=#a-behavioral-memory-port>a behavioral memory port</a></li><li><a href=#a-behavioral-memory>a behavioral memory</a></li></ul></li><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#chirrtlcombmem-circtchirrtlcombmemop>chirrtl.combmem (::circt::chirrtl::CombMemOp)</a></li><li><a href=#chirrtlmemoryportaccess-circtchirrtlmemoryportaccessop>chirrtl.memoryport.access (::circt::chirrtl::MemoryPortAccessOp)</a></li><li><a href=#chirrtlmemoryport-circtchirrtlmemoryportop>chirrtl.memoryport (::circt::chirrtl::MemoryPortOp)</a></li><li><a href=#chirrtlseqmem-circtchirrtlseqmemop>chirrtl.seqmem (::circt::chirrtl::SeqMemOp)</a></li></ul></li><li><a href=#type-definition>Type definition</a><ul><li><a href=#cmemoryporttype>CMemoryPortType</a></li><li><a href=#cmemorytype>CMemoryType</a></li></ul></li></ul><ul><li><a href=#attribute-definition>Attribute definition</a><ul><li><a href=#augmentedbooleantypeattr>AugmentedBooleanTypeAttr</a></li><li><a href=#augmentedbundletypeattr>AugmentedBundleTypeAttr</a></li><li><a href=#augmenteddeletedtypeattr>AugmentedDeletedTypeAttr</a></li><li><a href=#augmenteddoubletypeattr>AugmentedDoubleTypeAttr</a></li><li><a href=#augmentedgroundtypeattr>AugmentedGroundTypeAttr</a></li><li><a href=#augmentedintegertypeattr>AugmentedIntegerTypeAttr</a></li><li><a href=#augmentedliteraltypeattr>AugmentedLiteralTypeAttr</a></li><li><a href=#augmentedstringtypeattr>AugmentedStringTypeAttr</a></li><li><a href=#augmentedvectortypeattr>AugmentedVectorTypeAttr</a></li><li><a href=#invalidvalueattr>InvalidValueAttr</a></li><li><a href=#paramdeclattr>ParamDeclAttr</a></li><li><a href=#subannotationattr>SubAnnotationAttr</a></li></ul></li><li><a href=#type-constraint-definition-1>Type constraint definition</a><ul><li><a href=#analog-type>analog type</a></li><li><a href=#a-passive-type-that-does-not-contain-analog>a passive type that does not contain analog</a></li><li><a href=#reset>Reset</a></li><li><a href=#asyncreset>AsyncReset</a></li><li><a href=#bundletype>BundleType</a></li><li><a href=#clock>clock</a></li><li><a href=#firrtltype>FIRRTLType</a></li><li><a href=#fvectortype>FVectorType</a></li><li><a href=#sint-or-uint-type>sint or uint type</a></li><li><a href=#uint1-sint1-or-analog1>UInt<1>, SInt<1>, or Analog<1></a></li><li><a href=#a-passive-type-contain-no-flips>a passive type (contain no flips)</a></li><li><a href=#reset-1>Reset</a></li><li><a href=#sint-type>sint type</a></li><li><a href=#a-sized-type-contains-no-unifered-widths>a sized type (contains no unifered widths)</a></li><li><a href=#uint1-or-uint>UInt<1> or UInt</a></li><li><a href=#uint-type>uint type</a></li></ul></li></ul></nav><h2 id=type-constraint-definition>Type constraint definition&nbsp;<a class=headline-hash href=#type-constraint-definition>¶</a></h2><h3 id=a-behavioral-memory-port>a behavioral memory port&nbsp;<a class=headline-hash href=#a-behavioral-memory-port>¶</a></h3><p>Syntax:</p><pre><code>cmemoryport-type ::= `cmemoryport`
</code></pre><p>The value of a <code>cmemoryport</code> type represents a port which has been
declared on a <code>cmemory</code>. This value is used to set the memory port access
conditions.</p><h3 id=a-behavioral-memory>a behavioral memory&nbsp;<a class=headline-hash href=#a-behavioral-memory>¶</a></h3><p>Syntax:</p><pre><code>cmemory-type ::= `cmemory` `&lt;` element-type, element-count `&gt;`
</code></pre><p>The value of a <code>cmemory</code> type represents a behavioral memory with unknown
ports. This is produced by <code>combmem</code> and <code>seqmem</code> declarations and used by
<code>memoryport</code> declarations to define memories and their ports. A CMemory is
similar to a vector of passive element types.</p><p>Examples:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=p>!</span>chirrtl<span class=p>.</span>cmemory<span class=p>&lt;</span>uint<span class=p>&lt;</span><span class=m>32</span><span class=p>&gt;</span><span class=p>,</span> <span class=m>16</span><span class=p>&gt;</span>
<span class=p>!</span>chirrtl<span class=p>.</span>cmemory<span class=p>&lt;</span>bundle<span class=p>&lt;</span>a <span class=p>:</span> uint<span class=p>&lt;</span><span class=m>1</span><span class=p>&gt;</span><span class=p>&gt;</span><span class=p>,</span> <span class=m>16</span><span class=p>&gt;</span>
</code></pre></div><h2 id=operation-definition>Operation definition&nbsp;<a class=headline-hash href=#operation-definition>¶</a></h2><h3 id=chirrtlcombmem-circtchirrtlcombmemop><code>chirrtl.combmem</code> (::circt::chirrtl::CombMemOp)&nbsp;<a class=headline-hash href=#chirrtlcombmem-circtchirrtlcombmemop>¶</a></h3><p>Define a new combinational memory</p><p>Syntax:</p><pre><code>operation ::= `chirrtl.combmem` (`sym` $inner_sym^)? custom&lt;CombMemOp&gt;(attr-dict) `:` qualified(type($result))
</code></pre><p>Define a new behavioral combinational memory. Combinational memories have a
write latency of 1 and a read latency of 0.</p><p>Interfaces: HasCustomSSAName</p><h4 id=attributes>Attributes:&nbsp;<a class=headline-hash href=#attributes>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>name</code></td><td align=center>::mlir::StringAttr</td><td>string attribute</td></tr><tr><td align=center><code>annotations</code></td><td align=center>::mlir::ArrayAttr</td><td></td></tr><tr><td align=center><code>inner_sym</code></td><td align=center>::mlir::StringAttr</td><td>string attribute</td></tr></tbody></table><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>a behavioral memory</td></tr></tbody></table><h3 id=chirrtlmemoryportaccess-circtchirrtlmemoryportaccessop><code>chirrtl.memoryport.access</code> (::circt::chirrtl::MemoryPortAccessOp)&nbsp;<a class=headline-hash href=#chirrtlmemoryportaccess-circtchirrtlmemoryportaccessop>¶</a></h3><p>Enables a memory port</p><p>Syntax:</p><pre><code>operation ::= `chirrtl.memoryport.access` $port `[` $index `]` `,` $clock attr-dict `:` qualified(type(operands))
</code></pre><p>This operation is used to conditionally enable a memory port, and associate
it with a <code>clock</code> and <code>index</code>. The memory port will be actuve on the
positive edge of the clock. The index is the address of the memory
accessed. See the FIRRTL rational for more information about why this
operation exists.</p><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>port</code></td><td>a behavioral memory port</td></tr><tr><td align=center><code>index</code></td><td>sint or uint type</td></tr><tr><td align=center><code>clock</code></td><td>clock</td></tr></tbody></table><h3 id=chirrtlmemoryport-circtchirrtlmemoryportop><code>chirrtl.memoryport</code> (::circt::chirrtl::MemoryPortOp)&nbsp;<a class=headline-hash href=#chirrtlmemoryport-circtchirrtlmemoryportop>¶</a></h3><p>Defines a memory port on CHIRRTL memory</p><p>Syntax:</p><pre><code>operation ::= `chirrtl.memoryport` $direction $memory custom&lt;MemoryPortOp&gt;(attr-dict) `:`
              functional-type(operands, results)
</code></pre><p>This operation defines a new memory port on a <code>seqmem</code> or <code>combmem</code>CHISEL.
<code>data</code> is the data returned from the memory port.</p><p>The memory port requires an access point, which sets the enable condition
of the port, the clock, and the address. This is done by passing the the
<code>port</code> argument to a <code>chirrtl.memoryport.access operation</code>.</p><p>Interfaces: HasCustomSSAName, InferTypeOpInterface</p><h4 id=attributes-1>Attributes:&nbsp;<a class=headline-hash href=#attributes-1>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>direction</code></td><td align=center>::MemDirAttrAttr</td><td>Memory Direction Enum</td></tr><tr><td align=center><code>name</code></td><td align=center>::mlir::StringAttr</td><td>string attribute</td></tr><tr><td align=center><code>annotations</code></td><td align=center>::mlir::ArrayAttr</td><td></td></tr></tbody></table><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory</code></td><td>a behavioral memory</td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>data</code></td><td>FIRRTLType</td></tr><tr><td align=center><code>port</code></td><td>a behavioral memory port</td></tr></tbody></table><h3 id=chirrtlseqmem-circtchirrtlseqmemop><code>chirrtl.seqmem</code> (::circt::chirrtl::SeqMemOp)&nbsp;<a class=headline-hash href=#chirrtlseqmem-circtchirrtlseqmemop>¶</a></h3><p>Define a new sequential memory</p><p>Syntax:</p><pre><code>operation ::= `chirrtl.seqmem` (`sym` $inner_sym^)? $ruw custom&lt;SeqMemOp&gt;(attr-dict) `:` qualified(type($result))
</code></pre><p>Define a new behavioral sequential memory. Sequential memories have a
write latency and a read latency of 1.</p><p>Interfaces: HasCustomSSAName</p><h4 id=attributes-2>Attributes:&nbsp;<a class=headline-hash href=#attributes-2>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>ruw</code></td><td align=center>::RUWAttrAttr</td><td>Read Under Write Enum</td></tr><tr><td align=center><code>name</code></td><td align=center>::mlir::StringAttr</td><td>string attribute</td></tr><tr><td align=center><code>annotations</code></td><td align=center>::mlir::ArrayAttr</td><td></td></tr><tr><td align=center><code>inner_sym</code></td><td align=center>::mlir::StringAttr</td><td>string attribute</td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>a behavioral memory</td></tr></tbody></table><h2 id=type-definition>Type definition&nbsp;<a class=headline-hash href=#type-definition>¶</a></h2><h3 id=cmemoryporttype>CMemoryPortType&nbsp;<a class=headline-hash href=#cmemoryporttype>¶</a></h3><p>a behavioral memory port</p><p>Syntax: <code>!chirrtl.cmemoryport</code></p><p>Syntax:</p><pre><code>cmemoryport-type ::= `cmemoryport`
</code></pre><p>The value of a <code>cmemoryport</code> type represents a port which has been
declared on a <code>cmemory</code>. This value is used to set the memory port access
conditions.</p><h3 id=cmemorytype>CMemoryType&nbsp;<a class=headline-hash href=#cmemorytype>¶</a></h3><p>a behavioral memory</p><p>Syntax:</p><pre><code>cmemory-type ::= `cmemory` `&lt;` element-type, element-count `&gt;`
</code></pre><p>The value of a <code>cmemory</code> type represents a behavioral memory with unknown
ports. This is produced by <code>combmem</code> and <code>seqmem</code> declarations and used by
<code>memoryport</code> declarations to define memories and their ports. A CMemory is
similar to a vector of passive element types.</p><p>Examples:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=p>!</span>chirrtl<span class=p>.</span>cmemory<span class=p>&lt;</span>uint<span class=p>&lt;</span><span class=m>32</span><span class=p>&gt;</span><span class=p>,</span> <span class=m>16</span><span class=p>&gt;</span>
<span class=p>!</span>chirrtl<span class=p>.</span>cmemory<span class=p>&lt;</span>bundle<span class=p>&lt;</span>a <span class=p>:</span> uint<span class=p>&lt;</span><span class=m>1</span><span class=p>&gt;</span><span class=p>&gt;</span><span class=p>,</span> <span class=m>16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=parameters>Parameters:&nbsp;<a class=headline-hash href=#parameters>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>elementType</td><td align=center><code>firrtl::FIRRTLType</code></td><td></td></tr><tr><td align=center>numElements</td><td align=center><code>uint64_t</code></td><td></td></tr></tbody></table><h1 id=firrtl-dialect>&lsquo;firrtl&rsquo; Dialect</h1><p>Types and operations for firrtl dialect
This dialect defines the <code>firrtl</code> dialect, which is used to lower from
Chisel code to Verilog. For more information, see the
<a href=https://github.com/freechipsproject/firrtl>FIRRTL GitHub page</a>.</p><p><nav id=TableOfContents><ul><li><a href=#type-constraint-definition>Type constraint definition</a><ul><li><a href=#a-behavioral-memory-port>a behavioral memory port</a></li><li><a href=#a-behavioral-memory>a behavioral memory</a></li></ul></li><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#chirrtlcombmem-circtchirrtlcombmemop>chirrtl.combmem (::circt::chirrtl::CombMemOp)</a></li><li><a href=#chirrtlmemoryportaccess-circtchirrtlmemoryportaccessop>chirrtl.memoryport.access (::circt::chirrtl::MemoryPortAccessOp)</a></li><li><a href=#chirrtlmemoryport-circtchirrtlmemoryportop>chirrtl.memoryport (::circt::chirrtl::MemoryPortOp)</a></li><li><a href=#chirrtlseqmem-circtchirrtlseqmemop>chirrtl.seqmem (::circt::chirrtl::SeqMemOp)</a></li></ul></li><li><a href=#type-definition>Type definition</a><ul><li><a href=#cmemoryporttype>CMemoryPortType</a></li><li><a href=#cmemorytype>CMemoryType</a></li></ul></li></ul><ul><li><a href=#attribute-definition>Attribute definition</a><ul><li><a href=#augmentedbooleantypeattr>AugmentedBooleanTypeAttr</a></li><li><a href=#augmentedbundletypeattr>AugmentedBundleTypeAttr</a></li><li><a href=#augmenteddeletedtypeattr>AugmentedDeletedTypeAttr</a></li><li><a href=#augmenteddoubletypeattr>AugmentedDoubleTypeAttr</a></li><li><a href=#augmentedgroundtypeattr>AugmentedGroundTypeAttr</a></li><li><a href=#augmentedintegertypeattr>AugmentedIntegerTypeAttr</a></li><li><a href=#augmentedliteraltypeattr>AugmentedLiteralTypeAttr</a></li><li><a href=#augmentedstringtypeattr>AugmentedStringTypeAttr</a></li><li><a href=#augmentedvectortypeattr>AugmentedVectorTypeAttr</a></li><li><a href=#invalidvalueattr>InvalidValueAttr</a></li><li><a href=#paramdeclattr>ParamDeclAttr</a></li><li><a href=#subannotationattr>SubAnnotationAttr</a></li></ul></li><li><a href=#type-constraint-definition-1>Type constraint definition</a><ul><li><a href=#analog-type>analog type</a></li><li><a href=#a-passive-type-that-does-not-contain-analog>a passive type that does not contain analog</a></li><li><a href=#reset>Reset</a></li><li><a href=#asyncreset>AsyncReset</a></li><li><a href=#bundletype>BundleType</a></li><li><a href=#clock>clock</a></li><li><a href=#firrtltype>FIRRTLType</a></li><li><a href=#fvectortype>FVectorType</a></li><li><a href=#sint-or-uint-type>sint or uint type</a></li><li><a href=#uint1-sint1-or-analog1>UInt<1>, SInt<1>, or Analog<1></a></li><li><a href=#a-passive-type-contain-no-flips>a passive type (contain no flips)</a></li><li><a href=#reset-1>Reset</a></li><li><a href=#sint-type>sint type</a></li><li><a href=#a-sized-type-contains-no-unifered-widths>a sized type (contains no unifered widths)</a></li><li><a href=#uint1-or-uint>UInt<1> or UInt</a></li><li><a href=#uint-type>uint type</a></li></ul></li></ul></nav><h2 id=attribute-definition>Attribute definition&nbsp;<a class=headline-hash href=#attribute-definition>¶</a></h2><h3 id=augmentedbooleantypeattr>AugmentedBooleanTypeAttr&nbsp;<a class=headline-hash href=#augmentedbooleantypeattr>¶</a></h3><h4 id=parameters-1>Parameters:&nbsp;<a class=headline-hash href=#parameters-1>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=augmentedbundletypeattr>AugmentedBundleTypeAttr&nbsp;<a class=headline-hash href=#augmentedbundletypeattr>¶</a></h3><h4 id=parameters-2>Parameters:&nbsp;<a class=headline-hash href=#parameters-2>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=augmenteddeletedtypeattr>AugmentedDeletedTypeAttr&nbsp;<a class=headline-hash href=#augmenteddeletedtypeattr>¶</a></h3><h4 id=parameters-3>Parameters:&nbsp;<a class=headline-hash href=#parameters-3>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=augmenteddoubletypeattr>AugmentedDoubleTypeAttr&nbsp;<a class=headline-hash href=#augmenteddoubletypeattr>¶</a></h3><h4 id=parameters-4>Parameters:&nbsp;<a class=headline-hash href=#parameters-4>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=augmentedgroundtypeattr>AugmentedGroundTypeAttr&nbsp;<a class=headline-hash href=#augmentedgroundtypeattr>¶</a></h3><h4 id=parameters-5>Parameters:&nbsp;<a class=headline-hash href=#parameters-5>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=augmentedintegertypeattr>AugmentedIntegerTypeAttr&nbsp;<a class=headline-hash href=#augmentedintegertypeattr>¶</a></h3><h4 id=parameters-6>Parameters:&nbsp;<a class=headline-hash href=#parameters-6>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=augmentedliteraltypeattr>AugmentedLiteralTypeAttr&nbsp;<a class=headline-hash href=#augmentedliteraltypeattr>¶</a></h3><h4 id=parameters-7>Parameters:&nbsp;<a class=headline-hash href=#parameters-7>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=augmentedstringtypeattr>AugmentedStringTypeAttr&nbsp;<a class=headline-hash href=#augmentedstringtypeattr>¶</a></h3><h4 id=parameters-8>Parameters:&nbsp;<a class=headline-hash href=#parameters-8>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=augmentedvectortypeattr>AugmentedVectorTypeAttr&nbsp;<a class=headline-hash href=#augmentedvectortypeattr>¶</a></h3><h4 id=parameters-9>Parameters:&nbsp;<a class=headline-hash href=#parameters-9>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>underlying</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h3 id=invalidvalueattr>InvalidValueAttr&nbsp;<a class=headline-hash href=#invalidvalueattr>¶</a></h3><p>A constant value of firrtl.invalid type</p><p>Syntax:</p><pre><code>!firrtl.invalidvalue&lt;
  ::mlir::Type   # type
&gt;
</code></pre><p>Represents an firrtl.invalidvalue value, whose type is specified by the
type of the attribute.</p><h4 id=parameters-10>Parameters:&nbsp;<a class=headline-hash href=#parameters-10>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>type</td><td align=center><code>::mlir::Type</code></td><td></td></tr></tbody></table><h3 id=paramdeclattr>ParamDeclAttr&nbsp;<a class=headline-hash href=#paramdeclattr>¶</a></h3><p>module or instance parameter definition</p><h4 id=parameters-11>Parameters:&nbsp;<a class=headline-hash href=#parameters-11>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>name</td><td align=center><code>::mlir::StringAttr</code></td><td></td></tr><tr><td align=center>type</td><td align=center><code>::mlir::TypeAttr</code></td><td></td></tr><tr><td align=center>value</td><td align=center><code>::mlir::Attribute</code></td><td></td></tr></tbody></table><h3 id=subannotationattr>SubAnnotationAttr&nbsp;<a class=headline-hash href=#subannotationattr>¶</a></h3><p>An Annotation that targets part of what it&rsquo;s attached to</p><p>Syntax:</p><pre><code>!firrtl.subAnno&lt;
  int64_t,   # fieldID
  DictionaryAttr   # annotations
&gt;
</code></pre><p>An Annotation that is only applicable to part of what it is attached to.
This uses a field ID to indicate to which field it is applicable.</p><h4 id=parameters-12>Parameters:&nbsp;<a class=headline-hash href=#parameters-12>¶</a></h4><table><thead><tr><th align=center>Parameter</th><th align=center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td align=center>fieldID</td><td align=center><code>int64_t</code></td><td></td></tr><tr><td align=center>annotations</td><td align=center><code>DictionaryAttr</code></td><td></td></tr></tbody></table><h2 id=type-constraint-definition-1>Type constraint definition&nbsp;<a class=headline-hash href=#type-constraint-definition-1>¶</a></h2><h3 id=analog-type>analog type&nbsp;<a class=headline-hash href=#analog-type>¶</a></h3><h3 id=a-passive-type-that-does-not-contain-analog>a passive type that does not contain analog&nbsp;<a class=headline-hash href=#a-passive-type-that-does-not-contain-analog>¶</a></h3><h3 id=reset>Reset&nbsp;<a class=headline-hash href=#reset>¶</a></h3><h3 id=asyncreset>AsyncReset&nbsp;<a class=headline-hash href=#asyncreset>¶</a></h3><h3 id=bundletype>BundleType&nbsp;<a class=headline-hash href=#bundletype>¶</a></h3><h3 id=clock>clock&nbsp;<a class=headline-hash href=#clock>¶</a></h3><h3 id=firrtltype>FIRRTLType&nbsp;<a class=headline-hash href=#firrtltype>¶</a></h3><h3 id=fvectortype>FVectorType&nbsp;<a class=headline-hash href=#fvectortype>¶</a></h3><h3 id=sint-or-uint-type>sint or uint type&nbsp;<a class=headline-hash href=#sint-or-uint-type>¶</a></h3><h3 id=uint1-sint1-or-analog1>UInt&lt;1>, SInt&lt;1>, or Analog&lt;1>&nbsp;<a class=headline-hash href=#uint1-sint1-or-analog1>¶</a></h3><h3 id=a-passive-type-contain-no-flips>a passive type (contain no flips)&nbsp;<a class=headline-hash href=#a-passive-type-contain-no-flips>¶</a></h3><h3 id=reset-1>Reset&nbsp;<a class=headline-hash href=#reset-1>¶</a></h3><h3 id=sint-type>sint type&nbsp;<a class=headline-hash href=#sint-type>¶</a></h3><h3 id=a-sized-type-contains-no-unifered-widths>a sized type (contains no unifered widths)&nbsp;<a class=headline-hash href=#a-sized-type-contains-no-unifered-widths>¶</a></h3><h3 id=uint1-or-uint>UInt&lt;1> or UInt&nbsp;<a class=headline-hash href=#uint1-or-uint>¶</a></h3><h3 id=uint-type>uint type&nbsp;<a class=headline-hash href=#uint-type>¶</a></h3><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=/docs/Dialects/Calyx/ title="'calyx' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i>Prev - 'calyx' Dialect</a>
<a class="nav nav-next" href=/docs/Dialects/Comb/ title="'comb' Dialect">Next - 'comb' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://circt.llvm.org/>Home</a></li><li><a href=/talks/>Talks and Related Publications</a></li><li><a href=/getting_started/>Getting Started</a></li><li class="parent has-sub-menu"><a href=/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=/docs/CommandGuide/>CommandGuide<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/CommandGuide/handshake-runner/>handshake-runner</a></li></ul></li><li class="parent has-sub-menu"><a href=/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/FIRRTLAttributes/></a></li><li><a href=/docs/Dialects/Calyx/>'calyx' Dialect</a></li><li class=active><a href=/docs/Dialects/CHIRRTL/>'chirrtl' Dialect</a></li><li><a href=/docs/Dialects/Comb/>'comb' Dialect</a></li><li><a href=/docs/Dialects/ESI/>'esi' Dialect</a></li><li><a href=/docs/Dialects/FIRRTL/>'firrtl' Dialect</a></li><li><a href=/docs/Dialects/FSM/>'fsm' Dialect</a></li><li><a href=/docs/Dialects/Handshake/>'handshake' Dialect</a></li><li><a href=/docs/Dialects/HW/>'hw' Dialect</a></li><li><a href=/docs/Dialects/SV/>'hw' Dialect</a></li><li><a href=/docs/Dialects/LLHD/>'llhd' Dialect</a></li><li><a href=/docs/Dialects/Moore/>'moore' Dialect</a></li><li><a href=/docs/Dialects/MSFT/>'msft' Dialect</a></li><li><a href=/docs/Dialects/Seq/>'seq' Dialect</a></li><li><a href=/docs/Dialects/StaticLogic/>'staticlogic' Dialect</a></li></ul></li><li class=has-sub-menu><a href=/docs/ESI/>ESI<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/ESI/cosim/>ESI cosimulation model</a></li><li><a href=/docs/ESI/types/>ESI data types and communication types</a></li><li><a href=/docs/ESI/services/>ESI Global Services</a></li><li><a href=/docs/ESI/software_api/>ESI Software APIs</a></li><li><a href=/docs/ESI/notes/>Miscellaneous Notes</a></li></ul></li><li><a href=/docs/CalyxPasses/></a></li><li><a href=/docs/RationaleComb/>`comb` Dialect Rationale</a></li><li><a href=/docs/Charter/>CIRCT Charter</a></li><li><a href=/docs/FIRRTLAnnotations/>FIRRTL Annotations</a></li><li><a href=/docs/RationaleFIRRTL/>FIRRTL Dialect Rationale</a></li><li><a href=/docs/RationaleFSM/>FSM Dialect Rationale</a></li><li><a href=/docs/GettingStarted/>Getting Started with the CIRCT Project</a></li><li><a href=/docs/RationaleHandshake/>Handshake Dialect Rationale</a></li><li><a href=/docs/RationaleHW/>HW Dialect Rationale</a></li><li><a href=/docs/Passes/>Passes</a></li><li><a href=/docs/PyCDE/>PyCDE</a></li><li><a href=/docs/RationaleSeq/>Seq(uential) Dialect Rationale</a></li><li><a href=/docs/RationaleSV/>SV Dialect Rationale</a></li><li><a href=/docs/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li><li><a href=/docs/PythonBindings/>Using the Python Bindings</a></li><li><a href=/docs/VerilogGeneration/>Verilog and SystemVerilog Generation</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i><i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>