$date
	Wed Jun 04 22:39:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d3x8tb $end
$var wire 8 ! y [7:0] $end
$var reg 1 " en $end
$var reg 3 # s [2:0] $end
$var integer 32 $ i [31:0] $end
$scope module decoder $end
$var wire 1 " en $end
$var wire 3 % s [2:0] $end
$var wire 8 & y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1 %
b1 $
b1 #
0"
b0 !
$end
#1000
b10 #
b10 %
b10 $
#2000
b11 #
b11 %
b11 $
#3000
b100 #
b100 %
b100 $
#4000
b101 #
b101 %
b101 $
#5000
b110 #
b110 %
b110 $
#6000
b111 #
b111 %
b111 $
#7000
b1 !
b1 &
1"
b0 #
b0 %
b1000 $
#8000
b10 !
b10 &
b1 #
b1 %
b1001 $
#9000
b100 !
b100 &
b10 #
b10 %
b1010 $
#10000
b1000 !
b1000 &
b11 #
b11 %
b1011 $
#11000
b10000 !
b10000 &
b100 #
b100 %
b1100 $
#12000
b100000 !
b100000 &
b101 #
b101 %
b1101 $
#13000
b1000000 !
b1000000 &
b110 #
b110 %
b1110 $
#14000
b10000000 !
b10000000 &
b111 #
b111 %
b1111 $
#15000
b10000 $
