Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jun 10 13:17:42 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.907        0.000                      0                  612        0.097        0.000                      0                  612        0.511        0.000                       0                   370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  CLKFBIN                       {0.000 5.000}        10.000          100.000         
  CLK_SPI_O                     {0.000 5.000}        10.000          100.000         
    clk_div                     {0.000 20.000}       40.000          25.000          
  clk_A                         {0.000 31.220}       62.439          16.016          
  clk_feedback                  {0.000 5.000}        10.000          100.000         
  clock_pixel_unbuffered        {0.000 6.667}        13.333          75.000          
    clk_feedback_1              {0.000 6.667}        13.333          75.000          
    clock_x5pixel_unbuffered_1  {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                                         8.751        0.000                       0                     2  
  CLK_SPI_O                           5.907        0.000                      0                   46        0.143        0.000                      0                   46        4.500        0.000                       0                    45  
    clk_div                                                                                                                                                                      38.333        0.000                       0                     2  
  clk_A                              55.975        0.000                      0                  363        0.097        0.000                      0                  363       30.720        0.000                       0                   179  
  clk_feedback                                                                                                                                                                    8.751        0.000                       0                     2  
  clock_pixel_unbuffered              6.310        0.000                      0                  195        0.161        0.000                      0                  195        3.667        0.000                       0                   125  
    clk_feedback_1                                                                                                                                                               12.084        0.000                       0                     2  
    clock_x5pixel_unbuffered_1                                                                                                                                                    0.511        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_SPI_O     clk_div             7.256        0.000                      0                    8        0.294        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_SPI_O
  To Clock:  CLK_SPI_O

Setup :            0  Failing Endpoints,  Worst Slack        5.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 2.578ns (63.892%)  route 1.457ns (36.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[7]
                         net (fo=1, routed)           1.457    10.166    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[7]
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.290 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2/O
                         net (fo=1, routed)           0.000    10.290    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2_n_0
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)        0.032    16.198    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         16.198    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 2.578ns (64.218%)  route 1.436ns (35.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[17]
                         net (fo=1, routed)           1.436    10.146    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[17]
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.124    10.270 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[17]_i_1/O
                         net (fo=1, routed)           0.000    10.270    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[17]
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X34Y6          FDRE (Setup_fdre_C_D)        0.029    16.195    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.578ns (64.766%)  route 1.402ns (35.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[1]
                         net (fo=1, routed)           1.402    10.112    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[1]
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.236 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1/O
                         net (fo=1, routed)           0.000    10.236    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1_n_0
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)        0.029    16.195    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 2.578ns (65.041%)  route 1.386ns (34.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 15.798 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[22]
                         net (fo=1, routed)           1.386    10.095    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[22]
    SLICE_X35Y2          LUT4 (Prop_lut4_I3_O)        0.124    10.219 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[22]_i_1/O
                         net (fo=1, routed)           0.000    10.219    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[22]
    SLICE_X35Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.515    15.798    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[22]/C
                         clock pessimism              0.441    16.239    
                         clock uncertainty           -0.073    16.167    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)        0.031    16.198    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[22]
  -------------------------------------------------------------------
                         required time                         16.198    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 2.578ns (65.093%)  route 1.382ns (34.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[23]
                         net (fo=1, routed)           1.382    10.092    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[23]
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124    10.216 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[23]_i_1/O
                         net (fo=1, routed)           0.000    10.216    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[23]
    SLICE_X34Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X34Y5          FDRE (Setup_fdre_C_D)        0.031    16.197    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 2.578ns (65.093%)  route 1.382ns (34.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 15.798 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[4]
                         net (fo=1, routed)           1.382    10.092    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[4]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.216 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1/O
                         net (fo=1, routed)           0.000    10.216    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1_n_0
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.515    15.798    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                         clock pessimism              0.441    16.239    
                         clock uncertainty           -0.073    16.167    
    SLICE_X34Y2          FDRE (Setup_fdre_C_D)        0.031    16.198    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]
  -------------------------------------------------------------------
                         required time                         16.198    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 2.578ns (66.901%)  route 1.275ns (33.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[21]
                         net (fo=1, routed)           1.275     9.985    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[21]
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.124    10.109 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[21]_i_1/O
                         net (fo=1, routed)           0.000    10.109    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[21]
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X34Y6          FDRE (Setup_fdre_C_D)        0.031    16.197    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.578ns (67.230%)  route 1.257ns (32.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[5]
                         net (fo=1, routed)           1.257     9.966    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[5]
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.090 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1/O
                         net (fo=1, routed)           0.000    10.090    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1_n_0
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)        0.031    16.197    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.578ns (67.234%)  route 1.256ns (32.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[19]
                         net (fo=1, routed)           1.256     9.966    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[19]
    SLICE_X35Y5          LUT4 (Prop_lut4_I3_O)        0.124    10.090 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]_i_1/O
                         net (fo=1, routed)           0.000    10.090    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]
    SLICE_X35Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)        0.031    16.197    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.578ns (67.227%)  route 1.257ns (32.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 15.798 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[28]
                         net (fo=1, routed)           1.257     9.966    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[28]
    SLICE_X34Y0          LUT4 (Prop_lut4_I3_O)        0.124    10.090 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[28]_i_1/O
                         net (fo=1, routed)           0.000    10.090    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[28]
    SLICE_X34Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.515    15.798    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/C
                         clock pessimism              0.441    16.239    
                         clock uncertainty           -0.073    16.167    
    SLICE_X34Y0          FDRE (Setup_fdre_C_D)        0.032    16.199    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]
  -------------------------------------------------------------------
                         required time                         16.199    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  6.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/Q
                         net (fo=2, routed)           0.062     2.090    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[21]
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.135 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1/O
                         net (fo=1, routed)           0.000     2.135    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1_n_0
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                         clock pessimism             -0.594     1.900    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.092     1.992    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/Q
                         net (fo=2, routed)           0.065     2.093    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[25]
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.045     2.138 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1/O
                         net (fo=1, routed)           0.000     2.138    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1_n_0
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism             -0.594     1.900    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.091     1.991    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDSE (Prop_fdse_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/Q
                         net (fo=32, routed)          0.066     2.093    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart[1]
    SLICE_X35Y7          LUT4 (Prop_lut4_I0_O)        0.045     2.138 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[27]_i_1/O
                         net (fo=1, routed)           0.000     2.138    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[27]
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.862     2.493    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/C
                         clock pessimism             -0.594     1.899    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.091     1.990    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[16]/Q
                         net (fo=2, routed)           0.071     2.100    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[16]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.145 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[0]_i_1/O
                         net (fo=1, routed)           0.000     2.145    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[0]_i_1_n_0
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X34Y2          FDRE (Hold_fdre_C_D)         0.092     1.993    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.877%)  route 0.110ns (37.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[30]/Q
                         net (fo=2, routed)           0.110     2.139    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[30]
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.045     2.184 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=1, routed)           0.000     2.184    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1_n_0
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X34Y2          FDRE (Hold_fdre_C_D)         0.092     1.993    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.566%)  route 0.121ns (39.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/Q
                         net (fo=2, routed)           0.121     2.149    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[23]
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.194 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2/O
                         net (fo=1, routed)           0.000     2.194    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2_n_0
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                         clock pessimism             -0.591     1.903    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.092     1.995    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/Q
                         net (fo=2, routed)           0.148     2.176    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[19]
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.221 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1/O
                         net (fo=1, routed)           0.000     2.221    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1_n_0
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                         clock pessimism             -0.591     1.903    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.092     1.995    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.163%)  route 0.164ns (46.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[26]/Q
                         net (fo=2, routed)           0.164     2.193    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[26]
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1/O
                         net (fo=1, routed)           0.000     2.238    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1_n_0
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                         clock pessimism             -0.591     1.904    
    SLICE_X34Y2          FDRE (Hold_fdre_C_D)         0.091     1.995    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.340%)  route 0.183ns (49.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDSE (Prop_fdse_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/Q
                         net (fo=32, routed)          0.183     2.211    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart[0]
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.045     2.256 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[25]_i_1/O
                         net (fo=1, routed)           0.000     2.256    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[25]
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/C
                         clock pessimism             -0.591     1.903    
    SLICE_X34Y6          FDRE (Hold_fdre_C_D)         0.092     1.995    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.183%)  route 0.185ns (49.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDSE (Prop_fdse_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/Q
                         net (fo=32, routed)          0.185     2.212    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart[0]
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.045     2.257 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[29]_i_1/O
                         net (fo=1, routed)           0.000     2.257    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[29]
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/C
                         clock pessimism             -0.591     1.903    
    SLICE_X34Y6          FDRE (Hold_fdre_C_D)         0.092     1.995    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_SPI_O
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         10.000      6.826      BUFR_X1Y3        FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clk_inst/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y5      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y23     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLK
Min Period        n/a     BUFR/I              n/a            1.666         10.000      8.334      BUFR_X1Y0        FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y5      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y6      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y5   FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y23  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_A
  To Clock:  clk_A

Setup :            0  Failing Endpoints,  Worst Slack       55.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.975ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.208ns (19.867%)  route 4.872ns (80.133%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          1.145     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X29Y0          LUT2 (Prop_lut2_I0_O)        0.152     7.965 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_8/O
                         net (fo=2, routed)           0.657     8.623    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_8_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I2_O)        0.326     8.949 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=3, routed)           1.150    10.099    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I1_O)        0.124    10.223 f  FPGA1_inst/QLINK1/DECODE/adr[7]_i_3/O
                         net (fo=10, routed)          0.888    11.111    FPGA1_inst/QLINK1/DECODE/adr[7]_i_3_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I0_O)        0.150    11.261 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_2/O
                         net (fo=1, routed)           1.031    12.293    FPGA1_inst/QLINK1/DECODE_n_30
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y4          FDRE (Setup_fdre_C_D)       -0.313    68.268    FPGA1_inst/QLINK1/data32_reg[19]
  -------------------------------------------------------------------
                         required time                         68.268    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 55.975    

Slack (MET) :             56.009ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.214ns (20.051%)  route 4.840ns (79.949%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          0.891     7.560    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.152     7.712 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_6/O
                         net (fo=3, routed)           0.991     8.703    FPGA1_inst/QLINK1/DECODE/adr[5]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.035 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          0.983    10.018    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I0_O)        0.124    10.142 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          0.986    11.128    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I0_O)        0.150    11.278 r  FPGA1_inst/QLINK1/DECODE/data32[18]_i_1/O
                         net (fo=1, routed)           0.988    12.267    FPGA1_inst/QLINK1/DECODE_n_31
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y4          FDRE (Setup_fdre_C_D)       -0.305    68.276    FPGA1_inst/QLINK1/data32_reg[18]
  -------------------------------------------------------------------
                         required time                         68.276    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                 56.009    

Slack (MET) :             56.035ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.978ns (16.202%)  route 5.058ns (83.798%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 68.171 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          1.203     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X28Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_3/O
                         net (fo=6, routed)           0.694     8.689    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_5/O
                         net (fo=12, routed)          1.192    10.005    FPGA1_inst/QLINK1/DECODE/adr[5]_i_5_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.129 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.444    11.573    FPGA1_inst/QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.150    11.723 r  FPGA1_inst/QLINK1/DECODE/data32[8]_i_1/O
                         net (fo=1, routed)           0.526    12.249    FPGA1_inst/QLINK1/DECODE_n_41
    SLICE_X32Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.449    68.171    FPGA1_inst/QLINK1/CLK
    SLICE_X32Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[8]/C
                         clock pessimism              0.441    68.612    
                         clock uncertainty           -0.096    68.516    
    SLICE_X32Y3          FDRE (Setup_fdre_C_D)       -0.232    68.284    FPGA1_inst/QLINK1/data32_reg[8]
  -------------------------------------------------------------------
                         required time                         68.284    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                 56.035    

Slack (MET) :             56.198ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.214ns (21.308%)  route 4.483ns (78.692%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 68.170 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          0.891     7.560    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.152     7.712 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_6/O
                         net (fo=3, routed)           0.991     8.703    FPGA1_inst/QLINK1/DECODE/adr[5]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.035 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          0.991    10.026    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.150 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.022    11.172    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.150    11.322 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.588    11.909    FPGA1_inst/QLINK1/DECODE_n_51
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.448    68.170    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/C
                         clock pessimism              0.441    68.611    
                         clock uncertainty           -0.096    68.515    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.407    68.108    FPGA1_inst/QLINK1/data32_reg[24]
  -------------------------------------------------------------------
                         required time                         68.108    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                 56.198    

Slack (MET) :             56.198ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.214ns (21.308%)  route 4.483ns (78.692%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 68.170 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          0.891     7.560    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.152     7.712 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_6/O
                         net (fo=3, routed)           0.991     8.703    FPGA1_inst/QLINK1/DECODE/adr[5]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.035 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          0.991    10.026    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.150 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.022    11.172    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.150    11.322 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.588    11.909    FPGA1_inst/QLINK1/DECODE_n_51
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.448    68.170    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/C
                         clock pessimism              0.441    68.611    
                         clock uncertainty           -0.096    68.515    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.407    68.108    FPGA1_inst/QLINK1/data32_reg[25]
  -------------------------------------------------------------------
                         required time                         68.108    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                 56.198    

Slack (MET) :             56.198ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.214ns (21.308%)  route 4.483ns (78.692%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 68.170 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          0.891     7.560    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.152     7.712 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_6/O
                         net (fo=3, routed)           0.991     8.703    FPGA1_inst/QLINK1/DECODE/adr[5]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.035 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          0.991    10.026    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.150 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.022    11.172    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.150    11.322 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.588    11.909    FPGA1_inst/QLINK1/DECODE_n_51
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.448    68.170    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/C
                         clock pessimism              0.441    68.611    
                         clock uncertainty           -0.096    68.515    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.407    68.108    FPGA1_inst/QLINK1/data32_reg[27]
  -------------------------------------------------------------------
                         required time                         68.108    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                 56.198    

Slack (MET) :             56.249ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.214ns (21.494%)  route 4.434ns (78.506%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 68.171 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          0.891     7.560    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.152     7.712 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_6/O
                         net (fo=3, routed)           0.991     8.703    FPGA1_inst/QLINK1/DECODE/adr[5]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.035 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          0.991    10.026    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.150 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.022    11.172    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.150    11.322 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.538    11.860    FPGA1_inst/QLINK1/DECODE_n_51
    SLICE_X31Y1          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.449    68.171    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y1          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/C
                         clock pessimism              0.441    68.612    
                         clock uncertainty           -0.096    68.516    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.407    68.109    FPGA1_inst/QLINK1/data32_reg[26]
  -------------------------------------------------------------------
                         required time                         68.109    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 56.249    

Slack (MET) :             56.277ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.180ns (20.764%)  route 4.503ns (79.236%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          0.891     7.560    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.152     7.712 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_6/O
                         net (fo=3, routed)           0.991     8.703    FPGA1_inst/QLINK1/DECODE/adr[5]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.035 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          0.991    10.026    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.150 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          0.456    10.606    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.116    10.722 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           1.173    11.895    FPGA1_inst/QLINK1/DECODE_n_50
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[29]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X35Y4          FDRE (Setup_fdre_C_CE)      -0.409    68.172    FPGA1_inst/QLINK1/data32_reg[29]
  -------------------------------------------------------------------
                         required time                         68.172    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                 56.277    

Slack (MET) :             56.290ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.214ns (21.406%)  route 4.457ns (78.594%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          0.891     7.560    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.152     7.712 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_6/O
                         net (fo=3, routed)           0.991     8.703    FPGA1_inst/QLINK1/DECODE/adr[5]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.035 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          0.991    10.026    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.150 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          0.795    10.945    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X31Y2          LUT3 (Prop_lut3_I1_O)        0.150    11.095 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_1/O
                         net (fo=4, routed)           0.789    11.883    FPGA1_inst/QLINK1/DECODE_n_53
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y4          FDRE (Setup_fdre_C_CE)      -0.407    68.174    FPGA1_inst/QLINK1/data32_reg[18]
  -------------------------------------------------------------------
                         required time                         68.174    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                 56.290    

Slack (MET) :             56.290ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.214ns (21.406%)  route 4.457ns (78.594%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X27Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     6.668 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=16, routed)          0.891     7.560    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X27Y1          LUT4 (Prop_lut4_I1_O)        0.152     7.712 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_6/O
                         net (fo=3, routed)           0.991     8.703    FPGA1_inst/QLINK1/DECODE/adr[5]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.035 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          0.991    10.026    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.150 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          0.795    10.945    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X31Y2          LUT3 (Prop_lut3_I1_O)        0.150    11.095 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_1/O
                         net (fo=4, routed)           0.789    11.883    FPGA1_inst/QLINK1/DECODE_n_53
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y4          FDRE (Setup_fdre_C_CE)      -0.407    68.174    FPGA1_inst/QLINK1/data32_reg[19]
  -------------------------------------------------------------------
                         required time                         68.174    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                 56.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.744%)  route 0.303ns (68.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/data32_reg[4]/Q
                         net (fo=4, routed)           0.303     2.331    FPGA1_inst/RAM_inst0/data32_reg[31]_0[4]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.235    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.631%)  route 0.195ns (54.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.566     1.861    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y2          FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  FPGA1_inst/QLINK1/adr_reg[5]/Q
                         net (fo=7, routed)           0.195     2.220    FPGA1_inst/RAM_inst0/Q[5]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.122    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.471%)  route 0.337ns (70.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/data32_reg[6]/Q
                         net (fo=6, routed)           0.337     2.365    FPGA1_inst/RAM_inst0/data32_reg[31]_0[6]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.235    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.771%)  route 0.238ns (59.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.566     1.861    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y2          FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  FPGA1_inst/QLINK1/adr_reg[4]/Q
                         net (fo=5, routed)           0.238     2.263    FPGA1_inst/RAM_inst0/Q[4]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.122    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.462%)  route 0.241ns (59.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.566     1.861    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y2          FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  FPGA1_inst/QLINK1/adr_reg[6]/Q
                         net (fo=7, routed)           0.241     2.266    FPGA1_inst/RAM_inst0/Q[6]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.122    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.669%)  route 0.291ns (67.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.565     1.860    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y5          FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  FPGA1_inst/QLINK1/adr_reg[0]/Q
                         net (fo=5, routed)           0.291     2.292    FPGA1_inst/RAM_inst0/Q[0]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.122    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y7          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/clk_cnt_reg[28]/Q
                         net (fo=2, routed)           0.127     2.155    FPGA1_inst/QLINK1/clk_cnt_reg[28]
    SLICE_X36Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.863     2.494    FPGA1_inst/QLINK1/CLK
    SLICE_X36Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[28]/C
                         clock pessimism             -0.570     1.924    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.059     1.983    FPGA1_inst/QLINK1/timestamp_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.889    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y2          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     2.030 r  FPGA1_inst/QLINK1/clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.113     2.143    FPGA1_inst/QLINK1/clk_cnt_reg[10]
    SLICE_X40Y2          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.865     2.496    FPGA1_inst/QLINK1/CLK
    SLICE_X40Y2          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[10]/C
                         clock pessimism             -0.591     1.905    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.059     1.964    FPGA1_inst/QLINK1/timestamp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.889    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y0          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     2.030 r  FPGA1_inst/QLINK1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     2.157    FPGA1_inst/QLINK1/clk_cnt_reg[3]
    SLICE_X38Y1          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.865     2.496    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y1          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[3]/C
                         clock pessimism             -0.591     1.905    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.072     1.977    FPGA1_inst/QLINK1/timestamp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.378%)  route 0.415ns (74.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.565     1.860    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  FPGA1_inst/QLINK1/data32_reg[27]/Q
                         net (fo=5, routed)           0.415     2.416    FPGA1_inst/RAM_inst0/data32_reg[31]_0[27]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     2.235    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_A
Waveform(ns):       { 0.000 31.220 }
Period(ns):         62.439
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X2Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X1Y0      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.439      60.284     BUFGCTRL_X0Y1    FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         62.439      61.190     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X28Y3      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X30Y5      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X30Y4      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X30Y4      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X30Y3      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X30Y3      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.439      150.921    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X28Y3      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X29Y4      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X35Y3      FPGA1_inst/QLINK1/wr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X34Y4      FPGA1_inst/QLINK1/data32_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X34Y4      FPGA1_inst/QLINK1/data32_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X35Y4      FPGA1_inst/QLINK1/data32_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X34Y3      FPGA1_inst/QLINK1/data32_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X34Y3      FPGA1_inst/QLINK1/data32_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y3      FPGA1_inst/QLINK1/DECODE/strobe2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y3      FPGA1_inst/QLINK1/DECODE/strobe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X30Y2      FPGA1_inst/QLINK1/adr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X30Y2      FPGA1_inst/QLINK1/adr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X30Y2      FPGA1_inst/QLINK1/adr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X30Y2      FPGA1_inst/QLINK1/adr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y0      FPGA1_inst/QLINK1/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y2      FPGA1_inst/QLINK1/clk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y2      FPGA1_inst/QLINK1/clk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X38Y2      FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X38Y2      FPGA1_inst/QLINK1/nxt_char_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X40Y1      FPGA1_inst/QLINK1/timestamp_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_pixel_unbuffered
  To Clock:  clock_pixel_unbuffered

Setup :            0  Failing Endpoints,  Worst Slack        6.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 4.366ns (62.908%)  route 2.574ns (37.092%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.485ns = ( 21.818 - 13.333 ) 
    Source Clock Delay      (SCD):    9.323ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.608     9.323    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X1Y1          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.777 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[1]
                         net (fo=4, routed)           1.036    12.812    FPGA2_inst/RAM_inst1/DOADO[1]
    SLICE_X25Y6          LUT1 (Prop_lut1_I0_O)        0.124    12.936 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_17/O
                         net (fo=1, routed)           0.000    12.936    FPGA2_inst/RAM_inst1/r_out1_carry_i_17_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.468 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.468    FPGA2_inst/RAM_inst1/r_out1_carry_i_10_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.781 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_9/O[3]
                         net (fo=2, routed)           0.826    14.607    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_2[3]
    SLICE_X26Y8          LUT4 (Prop_lut4_I2_O)        0.306    14.913 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.913    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][11]_1[0]
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.426 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.713    16.139    FPGA2_inst/RAM_inst1/queue_reg[15][vCounter][11][0]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.263 r  FPGA2_inst/RAM_inst1/r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    16.263    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]_3
    SLICE_X28Y8          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.447    21.818    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X28Y8          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/C
                         clock pessimism              0.757    22.575    
                         clock uncertainty           -0.080    22.496    
    SLICE_X28Y8          FDRE (Setup_fdre_C_D)        0.077    22.573    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -16.263    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.734ns (38.267%)  route 2.797ns (61.733%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.548ns = ( 21.881 - 13.333 ) 
    Source Clock Delay      (SCD):    9.274ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.559     9.274    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y13         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.456     9.730 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=7, routed)           0.883    10.613    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X22Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.737 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.737    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/i__carry_i_7__0_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.270 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.270    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__1/i__carry_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.505    12.029    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp2_in
    SLICE_X22Y11         LUT2 (Prop_lut2_I1_O)        0.367    12.396 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15_i_1/O
                         net (fo=1, routed)           1.409    13.805    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15_i_1_n_0
    SLICE_X2Y8           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.510    21.881    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X2Y8           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
                         clock pessimism              0.685    22.566    
                         clock uncertainty           -0.080    22.487    
    SLICE_X2Y8           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    22.457    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15
  -------------------------------------------------------------------
                         required time                         22.457    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.828ns (21.467%)  route 3.029ns (78.533%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.482ns = ( 21.815 - 13.333 ) 
    Source Clock Delay      (SCD):    9.274ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.559     9.274    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y14         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     9.730 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           1.006    10.737    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X22Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.861 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.531    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.655 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.697    12.352    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X21Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.476 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.655    13.131    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.444    21.815    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/C
                         clock pessimism              0.772    22.587    
                         clock uncertainty           -0.080    22.508    
    SLICE_X20Y4          FDRE (Setup_fdre_C_R)       -0.429    22.079    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.828ns (21.467%)  route 3.029ns (78.533%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.482ns = ( 21.815 - 13.333 ) 
    Source Clock Delay      (SCD):    9.274ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.559     9.274    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y14         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     9.730 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           1.006    10.737    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X22Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.861 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.531    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.655 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.697    12.352    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X21Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.476 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.655    13.131    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.444    21.815    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/C
                         clock pessimism              0.772    22.587    
                         clock uncertainty           -0.080    22.508    
    SLICE_X20Y4          FDRE (Setup_fdre_C_R)       -0.429    22.079    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.828ns (21.467%)  route 3.029ns (78.533%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.482ns = ( 21.815 - 13.333 ) 
    Source Clock Delay      (SCD):    9.274ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.559     9.274    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y14         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     9.730 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           1.006    10.737    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X22Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.861 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.531    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.655 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.697    12.352    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X21Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.476 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.655    13.131    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.444    21.815    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/C
                         clock pessimism              0.772    22.587    
                         clock uncertainty           -0.080    22.508    
    SLICE_X20Y4          FDRE (Setup_fdre_C_R)       -0.429    22.079    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.828ns (21.467%)  route 3.029ns (78.533%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.482ns = ( 21.815 - 13.333 ) 
    Source Clock Delay      (SCD):    9.274ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.559     9.274    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y14         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     9.730 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           1.006    10.737    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X22Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.861 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.531    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.655 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.697    12.352    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X21Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.476 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.655    13.131    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.444    21.815    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/C
                         clock pessimism              0.772    22.587    
                         clock uncertainty           -0.080    22.508    
    SLICE_X20Y4          FDRE (Setup_fdre_C_R)       -0.429    22.079    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             8.958ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.254ns (29.819%)  route 2.951ns (70.181%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.548ns = ( 21.881 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y5          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.833    10.568    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X21Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.692 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_13/O
                         net (fo=1, routed)           0.000    10.692    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_13_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.242 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_3/CO[3]
                         net (fo=1, routed)           0.884    12.126    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp
    SLICE_X21Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.250 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_1/O
                         net (fo=1, routed)           1.234    13.485    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_1_n_0
    SLICE_X2Y8           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.510    21.881    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X2Y8           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
                         clock pessimism              0.685    22.566    
                         clock uncertainty           -0.080    22.487    
    SLICE_X2Y8           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    22.443    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15
  -------------------------------------------------------------------
                         required time                         22.443    
                         arrival time                         -13.485    
  -------------------------------------------------------------------
                         slack                                  8.958    

Slack (MET) :             8.981ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.756ns (41.955%)  route 2.429ns (58.045%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.479ns = ( 21.812 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=7, routed)           1.299    11.035    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.124    11.159 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    11.159    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/i__carry_i_8__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.691 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.691    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__2/i__carry_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.962 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.652    12.613    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp1_in
    SLICE_X21Y8          LUT2 (Prop_lut2_I1_O)        0.373    12.986 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15_i_1/O
                         net (fo=1, routed)           0.478    13.465    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vSync]
    SLICE_X18Y9          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.441    21.812    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X18Y9          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
                         clock pessimism              0.757    22.569    
                         clock uncertainty           -0.080    22.490    
    SLICE_X18Y9          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    22.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15
  -------------------------------------------------------------------
                         required time                         22.446    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  8.981    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.826%)  route 2.966ns (78.174%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.482ns = ( 21.815 - 13.333 ) 
    Source Clock Delay      (SCD):    9.274ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.559     9.274    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y14         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     9.730 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           1.006    10.737    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X22Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.861 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.531    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.655 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.697    12.352    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X21Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.476 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.591    13.068    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.444    21.815    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/C
                         clock pessimism              0.772    22.587    
                         clock uncertainty           -0.080    22.508    
    SLICE_X20Y6          FDRE (Setup_fdre_C_R)       -0.429    22.079    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.826%)  route 2.966ns (78.174%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.482ns = ( 21.815 - 13.333 ) 
    Source Clock Delay      (SCD):    9.274ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.559     9.274    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y14         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     9.730 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           1.006    10.737    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X22Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.861 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.531    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.655 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.697    12.352    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X21Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.476 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.591    13.068    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.444    21.815    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
                         clock pessimism              0.772    22.587    
                         clock uncertainty           -0.080    22.508    
    SLICE_X20Y6          FDRE (Setup_fdre_C_R)       -0.429    22.079    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  9.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.978%)  route 0.221ns (61.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.558     3.030    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y13         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     3.171 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.221     3.392    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.830     3.990    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
                         clock pessimism             -0.942     3.048    
    SLICE_X22Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.231    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.056%)  route 0.146ns (50.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.559     3.031    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y12         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     3.172 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           0.146     3.319    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.830     3.990    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
                         clock pessimism             -0.942     3.048    
    SLICE_X22Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.157    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.021%)  route 0.147ns (50.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.559     3.031    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y12         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     3.172 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][0]/Q
                         net (fo=5, routed)           0.147     3.319    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][0]
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.830     3.990    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
                         clock pessimism             -0.942     3.048    
    SLICE_X22Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     3.150    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.946ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X1Y9           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/Q
                         net (fo=1, routed)           0.112     3.315    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_1
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/C
                         clock pessimism             -0.946     3.075    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.071     3.146    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/Q
                         net (fo=1, routed)           0.114     3.317    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_0
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/C
                         clock pessimism             -0.959     3.062    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.070     3.132    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.869%)  route 0.166ns (54.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.559     3.031    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y12         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     3.172 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][2]/Q
                         net (fo=6, routed)           0.166     3.339    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][2]
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.830     3.990    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
                         clock pessimism             -0.942     3.048    
    SLICE_X22Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     3.142    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.757%)  route 0.181ns (56.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.562     3.034    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6          FDRE (Prop_fdre_C_Q)         0.141     3.175 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/Q
                         net (fo=9, routed)           0.181     3.356    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]
    SLICE_X22Y8          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.831     3.991    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y8          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/CLK
                         clock pessimism             -0.942     3.049    
    SLICE_X22Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.158    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.133%)  route 0.186ns (56.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.559     3.031    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y12         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     3.172 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=7, routed)           0.186     3.358    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.830     3.990    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
                         clock pessimism             -0.942     3.048    
    SLICE_X22Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.156    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.169%)  route 0.193ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.562     3.034    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y5          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.141     3.175 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/Q
                         net (fo=9, routed)           0.193     3.369    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]
    SLICE_X22Y7          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.831     3.991    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y7          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/CLK
                         clock pessimism             -0.942     3.049    
    SLICE_X22Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.164    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.310%)  route 0.200ns (58.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.558     3.030    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X23Y13         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     3.171 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=7, routed)           0.200     3.372    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.830     3.990    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y10         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
                         clock pessimism             -0.942     3.048    
    SLICE_X22Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.163    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pixel_unbuffered
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y1      FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.333      86.667     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y9      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X26Y11     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X26Y11     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y10     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback_1
  To Clock:  clk_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.333      86.667     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_x5pixel_unbuffered_1
  To Clock:  clock_x5pixel_unbuffered_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_x5pixel_unbuffered_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y16   FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/BUFG_pclockx5/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_SPI_O
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack        7.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.320ns  (logic 0.456ns (34.551%)  route 0.864ns (65.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           0.864    37.597    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.597    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.032%)  route 0.846ns (64.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/Q
                         net (fo=1, routed)           0.846    37.579    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D1
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.579    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.048%)  route 0.742ns (61.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           0.742    37.476    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.476    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.166ns  (logic 0.456ns (39.102%)  route 0.710ns (60.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           0.710    37.443    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.443    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        0.993ns  (logic 0.456ns (45.927%)  route 0.537ns (54.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 36.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.632    36.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.456    36.732 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           0.537    37.269    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.269    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        0.993ns  (logic 0.456ns (45.927%)  route 0.537ns (54.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 36.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.632    36.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.456    36.732 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/Q
                         net (fo=1, routed)           0.537    37.269    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D8
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.269    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        0.991ns  (logic 0.456ns (46.020%)  route 0.535ns (53.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 36.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.632    36.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.456    36.732 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           0.535    37.267    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.267    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        0.991ns  (logic 0.456ns (46.020%)  route 0.535ns (53.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 36.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          1.632    36.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.456    36.732 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           0.535    37.267    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.267    
  -------------------------------------------------------------------
                         slack                                  7.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.856%)  route 0.222ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           0.222     2.250    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.856%)  route 0.222ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           0.222     2.250    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.537%)  route 0.225ns (61.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           0.225     2.253    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.537%)  route 0.225ns (61.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/Q
                         net (fo=1, routed)           0.225     2.253    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D8
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.815%)  route 0.302ns (68.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           0.302     2.331    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.033%)  route 0.328ns (69.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           0.328     2.358    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.620%)  route 0.352ns (71.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/Q
                         net (fo=1, routed)           0.352     2.381    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D1
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.765%)  route 0.386ns (73.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y2          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           0.386     2.415    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=3, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.459    





