

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_75_7'
================================================================
* Date:           Thu Feb  5 04:58:12 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.809 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_7  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:79]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln79 = store i7 0, i7 %j" [top.cpp:79]   --->   Operation 14 'store' 'store_ln79' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_77_8"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%jb = load i7 %j" [top.cpp:75]   --->   Operation 16 'load' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb, i32 6" [top.cpp:75]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp, void %VITIS_LOOP_77_8.split, void %VITIS_LOOP_87_9.exitStub" [top.cpp:75]   --->   Operation 18 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %jb, i32 3, i32 5" [top.cpp:75]   --->   Operation 19 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %lshr_ln3" [top.cpp:75]   --->   Operation 20 'zext' 'zext_ln75' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sum_addr = getelementptr i24 %col_sum, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 21 'getelementptr' 'col_sum_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.79ns)   --->   "%col_sum_load = load i3 %col_sum_addr" [top.cpp:80]   --->   Operation 22 'load' 'col_sum_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sum_1_addr = getelementptr i24 %col_sum_1, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 23 'getelementptr' 'col_sum_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.79ns)   --->   "%col_sum_1_load = load i3 %col_sum_1_addr" [top.cpp:80]   --->   Operation 24 'load' 'col_sum_1_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_sum_2_addr = getelementptr i24 %col_sum_2, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 25 'getelementptr' 'col_sum_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.79ns)   --->   "%col_sum_2_load = load i3 %col_sum_2_addr" [top.cpp:80]   --->   Operation 26 'load' 'col_sum_2_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_sum_3_addr = getelementptr i24 %col_sum_3, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 27 'getelementptr' 'col_sum_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.79ns)   --->   "%col_sum_3_load = load i3 %col_sum_3_addr" [top.cpp:80]   --->   Operation 28 'load' 'col_sum_3_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_sum_4_addr = getelementptr i24 %col_sum_4, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 29 'getelementptr' 'col_sum_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.79ns)   --->   "%col_sum_4_load = load i3 %col_sum_4_addr" [top.cpp:80]   --->   Operation 30 'load' 'col_sum_4_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_sum_5_addr = getelementptr i24 %col_sum_5, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 31 'getelementptr' 'col_sum_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.79ns)   --->   "%col_sum_5_load = load i3 %col_sum_5_addr" [top.cpp:80]   --->   Operation 32 'load' 'col_sum_5_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%col_sum_6_addr = getelementptr i24 %col_sum_6, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 33 'getelementptr' 'col_sum_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.79ns)   --->   "%col_sum_6_load = load i3 %col_sum_6_addr" [top.cpp:80]   --->   Operation 34 'load' 'col_sum_6_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_sum_7_addr = getelementptr i24 %col_sum_7, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 35 'getelementptr' 'col_sum_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.79ns)   --->   "%col_sum_7_load = load i3 %col_sum_7_addr" [top.cpp:80]   --->   Operation 36 'load' 'col_sum_7_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (0.89ns)   --->   "%add_ln75 = add i7 %jb, i7 8" [top.cpp:75]   --->   Operation 37 'add' 'add_ln75' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln79 = store i7 %add_ln75, i7 %j" [top.cpp:79]   --->   Operation 38 'store' 'store_ln79' <Predicate = (!tmp)> <Delay = 0.48>
ST_1 : Operation 139 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:76]   --->   Operation 39 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [top.cpp:75]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [top.cpp:75]   --->   Operation 41 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_load = load i3 %col_sum_addr" [top.cpp:80]   --->   Operation 42 'load' 'col_sum_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_load, i14 0" [top.cpp:80]   --->   Operation 43 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_load, i32 23" [top.cpp:80]   --->   Operation 44 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.22ns)   --->   "%sub_ln80 = sub i38 0, i38 %shl_ln1" [top.cpp:80]   --->   Operation 45 'sub' 'sub_ln80' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln80, i32 22, i32 37" [top.cpp:80]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i16 %tmp_s" [top.cpp:80]   --->   Operation 47 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.01ns)   --->   "%sub_ln80_1 = sub i17 0, i17 %zext_ln80" [top.cpp:80]   --->   Operation 48 'sub' 'sub_ln80_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_load, i32 8, i32 23" [top.cpp:80]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i16 %tmp_1" [top.cpp:80]   --->   Operation 50 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%select_ln80 = select i1 %tmp_8, i17 %sub_ln80_1, i17 %zext_ln80_1" [top.cpp:80]   --->   Operation 51 'select' 'select_ln80' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 52 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_1_load = load i3 %col_sum_1_addr" [top.cpp:80]   --->   Operation 53 'load' 'col_sum_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln80_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_1_load, i14 0" [top.cpp:80]   --->   Operation 54 'bitconcatenate' 'shl_ln80_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_1_load, i32 23" [top.cpp:80]   --->   Operation 55 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.22ns)   --->   "%sub_ln80_2 = sub i38 0, i38 %shl_ln80_1" [top.cpp:80]   --->   Operation 56 'sub' 'sub_ln80_2' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln80_2, i32 22, i32 37" [top.cpp:80]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i16 %tmp_2" [top.cpp:80]   --->   Operation 58 'zext' 'zext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.01ns)   --->   "%sub_ln80_3 = sub i17 0, i17 %zext_ln80_2" [top.cpp:80]   --->   Operation 59 'sub' 'sub_ln80_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_1_load, i32 8, i32 23" [top.cpp:80]   --->   Operation 60 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i16 %tmp_3" [top.cpp:80]   --->   Operation 61 'zext' 'zext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%select_ln80_1 = select i1 %tmp_9, i17 %sub_ln80_3, i17 %zext_ln80_3" [top.cpp:80]   --->   Operation 62 'select' 'select_ln80_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_2_load = load i3 %col_sum_2_addr" [top.cpp:80]   --->   Operation 64 'load' 'col_sum_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln80_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_2_load, i14 0" [top.cpp:80]   --->   Operation 65 'bitconcatenate' 'shl_ln80_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_2_load, i32 23" [top.cpp:80]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.22ns)   --->   "%sub_ln80_4 = sub i38 0, i38 %shl_ln80_2" [top.cpp:80]   --->   Operation 67 'sub' 'sub_ln80_4' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln80_4, i32 22, i32 37" [top.cpp:80]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln80_4 = zext i16 %tmp_4" [top.cpp:80]   --->   Operation 69 'zext' 'zext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%sub_ln80_5 = sub i17 0, i17 %zext_ln80_4" [top.cpp:80]   --->   Operation 70 'sub' 'sub_ln80_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_2_load, i32 8, i32 23" [top.cpp:80]   --->   Operation 71 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln80_5 = zext i16 %tmp_5" [top.cpp:80]   --->   Operation 72 'zext' 'zext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%select_ln80_2 = select i1 %tmp_10, i17 %sub_ln80_5, i17 %zext_ln80_5" [top.cpp:80]   --->   Operation 73 'select' 'select_ln80_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 74 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_3_load = load i3 %col_sum_3_addr" [top.cpp:80]   --->   Operation 75 'load' 'col_sum_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln80_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_3_load, i14 0" [top.cpp:80]   --->   Operation 76 'bitconcatenate' 'shl_ln80_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_3_load, i32 23" [top.cpp:80]   --->   Operation 77 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.22ns)   --->   "%sub_ln80_6 = sub i38 0, i38 %shl_ln80_3" [top.cpp:80]   --->   Operation 78 'sub' 'sub_ln80_6' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln80_6, i32 22, i32 37" [top.cpp:80]   --->   Operation 79 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln80_6 = zext i16 %tmp_6" [top.cpp:80]   --->   Operation 80 'zext' 'zext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.01ns)   --->   "%sub_ln80_7 = sub i17 0, i17 %zext_ln80_6" [top.cpp:80]   --->   Operation 81 'sub' 'sub_ln80_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_3_load, i32 8, i32 23" [top.cpp:80]   --->   Operation 82 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln80_7 = zext i16 %tmp_7" [top.cpp:80]   --->   Operation 83 'zext' 'zext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%select_ln80_3 = select i1 %tmp_11, i17 %sub_ln80_7, i17 %zext_ln80_7" [top.cpp:80]   --->   Operation 84 'select' 'select_ln80_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 85 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_4_load = load i3 %col_sum_4_addr" [top.cpp:80]   --->   Operation 86 'load' 'col_sum_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln80_4 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_4_load, i14 0" [top.cpp:80]   --->   Operation 87 'bitconcatenate' 'shl_ln80_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_4_load, i32 23" [top.cpp:80]   --->   Operation 88 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.22ns)   --->   "%sub_ln80_8 = sub i38 0, i38 %shl_ln80_4" [top.cpp:80]   --->   Operation 89 'sub' 'sub_ln80_8' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln80_8, i32 22, i32 37" [top.cpp:80]   --->   Operation 90 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln80_8 = zext i16 %tmp_13" [top.cpp:80]   --->   Operation 91 'zext' 'zext_ln80_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.01ns)   --->   "%sub_ln80_9 = sub i17 0, i17 %zext_ln80_8" [top.cpp:80]   --->   Operation 92 'sub' 'sub_ln80_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_4_load, i32 8, i32 23" [top.cpp:80]   --->   Operation 93 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln80_9 = zext i16 %tmp_14" [top.cpp:80]   --->   Operation 94 'zext' 'zext_ln80_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%select_ln80_4 = select i1 %tmp_12, i17 %sub_ln80_9, i17 %zext_ln80_9" [top.cpp:80]   --->   Operation 95 'select' 'select_ln80_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 96 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_5_load = load i3 %col_sum_5_addr" [top.cpp:80]   --->   Operation 97 'load' 'col_sum_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln80_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_5_load, i14 0" [top.cpp:80]   --->   Operation 98 'bitconcatenate' 'shl_ln80_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_5_load, i32 23" [top.cpp:80]   --->   Operation 99 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.22ns)   --->   "%sub_ln80_10 = sub i38 0, i38 %shl_ln80_5" [top.cpp:80]   --->   Operation 100 'sub' 'sub_ln80_10' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln80_10, i32 22, i32 37" [top.cpp:80]   --->   Operation 101 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln80_10 = zext i16 %tmp_16" [top.cpp:80]   --->   Operation 102 'zext' 'zext_ln80_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.01ns)   --->   "%sub_ln80_11 = sub i17 0, i17 %zext_ln80_10" [top.cpp:80]   --->   Operation 103 'sub' 'sub_ln80_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_5_load, i32 8, i32 23" [top.cpp:80]   --->   Operation 104 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln80_11 = zext i16 %tmp_17" [top.cpp:80]   --->   Operation 105 'zext' 'zext_ln80_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.42ns)   --->   "%select_ln80_5 = select i1 %tmp_15, i17 %sub_ln80_11, i17 %zext_ln80_11" [top.cpp:80]   --->   Operation 106 'select' 'select_ln80_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 107 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_6_load = load i3 %col_sum_6_addr" [top.cpp:80]   --->   Operation 108 'load' 'col_sum_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln80_6 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_6_load, i14 0" [top.cpp:80]   --->   Operation 109 'bitconcatenate' 'shl_ln80_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_6_load, i32 23" [top.cpp:80]   --->   Operation 110 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.22ns)   --->   "%sub_ln80_12 = sub i38 0, i38 %shl_ln80_6" [top.cpp:80]   --->   Operation 111 'sub' 'sub_ln80_12' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln80_12, i32 22, i32 37" [top.cpp:80]   --->   Operation 112 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln80_12 = zext i16 %tmp_19" [top.cpp:80]   --->   Operation 113 'zext' 'zext_ln80_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.01ns)   --->   "%sub_ln80_13 = sub i17 0, i17 %zext_ln80_12" [top.cpp:80]   --->   Operation 114 'sub' 'sub_ln80_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_6_load, i32 8, i32 23" [top.cpp:80]   --->   Operation 115 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln80_13 = zext i16 %tmp_20" [top.cpp:80]   --->   Operation 116 'zext' 'zext_ln80_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.42ns)   --->   "%select_ln80_6 = select i1 %tmp_18, i17 %sub_ln80_13, i17 %zext_ln80_13" [top.cpp:80]   --->   Operation 117 'select' 'select_ln80_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 118 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_7_load = load i3 %col_sum_7_addr" [top.cpp:80]   --->   Operation 119 'load' 'col_sum_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln80_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_7_load, i14 0" [top.cpp:80]   --->   Operation 120 'bitconcatenate' 'shl_ln80_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_7_load, i32 23" [top.cpp:80]   --->   Operation 121 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.22ns)   --->   "%sub_ln80_14 = sub i38 0, i38 %shl_ln80_7" [top.cpp:80]   --->   Operation 122 'sub' 'sub_ln80_14' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln80_14, i32 22, i32 37" [top.cpp:80]   --->   Operation 123 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln80_14 = zext i16 %tmp_22" [top.cpp:80]   --->   Operation 124 'zext' 'zext_ln80_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.01ns)   --->   "%sub_ln80_15 = sub i17 0, i17 %zext_ln80_14" [top.cpp:80]   --->   Operation 125 'sub' 'sub_ln80_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_7_load, i32 8, i32 23" [top.cpp:80]   --->   Operation 126 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln80_15 = zext i16 %tmp_23" [top.cpp:80]   --->   Operation 127 'zext' 'zext_ln80_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%select_ln80_7 = select i1 %tmp_21, i17 %sub_ln80_15, i17 %zext_ln80_15" [top.cpp:80]   --->   Operation 128 'select' 'select_ln80_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln75" [top.cpp:80]   --->   Operation 129 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln80 = store i17 %select_ln80, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:80]   --->   Operation 130 'store' 'store_ln80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 131 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln80 = store i17 %select_ln80_1, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:80]   --->   Operation 131 'store' 'store_ln80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 132 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln80 = store i17 %select_ln80_2, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:80]   --->   Operation 132 'store' 'store_ln80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln80 = store i17 %select_ln80_3, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:80]   --->   Operation 133 'store' 'store_ln80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 134 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln80 = store i17 %select_ln80_4, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:80]   --->   Operation 134 'store' 'store_ln80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 135 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln80 = store i17 %select_ln80_5, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:80]   --->   Operation 135 'store' 'store_ln80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln80 = store i17 %select_ln80_6, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:80]   --->   Operation 136 'store' 'store_ln80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 137 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln80 = store i17 %select_ln80_7, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:80]   --->   Operation 137 'store' 'store_ln80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln75 = br void %VITIS_LOOP_77_8" [top.cpp:75]   --->   Operation 138 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sum_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sum_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sum_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sum_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sum_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sum_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sum_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                               (alloca           ) [ 010]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
store_ln79                                                      (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
jb                                                              (load             ) [ 000]
tmp                                                             (bitselect        ) [ 010]
br_ln75                                                         (br               ) [ 000]
lshr_ln3                                                        (partselect       ) [ 000]
zext_ln75                                                       (zext             ) [ 011]
col_sum_addr                                                    (getelementptr    ) [ 011]
col_sum_1_addr                                                  (getelementptr    ) [ 011]
col_sum_2_addr                                                  (getelementptr    ) [ 011]
col_sum_3_addr                                                  (getelementptr    ) [ 011]
col_sum_4_addr                                                  (getelementptr    ) [ 011]
col_sum_5_addr                                                  (getelementptr    ) [ 011]
col_sum_6_addr                                                  (getelementptr    ) [ 011]
col_sum_7_addr                                                  (getelementptr    ) [ 011]
add_ln75                                                        (add              ) [ 000]
store_ln79                                                      (store            ) [ 000]
specpipeline_ln76                                               (specpipeline     ) [ 000]
speclooptripcount_ln75                                          (speclooptripcount) [ 000]
specloopname_ln75                                               (specloopname     ) [ 000]
col_sum_load                                                    (load             ) [ 000]
shl_ln1                                                         (bitconcatenate   ) [ 000]
tmp_8                                                           (bitselect        ) [ 000]
sub_ln80                                                        (sub              ) [ 000]
tmp_s                                                           (partselect       ) [ 000]
zext_ln80                                                       (zext             ) [ 000]
sub_ln80_1                                                      (sub              ) [ 000]
tmp_1                                                           (partselect       ) [ 000]
zext_ln80_1                                                     (zext             ) [ 000]
select_ln80                                                     (select           ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr (getelementptr    ) [ 000]
col_sum_1_load                                                  (load             ) [ 000]
shl_ln80_1                                                      (bitconcatenate   ) [ 000]
tmp_9                                                           (bitselect        ) [ 000]
sub_ln80_2                                                      (sub              ) [ 000]
tmp_2                                                           (partselect       ) [ 000]
zext_ln80_2                                                     (zext             ) [ 000]
sub_ln80_3                                                      (sub              ) [ 000]
tmp_3                                                           (partselect       ) [ 000]
zext_ln80_3                                                     (zext             ) [ 000]
select_ln80_1                                                   (select           ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr (getelementptr    ) [ 000]
col_sum_2_load                                                  (load             ) [ 000]
shl_ln80_2                                                      (bitconcatenate   ) [ 000]
tmp_10                                                          (bitselect        ) [ 000]
sub_ln80_4                                                      (sub              ) [ 000]
tmp_4                                                           (partselect       ) [ 000]
zext_ln80_4                                                     (zext             ) [ 000]
sub_ln80_5                                                      (sub              ) [ 000]
tmp_5                                                           (partselect       ) [ 000]
zext_ln80_5                                                     (zext             ) [ 000]
select_ln80_2                                                   (select           ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr (getelementptr    ) [ 000]
col_sum_3_load                                                  (load             ) [ 000]
shl_ln80_3                                                      (bitconcatenate   ) [ 000]
tmp_11                                                          (bitselect        ) [ 000]
sub_ln80_6                                                      (sub              ) [ 000]
tmp_6                                                           (partselect       ) [ 000]
zext_ln80_6                                                     (zext             ) [ 000]
sub_ln80_7                                                      (sub              ) [ 000]
tmp_7                                                           (partselect       ) [ 000]
zext_ln80_7                                                     (zext             ) [ 000]
select_ln80_3                                                   (select           ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr (getelementptr    ) [ 000]
col_sum_4_load                                                  (load             ) [ 000]
shl_ln80_4                                                      (bitconcatenate   ) [ 000]
tmp_12                                                          (bitselect        ) [ 000]
sub_ln80_8                                                      (sub              ) [ 000]
tmp_13                                                          (partselect       ) [ 000]
zext_ln80_8                                                     (zext             ) [ 000]
sub_ln80_9                                                      (sub              ) [ 000]
tmp_14                                                          (partselect       ) [ 000]
zext_ln80_9                                                     (zext             ) [ 000]
select_ln80_4                                                   (select           ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr (getelementptr    ) [ 000]
col_sum_5_load                                                  (load             ) [ 000]
shl_ln80_5                                                      (bitconcatenate   ) [ 000]
tmp_15                                                          (bitselect        ) [ 000]
sub_ln80_10                                                     (sub              ) [ 000]
tmp_16                                                          (partselect       ) [ 000]
zext_ln80_10                                                    (zext             ) [ 000]
sub_ln80_11                                                     (sub              ) [ 000]
tmp_17                                                          (partselect       ) [ 000]
zext_ln80_11                                                    (zext             ) [ 000]
select_ln80_5                                                   (select           ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr (getelementptr    ) [ 000]
col_sum_6_load                                                  (load             ) [ 000]
shl_ln80_6                                                      (bitconcatenate   ) [ 000]
tmp_18                                                          (bitselect        ) [ 000]
sub_ln80_12                                                     (sub              ) [ 000]
tmp_19                                                          (partselect       ) [ 000]
zext_ln80_12                                                    (zext             ) [ 000]
sub_ln80_13                                                     (sub              ) [ 000]
tmp_20                                                          (partselect       ) [ 000]
zext_ln80_13                                                    (zext             ) [ 000]
select_ln80_6                                                   (select           ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr (getelementptr    ) [ 000]
col_sum_7_load                                                  (load             ) [ 000]
shl_ln80_7                                                      (bitconcatenate   ) [ 000]
tmp_21                                                          (bitselect        ) [ 000]
sub_ln80_14                                                     (sub              ) [ 000]
tmp_22                                                          (partselect       ) [ 000]
zext_ln80_14                                                    (zext             ) [ 000]
sub_ln80_15                                                     (sub              ) [ 000]
tmp_23                                                          (partselect       ) [ 000]
zext_ln80_15                                                    (zext             ) [ 000]
select_ln80_7                                                   (select           ) [ 000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr   (getelementptr    ) [ 000]
store_ln80                                                      (store            ) [ 000]
store_ln80                                                      (store            ) [ 000]
store_ln80                                                      (store            ) [ 000]
store_ln80                                                      (store            ) [ 000]
store_ln80                                                      (store            ) [ 000]
store_ln80                                                      (store            ) [ 000]
store_ln80                                                      (store            ) [ 000]
store_ln80                                                      (store            ) [ 000]
br_ln75                                                         (br               ) [ 000]
ret_ln0                                                         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_sum_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_sum_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_sum_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_sum_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_sum_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_sum_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_sum_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i24.i14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="col_sum_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="col_sum_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="24" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_1_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_1_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="col_sum_2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_2_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_2_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="col_sum_3_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="24" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_3_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_3_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="col_sum_4_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_4_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_4_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="col_sum_5_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_5_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_5_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="col_sum_6_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_6_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_6_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="col_sum_7_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_7_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_7_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="1"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="1"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="17" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="1"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="1"/>
<pin id="227" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="17" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="1"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="3" slack="1"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="1"/>
<pin id="248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="17" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="1"/>
<pin id="255" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln80_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="17" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln80_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="17" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln80_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="17" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln80_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="17" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln80_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="17" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln80_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="17" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln80_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="17" slack="0"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln80_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="17" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln79_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="jb_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jb/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lshr_ln3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="4" slack="0"/>
<pin id="327" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln75_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln75_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln79_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="38" slack="0"/>
<pin id="357" dir="0" index="1" bw="24" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_8_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="24" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln80_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="38" slack="0"/>
<pin id="374" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="38" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln80_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sub_ln80_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="24" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="0" index="3" bw="6" slack="0"/>
<pin id="402" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln80_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln80_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="17" slack="0"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="shl_ln80_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="38" slack="0"/>
<pin id="422" dir="0" index="1" bw="24" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="24" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sub_ln80_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="38" slack="0"/>
<pin id="439" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_2/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="38" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln80_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_2/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln80_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_3/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="24" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln80_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_3/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln80_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="17" slack="0"/>
<pin id="479" dir="0" index="2" bw="16" slack="0"/>
<pin id="480" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln80_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="38" slack="0"/>
<pin id="487" dir="0" index="1" bw="24" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_10_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="24" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sub_ln80_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="38" slack="0"/>
<pin id="504" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_4/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="38" slack="0"/>
<pin id="510" dir="0" index="2" bw="6" slack="0"/>
<pin id="511" dir="0" index="3" bw="7" slack="0"/>
<pin id="512" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln80_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_4/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sub_ln80_5_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_5/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="24" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln80_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_5/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln80_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="17" slack="0"/>
<pin id="544" dir="0" index="2" bw="16" slack="0"/>
<pin id="545" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_2/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="shl_ln80_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="38" slack="0"/>
<pin id="552" dir="0" index="1" bw="24" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_3/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_11_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="24" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sub_ln80_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="38" slack="0"/>
<pin id="569" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_6/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="38" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="0" index="3" bw="7" slack="0"/>
<pin id="577" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln80_6_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_6/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sub_ln80_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_7/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="24" slack="0"/>
<pin id="595" dir="0" index="2" bw="5" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln80_7_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_7/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln80_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="17" slack="0"/>
<pin id="609" dir="0" index="2" bw="16" slack="0"/>
<pin id="610" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_3/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln80_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="38" slack="0"/>
<pin id="617" dir="0" index="1" bw="24" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_4/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_12_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="24" slack="0"/>
<pin id="626" dir="0" index="2" bw="6" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sub_ln80_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="38" slack="0"/>
<pin id="634" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_8/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_13_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="38" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln80_8_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_8/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sub_ln80_9_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="0"/>
<pin id="654" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_9/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_14_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="0" index="1" bw="24" slack="0"/>
<pin id="660" dir="0" index="2" bw="5" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln80_9_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_9/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln80_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="17" slack="0"/>
<pin id="674" dir="0" index="2" bw="16" slack="0"/>
<pin id="675" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_4/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="shl_ln80_5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="38" slack="0"/>
<pin id="682" dir="0" index="1" bw="24" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_5/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_15_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="24" slack="0"/>
<pin id="691" dir="0" index="2" bw="6" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sub_ln80_10_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="38" slack="0"/>
<pin id="699" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_10/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_16_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="0"/>
<pin id="704" dir="0" index="1" bw="38" slack="0"/>
<pin id="705" dir="0" index="2" bw="6" slack="0"/>
<pin id="706" dir="0" index="3" bw="7" slack="0"/>
<pin id="707" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln80_10_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_10/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sub_ln80_11_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="16" slack="0"/>
<pin id="719" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_11/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_17_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="0"/>
<pin id="724" dir="0" index="1" bw="24" slack="0"/>
<pin id="725" dir="0" index="2" bw="5" slack="0"/>
<pin id="726" dir="0" index="3" bw="6" slack="0"/>
<pin id="727" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln80_11_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_11/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln80_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="17" slack="0"/>
<pin id="739" dir="0" index="2" bw="16" slack="0"/>
<pin id="740" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_5/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="shl_ln80_6_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="38" slack="0"/>
<pin id="747" dir="0" index="1" bw="24" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_6/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_18_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="24" slack="0"/>
<pin id="756" dir="0" index="2" bw="6" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sub_ln80_12_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="38" slack="0"/>
<pin id="764" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_12/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_19_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="0" index="1" bw="38" slack="0"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="0" index="3" bw="7" slack="0"/>
<pin id="772" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln80_12_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_12/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sub_ln80_13_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="16" slack="0"/>
<pin id="784" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_13/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_20_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="0" index="1" bw="24" slack="0"/>
<pin id="790" dir="0" index="2" bw="5" slack="0"/>
<pin id="791" dir="0" index="3" bw="6" slack="0"/>
<pin id="792" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln80_13_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_13/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln80_6_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="17" slack="0"/>
<pin id="804" dir="0" index="2" bw="16" slack="0"/>
<pin id="805" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_6/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="shl_ln80_7_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="38" slack="0"/>
<pin id="812" dir="0" index="1" bw="24" slack="0"/>
<pin id="813" dir="0" index="2" bw="1" slack="0"/>
<pin id="814" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_7/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_21_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="24" slack="0"/>
<pin id="821" dir="0" index="2" bw="6" slack="0"/>
<pin id="822" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sub_ln80_14_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="38" slack="0"/>
<pin id="829" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_14/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_22_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="0"/>
<pin id="834" dir="0" index="1" bw="38" slack="0"/>
<pin id="835" dir="0" index="2" bw="6" slack="0"/>
<pin id="836" dir="0" index="3" bw="7" slack="0"/>
<pin id="837" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln80_14_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="0"/>
<pin id="844" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_14/2 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sub_ln80_15_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="16" slack="0"/>
<pin id="849" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_15/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_23_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="0"/>
<pin id="854" dir="0" index="1" bw="24" slack="0"/>
<pin id="855" dir="0" index="2" bw="5" slack="0"/>
<pin id="856" dir="0" index="3" bw="6" slack="0"/>
<pin id="857" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln80_15_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_15/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="select_ln80_7_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="17" slack="0"/>
<pin id="869" dir="0" index="2" bw="16" slack="0"/>
<pin id="870" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_7/2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="j_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="7" slack="0"/>
<pin id="877" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="885" class="1005" name="zext_ln75_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="1"/>
<pin id="887" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln75 "/>
</bind>
</comp>

<comp id="897" class="1005" name="col_sum_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="3" slack="1"/>
<pin id="899" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="col_sum_1_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="1"/>
<pin id="904" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_1_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="col_sum_2_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="3" slack="1"/>
<pin id="909" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_2_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="col_sum_3_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="1"/>
<pin id="914" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_3_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="col_sum_4_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="3" slack="1"/>
<pin id="919" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_4_addr "/>
</bind>
</comp>

<comp id="922" class="1005" name="col_sum_5_addr_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="3" slack="1"/>
<pin id="924" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_5_addr "/>
</bind>
</comp>

<comp id="927" class="1005" name="col_sum_6_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="1"/>
<pin id="929" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_6_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="col_sum_7_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="1"/>
<pin id="934" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="202" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="209" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="216" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="223" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="230" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="237" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="244" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="251" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="311" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="343"><net_src comp="332" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="348"><net_src comp="311" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="105" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="76" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="105" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="78" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="80" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="355" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="84" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="86" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="390"><net_src comp="377" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="88" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="90" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="105" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="92" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="397" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="363" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="391" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="419"><net_src comp="411" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="118" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="74" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="76" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="118" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="78" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="80" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="420" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="84" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="86" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="442" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="118" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="92" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="475"><net_src comp="462" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="428" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="456" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="484"><net_src comp="476" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="131" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="74" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="76" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="131" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="78" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="485" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="82" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="84" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="86" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="520"><net_src comp="507" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="90" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="131" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="92" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="78" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="493" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="521" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="537" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="549"><net_src comp="541" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="555"><net_src comp="72" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="144" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="144" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="78" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="550" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="82" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="84" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="86" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="572" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="88" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="90" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="144" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="92" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="78" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="592" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="558" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="586" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="602" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="614"><net_src comp="606" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="157" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="74" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="76" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="157" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="78" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="80" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="615" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="82" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="84" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="86" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="637" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="88" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="90" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="157" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="92" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="78" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="670"><net_src comp="657" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="623" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="651" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="667" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="679"><net_src comp="671" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="685"><net_src comp="72" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="170" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="74" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="693"><net_src comp="76" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="170" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="78" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="80" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="680" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="708"><net_src comp="82" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="84" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="86" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="715"><net_src comp="702" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="88" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="90" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="170" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="92" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="78" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="735"><net_src comp="722" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="688" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="716" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="732" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="744"><net_src comp="736" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="750"><net_src comp="72" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="183" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="74" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="76" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="183" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="78" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="80" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="745" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="773"><net_src comp="82" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="84" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="86" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="780"><net_src comp="767" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="88" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="793"><net_src comp="90" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="183" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="92" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="78" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="800"><net_src comp="787" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="753" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="781" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="797" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="809"><net_src comp="801" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="815"><net_src comp="72" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="196" pin="3"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="74" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="823"><net_src comp="76" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="196" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="78" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="830"><net_src comp="80" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="810" pin="3"/><net_sink comp="826" pin=1"/></net>

<net id="838"><net_src comp="82" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="826" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="84" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="86" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="845"><net_src comp="832" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="88" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="842" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="858"><net_src comp="90" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="196" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="92" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="78" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="865"><net_src comp="852" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="818" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="846" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="862" pin="1"/><net_sink comp="866" pin=2"/></net>

<net id="874"><net_src comp="866" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="878"><net_src comp="94" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="888"><net_src comp="332" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="894"><net_src comp="885" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="895"><net_src comp="885" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="896"><net_src comp="885" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="900"><net_src comp="98" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="905"><net_src comp="111" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="910"><net_src comp="124" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="915"><net_src comp="137" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="920"><net_src comp="150" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="925"><net_src comp="163" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="930"><net_src comp="176" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="935"><net_src comp="189" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {2 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {2 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_75_7 : col_sum | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_75_7 : col_sum_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_75_7 : col_sum_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_75_7 : col_sum_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_75_7 : col_sum_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_75_7 : col_sum_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_75_7 : col_sum_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_75_7 : col_sum_7 | {1 2 }
  - Chain level:
	State 1
		store_ln79 : 1
		jb : 1
		tmp : 2
		br_ln75 : 3
		lshr_ln3 : 2
		zext_ln75 : 3
		col_sum_addr : 4
		col_sum_load : 5
		col_sum_1_addr : 4
		col_sum_1_load : 5
		col_sum_2_addr : 4
		col_sum_2_load : 5
		col_sum_3_addr : 4
		col_sum_3_load : 5
		col_sum_4_addr : 4
		col_sum_4_load : 5
		col_sum_5_addr : 4
		col_sum_5_load : 5
		col_sum_6_addr : 4
		col_sum_6_load : 5
		col_sum_7_addr : 4
		col_sum_7_load : 5
		add_ln75 : 2
		store_ln79 : 3
	State 2
		shl_ln1 : 1
		tmp_8 : 1
		sub_ln80 : 2
		tmp_s : 3
		zext_ln80 : 4
		sub_ln80_1 : 5
		tmp_1 : 1
		zext_ln80_1 : 2
		select_ln80 : 6
		shl_ln80_1 : 1
		tmp_9 : 1
		sub_ln80_2 : 2
		tmp_2 : 3
		zext_ln80_2 : 4
		sub_ln80_3 : 5
		tmp_3 : 1
		zext_ln80_3 : 2
		select_ln80_1 : 6
		shl_ln80_2 : 1
		tmp_10 : 1
		sub_ln80_4 : 2
		tmp_4 : 3
		zext_ln80_4 : 4
		sub_ln80_5 : 5
		tmp_5 : 1
		zext_ln80_5 : 2
		select_ln80_2 : 6
		shl_ln80_3 : 1
		tmp_11 : 1
		sub_ln80_6 : 2
		tmp_6 : 3
		zext_ln80_6 : 4
		sub_ln80_7 : 5
		tmp_7 : 1
		zext_ln80_7 : 2
		select_ln80_3 : 6
		shl_ln80_4 : 1
		tmp_12 : 1
		sub_ln80_8 : 2
		tmp_13 : 3
		zext_ln80_8 : 4
		sub_ln80_9 : 5
		tmp_14 : 1
		zext_ln80_9 : 2
		select_ln80_4 : 6
		shl_ln80_5 : 1
		tmp_15 : 1
		sub_ln80_10 : 2
		tmp_16 : 3
		zext_ln80_10 : 4
		sub_ln80_11 : 5
		tmp_17 : 1
		zext_ln80_11 : 2
		select_ln80_5 : 6
		shl_ln80_6 : 1
		tmp_18 : 1
		sub_ln80_12 : 2
		tmp_19 : 3
		zext_ln80_12 : 4
		sub_ln80_13 : 5
		tmp_20 : 1
		zext_ln80_13 : 2
		select_ln80_6 : 6
		shl_ln80_7 : 1
		tmp_21 : 1
		sub_ln80_14 : 2
		tmp_22 : 3
		zext_ln80_14 : 4
		sub_ln80_15 : 5
		tmp_23 : 1
		zext_ln80_15 : 2
		select_ln80_7 : 6
		store_ln80 : 7
		store_ln80 : 7
		store_ln80 : 7
		store_ln80 : 7
		store_ln80 : 7
		store_ln80 : 7
		store_ln80 : 7
		store_ln80 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    sub_ln80_fu_371   |    0    |    45   |
|          |   sub_ln80_1_fu_391  |    0    |    23   |
|          |   sub_ln80_2_fu_436  |    0    |    45   |
|          |   sub_ln80_3_fu_456  |    0    |    23   |
|          |   sub_ln80_4_fu_501  |    0    |    45   |
|          |   sub_ln80_5_fu_521  |    0    |    23   |
|          |   sub_ln80_6_fu_566  |    0    |    45   |
|    sub   |   sub_ln80_7_fu_586  |    0    |    23   |
|          |   sub_ln80_8_fu_631  |    0    |    45   |
|          |   sub_ln80_9_fu_651  |    0    |    23   |
|          |  sub_ln80_10_fu_696  |    0    |    45   |
|          |  sub_ln80_11_fu_716  |    0    |    23   |
|          |  sub_ln80_12_fu_761  |    0    |    45   |
|          |  sub_ln80_13_fu_781  |    0    |    23   |
|          |  sub_ln80_14_fu_826  |    0    |    45   |
|          |  sub_ln80_15_fu_846  |    0    |    23   |
|----------|----------------------|---------|---------|
|          |  select_ln80_fu_411  |    0    |    17   |
|          | select_ln80_1_fu_476 |    0    |    17   |
|          | select_ln80_2_fu_541 |    0    |    17   |
|  select  | select_ln80_3_fu_606 |    0    |    17   |
|          | select_ln80_4_fu_671 |    0    |    17   |
|          | select_ln80_5_fu_736 |    0    |    17   |
|          | select_ln80_6_fu_801 |    0    |    17   |
|          | select_ln80_7_fu_866 |    0    |    17   |
|----------|----------------------|---------|---------|
|    add   |    add_ln75_fu_344   |    0    |    14   |
|----------|----------------------|---------|---------|
|          |      tmp_fu_314      |    0    |    0    |
|          |     tmp_8_fu_363     |    0    |    0    |
|          |     tmp_9_fu_428     |    0    |    0    |
|          |     tmp_10_fu_493    |    0    |    0    |
| bitselect|     tmp_11_fu_558    |    0    |    0    |
|          |     tmp_12_fu_623    |    0    |    0    |
|          |     tmp_15_fu_688    |    0    |    0    |
|          |     tmp_18_fu_753    |    0    |    0    |
|          |     tmp_21_fu_818    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    lshr_ln3_fu_322   |    0    |    0    |
|          |     tmp_s_fu_377     |    0    |    0    |
|          |     tmp_1_fu_397     |    0    |    0    |
|          |     tmp_2_fu_442     |    0    |    0    |
|          |     tmp_3_fu_462     |    0    |    0    |
|          |     tmp_4_fu_507     |    0    |    0    |
|          |     tmp_5_fu_527     |    0    |    0    |
|          |     tmp_6_fu_572     |    0    |    0    |
|partselect|     tmp_7_fu_592     |    0    |    0    |
|          |     tmp_13_fu_637    |    0    |    0    |
|          |     tmp_14_fu_657    |    0    |    0    |
|          |     tmp_16_fu_702    |    0    |    0    |
|          |     tmp_17_fu_722    |    0    |    0    |
|          |     tmp_19_fu_767    |    0    |    0    |
|          |     tmp_20_fu_787    |    0    |    0    |
|          |     tmp_22_fu_832    |    0    |    0    |
|          |     tmp_23_fu_852    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln75_fu_332   |    0    |    0    |
|          |   zext_ln80_fu_387   |    0    |    0    |
|          |  zext_ln80_1_fu_407  |    0    |    0    |
|          |  zext_ln80_2_fu_452  |    0    |    0    |
|          |  zext_ln80_3_fu_472  |    0    |    0    |
|          |  zext_ln80_4_fu_517  |    0    |    0    |
|          |  zext_ln80_5_fu_537  |    0    |    0    |
|          |  zext_ln80_6_fu_582  |    0    |    0    |
|   zext   |  zext_ln80_7_fu_602  |    0    |    0    |
|          |  zext_ln80_8_fu_647  |    0    |    0    |
|          |  zext_ln80_9_fu_667  |    0    |    0    |
|          |  zext_ln80_10_fu_712 |    0    |    0    |
|          |  zext_ln80_11_fu_732 |    0    |    0    |
|          |  zext_ln80_12_fu_777 |    0    |    0    |
|          |  zext_ln80_13_fu_797 |    0    |    0    |
|          |  zext_ln80_14_fu_842 |    0    |    0    |
|          |  zext_ln80_15_fu_862 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    shl_ln1_fu_355    |    0    |    0    |
|          |   shl_ln80_1_fu_420  |    0    |    0    |
|          |   shl_ln80_2_fu_485  |    0    |    0    |
|bitconcatenate|   shl_ln80_3_fu_550  |    0    |    0    |
|          |   shl_ln80_4_fu_615  |    0    |    0    |
|          |   shl_ln80_5_fu_680  |    0    |    0    |
|          |   shl_ln80_6_fu_745  |    0    |    0    |
|          |   shl_ln80_7_fu_810  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   694   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|col_sum_1_addr_reg_902|    3   |
|col_sum_2_addr_reg_907|    3   |
|col_sum_3_addr_reg_912|    3   |
|col_sum_4_addr_reg_917|    3   |
|col_sum_5_addr_reg_922|    3   |
|col_sum_6_addr_reg_927|    3   |
|col_sum_7_addr_reg_932|    3   |
| col_sum_addr_reg_897 |    3   |
|       j_reg_875      |    7   |
|   zext_ln75_reg_885  |   64   |
+----------------------+--------+
|         Total        |   95   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_118 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_131 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_144 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_157 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_170 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_183 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_196 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   48   ||  3.912  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   694  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   72   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   95   |   766  |
+-----------+--------+--------+--------+
