<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="test_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="test" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="250.000 ns"></ZoomEndTime>
      <Cursor1Time time="109.276 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="145"></NameColumnWidth>
      <ValueColumnWidth column_width="99"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="24" />
   <wvobject fp_name="/test/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/ZERO" type="logic">
      <obj_property name="ElementShortName">ZERO</obj_property>
      <obj_property name="ObjectShortName">ZERO</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/REGDST" type="logic">
      <obj_property name="ElementShortName">REGDST</obj_property>
      <obj_property name="ObjectShortName">REGDST</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/REGWRITE" type="logic">
      <obj_property name="ElementShortName">REGWRITE</obj_property>
      <obj_property name="ObjectShortName">REGWRITE</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/regBank_inst/RD1" type="array">
      <obj_property name="ElementShortName">RD1[31:0]</obj_property>
      <obj_property name="ObjectShortName">RD1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/regBank_inst/RD2" type="array">
      <obj_property name="ElementShortName">RD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">RD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/EXTOP" type="logic">
      <obj_property name="ElementShortName">EXTOP</obj_property>
      <obj_property name="ObjectShortName">EXTOP</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/ALUSRC" type="logic">
      <obj_property name="ElementShortName">ALUSRC</obj_property>
      <obj_property name="ObjectShortName">ALUSRC</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/ALU_OP" type="array">
      <obj_property name="ElementShortName">ALU_OP[3:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_OP[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/MEMWRITE" type="logic">
      <obj_property name="ElementShortName">MEMWRITE</obj_property>
      <obj_property name="ObjectShortName">MEMWRITE</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/MEM2REG" type="logic">
      <obj_property name="ElementShortName">MEM2REG</obj_property>
      <obj_property name="ObjectShortName">MEM2REG</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/PCSRC" type="logic">
      <obj_property name="ElementShortName">PCSRC</obj_property>
      <obj_property name="ObjectShortName">PCSRC</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/JUMP" type="logic">
      <obj_property name="ElementShortName">JUMP</obj_property>
      <obj_property name="ObjectShortName">JUMP</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/alu_Out" type="array">
      <obj_property name="ElementShortName">alu_Out[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_Out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/write_data" type="array">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/dataMemory_inst/address" type="array">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/extern_dataIN" type="array">
      <obj_property name="ElementShortName">extern_dataIN[15:0]</obj_property>
      <obj_property name="ObjectShortName">extern_dataIN[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/dataMemory_inst/WD" type="array">
      <obj_property name="ElementShortName">WD[31:0]</obj_property>
      <obj_property name="ObjectShortName">WD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/dataMemory_inst/RD" type="array">
      <obj_property name="ElementShortName">RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/extern_dataIN" type="array">
      <obj_property name="ElementShortName">extern_dataIN[15:0]</obj_property>
      <obj_property name="ObjectShortName">extern_dataIN[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/dataMemory_inst/mem" type="array">
      <obj_property name="ElementShortName">mem[0:255][31:0]</obj_property>
      <obj_property name="ObjectShortName">mem[0:255][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/top_inst/extern_dataOUT" type="array">
      <obj_property name="ElementShortName">extern_dataOUT[15:0]</obj_property>
      <obj_property name="ObjectShortName">extern_dataOUT[15:0]</obj_property>
   </wvobject>
</wave_config>
