{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627064734167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627064734174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 14:25:34 2021 " "Processing started: Fri Jul 23 14:25:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627064734174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064734174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6_Part2 -c LAB6_Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064734174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627064734755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627064734755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB6_Part2 " "Found entity 1: LAB6_Part2" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627064743710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064743710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb2-behavior " "Found design unit 1: comb2-behavior" {  } { { "comb2.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/comb2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627064744876 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb2 " "Found entity 1: comb2" {  } { { "comb2.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/comb2.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627064744876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064744876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627064744878 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627064744878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064744878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6_Part2 " "Elaborating entity \"LAB6_Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627064745258 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst23 " "Primitive \"WIRE\" of instance \"inst23\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 712 1136 1184 744 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1627064745280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:inst17 " "Elaborating entity \"74283\" for hierarchy \"74283:inst17\"" {  } { { "LAB6_Part2.bdf" "inst17" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 344 1088 1192 520 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:inst17 " "Elaborated megafunction instantiation \"74283:inst17\"" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 344 1088 1192 520 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 74283:inst17\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"74283:inst17\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74283:inst17\|f74283:sub 74283:inst17 " "Elaborated megafunction instantiation \"74283:inst17\|f74283:sub\", which is child of megafunction instantiation \"74283:inst17\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 344 1088 1192 520 "inst17" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst99 " "Elaborating entity \"74153\" for hierarchy \"74153:inst99\"" {  } { { "LAB6_Part2.bdf" "inst99" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 512 96 216 736 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst99 " "Elaborated megafunction instantiation \"74153:inst99\"" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 512 96 216 736 "inst99" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 ROM1:inst7 " "Elaborating entity \"ROM1\" for hierarchy \"ROM1:inst7\"" {  } { { "LAB6_Part2.bdf" "inst7" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM1:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM1:inst7\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "altsyncram_component" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM1:inst7\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM1:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../rom_32k.mif " "Parameter \"init_file\" = \"../../rom_32k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627064745469 ""}  } { { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627064745469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6h24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6h24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6h24 " "Found entity 1: altsyncram_6h24" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627064745557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064745557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6h24 ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated " "Elaborating entity \"altsyncram_6h24\" for hierarchy \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627064745676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064745676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_6h24.tdf" "rden_decode" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627064745738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064745738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_6h24.tdf" "mux2" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst32 " "Elaborating entity \"74161\" for hierarchy \"74161:inst32\"" {  } { { "LAB6_Part2.bdf" "inst32" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 816 1184 1304 1000 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst32 " "Elaborated megafunction instantiation \"74161:inst32\"" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 816 1184 1304 1000 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst32\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst32\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst32\|f74161:sub 74161:inst32 " "Elaborated megafunction instantiation \"74161:inst32\|f74161:sub\", which is child of megafunction instantiation \"74161:inst32\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 816 1184 1304 1000 "inst32" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb2 comb2:inst51 " "Elaborating entity \"comb2\" for hierarchy \"comb2:inst51\"" {  } { { "LAB6_Part2.bdf" "inst51" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 368 1400 1560 608 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst15 " "Elaborating entity \"74157\" for hierarchy \"74157:inst15\"" {  } { { "LAB6_Part2.bdf" "inst15" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 88 1376 1496 280 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst15 " "Elaborated megafunction instantiation \"74157:inst15\"" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 88 1376 1496 280 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst8 " "Elaborating entity \"74151\" for hierarchy \"74151:inst8\"" {  } { { "LAB6_Part2.bdf" "inst8" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 904 80 200 1128 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst8 " "Elaborated megafunction instantiation \"74151:inst8\"" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 904 80 200 1128 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst8\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"74151:inst8\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst8\|f74151:sub 74151:inst8 " "Elaborated megafunction instantiation \"74151:inst8\|f74151:sub\", which is child of megafunction instantiation \"74151:inst8\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 904 80 200 1128 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst10 " "Elaborating entity \"74151\" for hierarchy \"74151:inst10\"" {  } { { "LAB6_Part2.bdf" "inst10" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 896 888 1008 1120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst10 " "Elaborated megafunction instantiation \"74151:inst10\"" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 896 888 1008 1120 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064745922 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a12 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a13 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a14 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a15 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a16 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a17 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a18 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a19 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a20 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a21 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a22 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a23 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a24 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a25 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a26 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a27 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a28 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a29 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a30 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a31 " "Synthesized away node \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627064746120 "|LAB6_Part2|ROM1:inst7|altsyncram:altsyncram_component|altsyncram_6h24:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1627064746120 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1627064746120 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "28 " "Ignored 28 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1627064746313 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1627064746313 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1627064746313 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1627064746313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIR\[3\] GND " "Pin \"DIR\[3\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 216 648 824 232 "DIR\[3..0\]" "" } { 128 1600 1656 145 "DIR\[1\]" "" } { 256 1552 1592 273 "DIR\[0\]" "" } { 144 1496 1537 161 "DIR\[2\]" "" } { 160 1496 1541 177 "DIR\[1\]" "" } { 176 1496 1546 193 "DIR\[0\]" "" } { 32 1504 1544 49 "DIR\[2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627064747026 "|LAB6_Part2|DIR[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627064747026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627064747100 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"ROM1:inst7\|altsyncram:altsyncram_component\|altsyncram_6h24:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6h24.tdf" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/db/altsyncram_6h24.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM1.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/ROM1.vhd" 60 0 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/LAB6_Part2.bdf" { { 848 1456 1672 976 "inst7" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064747333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627064747605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627064747605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627064747810 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627064747810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627064747810 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627064747810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627064747810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627064747836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 14:25:47 2021 " "Processing ended: Fri Jul 23 14:25:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627064747836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627064747836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627064747836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627064747836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1627064749853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627064749860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 14:25:48 2021 " "Processing started: Fri Jul 23 14:25:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627064749860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627064749860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627064749860 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627064750059 ""}
{ "Info" "0" "" "Project  = LAB6_Part2" {  } {  } 0 0 "Project  = LAB6_Part2" 0 0 "Fitter" 0 0 1627064750059 ""}
{ "Info" "0" "" "Revision = LAB6_Part2" {  } {  } 0 0 "Revision = LAB6_Part2" 0 0 "Fitter" 0 0 1627064750059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627064750211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627064750212 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB6_Part2 5CSXFC6D6F31I7ES " "Selected device 5CSXFC6D6F31I7ES for design \"LAB6_Part2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627064750224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627064750281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627064750281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627064750804 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627064750878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627064751141 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1627064751145 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1627064751376 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1627064766337 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MemCLK~inputCLKENA0 4 global CLKCTRL_G10 " "MemCLK~inputCLKENA0 with 4 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1627064767230 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1627064767230 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627064767230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627064767257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627064767257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627064767258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627064767258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627064767259 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627064767259 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB6_Part2.sdc " "Synopsys Design Constraints File file not found: 'LAB6_Part2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1627064768511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1627064768512 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1627064768514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1627064768515 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1627064768515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627064768518 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1627064768518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627064768518 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627064768648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627064775273 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1627064775527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627064782374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627064787337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627064789582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627064789582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627064791240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1627064795954 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627064795954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1627064797748 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627064797748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627064797752 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1627064801725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627064802354 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31I7ES " "Timing characteristics of device 5CSXFC6D6F31I7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1627064802354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627064802758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627064802758 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31I7ES " "Timing characteristics of device 5CSXFC6D6F31I7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1627064802758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627064804340 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627064807528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/output_files/LAB6_Part2.fit.smsg " "Generated suppressed messages file C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2/output_files/LAB6_Part2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627064807944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6885 " "Peak virtual memory: 6885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627064808904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 14:26:48 2021 " "Processing ended: Fri Jul 23 14:26:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627064808904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627064808904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627064808904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627064808904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627064810976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627064810982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 14:26:50 2021 " "Processing started: Fri Jul 23 14:26:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627064810982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627064810982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627064810983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1627064812377 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627064821107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627064821616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 14:27:01 2021 " "Processing ended: Fri Jul 23 14:27:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627064821616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627064821616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627064821616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627064821616 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627064822446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627064823212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627064823219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 14:27:02 2021 " "Processing started: Fri Jul 23 14:27:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627064823219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1627064823219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB6_Part2 -c LAB6_Part2 " "Command: quartus_sta LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1627064823219 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1627064823368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1627064824051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1627064824051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064824095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064824095 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB6_Part2.sdc " "Synopsys Design Constraints File file not found: 'LAB6_Part2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1627064824716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064824716 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MemCLK MemCLK " "create_clock -period 1.000 -name MemCLK MemCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627064824717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst11 inst11 " "create_clock -period 1.000 -name inst11 inst11" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627064824717 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627064824717 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1627064824718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627064824721 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1627064824722 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1627064824738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627064824765 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627064824765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.430 " "Worst-case setup slack is -7.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.430            -113.490 inst11  " "   -7.430            -113.490 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.578             -16.830 MemCLK  " "   -3.578             -16.830 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064824776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.617 " "Worst-case hold slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 MemCLK  " "    0.617               0.000 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 inst11  " "    0.915               0.000 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064824790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627064824803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627064824809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -24.086 MemCLK  " "   -2.636             -24.086 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.081 inst11  " "   -0.538             -14.081 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064824820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064824820 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1627064824845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627064824895 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31I7ES " "Timing characteristics of device 5CSXFC6D6F31I7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1627064824895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627064827104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627064828283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627064828290 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627064828290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.765 " "Worst-case setup slack is -7.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.765            -118.960 inst11  " "   -7.765            -118.960 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394             -14.073 MemCLK  " "   -3.394             -14.073 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064828302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.009 " "Worst-case hold slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 MemCLK  " "   -0.009              -0.009 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 inst11  " "    0.953               0.000 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064828306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627064828321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627064828325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -23.992 MemCLK  " "   -2.636             -23.992 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -13.962 inst11  " "   -0.538             -13.962 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064828332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064828332 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1627064828343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627064828683 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31I7ES " "Timing characteristics of device 5CSXFC6D6F31I7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1627064828683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627064829956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627064830030 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627064830032 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627064830032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.662 " "Worst-case setup slack is -3.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.662             -53.938 inst11  " "   -3.662             -53.938 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492             -11.323 MemCLK  " "   -2.492             -11.323 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064830035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 inst11  " "    0.387               0.000 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 MemCLK  " "    0.418               0.000 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064830043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627064830048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627064830057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -19.067 MemCLK  " "   -2.174             -19.067 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 inst11  " "    0.122               0.000 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064830060 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1627064830072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627064830266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627064830267 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627064830267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.422 " "Worst-case setup slack is -3.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.422             -50.584 inst11  " "   -3.422             -50.584 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.934              -7.434 MemCLK  " "   -1.934              -7.434 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064830270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.045 " "Worst-case hold slack is -0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.081 MemCLK  " "   -0.045              -0.081 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 inst11  " "    0.342               0.000 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064830277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627064830281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627064830288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -18.980 MemCLK  " "   -2.174             -18.980 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 inst11  " "    0.137               0.000 inst11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627064830291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627064830291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627064833481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627064833482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5245 " "Peak virtual memory: 5245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627064833559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 14:27:13 2021 " "Processing ended: Fri Jul 23 14:27:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627064833559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627064833559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627064833559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1627064833559 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1627064834312 ""}
